Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 16:41:09 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.683        0.000                      0                 1542        0.035        0.000                      0                 1542       54.305        0.000                       0                   566  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.683        0.000                      0                 1538        0.035        0.000                      0                 1538       54.305        0.000                       0                   566  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.672        0.000                      0                    4        0.724        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.627ns  (logic 60.455ns (58.907%)  route 42.172ns (41.092%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=27 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          2.155     7.825    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.949 f  sm/ram_reg_i_181/O
                         net (fo=1, routed)           0.674     8.623    sm/ram_reg_i_181_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.775 r  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.832     9.607    sm/ram_reg_i_155_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.933 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.632    11.565    L_reg/M_sm_ra1[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.689 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.095    12.784    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    12.908 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.586    13.493    sm/M_alum_a[31]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.617 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.617    alum/S[0]
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.149 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.719    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.833    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.947    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.218 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.186    16.404    alum/temp_out0[31]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.233 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.347 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.461 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.575    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.689    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.803    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.917    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.031    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.188 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.007    19.194    alum/temp_out0[30]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.523 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.523    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.073 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.187    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.301    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.415    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.529 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.529    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.643 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.643    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.757    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.871    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.028 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.898    21.927    alum/temp_out0[29]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.256 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.806 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.806    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.920 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.034 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.034    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.148 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.148    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.262 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.262    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.376 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.376    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.490 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.490    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.604 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.604    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.761 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.988    24.749    alum/temp_out0[28]
    SLICE_X39Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.534 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.534    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.648 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.762 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.876 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.876    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.990 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.990    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.104 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.218 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.218    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.332 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.341    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.498 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.038    27.536    alum/temp_out0[27]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.865 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.865    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.398 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.398    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.515 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.632 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.632    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.749 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.749    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.866 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.983 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.983    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.100 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.100    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.217 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.217    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.374 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    30.441    alum/temp_out0[26]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    31.229 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.799    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.913 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.913    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.027 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.027    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.184 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.088    33.272    alum/temp_out0[25]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.601 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.601    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.134 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.251 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.368 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.485 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.602 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.602    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.719 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.719    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.836 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.836    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.953 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.953    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.110 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.947    36.057    alum/temp_out0[24]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.332    36.389 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.389    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.939 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.939    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.053 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.053    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.167 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.167    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.281 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.281    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.395    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.509    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.623    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.737    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.894 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.071    38.965    alum/temp_out0[23]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    39.294 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.294    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.844 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.958 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.958    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.072 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.072    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.186 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.186    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.300 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.300    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.414 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.414    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.528 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.528    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.642 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.642    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.799 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.810    41.609    alum/temp_out0[22]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.488 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.602 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.716 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.830 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.830    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.944 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.058 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.058    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.172 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.172    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.973    44.416    alum/temp_out0[21]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    44.745 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.295 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.295    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.409 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.409    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.523 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.523    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.637 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.637    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.751 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.751    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.865 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.979 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.979    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.093 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.093    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.250 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.182    47.432    alum/temp_out0[20]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    47.761 r  alum/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.761    alum/D_registers_q[7][19]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.162 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.162    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.276 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.276    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.390 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.504 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.504    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.618 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.618    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.732 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.732    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.846 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.960 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.960    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.117 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    50.103    alum/temp_out0[19]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    50.432 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.432    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.982 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.096 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.096    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.210 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.210    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.324 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.324    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.438 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.438    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.552 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.937 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.056    52.994    alum/temp_out0[18]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    53.323 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.323    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.873 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.101 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.101    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.215 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.215    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.329 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.329    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.443 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.443    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.557 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.557    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.671 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.671    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.828 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.968    55.796    alum/temp_out0[17]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    56.125 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.675 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.675    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.789    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.903    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.017 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.017    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.131 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.131    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.245 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.245    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.359 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.359    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.473 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.473    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.630 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.880    58.510    alum/temp_out0[16]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.839 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.839    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.372 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.372    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.606 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.606    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.723 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.840 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.840    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.957    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.074 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.074    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.191 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.191    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.348 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.027    61.375    alum/temp_out0[15]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.707 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.707    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.257 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.941 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.941    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.055 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.212 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.050    64.261    alum/temp_out0[14]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.590 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.590    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.140 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.140    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.254 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.254    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.368 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.368    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.482 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.482    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.596 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.596    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.710 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.710    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.824 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.824    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.938 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.938    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.095 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.902    66.997    alum/temp_out0[13]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.326 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.326    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.859 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.859    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.976 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.210 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.327 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.327    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.444 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.444    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.561 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.561    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.678 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.678    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.835 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.219    70.055    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.332    70.387 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.387    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.920    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.154 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.154    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.271 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.388    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.505    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.622 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.622    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.779 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.716    alum/temp_out0[11]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    73.048 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.048    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.598 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.598    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.712 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.712    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.826 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.826    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.940 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.940    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.054 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.054    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.168 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.168    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.282 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.282    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.396 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.553 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.101    75.654    alum/temp_out0[10]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.002    78.396    alum/temp_out0[9]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.725 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.725    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.389 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.389    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.503 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.230 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.303    81.534    alum/temp_out0[8]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.863 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.527    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.755    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.869 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.869    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.983 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.983    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.097 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.097    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.254 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.064    84.318    alum/temp_out0[7]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    84.647 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.647    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.297 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.414 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.531 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.531    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.648 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.882 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.039 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.926    alum/temp_out0[6]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.332    87.258 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.808 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.922 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.922    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.036 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.036    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.150 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.150    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.264 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.264    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.378 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.492 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.492    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.606 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.606    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.763 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.991    89.754    alum/temp_out0[5]
    SLICE_X34Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.554 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.554    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.671 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.671    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.788 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.788    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.905 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.905    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.022 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.022    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.139 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.139    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.256 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.256    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.373 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.530 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.062    92.592    alum/temp_out0[4]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.332    92.924 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.924    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.474 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.474    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.588 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.588    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.702 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.816 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.930 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.930    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.044 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.429 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.748    95.177    alum/temp_out0[3]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.506 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.039 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.039    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.156 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.273 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.273    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.390 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.390    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.507 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.624 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.741 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.741    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.057    98.072    alum/temp_out0[2]
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.919   100.828    alum/temp_out0[1]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.836   103.498    sm/temp_out0[0]
    SLICE_X43Y4          LUT5 (Prop_lut5_I4_O)        0.329   103.827 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.827    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y4          MUXF7 (Prop_muxf7_I0_O)      0.212   104.039 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.329   104.368    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.299   104.667 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.628   106.295    sm/M_alum_out[0]
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.152   106.447 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.436   106.883    sm/brams/override_address[0]
    SLICE_X58Y2          LUT4 (Prop_lut4_I2_O)        0.351   107.234 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.544   107.778    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.496   116.011    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.271    
                         clock uncertainty           -0.035   116.236    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.462    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.462    
                         arrival time                        -107.779    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.790ns  (logic 60.430ns (58.790%)  route 42.360ns (41.210%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=27 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          2.155     7.825    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.949 f  sm/ram_reg_i_181/O
                         net (fo=1, routed)           0.674     8.623    sm/ram_reg_i_181_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.775 r  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.832     9.607    sm/ram_reg_i_155_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.933 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.632    11.565    L_reg/M_sm_ra1[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.689 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.095    12.784    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    12.908 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.586    13.493    sm/M_alum_a[31]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.617 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.617    alum/S[0]
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.149 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.719    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.833    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.947    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.218 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.186    16.404    alum/temp_out0[31]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.233 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.347 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.461 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.575    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.689    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.803    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.917    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.031    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.188 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.007    19.194    alum/temp_out0[30]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.523 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.523    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.073 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.187    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.301    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.415    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.529 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.529    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.643 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.643    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.757    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.871    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.028 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.898    21.927    alum/temp_out0[29]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.256 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.806 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.806    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.920 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.034 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.034    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.148 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.148    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.262 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.262    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.376 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.376    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.490 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.490    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.604 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.604    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.761 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.988    24.749    alum/temp_out0[28]
    SLICE_X39Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.534 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.534    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.648 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.762 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.876 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.876    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.990 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.990    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.104 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.218 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.218    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.332 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.341    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.498 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.038    27.536    alum/temp_out0[27]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.865 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.865    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.398 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.398    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.515 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.632 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.632    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.749 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.749    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.866 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.983 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.983    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.100 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.100    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.217 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.217    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.374 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    30.441    alum/temp_out0[26]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    31.229 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.799    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.913 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.913    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.027 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.027    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.184 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.088    33.272    alum/temp_out0[25]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.601 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.601    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.134 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.251 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.368 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.485 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.602 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.602    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.719 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.719    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.836 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.836    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.953 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.953    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.110 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.947    36.057    alum/temp_out0[24]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.332    36.389 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.389    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.939 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.939    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.053 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.053    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.167 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.167    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.281 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.281    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.395    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.509    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.623    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.737    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.894 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.071    38.965    alum/temp_out0[23]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    39.294 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.294    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.844 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.958 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.958    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.072 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.072    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.186 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.186    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.300 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.300    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.414 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.414    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.528 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.528    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.642 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.642    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.799 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.810    41.609    alum/temp_out0[22]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.488 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.602 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.716 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.830 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.830    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.944 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.058 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.058    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.172 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.172    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.973    44.416    alum/temp_out0[21]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    44.745 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.295 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.295    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.409 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.409    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.523 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.523    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.637 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.637    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.751 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.751    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.865 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.979 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.979    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.093 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.093    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.250 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.182    47.432    alum/temp_out0[20]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    47.761 r  alum/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.761    alum/D_registers_q[7][19]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.162 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.162    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.276 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.276    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.390 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.504 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.504    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.618 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.618    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.732 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.732    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.846 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.960 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.960    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.117 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    50.103    alum/temp_out0[19]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    50.432 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.432    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.982 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.096 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.096    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.210 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.210    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.324 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.324    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.438 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.438    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.552 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.937 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.056    52.994    alum/temp_out0[18]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    53.323 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.323    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.873 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.101 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.101    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.215 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.215    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.329 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.329    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.443 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.443    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.557 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.557    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.671 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.671    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.828 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.968    55.796    alum/temp_out0[17]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    56.125 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.675 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.675    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.789    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.903    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.017 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.017    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.131 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.131    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.245 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.245    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.359 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.359    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.473 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.473    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.630 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.880    58.510    alum/temp_out0[16]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.839 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.839    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.372 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.372    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.606 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.606    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.723 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.840 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.840    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.957    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.074 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.074    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.191 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.191    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.348 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.027    61.375    alum/temp_out0[15]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.707 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.707    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.257 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.941 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.941    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.055 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.212 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.050    64.261    alum/temp_out0[14]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.590 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.590    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.140 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.140    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.254 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.254    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.368 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.368    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.482 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.482    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.596 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.596    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.710 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.710    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.824 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.824    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.938 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.938    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.095 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.902    66.997    alum/temp_out0[13]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.326 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.326    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.859 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.859    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.976 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.210 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.327 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.327    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.444 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.444    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.561 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.561    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.678 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.678    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.835 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.219    70.055    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.332    70.387 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.387    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.920    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.154 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.154    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.271 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.388    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.505    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.622 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.622    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.779 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.716    alum/temp_out0[11]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    73.048 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.048    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.598 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.598    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.712 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.712    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.826 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.826    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.940 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.940    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.054 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.054    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.168 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.168    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.282 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.282    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.396 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.553 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.101    75.654    alum/temp_out0[10]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.002    78.396    alum/temp_out0[9]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.725 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.725    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.389 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.389    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.503 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.230 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.303    81.534    alum/temp_out0[8]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.863 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.527    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.755    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.869 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.869    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.983 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.983    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.097 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.097    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.254 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.064    84.318    alum/temp_out0[7]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    84.647 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.647    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.297 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.414 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.531 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.531    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.648 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.882 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.039 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.926    alum/temp_out0[6]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.332    87.258 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.808 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.922 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.922    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.036 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.036    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.150 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.150    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.264 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.264    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.378 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.492 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.492    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.606 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.606    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.763 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.991    89.754    alum/temp_out0[5]
    SLICE_X34Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.554 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.554    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.671 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.671    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.788 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.788    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.905 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.905    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.022 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.022    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.139 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.139    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.256 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.256    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.373 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.530 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.062    92.592    alum/temp_out0[4]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.332    92.924 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.924    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.474 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.474    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.588 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.588    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.702 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.816 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.930 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.930    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.044 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.429 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.748    95.177    alum/temp_out0[3]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.506 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.039 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.039    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.156 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.273 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.273    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.390 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.390    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.507 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.624 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.741 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.741    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.057    98.072    alum/temp_out0[2]
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.919   100.828    alum/temp_out0[1]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.836   103.498    sm/temp_out0[0]
    SLICE_X43Y4          LUT5 (Prop_lut5_I4_O)        0.329   103.827 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.827    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y4          MUXF7 (Prop_muxf7_I0_O)      0.212   104.039 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.329   104.368    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.299   104.667 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.628   106.295    sm/M_alum_out[0]
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.152   106.447 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.436   106.883    sm/brams/override_address[0]
    SLICE_X58Y2          LUT4 (Prop_lut4_I0_O)        0.326   107.209 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.732   107.941    brams/bram1/ADDRARDADDR[0]
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.496   116.011    brams/bram1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.271    
                         clock uncertainty           -0.035   116.236    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.670    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.670    
                         arrival time                        -107.942    
  -------------------------------------------------------------------
                         slack                                  7.728    

Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.588ns  (logic 60.520ns (58.993%)  route 42.067ns (41.006%))
  Logic Levels:           323  (CARRY4=285 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 115.968 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          2.155     7.825    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.949 f  sm/ram_reg_i_181/O
                         net (fo=1, routed)           0.674     8.623    sm/ram_reg_i_181_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.775 r  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.832     9.607    sm/ram_reg_i_155_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.933 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.632    11.565    L_reg/M_sm_ra1[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.689 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.095    12.784    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    12.908 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.586    13.493    sm/M_alum_a[31]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.617 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.617    alum/S[0]
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.149 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.719    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.833    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.947    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.218 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.186    16.404    alum/temp_out0[31]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.233 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.347 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.461 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.575    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.689    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.803    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.917    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.031    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.188 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.007    19.194    alum/temp_out0[30]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.523 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.523    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.073 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.187    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.301    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.415    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.529 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.529    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.643 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.643    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.757    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.871    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.028 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.898    21.927    alum/temp_out0[29]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.256 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.806 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.806    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.920 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.034 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.034    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.148 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.148    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.262 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.262    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.376 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.376    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.490 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.490    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.604 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.604    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.761 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.988    24.749    alum/temp_out0[28]
    SLICE_X39Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.534 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.534    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.648 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.762 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.876 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.876    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.990 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.990    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.104 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.218 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.218    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.332 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.341    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.498 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.038    27.536    alum/temp_out0[27]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.865 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.865    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.398 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.398    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.515 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.632 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.632    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.749 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.749    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.866 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.983 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.983    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.100 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.100    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.217 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.217    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.374 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    30.441    alum/temp_out0[26]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    31.229 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.799    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.913 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.913    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.027 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.027    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.184 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.088    33.272    alum/temp_out0[25]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.601 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.601    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.134 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.251 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.368 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.485 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.602 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.602    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.719 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.719    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.836 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.836    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.953 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.953    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.110 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.947    36.057    alum/temp_out0[24]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.332    36.389 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.389    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.939 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.939    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.053 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.053    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.167 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.167    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.281 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.281    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.395    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.509    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.623    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.737    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.894 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.071    38.965    alum/temp_out0[23]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    39.294 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.294    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.844 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.958 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.958    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.072 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.072    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.186 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.186    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.300 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.300    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.414 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.414    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.528 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.528    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.642 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.642    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.799 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.810    41.609    alum/temp_out0[22]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.488 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.602 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.716 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.830 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.830    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.944 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.058 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.058    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.172 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.172    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.973    44.416    alum/temp_out0[21]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    44.745 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.295 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.295    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.409 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.409    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.523 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.523    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.637 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.637    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.751 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.751    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.865 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.979 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.979    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.093 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.093    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.250 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.182    47.432    alum/temp_out0[20]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    47.761 r  alum/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.761    alum/D_registers_q[7][19]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.162 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.162    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.276 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.276    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.390 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.504 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.504    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.618 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.618    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.732 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.732    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.846 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.960 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.960    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.117 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    50.103    alum/temp_out0[19]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    50.432 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.432    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.982 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.096 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.096    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.210 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.210    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.324 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.324    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.438 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.438    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.552 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.937 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.056    52.994    alum/temp_out0[18]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    53.323 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.323    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.873 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.101 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.101    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.215 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.215    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.329 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.329    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.443 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.443    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.557 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.557    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.671 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.671    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.828 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.968    55.796    alum/temp_out0[17]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    56.125 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.675 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.675    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.789    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.903    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.017 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.017    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.131 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.131    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.245 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.245    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.359 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.359    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.473 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.473    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.630 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.880    58.510    alum/temp_out0[16]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.839 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.839    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.372 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.372    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.606 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.606    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.723 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.840 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.840    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.957    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.074 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.074    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.191 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.191    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.348 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.027    61.375    alum/temp_out0[15]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.707 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.707    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.257 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.941 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.941    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.055 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.212 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.050    64.261    alum/temp_out0[14]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.590 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.590    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.140 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.140    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.254 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.254    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.368 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.368    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.482 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.482    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.596 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.596    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.710 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.710    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.824 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.824    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.938 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.938    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.095 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.902    66.997    alum/temp_out0[13]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.326 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.326    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.859 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.859    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.976 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.210 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.327 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.327    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.444 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.444    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.561 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.561    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.678 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.678    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.835 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.219    70.055    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.332    70.387 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.387    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.920    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.154 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.154    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.271 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.388    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.505    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.622 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.622    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.779 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.716    alum/temp_out0[11]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    73.048 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.048    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.598 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.598    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.712 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.712    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.826 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.826    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.940 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.940    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.054 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.054    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.168 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.168    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.282 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.282    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.396 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.553 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.101    75.654    alum/temp_out0[10]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.002    78.396    alum/temp_out0[9]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.725 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.725    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.389 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.389    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.503 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.230 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.303    81.534    alum/temp_out0[8]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.863 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.527    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.755    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.869 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.869    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.983 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.983    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.097 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.097    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.254 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.064    84.318    alum/temp_out0[7]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    84.647 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.647    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.297 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.414 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.531 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.531    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.648 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.882 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.039 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.926    alum/temp_out0[6]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.332    87.258 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.808 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.922 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.922    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.036 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.036    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.150 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.150    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.264 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.264    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.378 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.492 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.492    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.606 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.606    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.763 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.991    89.754    alum/temp_out0[5]
    SLICE_X34Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.554 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.554    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.671 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.671    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.788 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.788    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.905 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.905    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.022 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.022    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.139 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.139    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.256 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.256    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.373 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.530 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.062    92.592    alum/temp_out0[4]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.332    92.924 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.924    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.474 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.474    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.588 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.588    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.702 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.816 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.930 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.930    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.044 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.429 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.748    95.177    alum/temp_out0[3]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.506 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.039 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.039    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.156 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.273 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.273    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.390 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.390    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.507 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.624 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.741 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.741    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.057    98.072    alum/temp_out0[2]
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.919   100.828    alum/temp_out0[1]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 f  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.836   103.498    sm/temp_out0[0]
    SLICE_X43Y4          LUT5 (Prop_lut5_I4_O)        0.329   103.827 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.827    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y4          MUXF7 (Prop_muxf7_I0_O)      0.212   104.039 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.329   104.368    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.299   104.667 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.876   105.543    sm/M_alum_out[0]
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.118   105.661 f  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.590   106.251    sm/D_states_q[4]_i_14_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I4_O)        0.326   106.577 f  sm/D_states_q[4]_i_4/O
                         net (fo=2, routed)           0.445   107.021    sm/D_states_q[4]_i_4_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I3_O)        0.124   107.145 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.593   107.739    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X51Y4          FDSE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.452   115.968    sm/clk
    SLICE_X51Y4          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.259   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X51Y4          FDSE (Setup_fdse_C_D)       -0.081   116.111    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.111    
                         arrival time                        -107.740    
  -------------------------------------------------------------------
                         slack                                  8.371    

Slack (MET) :             8.529ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.625ns  (logic 60.520ns (58.972%)  route 42.105ns (41.028%))
  Logic Levels:           323  (CARRY4=285 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          2.155     7.825    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.949 f  sm/ram_reg_i_181/O
                         net (fo=1, routed)           0.674     8.623    sm/ram_reg_i_181_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.775 r  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.832     9.607    sm/ram_reg_i_155_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.933 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.632    11.565    L_reg/M_sm_ra1[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.689 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.095    12.784    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    12.908 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.586    13.493    sm/M_alum_a[31]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.617 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.617    alum/S[0]
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.149 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.719    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.833    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.947    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.218 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.186    16.404    alum/temp_out0[31]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.233 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.347 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.461 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.575    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.689    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.803    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.917    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.031    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.188 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.007    19.194    alum/temp_out0[30]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.523 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.523    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.073 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.187    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.301    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.415    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.529 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.529    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.643 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.643    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.757    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.871    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.028 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.898    21.927    alum/temp_out0[29]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.256 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.806 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.806    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.920 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.034 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.034    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.148 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.148    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.262 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.262    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.376 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.376    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.490 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.490    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.604 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.604    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.761 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.988    24.749    alum/temp_out0[28]
    SLICE_X39Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.534 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.534    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.648 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.762 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.876 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.876    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.990 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.990    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.104 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.218 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.218    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.332 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.341    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.498 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.038    27.536    alum/temp_out0[27]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.865 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.865    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.398 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.398    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.515 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.632 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.632    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.749 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.749    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.866 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.983 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.983    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.100 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.100    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.217 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.217    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.374 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    30.441    alum/temp_out0[26]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    31.229 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.799    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.913 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.913    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.027 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.027    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.184 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.088    33.272    alum/temp_out0[25]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.601 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.601    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.134 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.251 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.368 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.485 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.602 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.602    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.719 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.719    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.836 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.836    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.953 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.953    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.110 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.947    36.057    alum/temp_out0[24]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.332    36.389 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.389    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.939 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.939    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.053 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.053    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.167 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.167    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.281 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.281    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.395    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.509    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.623    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.737    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.894 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.071    38.965    alum/temp_out0[23]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    39.294 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.294    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.844 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.958 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.958    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.072 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.072    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.186 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.186    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.300 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.300    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.414 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.414    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.528 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.528    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.642 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.642    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.799 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.810    41.609    alum/temp_out0[22]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.488 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.602 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.716 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.830 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.830    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.944 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.058 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.058    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.172 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.172    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.973    44.416    alum/temp_out0[21]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    44.745 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.295 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.295    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.409 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.409    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.523 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.523    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.637 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.637    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.751 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.751    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.865 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.979 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.979    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.093 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.093    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.250 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.182    47.432    alum/temp_out0[20]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    47.761 r  alum/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.761    alum/D_registers_q[7][19]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.162 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.162    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.276 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.276    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.390 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.504 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.504    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.618 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.618    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.732 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.732    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.846 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.960 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.960    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.117 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    50.103    alum/temp_out0[19]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    50.432 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.432    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.982 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.096 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.096    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.210 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.210    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.324 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.324    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.438 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.438    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.552 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.937 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.056    52.994    alum/temp_out0[18]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    53.323 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.323    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.873 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.101 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.101    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.215 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.215    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.329 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.329    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.443 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.443    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.557 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.557    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.671 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.671    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.828 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.968    55.796    alum/temp_out0[17]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    56.125 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.675 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.675    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.789    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.903    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.017 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.017    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.131 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.131    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.245 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.245    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.359 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.359    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.473 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.473    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.630 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.880    58.510    alum/temp_out0[16]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.839 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.839    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.372 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.372    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.606 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.606    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.723 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.840 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.840    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.957    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.074 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.074    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.191 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.191    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.348 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.027    61.375    alum/temp_out0[15]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.707 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.707    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.257 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.941 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.941    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.055 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.212 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.050    64.261    alum/temp_out0[14]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.590 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.590    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.140 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.140    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.254 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.254    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.368 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.368    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.482 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.482    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.596 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.596    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.710 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.710    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.824 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.824    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.938 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.938    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.095 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.902    66.997    alum/temp_out0[13]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.326 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.326    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.859 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.859    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.976 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.210 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.327 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.327    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.444 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.444    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.561 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.561    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.678 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.678    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.835 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.219    70.055    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.332    70.387 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.387    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.920    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.154 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.154    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.271 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.388    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.505    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.622 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.622    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.779 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.716    alum/temp_out0[11]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    73.048 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.048    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.598 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.598    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.712 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.712    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.826 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.826    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.940 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.940    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.054 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.054    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.168 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.168    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.282 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.282    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.396 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.553 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.101    75.654    alum/temp_out0[10]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.002    78.396    alum/temp_out0[9]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.725 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.725    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.389 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.389    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.503 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.230 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.303    81.534    alum/temp_out0[8]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.863 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.527    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.755    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.869 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.869    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.983 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.983    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.097 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.097    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.254 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.064    84.318    alum/temp_out0[7]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    84.647 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.647    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.297 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.414 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.531 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.531    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.648 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.882 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.039 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.926    alum/temp_out0[6]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.332    87.258 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.808 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.922 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.922    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.036 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.036    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.150 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.150    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.264 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.264    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.378 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.492 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.492    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.606 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.606    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.763 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.991    89.754    alum/temp_out0[5]
    SLICE_X34Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.554 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.554    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.671 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.671    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.788 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.788    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.905 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.905    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.022 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.022    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.139 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.139    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.256 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.256    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.373 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.530 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.062    92.592    alum/temp_out0[4]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.332    92.924 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.924    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.474 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.474    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.588 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.588    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.702 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.816 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.930 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.930    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.044 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.429 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.748    95.177    alum/temp_out0[3]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.506 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.039 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.039    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.156 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.273 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.273    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.390 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.390    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.507 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.624 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.741 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.741    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.057    98.072    alum/temp_out0[2]
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.919   100.828    alum/temp_out0[1]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.836   103.498    sm/temp_out0[0]
    SLICE_X43Y4          LUT5 (Prop_lut5_I4_O)        0.329   103.827 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.827    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y4          MUXF7 (Prop_muxf7_I0_O)      0.212   104.039 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.329   104.368    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.299   104.667 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.876   105.543    sm/M_alum_out[0]
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.118   105.661 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           1.035   106.696    sm/D_states_q[4]_i_14_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I3_O)        0.326   107.022 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.630   107.652    sm/D_states_q[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124   107.776 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.776    sm/D_states_d__0[1]
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.448   115.964    sm/clk
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.298   116.262    
                         clock uncertainty           -0.035   116.227    
    SLICE_X46Y4          FDRE (Setup_fdre_C_D)        0.079   116.306    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.306    
                         arrival time                        -107.777    
  -------------------------------------------------------------------
                         slack                                  8.529    

Slack (MET) :             8.546ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.608ns  (logic 60.520ns (58.982%)  route 42.088ns (41.018%))
  Logic Levels:           323  (CARRY4=285 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          2.155     7.825    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.949 f  sm/ram_reg_i_181/O
                         net (fo=1, routed)           0.674     8.623    sm/ram_reg_i_181_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.775 r  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.832     9.607    sm/ram_reg_i_155_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.933 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.632    11.565    L_reg/M_sm_ra1[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.689 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.095    12.784    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    12.908 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.586    13.493    sm/M_alum_a[31]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.617 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.617    alum/S[0]
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.149 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.719    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.833    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.947    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.218 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.186    16.404    alum/temp_out0[31]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.233 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.347 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.461 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.575    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.689    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.803    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.917    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.031    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.188 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.007    19.194    alum/temp_out0[30]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.523 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.523    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.073 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.187    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.301    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.415    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.529 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.529    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.643 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.643    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.757    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.871    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.028 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.898    21.927    alum/temp_out0[29]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.256 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.806 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.806    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.920 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.034 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.034    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.148 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.148    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.262 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.262    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.376 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.376    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.490 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.490    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.604 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.604    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.761 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.988    24.749    alum/temp_out0[28]
    SLICE_X39Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.534 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.534    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.648 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.762 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.876 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.876    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.990 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.990    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.104 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.218 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.218    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.332 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.341    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.498 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.038    27.536    alum/temp_out0[27]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.865 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.865    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.398 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.398    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.515 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.632 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.632    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.749 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.749    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.866 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.983 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.983    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.100 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.100    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.217 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.217    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.374 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    30.441    alum/temp_out0[26]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    31.229 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.799    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.913 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.913    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.027 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.027    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.184 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.088    33.272    alum/temp_out0[25]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.601 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.601    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.134 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.251 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.368 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.485 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.602 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.602    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.719 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.719    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.836 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.836    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.953 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.953    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.110 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.947    36.057    alum/temp_out0[24]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.332    36.389 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.389    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.939 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.939    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.053 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.053    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.167 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.167    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.281 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.281    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.395    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.509    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.623    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.737    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.894 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.071    38.965    alum/temp_out0[23]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    39.294 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.294    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.844 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.958 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.958    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.072 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.072    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.186 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.186    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.300 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.300    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.414 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.414    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.528 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.528    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.642 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.642    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.799 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.810    41.609    alum/temp_out0[22]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.488 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.602 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.716 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.830 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.830    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.944 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.058 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.058    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.172 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.172    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.973    44.416    alum/temp_out0[21]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    44.745 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.295 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.295    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.409 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.409    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.523 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.523    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.637 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.637    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.751 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.751    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.865 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.979 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.979    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.093 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.093    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.250 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.182    47.432    alum/temp_out0[20]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    47.761 r  alum/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.761    alum/D_registers_q[7][19]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.162 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.162    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.276 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.276    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.390 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.504 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.504    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.618 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.618    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.732 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.732    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.846 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.960 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.960    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.117 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    50.103    alum/temp_out0[19]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    50.432 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.432    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.982 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.096 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.096    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.210 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.210    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.324 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.324    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.438 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.438    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.552 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.937 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.056    52.994    alum/temp_out0[18]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    53.323 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.323    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.873 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.101 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.101    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.215 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.215    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.329 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.329    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.443 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.443    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.557 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.557    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.671 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.671    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.828 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.968    55.796    alum/temp_out0[17]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    56.125 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.675 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.675    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.789    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.903    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.017 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.017    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.131 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.131    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.245 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.245    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.359 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.359    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.473 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.473    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.630 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.880    58.510    alum/temp_out0[16]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.839 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.839    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.372 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.372    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.606 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.606    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.723 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.840 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.840    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.957    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.074 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.074    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.191 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.191    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.348 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.027    61.375    alum/temp_out0[15]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.707 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.707    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.257 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.941 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.941    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.055 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.212 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.050    64.261    alum/temp_out0[14]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.590 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.590    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.140 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.140    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.254 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.254    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.368 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.368    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.482 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.482    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.596 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.596    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.710 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.710    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.824 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.824    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.938 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.938    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.095 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.902    66.997    alum/temp_out0[13]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.326 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.326    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.859 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.859    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.976 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.210 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.327 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.327    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.444 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.444    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.561 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.561    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.678 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.678    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.835 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.219    70.055    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.332    70.387 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.387    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.920    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.154 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.154    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.271 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.388    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.505    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.622 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.622    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.779 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.716    alum/temp_out0[11]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    73.048 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.048    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.598 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.598    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.712 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.712    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.826 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.826    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.940 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.940    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.054 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.054    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.168 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.168    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.282 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.282    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.396 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.553 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.101    75.654    alum/temp_out0[10]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.002    78.396    alum/temp_out0[9]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.725 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.725    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.389 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.389    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.503 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.230 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.303    81.534    alum/temp_out0[8]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.863 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.527    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.755    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.869 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.869    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.983 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.983    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.097 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.097    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.254 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.064    84.318    alum/temp_out0[7]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    84.647 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.647    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.297 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.414 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.531 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.531    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.648 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.882 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.039 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.926    alum/temp_out0[6]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.332    87.258 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.808 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.922 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.922    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.036 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.036    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.150 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.150    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.264 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.264    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.378 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.492 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.492    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.606 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.606    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.763 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.991    89.754    alum/temp_out0[5]
    SLICE_X34Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.554 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.554    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.671 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.671    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.788 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.788    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.905 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.905    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.022 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.022    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.139 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.139    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.256 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.256    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.373 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.530 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.062    92.592    alum/temp_out0[4]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.332    92.924 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.924    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.474 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.474    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.588 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.588    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.702 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.816 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.930 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.930    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.044 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.429 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.748    95.177    alum/temp_out0[3]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.506 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.039 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.039    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.156 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.273 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.273    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.390 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.390    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.507 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.624 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.741 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.741    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.057    98.072    alum/temp_out0[2]
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.919   100.828    alum/temp_out0[1]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.836   103.498    sm/temp_out0[0]
    SLICE_X43Y4          LUT5 (Prop_lut5_I4_O)        0.329   103.827 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.827    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y4          MUXF7 (Prop_muxf7_I0_O)      0.212   104.039 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.329   104.368    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.299   104.667 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.876   105.543    sm/M_alum_out[0]
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.118   105.661 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           1.035   106.696    sm/D_states_q[4]_i_14_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I3_O)        0.326   107.022 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.613   107.635    sm/D_states_q[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124   107.759 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000   107.759    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.448   115.964    sm/clk
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.298   116.262    
                         clock uncertainty           -0.035   116.227    
    SLICE_X46Y4          FDRE (Setup_fdre_C_D)        0.079   116.306    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.306    
                         arrival time                        -107.760    
  -------------------------------------------------------------------
                         slack                                  8.546    

Slack (MET) :             8.712ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.444ns  (logic 60.520ns (59.076%)  route 41.924ns (40.923%))
  Logic Levels:           323  (CARRY4=285 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          2.155     7.825    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.949 f  sm/ram_reg_i_181/O
                         net (fo=1, routed)           0.674     8.623    sm/ram_reg_i_181_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.775 r  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.832     9.607    sm/ram_reg_i_155_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.933 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.632    11.565    L_reg/M_sm_ra1[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.689 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.095    12.784    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    12.908 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.586    13.493    sm/M_alum_a[31]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.617 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.617    alum/S[0]
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.149 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.719    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.833    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.947    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.218 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.186    16.404    alum/temp_out0[31]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.233 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.347 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.461 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.575    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.689    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.803    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.917    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.031    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.188 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.007    19.194    alum/temp_out0[30]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.523 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.523    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.073 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.187    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.301    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.415    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.529 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.529    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.643 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.643    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.757    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.871    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.028 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.898    21.927    alum/temp_out0[29]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.256 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.806 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.806    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.920 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.034 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.034    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.148 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.148    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.262 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.262    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.376 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.376    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.490 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.490    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.604 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.604    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.761 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.988    24.749    alum/temp_out0[28]
    SLICE_X39Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.534 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.534    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.648 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.762 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.876 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.876    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.990 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.990    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.104 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.218 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.218    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.332 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.341    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.498 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.038    27.536    alum/temp_out0[27]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.865 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.865    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.398 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.398    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.515 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.632 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.632    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.749 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.749    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.866 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.983 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.983    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.100 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.100    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.217 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.217    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.374 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    30.441    alum/temp_out0[26]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    31.229 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.799    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.913 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.913    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.027 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.027    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.184 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.088    33.272    alum/temp_out0[25]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.601 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.601    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.134 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.251 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.368 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.485 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.602 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.602    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.719 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.719    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.836 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.836    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.953 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.953    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.110 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.947    36.057    alum/temp_out0[24]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.332    36.389 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.389    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.939 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.939    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.053 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.053    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.167 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.167    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.281 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.281    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.395    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.509    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.623    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.737    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.894 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.071    38.965    alum/temp_out0[23]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    39.294 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.294    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.844 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.958 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.958    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.072 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.072    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.186 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.186    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.300 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.300    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.414 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.414    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.528 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.528    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.642 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.642    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.799 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.810    41.609    alum/temp_out0[22]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.488 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.602 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.716 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.830 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.830    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.944 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.058 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.058    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.172 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.172    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.973    44.416    alum/temp_out0[21]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    44.745 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.295 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.295    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.409 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.409    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.523 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.523    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.637 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.637    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.751 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.751    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.865 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.979 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.979    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.093 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.093    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.250 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.182    47.432    alum/temp_out0[20]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    47.761 r  alum/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.761    alum/D_registers_q[7][19]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.162 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.162    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.276 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.276    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.390 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.504 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.504    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.618 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.618    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.732 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.732    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.846 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.960 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.960    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.117 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    50.103    alum/temp_out0[19]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    50.432 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.432    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.982 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.096 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.096    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.210 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.210    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.324 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.324    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.438 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.438    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.552 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.937 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.056    52.994    alum/temp_out0[18]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    53.323 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.323    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.873 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.101 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.101    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.215 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.215    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.329 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.329    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.443 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.443    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.557 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.557    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.671 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.671    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.828 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.968    55.796    alum/temp_out0[17]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    56.125 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.675 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.675    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.789    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.903    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.017 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.017    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.131 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.131    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.245 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.245    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.359 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.359    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.473 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.473    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.630 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.880    58.510    alum/temp_out0[16]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.839 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.839    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.372 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.372    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.606 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.606    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.723 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.840 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.840    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.957    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.074 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.074    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.191 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.191    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.348 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.027    61.375    alum/temp_out0[15]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.707 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.707    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.257 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.941 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.941    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.055 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.212 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.050    64.261    alum/temp_out0[14]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.590 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.590    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.140 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.140    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.254 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.254    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.368 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.368    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.482 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.482    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.596 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.596    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.710 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.710    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.824 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.824    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.938 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.938    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.095 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.902    66.997    alum/temp_out0[13]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.326 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.326    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.859 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.859    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.976 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.210 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.327 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.327    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.444 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.444    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.561 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.561    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.678 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.678    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.835 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.219    70.055    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.332    70.387 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.387    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.920    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.154 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.154    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.271 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.388    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.505    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.622 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.622    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.779 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.716    alum/temp_out0[11]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    73.048 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.048    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.598 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.598    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.712 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.712    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.826 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.826    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.940 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.940    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.054 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.054    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.168 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.168    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.282 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.282    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.396 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.553 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.101    75.654    alum/temp_out0[10]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.002    78.396    alum/temp_out0[9]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.725 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.725    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.389 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.389    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.503 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.230 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.303    81.534    alum/temp_out0[8]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.863 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.527    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.755    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.869 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.869    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.983 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.983    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.097 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.097    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.254 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.064    84.318    alum/temp_out0[7]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    84.647 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.647    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.297 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.414 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.531 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.531    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.648 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.882 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.039 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.926    alum/temp_out0[6]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.332    87.258 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.808 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.922 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.922    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.036 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.036    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.150 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.150    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.264 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.264    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.378 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.492 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.492    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.606 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.606    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.763 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.991    89.754    alum/temp_out0[5]
    SLICE_X34Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.554 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.554    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.671 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.671    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.788 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.788    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.905 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.905    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.022 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.022    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.139 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.139    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.256 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.256    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.373 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.530 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.062    92.592    alum/temp_out0[4]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.332    92.924 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.924    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.474 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.474    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.588 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.588    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.702 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.816 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.930 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.930    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.044 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.429 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.748    95.177    alum/temp_out0[3]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.506 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.039 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.039    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.156 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.273 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.273    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.390 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.390    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.507 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.624 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.741 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.741    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.057    98.072    alum/temp_out0[2]
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.919   100.828    alum/temp_out0[1]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.836   103.498    sm/temp_out0[0]
    SLICE_X43Y4          LUT5 (Prop_lut5_I4_O)        0.329   103.827 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.827    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y4          MUXF7 (Prop_muxf7_I0_O)      0.212   104.039 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.329   104.368    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.299   104.667 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.876   105.543    sm/M_alum_out[0]
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.118   105.661 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           1.035   106.696    sm/D_states_q[4]_i_14_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I3_O)        0.326   107.022 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.449   107.471    sm/D_states_q[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124   107.595 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   107.595    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.448   115.964    sm/clk
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.298   116.262    
                         clock uncertainty           -0.035   116.227    
    SLICE_X46Y4          FDRE (Setup_fdre_C_D)        0.081   116.308    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        116.308    
                         arrival time                        -107.596    
  -------------------------------------------------------------------
                         slack                                  8.712    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.258ns  (logic 60.520ns (59.184%)  route 41.737ns (40.815%))
  Logic Levels:           323  (CARRY4=285 LUT2=1 LUT3=27 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 115.968 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          2.155     7.825    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.949 f  sm/ram_reg_i_181/O
                         net (fo=1, routed)           0.674     8.623    sm/ram_reg_i_181_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.775 r  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.832     9.607    sm/ram_reg_i_155_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.933 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.632    11.565    L_reg/M_sm_ra1[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.689 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.095    12.784    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    12.908 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.586    13.493    sm/M_alum_a[31]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.617 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.617    alum/S[0]
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.149 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.719    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.833    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.947    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.218 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.186    16.404    alum/temp_out0[31]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.233 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.347 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.461 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.575    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.689    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.803    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.917    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.031    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.188 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.007    19.194    alum/temp_out0[30]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.523 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.523    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.073 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.187    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.301    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.415    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.529 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.529    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.643 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.643    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.757    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.871    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.028 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.898    21.927    alum/temp_out0[29]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.256 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.806 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.806    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.920 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.034 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.034    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.148 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.148    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.262 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.262    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.376 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.376    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.490 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.490    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.604 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.604    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.761 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.988    24.749    alum/temp_out0[28]
    SLICE_X39Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.534 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.534    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.648 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.762 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.876 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.876    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.990 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.990    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.104 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.218 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.218    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.332 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.341    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.498 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.038    27.536    alum/temp_out0[27]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.865 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.865    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.398 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.398    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.515 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.632 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.632    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.749 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.749    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.866 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.983 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.983    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.100 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.100    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.217 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.217    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.374 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    30.441    alum/temp_out0[26]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    31.229 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.799    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.913 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.913    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.027 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.027    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.184 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.088    33.272    alum/temp_out0[25]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.601 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.601    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.134 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.251 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.368 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.485 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.602 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.602    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.719 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.719    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.836 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.836    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.953 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.953    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.110 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.947    36.057    alum/temp_out0[24]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.332    36.389 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.389    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.939 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.939    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.053 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.053    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.167 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.167    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.281 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.281    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.395    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.509    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.623    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.737    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.894 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.071    38.965    alum/temp_out0[23]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    39.294 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.294    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.844 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.958 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.958    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.072 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.072    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.186 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.186    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.300 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.300    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.414 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.414    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.528 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.528    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.642 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.642    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.799 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.810    41.609    alum/temp_out0[22]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.488 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.602 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.716 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.830 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.830    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.944 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.058 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.058    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.172 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.172    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.973    44.416    alum/temp_out0[21]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    44.745 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.295 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.295    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.409 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.409    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.523 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.523    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.637 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.637    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.751 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.751    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.865 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.979 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.979    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.093 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.093    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.250 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.182    47.432    alum/temp_out0[20]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    47.761 r  alum/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.761    alum/D_registers_q[7][19]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.162 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.162    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.276 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.276    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.390 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.504 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.504    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.618 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.618    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.732 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.732    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.846 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.960 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.960    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.117 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    50.103    alum/temp_out0[19]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    50.432 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.432    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.982 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.096 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.096    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.210 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.210    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.324 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.324    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.438 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.438    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.552 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.937 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.056    52.994    alum/temp_out0[18]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    53.323 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.323    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.873 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.101 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.101    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.215 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.215    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.329 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.329    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.443 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.443    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.557 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.557    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.671 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.671    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.828 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.968    55.796    alum/temp_out0[17]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    56.125 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.675 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.675    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.789    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.903    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.017 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.017    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.131 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.131    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.245 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.245    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.359 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.359    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.473 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.473    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.630 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.880    58.510    alum/temp_out0[16]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.839 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.839    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.372 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.372    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.606 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.606    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.723 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.840 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.840    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.957    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.074 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.074    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.191 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.191    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.348 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.027    61.375    alum/temp_out0[15]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.707 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.707    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.257 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.941 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.941    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.055 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.212 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.050    64.261    alum/temp_out0[14]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.590 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.590    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.140 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.140    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.254 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.254    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.368 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.368    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.482 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.482    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.596 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.596    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.710 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.710    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.824 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.824    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.938 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.938    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.095 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.902    66.997    alum/temp_out0[13]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.326 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.326    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.859 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.859    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.976 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.210 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.327 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.327    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.444 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.444    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.561 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.561    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.678 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.678    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.835 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.219    70.055    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.332    70.387 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.387    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.920    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.154 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.154    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.271 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.388    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.505    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.622 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.622    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.779 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.716    alum/temp_out0[11]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    73.048 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.048    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.598 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.598    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.712 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.712    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.826 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.826    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.940 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.940    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.054 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.054    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.168 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.168    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.282 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.282    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.396 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.553 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.101    75.654    alum/temp_out0[10]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.002    78.396    alum/temp_out0[9]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.725 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.725    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.389 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.389    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.503 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.230 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.303    81.534    alum/temp_out0[8]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.863 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.527    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.755    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.869 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.869    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.983 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.983    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.097 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.097    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.254 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.064    84.318    alum/temp_out0[7]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    84.647 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.647    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.297 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.414 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.531 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.531    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.648 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.882 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.039 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.926    alum/temp_out0[6]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.332    87.258 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.808 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.922 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.922    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.036 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.036    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.150 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.150    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.264 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.264    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.378 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.492 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.492    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.606 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.606    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.763 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.991    89.754    alum/temp_out0[5]
    SLICE_X34Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.554 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.554    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.671 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.671    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.788 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.788    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.905 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.905    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.022 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.022    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.139 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.139    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.256 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.256    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.373 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.530 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.062    92.592    alum/temp_out0[4]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.332    92.924 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.924    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.474 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.474    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.588 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.588    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.702 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.816 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.930 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.930    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.044 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.429 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.748    95.177    alum/temp_out0[3]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.506 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.039 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.039    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.156 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.273 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.273    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.390 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.390    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.507 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.624 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.741 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.741    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.057    98.072    alum/temp_out0[2]
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.919   100.828    alum/temp_out0[1]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 f  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.836   103.498    sm/temp_out0[0]
    SLICE_X43Y4          LUT5 (Prop_lut5_I4_O)        0.329   103.827 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.827    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y4          MUXF7 (Prop_muxf7_I0_O)      0.212   104.039 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.329   104.368    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.299   104.667 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.928   105.595    sm/M_alum_out[0]
    SLICE_X50Y3          LUT4 (Prop_lut4_I1_O)        0.116   105.711 r  sm/D_states_q[4]_i_9/O
                         net (fo=1, routed)           0.443   106.154    sm/D_states_q[4]_i_9_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I3_O)        0.328   106.482 r  sm/D_states_q[4]_i_3/O
                         net (fo=2, routed)           0.423   106.905    sm/D_states_q[4]_i_3_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I2_O)        0.124   107.029 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   107.408    sm/D_states_d__0[4]
    SLICE_X51Y4          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.452   115.968    sm/clk
    SLICE_X51Y4          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X51Y4          FDSE (Setup_fdse_C_D)       -0.067   116.125    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.125    
                         arrival time                        -107.409    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.433ns  (logic 60.520ns (59.082%)  route 41.913ns (40.917%))
  Logic Levels:           323  (CARRY4=285 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          2.155     7.825    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.949 f  sm/ram_reg_i_181/O
                         net (fo=1, routed)           0.674     8.623    sm/ram_reg_i_181_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.775 r  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.832     9.607    sm/ram_reg_i_155_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.933 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.632    11.565    L_reg/M_sm_ra1[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.689 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.095    12.784    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    12.908 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.586    13.493    sm/M_alum_a[31]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.617 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.617    alum/S[0]
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.149 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.719    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.833    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.947    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.218 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.186    16.404    alum/temp_out0[31]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.233 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.347 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.461 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.575    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.689    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.803    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.917    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.031    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.188 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.007    19.194    alum/temp_out0[30]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.523 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.523    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.073 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.187    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.301    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.415    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.529 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.529    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.643 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.643    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.757    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.871    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.028 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.898    21.927    alum/temp_out0[29]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.256 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.806 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.806    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.920 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.034 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.034    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.148 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.148    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.262 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.262    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.376 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.376    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.490 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.490    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.604 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.604    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.761 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.988    24.749    alum/temp_out0[28]
    SLICE_X39Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.534 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.534    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.648 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.762 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.876 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.876    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.990 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.990    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.104 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.218 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.218    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.332 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.341    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.498 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.038    27.536    alum/temp_out0[27]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.865 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.865    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.398 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.398    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.515 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.632 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.632    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.749 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.749    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.866 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.983 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.983    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.100 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.100    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.217 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.217    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.374 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    30.441    alum/temp_out0[26]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    31.229 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.799    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.913 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.913    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.027 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.027    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.184 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.088    33.272    alum/temp_out0[25]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.601 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.601    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.134 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.251 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.368 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.485 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.602 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.602    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.719 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.719    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.836 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.836    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.953 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.953    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.110 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.947    36.057    alum/temp_out0[24]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.332    36.389 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.389    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.939 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.939    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.053 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.053    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.167 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.167    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.281 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.281    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.395    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.509    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.623    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.737    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.894 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.071    38.965    alum/temp_out0[23]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    39.294 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.294    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.844 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.958 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.958    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.072 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.072    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.186 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.186    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.300 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.300    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.414 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.414    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.528 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.528    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.642 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.642    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.799 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.810    41.609    alum/temp_out0[22]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.488 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.602 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.716 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.830 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.830    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.944 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.058 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.058    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.172 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.172    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.973    44.416    alum/temp_out0[21]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    44.745 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.295 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.295    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.409 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.409    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.523 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.523    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.637 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.637    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.751 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.751    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.865 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.979 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.979    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.093 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.093    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.250 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.182    47.432    alum/temp_out0[20]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    47.761 r  alum/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.761    alum/D_registers_q[7][19]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.162 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.162    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.276 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.276    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.390 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.504 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.504    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.618 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.618    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.732 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.732    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.846 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.960 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.960    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.117 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    50.103    alum/temp_out0[19]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    50.432 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.432    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.982 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.096 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.096    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.210 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.210    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.324 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.324    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.438 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.438    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.552 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.937 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.056    52.994    alum/temp_out0[18]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    53.323 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.323    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.873 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.101 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.101    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.215 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.215    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.329 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.329    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.443 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.443    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.557 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.557    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.671 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.671    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.828 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.968    55.796    alum/temp_out0[17]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    56.125 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.675 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.675    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.789    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.903    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.017 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.017    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.131 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.131    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.245 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.245    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.359 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.359    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.473 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.473    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.630 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.880    58.510    alum/temp_out0[16]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.839 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.839    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.372 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.372    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.606 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.606    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.723 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.840 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.840    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.957    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.074 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.074    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.191 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.191    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.348 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.027    61.375    alum/temp_out0[15]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.707 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.707    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.257 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.941 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.941    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.055 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.212 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.050    64.261    alum/temp_out0[14]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.590 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.590    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.140 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.140    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.254 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.254    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.368 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.368    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.482 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.482    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.596 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.596    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.710 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.710    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.824 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.824    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.938 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.938    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.095 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.902    66.997    alum/temp_out0[13]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.326 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.326    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.859 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.859    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.976 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.210 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.327 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.327    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.444 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.444    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.561 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.561    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.678 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.678    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.835 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.219    70.055    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.332    70.387 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.387    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.920    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.154 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.154    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.271 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.388    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.505    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.622 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.622    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.779 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.716    alum/temp_out0[11]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    73.048 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.048    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.598 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.598    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.712 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.712    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.826 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.826    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.940 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.940    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.054 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.054    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.168 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.168    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.282 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.282    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.396 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.553 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.101    75.654    alum/temp_out0[10]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.002    78.396    alum/temp_out0[9]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.725 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.725    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.389 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.389    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.503 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.230 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.303    81.534    alum/temp_out0[8]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.863 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.527    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.755    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.869 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.869    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.983 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.983    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.097 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.097    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.254 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.064    84.318    alum/temp_out0[7]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    84.647 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.647    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.297 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.414 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.531 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.531    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.648 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.882 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.039 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.926    alum/temp_out0[6]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.332    87.258 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.808 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.922 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.922    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.036 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.036    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.150 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.150    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.264 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.264    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.378 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.492 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.492    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.606 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.606    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.763 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.991    89.754    alum/temp_out0[5]
    SLICE_X34Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.554 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.554    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.671 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.671    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.788 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.788    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.905 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.905    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.022 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.022    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.139 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.139    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.256 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.256    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.373 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.530 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.062    92.592    alum/temp_out0[4]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.332    92.924 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.924    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.474 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.474    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.588 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.588    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.702 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.816 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.930 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.930    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.044 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.429 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.748    95.177    alum/temp_out0[3]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.506 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.039 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.039    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.156 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.273 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.273    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.390 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.390    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.507 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.624 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.741 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.741    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.057    98.072    alum/temp_out0[2]
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.919   100.828    alum/temp_out0[1]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.836   103.498    sm/temp_out0[0]
    SLICE_X43Y4          LUT5 (Prop_lut5_I4_O)        0.329   103.827 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.827    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y4          MUXF7 (Prop_muxf7_I0_O)      0.212   104.039 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.329   104.368    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.299   104.667 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.876   105.543    sm/M_alum_out[0]
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.118   105.661 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           1.035   106.696    sm/D_states_q[4]_i_14_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I3_O)        0.326   107.022 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.438   107.460    sm/D_states_q[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124   107.584 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   107.584    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.448   115.964    sm/clk
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.298   116.262    
                         clock uncertainty           -0.035   116.227    
    SLICE_X46Y4          FDRE (Setup_fdre_C_D)        0.077   116.304    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.304    
                         arrival time                        -107.585    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.284ns  (logic 60.324ns (58.977%)  route 41.960ns (41.023%))
  Logic Levels:           323  (CARRY4=285 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          2.155     7.825    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.949 f  sm/ram_reg_i_181/O
                         net (fo=1, routed)           0.674     8.623    sm/ram_reg_i_181_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.775 r  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.832     9.607    sm/ram_reg_i_155_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.933 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.632    11.565    L_reg/M_sm_ra1[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.689 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.095    12.784    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    12.908 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.586    13.493    sm/M_alum_a[31]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.617 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.617    alum/S[0]
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.149 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.719    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.833    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.947    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.218 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.186    16.404    alum/temp_out0[31]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.233 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.347 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.461 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.575    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.689    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.803    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.917    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.031    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.188 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.007    19.194    alum/temp_out0[30]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.523 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.523    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.073 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.187    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.301    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.415    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.529 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.529    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.643 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.643    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.757    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.871    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.028 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.898    21.927    alum/temp_out0[29]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.256 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.806 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.806    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.920 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.034 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.034    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.148 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.148    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.262 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.262    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.376 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.376    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.490 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.490    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.604 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.604    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.761 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.988    24.749    alum/temp_out0[28]
    SLICE_X39Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.534 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.534    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.648 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.762 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.876 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.876    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.990 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.990    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.104 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.218 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.218    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.332 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.341    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.498 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.038    27.536    alum/temp_out0[27]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.865 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.865    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.398 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.398    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.515 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.632 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.632    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.749 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.749    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.866 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.983 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.983    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.100 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.100    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.217 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.217    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.374 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    30.441    alum/temp_out0[26]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    31.229 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.799    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.913 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.913    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.027 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.027    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.184 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.088    33.272    alum/temp_out0[25]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.601 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.601    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.134 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.251 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.368 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.485 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.602 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.602    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.719 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.719    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.836 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.836    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.953 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.953    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.110 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.947    36.057    alum/temp_out0[24]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.332    36.389 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.389    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.939 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.939    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.053 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.053    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.167 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.167    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.281 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.281    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.395    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.509    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.623    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.737    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.894 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.071    38.965    alum/temp_out0[23]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    39.294 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.294    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.844 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.958 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.958    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.072 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.072    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.186 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.186    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.300 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.300    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.414 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.414    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.528 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.528    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.642 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.642    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.799 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.810    41.609    alum/temp_out0[22]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.488 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.602 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.716 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.830 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.830    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.944 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.058 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.058    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.172 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.172    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.973    44.416    alum/temp_out0[21]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    44.745 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.295 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.295    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.409 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.409    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.523 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.523    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.637 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.637    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.751 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.751    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.865 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.979 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.979    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.093 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.093    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.250 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.182    47.432    alum/temp_out0[20]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    47.761 r  alum/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.761    alum/D_registers_q[7][19]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.162 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.162    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.276 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.276    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.390 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.504 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.504    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.618 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.618    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.732 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.732    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.846 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.960 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.960    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.117 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    50.103    alum/temp_out0[19]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    50.432 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.432    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.982 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.096 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.096    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.210 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.210    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.324 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.324    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.438 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.438    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.552 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.937 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.056    52.994    alum/temp_out0[18]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    53.323 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.323    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.873 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.101 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.101    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.215 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.215    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.329 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.329    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.443 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.443    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.557 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.557    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.671 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.671    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.828 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.968    55.796    alum/temp_out0[17]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    56.125 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.675 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.675    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.789    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.903    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.017 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.017    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.131 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.131    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.245 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.245    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.359 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.359    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.473 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.473    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.630 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.880    58.510    alum/temp_out0[16]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.839 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.839    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.372 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.372    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.606 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.606    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.723 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.840 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.840    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.957    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.074 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.074    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.191 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.191    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.348 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.027    61.375    alum/temp_out0[15]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.707 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.707    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.257 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.941 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.941    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.055 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.212 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.050    64.261    alum/temp_out0[14]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.590 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.590    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.140 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.140    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.254 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.254    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.368 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.368    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.482 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.482    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.596 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.596    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.710 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.710    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.824 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.824    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.938 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.938    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.095 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.902    66.997    alum/temp_out0[13]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.326 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.326    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.859 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.859    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.976 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.210 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.327 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.327    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.444 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.444    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.561 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.561    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.678 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.678    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.835 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.219    70.055    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.332    70.387 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.387    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.920    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.154 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.154    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.271 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.388    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.505    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.622 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.622    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.779 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.716    alum/temp_out0[11]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    73.048 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.048    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.598 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.598    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.712 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.712    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.826 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.826    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.940 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.940    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.054 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.054    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.168 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.168    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.282 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.282    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.396 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.553 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.101    75.654    alum/temp_out0[10]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.002    78.396    alum/temp_out0[9]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.725 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.725    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.389 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.389    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.503 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.230 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.303    81.534    alum/temp_out0[8]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.863 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.527    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.755    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.869 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.869    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.983 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.983    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.097 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.097    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.254 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.064    84.318    alum/temp_out0[7]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    84.647 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.647    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.297 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.414 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.531 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.531    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.648 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.882 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.039 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.926    alum/temp_out0[6]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.332    87.258 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.808 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.922 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.922    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.036 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.036    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.150 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.150    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.264 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.264    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.378 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.492 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.492    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.606 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.606    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.763 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.991    89.754    alum/temp_out0[5]
    SLICE_X34Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.554 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.554    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.671 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.671    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.788 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.788    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.905 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.905    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.022 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.022    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.139 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.139    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.256 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.256    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.373 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.530 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.062    92.592    alum/temp_out0[4]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.332    92.924 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.924    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.474 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.474    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.588 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.588    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.702 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.816 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.930 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.930    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.044 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.429 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.748    95.177    alum/temp_out0[3]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.506 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.039 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.039    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.156 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.273 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.273    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.390 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.390    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.507 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.624 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.741 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.741    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.057    98.072    alum/temp_out0[2]
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.919   100.828    alum/temp_out0[1]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 f  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.836   103.498    sm/temp_out0[0]
    SLICE_X43Y4          LUT5 (Prop_lut5_I4_O)        0.329   103.827 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.827    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y4          MUXF7 (Prop_muxf7_I0_O)      0.212   104.039 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.329   104.368    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.299   104.667 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.857   105.524    sm/M_alum_out[0]
    SLICE_X51Y3          LUT6 (Prop_lut6_I1_O)        0.124   105.648 f  sm/D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.436   106.085    sm/D_states_q[2]_i_6_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.124   106.209 f  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           1.102   107.311    sm/D_states_q[2]_i_2_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I0_O)        0.124   107.435 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000   107.435    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X47Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.448   115.964    sm/clk
    SLICE_X47Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.276   116.240    
                         clock uncertainty           -0.035   116.205    
    SLICE_X47Y4          FDRE (Setup_fdre_C_D)        0.032   116.237    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.237    
                         arrival time                        -107.436    
  -------------------------------------------------------------------
                         slack                                  8.801    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.279ns  (logic 60.324ns (58.980%)  route 41.955ns (41.020%))
  Logic Levels:           323  (CARRY4=285 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk
    SLICE_X46Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          2.155     7.825    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.949 f  sm/ram_reg_i_181/O
                         net (fo=1, routed)           0.674     8.623    sm/ram_reg_i_181_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.775 r  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.832     9.607    sm/ram_reg_i_155_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.933 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          1.632    11.565    L_reg/M_sm_ra1[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.689 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           1.095    12.784    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    12.908 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.586    13.493    sm/M_alum_a[31]
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    13.617 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    13.617    alum/S[0]
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.149 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    14.719    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.833    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.947    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.218 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.186    16.404    alum/temp_out0[31]
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.233 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.233    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.347 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.347    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.461 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.575 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.575    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.689    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.803    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.917    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.031    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.188 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.007    19.194    alum/temp_out0[30]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.523 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    19.523    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.073 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.187 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.187    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.301 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    20.301    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.415 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.415    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.529 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.529    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.643 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    20.643    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.757    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.871    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.028 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.898    21.927    alum/temp_out0[29]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.256 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.806 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.806    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.920 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.034 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.034    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.148 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.148    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.262 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.262    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.376 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.376    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.490 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.490    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.604 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.604    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.761 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.988    24.749    alum/temp_out0[28]
    SLICE_X39Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.534 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.534    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.648 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.762 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.762    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.876 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.876    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.990 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.990    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.104 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.218 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.218    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.332 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.341    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.498 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.038    27.536    alum/temp_out0[27]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.865 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.865    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.398 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.398    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.515 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.632 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.632    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.749 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.749    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.866 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.983 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.983    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.100 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.100    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.217 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.217    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.374 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    30.441    alum/temp_out0[26]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    31.229 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.229    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.343 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.343    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.457 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.457    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.571 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.571    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.685 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.685    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.799 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.799    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.913 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.913    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.027 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.027    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.184 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.088    33.272    alum/temp_out0[25]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    33.601 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.601    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.134 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.134    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.251 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.251    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.368 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.368    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.485 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.485    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.602 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.602    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.719 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.719    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.836 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.836    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.953 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.953    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.110 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.947    36.057    alum/temp_out0[24]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.332    36.389 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.389    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.939 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.939    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.053 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.053    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.167 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.167    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.281 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.281    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.395 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.395    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.509 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.509    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.623 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.623    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.737 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.737    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.894 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.071    38.965    alum/temp_out0[23]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    39.294 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.294    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.844 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.958 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.958    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.072 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.072    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.186 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.186    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.300 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.300    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.414 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.414    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.528 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.528    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.642 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.642    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.799 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.810    41.609    alum/temp_out0[22]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.488 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.602 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.716 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.716    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.830 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.830    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.944 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.944    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.058 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.058    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.172 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.172    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.973    44.416    alum/temp_out0[21]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    44.745 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.295 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.295    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.409 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.409    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.523 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.523    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.637 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.637    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.751 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.751    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.865 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.865    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.979 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.979    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.093 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.093    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.250 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.182    47.432    alum/temp_out0[20]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    47.761 r  alum/D_registers_q[7][19]_i_57/O
                         net (fo=1, routed)           0.000    47.761    alum/D_registers_q[7][19]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.162 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.162    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.276 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.276    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.390 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.390    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.504 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.504    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.618 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.618    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.732 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.732    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.846 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.846    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.960 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.960    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.117 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    50.103    alum/temp_out0[19]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    50.432 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.432    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.982 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.096 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.096    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.210 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.210    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.324 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.324    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.438 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.438    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.552 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.552    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.666    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.780    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.937 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.056    52.994    alum/temp_out0[18]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    53.323 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.323    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.873 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.873    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.987 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.987    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.101 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.101    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.215 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.215    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.329 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.329    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.443 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.443    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.557 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.557    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.671 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.671    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.828 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.968    55.796    alum/temp_out0[17]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    56.125 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.675 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.675    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.789    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.903    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.017 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.017    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.131 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.131    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.245 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.245    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.359 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.359    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.473 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.473    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.630 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.880    58.510    alum/temp_out0[16]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.839 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.839    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.372 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.372    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.489 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.489    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.606 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.606    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.723 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.840 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.840    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.957 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.957    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.074 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.074    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.191 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.191    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.348 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.027    61.375    alum/temp_out0[15]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.707 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.707    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.257 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.257    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.371 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.371    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.485 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.485    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.599 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.599    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.713 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.713    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.827 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.827    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.941 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.941    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.055 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.055    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.212 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.050    64.261    alum/temp_out0[14]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.590 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.590    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.140 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.140    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.254 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.254    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.368 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.368    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.482 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.482    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.596 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.596    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.710 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.710    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.824 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.824    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.938 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.938    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.095 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.902    66.997    alum/temp_out0[13]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.326 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.326    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.859 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.859    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.976 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.976    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.093 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.093    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.210 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.210    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.327 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.327    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.444 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.444    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.561 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.561    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.678 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.678    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.835 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.219    70.055    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.332    70.387 r  alum/D_registers_q[7][11]_i_58/O
                         net (fo=1, routed)           0.000    70.387    alum/D_registers_q[7][11]_i_58_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.920 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.920    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.037 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.037    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.154 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.154    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.271 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.388    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.505    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.622 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.622    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.779 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.716    alum/temp_out0[11]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.332    73.048 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.048    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.598 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.598    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.712 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.712    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.826 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.826    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.940 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.940    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.054 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.054    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.168 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.168    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.282 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.282    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.396 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.553 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.101    75.654    alum/temp_out0[10]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.002    78.396    alum/temp_out0[9]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.725 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.725    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.275 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.389 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.389    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.503 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.503    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.617 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.617    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.731 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.731    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.845 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.845    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.959 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.959    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.073 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.073    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.230 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.303    81.534    alum/temp_out0[8]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    81.863 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.413    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.527    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.755    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.869 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.869    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.983 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.983    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.097 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.097    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.254 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.064    84.318    alum/temp_out0[7]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    84.647 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.647    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.297 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.297    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.414 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.531 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.531    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.648 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.648    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.765 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.765    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.882 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.039 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.886    86.926    alum/temp_out0[6]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.332    87.258 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.258    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.808 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.808    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.922 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.922    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.036 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.036    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.150 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.150    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.264 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.264    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.378 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.492 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.492    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.606 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.606    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.763 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.991    89.754    alum/temp_out0[5]
    SLICE_X34Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    90.554 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.554    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.671 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.671    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.788 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.788    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.905 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.905    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.022 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.022    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.139 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.139    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.256 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.256    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.373 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.530 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.062    92.592    alum/temp_out0[4]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.332    92.924 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.924    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.474 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.474    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.588 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.588    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.702 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.816 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.816    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.930 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.930    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.044 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.429 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.748    95.177    alum/temp_out0[3]
    SLICE_X30Y6          LUT3 (Prop_lut3_I0_O)        0.329    95.506 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.039 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.039    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.156 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.273 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.273    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.390 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.390    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.507 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.624 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.741 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.741    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.057    98.072    alum/temp_out0[2]
    SLICE_X29Y1          LUT3 (Prop_lut3_I0_O)        0.332    98.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.919   100.828    alum/temp_out0[1]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329   101.157 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   101.157    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.707 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.707    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.821 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   101.821    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.935 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.935    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.049 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.049    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.163 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   102.163    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.277 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   102.277    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.391 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   102.391    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.505 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.505    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.662 f  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.836   103.498    sm/temp_out0[0]
    SLICE_X43Y4          LUT5 (Prop_lut5_I4_O)        0.329   103.827 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.827    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y4          MUXF7 (Prop_muxf7_I0_O)      0.212   104.039 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.329   104.368    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.299   104.667 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.857   105.524    sm/M_alum_out[0]
    SLICE_X51Y3          LUT6 (Prop_lut6_I1_O)        0.124   105.648 f  sm/D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.436   106.085    sm/D_states_q[2]_i_6_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.124   106.209 f  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           1.097   107.306    sm/D_states_q[2]_i_2_n_0
    SLICE_X47Y4          LUT6 (Prop_lut6_I0_O)        0.124   107.430 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   107.430    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X47Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.448   115.964    sm/clk
    SLICE_X47Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.276   116.240    
                         clock uncertainty           -0.035   116.205    
    SLICE_X47Y4          FDRE (Setup_fdre_C_D)        0.031   116.236    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.236    
                         arrival time                        -107.431    
  -------------------------------------------------------------------
                         slack                                  8.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr2/clk
    SLICE_X43Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr2/clk
    SLICE_X43Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr2/clk
    SLICE_X43Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr2/clk
    SLICE_X43Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr2/clk
    SLICE_X43Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.128     1.636 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.845    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.776    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr2/clk
    SLICE_X43Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.128     1.636 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.845    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.776    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr2/clk
    SLICE_X43Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.128     1.636 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.845    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.776    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr2/clk
    SLICE_X43Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.128     1.636 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.845    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.776    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.423%)  route 0.269ns (65.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.565     1.509    sr3/clk
    SLICE_X45Y1          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.918    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.525    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.834    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.423%)  route 0.269ns (65.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.565     1.509    sr3/clk
    SLICE_X45Y1          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.918    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.525    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.834    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X64Y2    D_buff1_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y10   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y16   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y14   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y15   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y20   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y12   L_reg/D_registers_q_reg[0][14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.672ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 0.930ns (18.583%)  route 4.075ns (81.417%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk
    SLICE_X47Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=92, routed)          1.662     7.269    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y8          LUT2 (Prop_lut2_I1_O)        0.146     7.415 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.812     9.228    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I4_O)        0.328     9.556 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.600    10.156    fifo_reset_cond/AS[0]
    SLICE_X40Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.447   115.963    fifo_reset_cond/clk
    SLICE_X40Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X40Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                105.672    

Slack (MET) :             105.672ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 0.930ns (18.583%)  route 4.075ns (81.417%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk
    SLICE_X47Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=92, routed)          1.662     7.269    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y8          LUT2 (Prop_lut2_I1_O)        0.146     7.415 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.812     9.228    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I4_O)        0.328     9.556 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.600    10.156    fifo_reset_cond/AS[0]
    SLICE_X40Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.447   115.963    fifo_reset_cond/clk
    SLICE_X40Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X40Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                105.672    

Slack (MET) :             105.672ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 0.930ns (18.583%)  route 4.075ns (81.417%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk
    SLICE_X47Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=92, routed)          1.662     7.269    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y8          LUT2 (Prop_lut2_I1_O)        0.146     7.415 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.812     9.228    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I4_O)        0.328     9.556 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.600    10.156    fifo_reset_cond/AS[0]
    SLICE_X40Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.447   115.963    fifo_reset_cond/clk
    SLICE_X40Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X40Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                105.672    

Slack (MET) :             105.672ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 0.930ns (18.583%)  route 4.075ns (81.417%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk
    SLICE_X47Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=92, routed)          1.662     7.269    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y8          LUT2 (Prop_lut2_I1_O)        0.146     7.415 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.812     9.228    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I4_O)        0.328     9.556 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.600    10.156    fifo_reset_cond/AS[0]
    SLICE_X40Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.447   115.963    fifo_reset_cond/clk
    SLICE_X40Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X40Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                105.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.064%)  route 0.477ns (71.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.565     1.509    sm/clk
    SLICE_X49Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         0.222     1.872    sm/D_states_q[6]
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.917 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.254     2.171    fifo_reset_cond/AS[0]
    SLICE_X40Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X40Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X40Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.064%)  route 0.477ns (71.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.565     1.509    sm/clk
    SLICE_X49Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         0.222     1.872    sm/D_states_q[6]
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.917 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.254     2.171    fifo_reset_cond/AS[0]
    SLICE_X40Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X40Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X40Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.064%)  route 0.477ns (71.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.565     1.509    sm/clk
    SLICE_X49Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         0.222     1.872    sm/D_states_q[6]
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.917 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.254     2.171    fifo_reset_cond/AS[0]
    SLICE_X40Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X40Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X40Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.064%)  route 0.477ns (71.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.565     1.509    sm/clk
    SLICE_X49Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         0.222     1.872    sm/D_states_q[6]
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.917 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.254     2.171    fifo_reset_cond/AS[0]
    SLICE_X40Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X40Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X40Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.724    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.838ns  (logic 11.550ns (31.352%)  route 25.288ns (68.648%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.693     7.358    L_reg/M_sm_timer[7]
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152     7.510 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.819     8.329    L_reg/i__carry_i_14__4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.348     8.677 f  L_reg/L_636a25f9_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.804     9.481    L_reg/L_636a25f9_remainder0_carry_i_16__1_n_0
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.153     9.634 f  L_reg/L_636a25f9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.264     9.898    L_reg/L_636a25f9_remainder0_carry_i_19__1_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I3_O)        0.321    10.219 r  L_reg/L_636a25f9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.014    11.233    L_reg/L_636a25f9_remainder0_carry_i_10__1_n_0
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.326    11.559 r  L_reg/L_636a25f9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.559    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.167 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_carry/O[3]
                         net (fo=1, routed)           0.693    12.860    L_reg/L_636a25f9_remainder0_3[3]
    SLICE_X53Y18         LUT4 (Prop_lut4_I1_O)        0.307    13.167 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.467    14.633    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.757 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.670    15.427    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I3_O)        0.152    15.579 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.085    16.665    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X55Y22         LUT5 (Prop_lut5_I4_O)        0.374    17.039 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.970    18.009    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.354    18.363 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.838    19.201    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.326    19.527 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.339    19.866    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.386 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.386    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.503 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.503    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.742 f  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.001    21.743    L_reg/L_636a25f9_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y23         LUT5 (Prop_lut5_I1_O)        0.301    22.044 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.879    22.923    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.047 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.199    24.245    L_reg/i__carry_i_14__1_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.124    24.369 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.813    25.182    L_reg/i__carry_i_25__3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.306 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.986    26.292    L_reg/i__carry_i_14__1_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I3_O)        0.124    26.416 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.186    27.602    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152    27.754 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.857    28.611    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y21         LUT5 (Prop_lut5_I0_O)        0.332    28.943 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.943    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.476 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.476    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.695 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.953    30.648    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.295    30.943 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.295    31.238    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.362 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    32.181    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.124    32.305 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.818    33.123    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.124    33.247 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.936    34.183    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y25         LUT4 (Prop_lut4_I0_O)        0.150    34.333 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.891    38.224    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.984 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.984    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.753ns  (logic 11.318ns (30.796%)  route 25.434ns (69.204%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.693     7.358    L_reg/M_sm_timer[7]
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152     7.510 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.819     8.329    L_reg/i__carry_i_14__4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.348     8.677 f  L_reg/L_636a25f9_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.804     9.481    L_reg/L_636a25f9_remainder0_carry_i_16__1_n_0
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.153     9.634 f  L_reg/L_636a25f9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.264     9.898    L_reg/L_636a25f9_remainder0_carry_i_19__1_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I3_O)        0.321    10.219 r  L_reg/L_636a25f9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.014    11.233    L_reg/L_636a25f9_remainder0_carry_i_10__1_n_0
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.326    11.559 r  L_reg/L_636a25f9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.559    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.167 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_carry/O[3]
                         net (fo=1, routed)           0.693    12.860    L_reg/L_636a25f9_remainder0_3[3]
    SLICE_X53Y18         LUT4 (Prop_lut4_I1_O)        0.307    13.167 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.467    14.633    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.757 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.670    15.427    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I3_O)        0.152    15.579 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.085    16.665    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X55Y22         LUT5 (Prop_lut5_I4_O)        0.374    17.039 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.970    18.009    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.354    18.363 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.838    19.201    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.326    19.527 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.339    19.866    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.386 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.386    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.503 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.503    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.742 f  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.001    21.743    L_reg/L_636a25f9_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y23         LUT5 (Prop_lut5_I1_O)        0.301    22.044 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.879    22.923    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.047 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.199    24.245    L_reg/i__carry_i_14__1_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.124    24.369 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.813    25.182    L_reg/i__carry_i_25__3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.306 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.986    26.292    L_reg/i__carry_i_14__1_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I3_O)        0.124    26.416 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.186    27.602    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152    27.754 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.857    28.611    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y21         LUT5 (Prop_lut5_I0_O)        0.332    28.943 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.943    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.476 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.476    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.695 f  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.953    30.648    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.295    30.943 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.295    31.238    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.362 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    32.181    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.124    32.305 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.829    33.134    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I3_O)        0.124    33.258 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.242    34.500    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y25         LUT4 (Prop_lut4_I2_O)        0.124    34.624 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.720    38.344    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.899 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.899    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.626ns  (logic 11.548ns (31.529%)  route 25.078ns (68.471%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.693     7.358    L_reg/M_sm_timer[7]
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152     7.510 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.819     8.329    L_reg/i__carry_i_14__4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.348     8.677 f  L_reg/L_636a25f9_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.804     9.481    L_reg/L_636a25f9_remainder0_carry_i_16__1_n_0
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.153     9.634 f  L_reg/L_636a25f9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.264     9.898    L_reg/L_636a25f9_remainder0_carry_i_19__1_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I3_O)        0.321    10.219 r  L_reg/L_636a25f9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.014    11.233    L_reg/L_636a25f9_remainder0_carry_i_10__1_n_0
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.326    11.559 r  L_reg/L_636a25f9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.559    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.167 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_carry/O[3]
                         net (fo=1, routed)           0.693    12.860    L_reg/L_636a25f9_remainder0_3[3]
    SLICE_X53Y18         LUT4 (Prop_lut4_I1_O)        0.307    13.167 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.467    14.633    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.757 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.670    15.427    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I3_O)        0.152    15.579 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.085    16.665    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X55Y22         LUT5 (Prop_lut5_I4_O)        0.374    17.039 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.970    18.009    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.354    18.363 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.838    19.201    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.326    19.527 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.339    19.866    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.386 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.386    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.503 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.503    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.742 f  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.001    21.743    L_reg/L_636a25f9_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y23         LUT5 (Prop_lut5_I1_O)        0.301    22.044 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.879    22.923    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.047 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.199    24.245    L_reg/i__carry_i_14__1_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.124    24.369 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.813    25.182    L_reg/i__carry_i_25__3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.306 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.986    26.292    L_reg/i__carry_i_14__1_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I3_O)        0.124    26.416 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.186    27.602    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152    27.754 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.857    28.611    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y21         LUT5 (Prop_lut5_I0_O)        0.332    28.943 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.943    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.476 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.476    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.695 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.953    30.648    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.295    30.943 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.295    31.238    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.362 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    32.181    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.124    32.305 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.818    33.123    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.124    33.247 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.928    34.175    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.152    34.327 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.688    38.015    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.772 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.772    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.536ns  (logic 11.316ns (30.973%)  route 25.220ns (69.027%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=7 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.693     7.358    L_reg/M_sm_timer[7]
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152     7.510 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.819     8.329    L_reg/i__carry_i_14__4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.348     8.677 f  L_reg/L_636a25f9_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.804     9.481    L_reg/L_636a25f9_remainder0_carry_i_16__1_n_0
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.153     9.634 f  L_reg/L_636a25f9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.264     9.898    L_reg/L_636a25f9_remainder0_carry_i_19__1_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I3_O)        0.321    10.219 r  L_reg/L_636a25f9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.014    11.233    L_reg/L_636a25f9_remainder0_carry_i_10__1_n_0
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.326    11.559 r  L_reg/L_636a25f9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.559    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.167 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_carry/O[3]
                         net (fo=1, routed)           0.693    12.860    L_reg/L_636a25f9_remainder0_3[3]
    SLICE_X53Y18         LUT4 (Prop_lut4_I1_O)        0.307    13.167 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.467    14.633    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.757 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.670    15.427    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I3_O)        0.152    15.579 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.085    16.665    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X55Y22         LUT5 (Prop_lut5_I4_O)        0.374    17.039 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.970    18.009    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.354    18.363 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.838    19.201    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.326    19.527 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.339    19.866    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.386 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.386    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.503 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.503    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.742 f  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.001    21.743    L_reg/L_636a25f9_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y23         LUT5 (Prop_lut5_I1_O)        0.301    22.044 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.879    22.923    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.047 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.199    24.245    L_reg/i__carry_i_14__1_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.124    24.369 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.813    25.182    L_reg/i__carry_i_25__3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.306 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.986    26.292    L_reg/i__carry_i_14__1_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I3_O)        0.124    26.416 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.186    27.602    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152    27.754 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.857    28.611    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y21         LUT5 (Prop_lut5_I0_O)        0.332    28.943 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.943    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.476 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.476    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.695 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.953    30.648    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.295    30.943 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.295    31.238    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.362 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    32.181    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.124    32.305 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.818    33.123    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.124    33.247 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.101    34.348    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y25         LUT3 (Prop_lut3_I1_O)        0.124    34.472 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.657    38.129    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.682 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.682    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.499ns  (logic 11.542ns (31.624%)  route 24.957ns (68.376%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.693     7.358    L_reg/M_sm_timer[7]
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152     7.510 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.819     8.329    L_reg/i__carry_i_14__4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.348     8.677 f  L_reg/L_636a25f9_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.804     9.481    L_reg/L_636a25f9_remainder0_carry_i_16__1_n_0
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.153     9.634 f  L_reg/L_636a25f9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.264     9.898    L_reg/L_636a25f9_remainder0_carry_i_19__1_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I3_O)        0.321    10.219 r  L_reg/L_636a25f9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.014    11.233    L_reg/L_636a25f9_remainder0_carry_i_10__1_n_0
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.326    11.559 r  L_reg/L_636a25f9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.559    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.167 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_carry/O[3]
                         net (fo=1, routed)           0.693    12.860    L_reg/L_636a25f9_remainder0_3[3]
    SLICE_X53Y18         LUT4 (Prop_lut4_I1_O)        0.307    13.167 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.467    14.633    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.757 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.670    15.427    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I3_O)        0.152    15.579 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.085    16.665    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X55Y22         LUT5 (Prop_lut5_I4_O)        0.374    17.039 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.970    18.009    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.354    18.363 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.838    19.201    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.326    19.527 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.339    19.866    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.386 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.386    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.503 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.503    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.742 f  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.001    21.743    L_reg/L_636a25f9_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y23         LUT5 (Prop_lut5_I1_O)        0.301    22.044 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.879    22.923    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.047 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.199    24.245    L_reg/i__carry_i_14__1_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.124    24.369 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.813    25.182    L_reg/i__carry_i_25__3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.306 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.986    26.292    L_reg/i__carry_i_14__1_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I3_O)        0.124    26.416 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.186    27.602    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152    27.754 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.857    28.611    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y21         LUT5 (Prop_lut5_I0_O)        0.332    28.943 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.943    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.476 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.476    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.695 f  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.953    30.648    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.295    30.943 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.295    31.238    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.362 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    32.181    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.124    32.305 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.829    33.134    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I3_O)        0.124    33.258 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.242    34.500    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y25         LUT4 (Prop_lut4_I2_O)        0.153    34.653 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.242    37.895    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.646 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.646    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.205ns  (logic 11.307ns (31.231%)  route 24.897ns (68.769%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.693     7.358    L_reg/M_sm_timer[7]
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152     7.510 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.819     8.329    L_reg/i__carry_i_14__4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.348     8.677 f  L_reg/L_636a25f9_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.804     9.481    L_reg/L_636a25f9_remainder0_carry_i_16__1_n_0
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.153     9.634 f  L_reg/L_636a25f9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.264     9.898    L_reg/L_636a25f9_remainder0_carry_i_19__1_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I3_O)        0.321    10.219 r  L_reg/L_636a25f9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.014    11.233    L_reg/L_636a25f9_remainder0_carry_i_10__1_n_0
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.326    11.559 r  L_reg/L_636a25f9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.559    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.167 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_carry/O[3]
                         net (fo=1, routed)           0.693    12.860    L_reg/L_636a25f9_remainder0_3[3]
    SLICE_X53Y18         LUT4 (Prop_lut4_I1_O)        0.307    13.167 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.467    14.633    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.757 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.670    15.427    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I3_O)        0.152    15.579 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.085    16.665    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X55Y22         LUT5 (Prop_lut5_I4_O)        0.374    17.039 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.970    18.009    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.354    18.363 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.838    19.201    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.326    19.527 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.339    19.866    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.386 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.386    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.503 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.503    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.742 f  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.001    21.743    L_reg/L_636a25f9_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y23         LUT5 (Prop_lut5_I1_O)        0.301    22.044 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.879    22.923    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.047 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.199    24.245    L_reg/i__carry_i_14__1_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.124    24.369 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.813    25.182    L_reg/i__carry_i_25__3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.306 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.986    26.292    L_reg/i__carry_i_14__1_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I3_O)        0.124    26.416 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.186    27.602    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152    27.754 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.857    28.611    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y21         LUT5 (Prop_lut5_I0_O)        0.332    28.943 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.943    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.476 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.476    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.695 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.953    30.648    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.295    30.943 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.295    31.238    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.362 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    32.181    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.124    32.305 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.818    33.123    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.124    33.247 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.928    34.175    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y25         LUT4 (Prop_lut4_I2_O)        0.124    34.299 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.507    37.807    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.351 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.351    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.893ns  (logic 11.314ns (31.520%)  route 24.580ns (68.480%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.693     7.358    L_reg/M_sm_timer[7]
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.152     7.510 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.819     8.329    L_reg/i__carry_i_14__4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.348     8.677 f  L_reg/L_636a25f9_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.804     9.481    L_reg/L_636a25f9_remainder0_carry_i_16__1_n_0
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.153     9.634 f  L_reg/L_636a25f9_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.264     9.898    L_reg/L_636a25f9_remainder0_carry_i_19__1_n_0
    SLICE_X51Y19         LUT5 (Prop_lut5_I3_O)        0.321    10.219 r  L_reg/L_636a25f9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.014    11.233    L_reg/L_636a25f9_remainder0_carry_i_10__1_n_0
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.326    11.559 r  L_reg/L_636a25f9_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.559    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.167 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_carry/O[3]
                         net (fo=1, routed)           0.693    12.860    L_reg/L_636a25f9_remainder0_3[3]
    SLICE_X53Y18         LUT4 (Prop_lut4_I1_O)        0.307    13.167 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.467    14.633    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.757 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.670    15.427    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I3_O)        0.152    15.579 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.085    16.665    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X55Y22         LUT5 (Prop_lut5_I4_O)        0.374    17.039 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.970    18.009    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.354    18.363 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.838    19.201    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.326    19.527 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.339    19.866    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.386 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.386    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.503 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.503    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.742 f  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.001    21.743    L_reg/L_636a25f9_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X55Y23         LUT5 (Prop_lut5_I1_O)        0.301    22.044 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.879    22.923    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.047 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.199    24.245    L_reg/i__carry_i_14__1_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.124    24.369 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.813    25.182    L_reg/i__carry_i_25__3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    25.306 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.986    26.292    L_reg/i__carry_i_14__1_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I3_O)        0.124    26.416 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.186    27.602    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y21         LUT3 (Prop_lut3_I1_O)        0.152    27.754 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.857    28.611    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y21         LUT5 (Prop_lut5_I0_O)        0.332    28.943 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.943    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.476 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.476    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.695 r  timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.953    30.648    timerseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.295    30.943 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.295    31.238    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.362 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    32.181    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.124    32.305 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.818    33.123    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.124    33.247 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.936    34.183    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.124    34.307 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.182    37.489    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.040 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.040    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.543ns  (logic 11.954ns (33.634%)  route 23.589ns (66.366%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=6 LUT4=2 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.695     7.354    L_reg/M_sm_pbc[13]
    SLICE_X56Y16         LUT2 (Prop_lut2_I1_O)        0.150     7.504 r  L_reg/L_636a25f9_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.848     8.352    L_reg/L_636a25f9_remainder0_carry_i_23__0_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.348     8.700 f  L_reg/L_636a25f9_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           0.883     9.582    L_reg/L_636a25f9_remainder0_carry_i_18__0_n_0
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.150     9.732 f  L_reg/L_636a25f9_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.828    10.560    L_reg/L_636a25f9_remainder0_carry_i_20__0_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.354    10.914 r  L_reg/L_636a25f9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.041    11.955    L_reg/L_636a25f9_remainder0_carry_i_10__0_n_0
    SLICE_X57Y16         LUT2 (Prop_lut2_I1_O)        0.326    12.281 r  L_reg/L_636a25f9_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    12.281    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.828 f  bseg_driver/decimal_renderer/L_636a25f9_remainder0_carry/O[2]
                         net (fo=1, routed)           0.734    13.562    L_reg/L_636a25f9_remainder0_1[2]
    SLICE_X56Y17         LUT4 (Prop_lut4_I1_O)        0.328    13.890 r  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.503    15.393    L_reg/i__carry_i_13__2_n_0
    SLICE_X63Y19         LUT2 (Prop_lut2_I0_O)        0.328    15.721 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.657    16.378    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.502 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.573    17.075    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.150    17.225 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.122    18.347    L_reg/i__carry_i_20__2_n_0
    SLICE_X63Y19         LUT3 (Prop_lut3_I1_O)        0.354    18.701 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.933    19.634    L_reg/i__carry_i_11__1_n_0
    SLICE_X63Y16         LUT2 (Prop_lut2_I1_O)        0.326    19.960 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.611    20.571    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X62Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.078 r  bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.078    bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.192 r  bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.192    bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.505 f  bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.135    22.640    L_reg/L_636a25f9_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.306    22.946 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    23.095    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    23.219 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.209    24.429    L_reg/i__carry_i_14__0_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.152    24.581 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    25.031    L_reg/i__carry_i_25__1_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.326    25.357 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.805    26.162    L_reg/i__carry_i_20__1_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.124    26.286 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.821    27.108    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.152    27.260 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.449    27.709    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y14         LUT5 (Prop_lut5_I0_O)        0.326    28.035 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.035    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.568 r  bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.568    bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.685 r  bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.685    bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.802 r  bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.802    bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.021 r  bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.106    30.126    bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.295    30.421 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.781    31.202    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I1_O)        0.124    31.326 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.831    32.157    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y17         LUT3 (Prop_lut3_I1_O)        0.124    32.281 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.623    32.904    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I4_O)        0.124    33.028 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.544    34.572    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.153    34.725 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.257    36.982    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.683 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.683    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.351ns  (logic 11.734ns (33.192%)  route 23.617ns (66.808%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=7 LUT4=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.695     7.354    L_reg/M_sm_pbc[13]
    SLICE_X56Y16         LUT2 (Prop_lut2_I1_O)        0.150     7.504 r  L_reg/L_636a25f9_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.848     8.352    L_reg/L_636a25f9_remainder0_carry_i_23__0_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.348     8.700 f  L_reg/L_636a25f9_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           0.883     9.582    L_reg/L_636a25f9_remainder0_carry_i_18__0_n_0
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.150     9.732 f  L_reg/L_636a25f9_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.828    10.560    L_reg/L_636a25f9_remainder0_carry_i_20__0_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.354    10.914 r  L_reg/L_636a25f9_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.041    11.955    L_reg/L_636a25f9_remainder0_carry_i_10__0_n_0
    SLICE_X57Y16         LUT2 (Prop_lut2_I1_O)        0.326    12.281 r  L_reg/L_636a25f9_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    12.281    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.828 f  bseg_driver/decimal_renderer/L_636a25f9_remainder0_carry/O[2]
                         net (fo=1, routed)           0.734    13.562    L_reg/L_636a25f9_remainder0_1[2]
    SLICE_X56Y17         LUT4 (Prop_lut4_I1_O)        0.328    13.890 r  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.503    15.393    L_reg/i__carry_i_13__2_n_0
    SLICE_X63Y19         LUT2 (Prop_lut2_I0_O)        0.328    15.721 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.657    16.378    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.502 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.573    17.075    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.150    17.225 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.122    18.347    L_reg/i__carry_i_20__2_n_0
    SLICE_X63Y19         LUT3 (Prop_lut3_I1_O)        0.354    18.701 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.933    19.634    L_reg/i__carry_i_11__1_n_0
    SLICE_X63Y16         LUT2 (Prop_lut2_I1_O)        0.326    19.960 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.611    20.571    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X62Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.078 r  bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.078    bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.192 r  bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.192    bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.505 f  bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.135    22.640    L_reg/L_636a25f9_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.306    22.946 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    23.095    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    23.219 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.209    24.429    L_reg/i__carry_i_14__0_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.152    24.581 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    25.031    L_reg/i__carry_i_25__1_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I0_O)        0.326    25.357 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.805    26.162    L_reg/i__carry_i_20__1_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.124    26.286 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.821    27.108    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.152    27.260 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.449    27.709    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y14         LUT5 (Prop_lut5_I0_O)        0.326    28.035 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.035    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.568 r  bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.568    bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.685 r  bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.685    bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.802 r  bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.802    bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.021 r  bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.106    30.126    bseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.295    30.421 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.781    31.202    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I1_O)        0.124    31.326 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.831    32.157    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y17         LUT3 (Prop_lut3_I1_O)        0.124    32.281 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.623    32.904    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I4_O)        0.124    33.028 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.563    34.591    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y33         LUT3 (Prop_lut3_I1_O)        0.124    34.715 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.267    36.982    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.492 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.492    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.300ns  (logic 11.847ns (33.560%)  route 23.453ns (66.440%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.588     7.197    L_reg/M_sm_pac[7]
    SLICE_X55Y11         LUT3 (Prop_lut3_I2_O)        0.152     7.349 r  L_reg/i__carry_i_14__2/O
                         net (fo=2, routed)           0.814     8.163    L_reg/i__carry_i_14__2_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.332     8.495 f  L_reg/L_636a25f9_remainder0_carry_i_16/O
                         net (fo=3, routed)           1.105     9.600    L_reg/L_636a25f9_remainder0_carry_i_16_n_0
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.124     9.724 f  L_reg/L_636a25f9_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.614    10.338    L_reg/L_636a25f9_remainder0_carry_i_19_n_0
    SLICE_X56Y12         LUT5 (Prop_lut5_I3_O)        0.124    10.462 r  L_reg/L_636a25f9_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.817    11.279    L_reg/L_636a25f9_remainder0_carry_i_10_n_0
    SLICE_X57Y10         LUT4 (Prop_lut4_I1_O)        0.124    11.403 r  L_reg/L_636a25f9_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.403    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.953 r  aseg_driver/decimal_renderer/L_636a25f9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.953    aseg_driver/decimal_renderer/L_636a25f9_remainder0_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.287 r  aseg_driver/decimal_renderer/L_636a25f9_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.069    13.356    L_reg/L_636a25f9_remainder0[5]
    SLICE_X59Y10         LUT3 (Prop_lut3_I2_O)        0.303    13.659 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.022    14.681    L_reg/i__carry__0_i_18_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.805 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.939    15.745    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y12         LUT5 (Prop_lut5_I3_O)        0.152    15.897 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.886    16.783    L_reg/i__carry__1_i_9_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I4_O)        0.352    17.135 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.571    17.706    L_reg/i__carry_i_19_n_0
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.352    18.058 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.863    18.921    L_reg/i__carry_i_11_n_0
    SLICE_X63Y9          LUT2 (Prop_lut2_I1_O)        0.326    19.247 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.339    19.586    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.106 r  aseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.106    aseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.223 r  aseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.223    aseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.546 r  aseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.691    21.236    L_reg/L_636a25f9_remainder0_inferred__1/i__carry__2[1]
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.306    21.542 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    21.976    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.124    22.100 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.576    22.675    aseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y10         LUT2 (Prop_lut2_I0_O)        0.117    22.792 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.251    24.043    L_reg/i__carry_i_13_0
    SLICE_X64Y11         LUT5 (Prop_lut5_I1_O)        0.332    24.375 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.803    25.178    L_reg/i__carry_i_18_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I5_O)        0.124    25.302 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.594    25.896    L_reg/i__carry_i_13_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.153    26.049 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    26.566    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.327    26.893 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.893    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.443 r  aseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.443    aseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.557 r  aseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.557    aseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.671 r  aseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.671    aseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.893 f  aseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    28.714    aseg_driver/decimal_renderer/L_636a25f9_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.299    29.013 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.813    29.826    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I1_O)        0.124    29.950 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.848    30.798    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y12         LUT3 (Prop_lut3_I1_O)        0.124    30.922 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    31.730    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    31.854 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.758    32.612    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y13         LUT4 (Prop_lut4_I2_O)        0.148    32.760 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.914    36.674    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    40.453 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.453    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.433ns (64.869%)  route 0.776ns (35.131%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.585     1.529    bseg_driver/ctr/clk
    SLICE_X65Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.419     2.088    bseg_driver/ctr/S[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.045     2.133 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.491    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.738 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.738    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.431ns (63.407%)  route 0.826ns (36.593%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.585     1.529    bseg_driver/ctr/clk
    SLICE_X65Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.420     2.089    bseg_driver/ctr/S[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.134 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.540    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.785 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.785    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.471ns (64.509%)  route 0.809ns (35.491%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.585     1.529    bseg_driver/ctr/clk
    SLICE_X65Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.419     2.088    bseg_driver/ctr/S[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.133 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.390     2.524    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.809 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.809    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.373ns (59.295%)  route 0.942ns (40.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.592     1.536    display/clk
    SLICE_X64Y12         FDRE                                         r  display/D_rgb_data_1_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  display/D_rgb_data_1_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.942     2.642    lopt
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.850 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.850    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.373ns (58.415%)  route 0.977ns (41.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.595     1.539    display/clk
    SLICE_X65Y3          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=12, routed)          0.977     2.657    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.889 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.889    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.454ns (61.489%)  route 0.910ns (38.511%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.585     1.529    bseg_driver/ctr/clk
    SLICE_X65Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.420     2.089    bseg_driver/ctr/S[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.044     2.133 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.491     2.624    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.893 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.893    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.383ns (57.424%)  route 1.025ns (42.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.596     1.540    display/clk
    SLICE_X63Y2          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.025     2.706    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.948 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.948    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.409ns (54.965%)  route 1.154ns (45.035%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X65Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.398     2.077    aseg_driver/ctr/S[0]
    SLICE_X65Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.122 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.756     2.878    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.101 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.101    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.494ns (58.182%)  route 1.074ns (41.818%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.595     1.539    display/clk
    SLICE_X64Y4          FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=9, routed)           0.185     1.888    display/D_pixel_idx_q_reg_n_0_[9]
    SLICE_X64Y4          LUT5 (Prop_lut5_I3_O)        0.043     1.931 r  display/mataddr_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.889     2.820    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.287     4.107 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.107    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.476ns (57.367%)  route 1.097ns (42.633%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X65Y8          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.400     2.079    aseg_driver/ctr/S[0]
    SLICE_X65Y17         LUT2 (Prop_lut2_I1_O)        0.043     2.122 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.697     2.819    aseg_OBUF[8]
    P4                   OBUF (Prop_obuf_I_O)         1.292     4.111 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.111    aseg[8]
    P4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.898ns  (logic 1.643ns (27.856%)  route 4.255ns (72.144%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.686     4.205    reset_cond/butt_reset_IBUF
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.329 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.569     5.898    reset_cond/M_reset_cond_in
    SLICE_X50Y14         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.447     4.852    reset_cond/clk
    SLICE_X50Y14         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.428ns  (logic 1.643ns (30.269%)  route 3.785ns (69.731%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.686     4.205    reset_cond/butt_reset_IBUF
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.329 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.099     5.428    reset_cond/M_reset_cond_in
    SLICE_X58Y20         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.507     4.912    reset_cond/clk
    SLICE_X58Y20         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.428ns  (logic 1.643ns (30.269%)  route 3.785ns (69.731%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.686     4.205    reset_cond/butt_reset_IBUF
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.329 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.099     5.428    reset_cond/M_reset_cond_in
    SLICE_X58Y20         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.507     4.912    reset_cond/clk
    SLICE_X58Y20         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.164ns  (logic 1.643ns (31.814%)  route 3.521ns (68.186%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.686     4.205    reset_cond/butt_reset_IBUF
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.329 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.835     5.164    reset_cond/M_reset_cond_in
    SLICE_X55Y20         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.441     4.846    reset_cond/clk
    SLICE_X55Y20         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_336496462[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 1.640ns (39.871%)  route 2.473ns (60.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.473     3.989    forLoop_idx_0_336496462[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X39Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.113 r  forLoop_idx_0_336496462[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.113    forLoop_idx_0_336496462[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X39Y4          FDRE                                         r  forLoop_idx_0_336496462[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.445     4.850    forLoop_idx_0_336496462[0].cond_butt_sel_desel/sync/clk
    SLICE_X39Y4          FDRE                                         r  forLoop_idx_0_336496462[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 1.641ns (40.231%)  route 2.439ns (59.769%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.439     3.956    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.080 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.080    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.448     4.853    cond_butt_next_play/sync/clk
    SLICE_X28Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1943148518[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.923ns  (logic 1.653ns (42.136%)  route 2.270ns (57.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.270     3.799    forLoop_idx_0_1943148518[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.923 r  forLoop_idx_0_1943148518[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.923    forLoop_idx_0_1943148518[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X14Y4          FDRE                                         r  forLoop_idx_0_1943148518[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.450     4.855    forLoop_idx_0_1943148518[3].cond_butt_dirs/sync/clk
    SLICE_X14Y4          FDRE                                         r  forLoop_idx_0_1943148518[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1943148518[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.883ns  (logic 1.630ns (41.985%)  route 2.253ns (58.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.253     3.759    forLoop_idx_0_1943148518[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X13Y1          LUT1 (Prop_lut1_I0_O)        0.124     3.883 r  forLoop_idx_0_1943148518[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.883    forLoop_idx_0_1943148518[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X13Y1          FDRE                                         r  forLoop_idx_0_1943148518[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.451     4.856    forLoop_idx_0_1943148518[0].cond_butt_dirs/sync/clk
    SLICE_X13Y1          FDRE                                         r  forLoop_idx_0_1943148518[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1943148518[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.722ns  (logic 1.624ns (43.636%)  route 2.098ns (56.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.098     3.598    forLoop_idx_0_1943148518[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X8Y0           LUT1 (Prop_lut1_I0_O)        0.124     3.722 r  forLoop_idx_0_1943148518[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.722    forLoop_idx_0_1943148518[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X8Y0           FDRE                                         r  forLoop_idx_0_1943148518[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.451     4.856    forLoop_idx_0_1943148518[1].cond_butt_dirs/sync/clk
    SLICE_X8Y0           FDRE                                         r  forLoop_idx_0_1943148518[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1943148518[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.658ns (45.669%)  route 1.973ns (54.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.973     3.507    forLoop_idx_0_1943148518[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X10Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.631 r  forLoop_idx_0_1943148518[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.631    forLoop_idx_0_1943148518[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X10Y4          FDRE                                         r  forLoop_idx_0_1943148518[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.451     4.856    forLoop_idx_0_1943148518[2].cond_butt_dirs/sync/clk
    SLICE_X10Y4          FDRE                                         r  forLoop_idx_0_1943148518[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_336496462[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.327ns (28.916%)  route 0.804ns (71.084%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.804     1.086    forLoop_idx_0_336496462[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X9Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.131 r  forLoop_idx_0_336496462[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.131    forLoop_idx_0_336496462[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X9Y0           FDRE                                         r  forLoop_idx_0_336496462[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.837     2.027    forLoop_idx_0_336496462[1].cond_butt_sel_desel/sync/clk
    SLICE_X9Y0           FDRE                                         r  forLoop_idx_0_336496462[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1943148518[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.347ns (29.514%)  route 0.828ns (70.486%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.828     1.130    forLoop_idx_0_1943148518[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X10Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.175 r  forLoop_idx_0_1943148518[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.175    forLoop_idx_0_1943148518[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X10Y4          FDRE                                         r  forLoop_idx_0_1943148518[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.836     2.026    forLoop_idx_0_1943148518[2].cond_butt_dirs/sync/clk
    SLICE_X10Y4          FDRE                                         r  forLoop_idx_0_1943148518[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1943148518[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.313ns (26.630%)  route 0.862ns (73.370%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.862     1.130    forLoop_idx_0_1943148518[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X8Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.175 r  forLoop_idx_0_1943148518[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.175    forLoop_idx_0_1943148518[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X8Y0           FDRE                                         r  forLoop_idx_0_1943148518[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.837     2.027    forLoop_idx_0_1943148518[1].cond_butt_dirs/sync/clk
    SLICE_X8Y0           FDRE                                         r  forLoop_idx_0_1943148518[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1943148518[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.319ns (25.539%)  route 0.930ns (74.461%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.930     1.204    forLoop_idx_0_1943148518[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X13Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.249 r  forLoop_idx_0_1943148518[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.249    forLoop_idx_0_1943148518[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X13Y1          FDRE                                         r  forLoop_idx_0_1943148518[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.837     2.027    forLoop_idx_0_1943148518[0].cond_butt_dirs/sync/clk
    SLICE_X13Y1          FDRE                                         r  forLoop_idx_0_1943148518[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1943148518[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.290ns  (logic 0.341ns (26.456%)  route 0.949ns (73.544%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.949     1.245    forLoop_idx_0_1943148518[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.290 r  forLoop_idx_0_1943148518[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.290    forLoop_idx_0_1943148518[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X14Y4          FDRE                                         r  forLoop_idx_0_1943148518[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.836     2.026    forLoop_idx_0_1943148518[3].cond_butt_dirs/sync/clk
    SLICE_X14Y4          FDRE                                         r  forLoop_idx_0_1943148518[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.330ns (23.439%)  route 1.078ns (76.561%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.362    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.407 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.407    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.834     2.024    cond_butt_next_play/sync/clk
    SLICE_X28Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_336496462[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.329ns (23.173%)  route 1.089ns (76.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.089     1.373    forLoop_idx_0_336496462[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X39Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.418 r  forLoop_idx_0_336496462[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.418    forLoop_idx_0_336496462[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X39Y4          FDRE                                         r  forLoop_idx_0_336496462[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.832     2.022    forLoop_idx_0_336496462[0].cond_butt_sel_desel/sync/clk
    SLICE_X39Y4          FDRE                                         r  forLoop_idx_0_336496462[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.853ns  (logic 0.331ns (17.876%)  route 1.522ns (82.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.199     1.485    reset_cond/butt_reset_IBUF
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.530 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.323     1.853    reset_cond/M_reset_cond_in
    SLICE_X55Y20         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.826     2.016    reset_cond/clk
    SLICE_X55Y20         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.012ns  (logic 0.331ns (16.468%)  route 1.681ns (83.532%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.199     1.485    reset_cond/butt_reset_IBUF
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.530 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.482     2.012    reset_cond/M_reset_cond_in
    SLICE_X58Y20         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.853     2.043    reset_cond/clk
    SLICE_X58Y20         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.012ns  (logic 0.331ns (16.468%)  route 1.681ns (83.532%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.199     1.485    reset_cond/butt_reset_IBUF
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.530 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.482     2.012    reset_cond/M_reset_cond_in
    SLICE_X58Y20         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.853     2.043    reset_cond/clk
    SLICE_X58Y20         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





