{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1519591507050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1519591507050 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "testpga 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"testpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1519591507064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519591507118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519591507118 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1519591507550 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1519591507605 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1519591508234 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1519591508238 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 110 " "No exact pin location assignment(s) for 3 pins of 110 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1519591508354 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1519591516005 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK_50~inputCLKENA0 17 global CLKCTRL_G4 " "FPGA_CLK_50~inputCLKENA0 with 17 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1519591516222 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1519591516222 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519591516223 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1519591516269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519591516269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519591516271 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1519591516271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1519591516271 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1519591516272 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testpga.sdc " "Synopsys Design Constraints File file not found: 'testpga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1519591517803 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1519591517804 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1519591517824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1519591517825 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1519591517825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1519591517835 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1519591517836 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1519591517836 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 78 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1519591517842 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 78 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1519591517842 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 78 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1519591517842 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 78 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1519591517842 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 78 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1519591517842 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 78 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1519591517842 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 78 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1519591517843 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom regbank32:b32\|altsyncram:registers_rtl_0\|altsyncram_03n1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 78 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1519591517843 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1519591518027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1519591518027 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1519591518027 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1519591518027 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519591518028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1519591521455 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1519591521890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519591522677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1519591523090 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1519591523956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519591523956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1519591525249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X57_Y12 X68_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "/root/fpgamess/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y12 to location X68_Y23"} { { 12 { 0 ""} 57 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1519591528188 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1519591528188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1519591528337 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1519591528337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519591528339 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1519591530587 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519591530625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519591531299 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519591531299 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519591531827 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519591534577 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1519591534758 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "89 " "Following 89 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 36 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 37 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 38 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 39 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 40 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 41 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 42 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 43 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 44 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 45 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 46 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 47 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 48 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 49 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 50 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 12 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 51 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 13 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 137 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 52 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 53 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 54 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 55 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 56 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 57 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 58 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 59 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 60 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 61 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 62 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 63 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 64 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 65 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 66 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 67 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 68 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 69 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 70 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 71 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 72 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 73 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 74 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 75 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 76 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 77 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 78 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 79 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 80 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 81 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 82 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 83 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 84 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 85 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 86 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 14 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 87 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 88 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 89 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 90 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 91 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 92 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 93 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 94 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 95 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 96 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 97 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 98 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 99 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 100 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 102 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 104 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 105 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 106 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 107 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 108 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 109 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 110 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 115 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 116 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 117 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 119 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 120 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 121 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 122 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/root/fpgamess/" { { 0 { 0 ""} 0 123 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519591534771 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1519591534771 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/root/fpgamess/output_files/testpga.fit.smsg " "Generated suppressed messages file /root/fpgamess/output_files/testpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1519591534871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1882 " "Peak virtual memory: 1882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519591535324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 25 15:45:35 2018 " "Processing ended: Sun Feb 25 15:45:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519591535324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519591535324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519591535324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1519591535324 ""}
