{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663331092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 11:55:30 2017 " "Processing started: Sat Apr  8 11:55:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491663332785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Somador4bits_comportamental.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Somador4bits_comportamental.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador4bits_comportamental-comportamental " "Found design unit 1: Somador4bits_comportamental-comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador4bits_comportamental " "Found entity 1: Somador4bits_comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/DetectorCodigoInvalido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/DetectorCodigoInvalido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorCodigoInvalido-Detector " "Found design unit 1: DetectorCodigoInvalido-Detector" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorCodigoInvalido " "Found entity 1: DetectorCodigoInvalido" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/SomadorBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/SomadorBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorBCD-estrutural " "Found design unit 1: SomadorBCD-estrutural" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorBCD " "Found entity 1: SomadorBCD" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD16_bits-estrutural " "Found design unit 1: somadorBCD16_bits-estrutural" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD16_bits " "Found entity 1: somadorBCD16_bits" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BCDTo32Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BCDTo32Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDTo32Bit-Behavioral " "Found design unit 1: BCDTo32Bit-Behavioral" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDTo32Bit " "Found entity 1: BCDTo32Bit" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4-behavioral " "Found design unit 1: deMux_4-behavioral" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4 " "Found entity 1: deMux_4" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD32_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD32_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD32_bits-estrutural " "Found design unit 1: somadorBCD32_bits-estrutural" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD32_bits " "Found entity 1: somadorBCD32_bits" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleJogada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleJogada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleJogada-maquinaDeEstados " "Found design unit 1: controleJogada-maquinaDeEstados" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleJogada " "Found entity 1: controleJogada" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/dadosMedidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/dadosMedidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadosMedidas-fluxoDados " "Found design unit 1: dadosMedidas-fluxoDados" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadosMedidas " "Found entity 1: dadosMedidas" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en2-reg16bits_en2 " "Found design unit 1: reg16bits_en2-reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en2 " "Found entity 1: reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/LFSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/LFSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-rtl " "Found design unit 1: LFSR-rtl" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/bitToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/bitToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBCD-behaviour " "Found design unit 1: bitToBCD-behaviour" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBCD " "Found entity 1: bitToBCD" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-arch " "Found design unit 1: comparador-arch" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleAtrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleAtrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleAtrasador-maquinaEstados " "Found design unit 1: controleAtrasador-maquinaEstados" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleAtrasador " "Found entity 1: controleAtrasador" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Atrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Atrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atrasador-arch " "Found design unit 1: Atrasador-arch" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atrasador " "Found entity 1: Atrasador" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleRodada-Estados " "Found design unit 1: controleRodada-Estados" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleRodada " "Found entity 1: controleRodada" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-Behavioral " "Found design unit 1: compare-Behavioral" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/IC_74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IC_74163-IC_74163_1 " "Found design unit 1: IC_74163-IC_74163_1" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""} { "Info" "ISGN_ENTITY_NAME" "1 IC_74163 " "Found entity 1: IC_74163" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Four_Digit_BCD_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 " "Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Digit_BCD_Counter " "Found entity 1: Four_Digit_BCD_Counter" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hierarquico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hierarquico-hierarquica " "Found design unit 1: hierarquico-hierarquica" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""} { "Info" "ISGN_ENTITY_NAME" "1 hierarquico " "Found entity 1: hierarquico" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BoxRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BoxRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoxRodada-arch " "Found design unit 1: BoxRodada-arch" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoxRodada " "Found entity 1: BoxRodada" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Media.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Media.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Media-arch " "Found design unit 1: Media-arch" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Media " "Found entity 1: Media" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/contador2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/contador2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador2bits-arch " "Found design unit 1: contador2bits-arch" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador2bits " "Found entity 1: contador2bits" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4_1bit-behavioral " "Found design unit 1: deMux_4_1bit-behavioral" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4_1bit " "Found entity 1: deMux_4_1bit" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/CircuitoBase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/CircuitoBase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoBase-estrutural " "Found design unit 1: CircuitoBase-estrutural" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoBase " "Found entity 1: CircuitoBase" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/regbit_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/regbit_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbit_en-regbit_en " "Found design unit 1: regbit_en-regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbit_en " "Found entity 1: regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoxRodada " "Elaborating entity \"BoxRodada\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491663371072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_fim BoxRodada.vhd(69) " "Verilog HDL or VHDL warning at BoxRodada.vhd(69): object \"s_fim\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pulsoRodada BoxRodada.vhd(70) " "Verilog HDL or VHDL warning at BoxRodada.vhd(70): object \"s_pulsoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoRodada BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoAtrasador BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoAtrasador\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleRodada controleRodada:C " "Elaborating entity \"controleRodada\" for hierarchy \"controleRodada:C\"" {  } { { "VHDL/BoxRodada.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Atrasador Atrasador:D " "Elaborating entity \"Atrasador\" for hierarchy \"Atrasador:D\"" {  } { { "VHDL/BoxRodada.vhd" "D" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_inicio Atrasador.vhd(70) " "Verilog HDL or VHDL warning at Atrasador.vhd(70): object \"s_inicio\" assigned a value but never read" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371164 "|Atrasador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleAtrasador Atrasador:D\|controleAtrasador:C " "Elaborating entity \"controleAtrasador\" for hierarchy \"Atrasador:D\|controleAtrasador:C\"" {  } { { "VHDL/Atrasador.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(24) " "VHDL Process Statement warning at controleAtrasador.vhd(24): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(30) " "VHDL Process Statement warning at controleAtrasador.vhd(30): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(41) " "VHDL Process Statement warning at controleAtrasador.vhd(41): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(48) " "VHDL Process Statement warning at controleAtrasador.vhd(48): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(55) " "VHDL Process Statement warning at controleAtrasador.vhd(55): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371169 "|Atrasador|controleAtrasador:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Digit_BCD_Counter Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso " "Elaborating entity \"Four_Digit_BCD_Counter\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\"" {  } { { "VHDL/Atrasador.vhd" "ContadordoAtraso" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC_74163 Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1 " "Elaborating entity \"IC_74163\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1\"" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "IC_1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare Atrasador:D\|compare:C1 " "Elaborating entity \"compare\" for hierarchy \"Atrasador:D\|compare:C1\"" {  } { { "VHDL/Atrasador.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_A compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"s_A\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_B compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"S_B\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBCD Atrasador:D\|bitToBCD:Converte " "Elaborating entity \"bitToBCD\" for hierarchy \"Atrasador:D\|bitToBCD:Converte\"" {  } { { "VHDL/Atrasador.vhd" "Converte" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador Atrasador:D\|comparador:ContadordeConversao " "Elaborating entity \"comparador\" for hierarchy \"Atrasador:D\|comparador:ContadordeConversao\"" {  } { { "VHDL/Atrasador.vhd" "ContadordeConversao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR Atrasador:D\|LFSR:PSEUDORANDOM " "Elaborating entity \"LFSR\" for hierarchy \"Atrasador:D\|LFSR:PSEUDORANDOM\"" {  } { { "VHDL/Atrasador.vhd" "PSEUDORANDOM" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conta LFSR.vhd(16) " "Verilog HDL or VHDL warning at LFSR.vhd(16): object \"conta\" assigned a value but never read" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed LFSR.vhd(23) " "VHDL Process Statement warning at LFSR.vhd(23): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en Atrasador:D\|reg16bits_en:Registrador " "Elaborating entity \"reg16bits_en\" for hierarchy \"Atrasador:D\|reg16bits_en:Registrador\"" {  } { { "VHDL/Atrasador.vhd" "Registrador" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hierarquico hierarquico:Medicao " "Elaborating entity \"hierarquico\" for hierarchy \"hierarquico:Medicao\"" {  } { { "VHDL/BoxRodada.vhd" "Medicao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medidor hierarquico:Medicao\|medidor:M1 " "Elaborating entity \"medidor\" for hierarchy \"hierarquico:Medicao\|medidor:M1\"" {  } { { "VHDL/hierarquico.vhd" "M1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle hierarquico:Medicao\|medidor:M1\|controle:C1 " "Elaborating entity \"controle\" for hierarchy \"hierarquico:Medicao\|medidor:M1\|controle:C1\"" {  } { { "VHDL/medidor.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador hierarquico:Medicao\|controlador:C1 " "Elaborating entity \"controlador\" for hierarchy \"hierarquico:Medicao\|controlador:C1\"" {  } { { "VHDL/hierarquico.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ereg controlador.vhd(24) " "VHDL Process Statement warning at controlador.vhd(24): signal \"Ereg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371298 "|BoxRodada|hierarquico:Medicao|controlador:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en2 hierarquico:Medicao\|reg16bits_en2:R1 " "Elaborating entity \"reg16bits_en2\" for hierarchy \"hierarquico:Medicao\|reg16bits_en2:R1\"" {  } { { "VHDL/hierarquico.vhd" "R1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_en hierarquico:Medicao\|hex7seg_en:D1 " "Elaborating entity \"hex7seg_en\" for hierarchy \"hierarquico:Medicao\|hex7seg_en:D1\"" {  } { { "VHDL/hierarquico.vhd" "D1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1491663376410 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[14]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1491663376548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491663377748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491663379603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491663380351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663380351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "438 " "Implemented 438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Implemented 415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491663380898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491663380898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 11:56:20 2017 " "Processing ended: Sat Apr  8 11:56:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663380920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663331092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 11:55:30 2017 " "Processing started: Sat Apr  8 11:55:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491663332785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Somador4bits_comportamental.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Somador4bits_comportamental.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador4bits_comportamental-comportamental " "Found design unit 1: Somador4bits_comportamental-comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador4bits_comportamental " "Found entity 1: Somador4bits_comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/DetectorCodigoInvalido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/DetectorCodigoInvalido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorCodigoInvalido-Detector " "Found design unit 1: DetectorCodigoInvalido-Detector" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorCodigoInvalido " "Found entity 1: DetectorCodigoInvalido" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/SomadorBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/SomadorBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorBCD-estrutural " "Found design unit 1: SomadorBCD-estrutural" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorBCD " "Found entity 1: SomadorBCD" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD16_bits-estrutural " "Found design unit 1: somadorBCD16_bits-estrutural" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD16_bits " "Found entity 1: somadorBCD16_bits" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BCDTo32Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BCDTo32Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDTo32Bit-Behavioral " "Found design unit 1: BCDTo32Bit-Behavioral" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDTo32Bit " "Found entity 1: BCDTo32Bit" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4-behavioral " "Found design unit 1: deMux_4-behavioral" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4 " "Found entity 1: deMux_4" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD32_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD32_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD32_bits-estrutural " "Found design unit 1: somadorBCD32_bits-estrutural" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD32_bits " "Found entity 1: somadorBCD32_bits" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleJogada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleJogada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleJogada-maquinaDeEstados " "Found design unit 1: controleJogada-maquinaDeEstados" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleJogada " "Found entity 1: controleJogada" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/dadosMedidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/dadosMedidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadosMedidas-fluxoDados " "Found design unit 1: dadosMedidas-fluxoDados" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadosMedidas " "Found entity 1: dadosMedidas" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en2-reg16bits_en2 " "Found design unit 1: reg16bits_en2-reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en2 " "Found entity 1: reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/LFSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/LFSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-rtl " "Found design unit 1: LFSR-rtl" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/bitToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/bitToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBCD-behaviour " "Found design unit 1: bitToBCD-behaviour" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBCD " "Found entity 1: bitToBCD" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-arch " "Found design unit 1: comparador-arch" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleAtrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleAtrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleAtrasador-maquinaEstados " "Found design unit 1: controleAtrasador-maquinaEstados" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleAtrasador " "Found entity 1: controleAtrasador" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Atrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Atrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atrasador-arch " "Found design unit 1: Atrasador-arch" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atrasador " "Found entity 1: Atrasador" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleRodada-Estados " "Found design unit 1: controleRodada-Estados" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleRodada " "Found entity 1: controleRodada" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-Behavioral " "Found design unit 1: compare-Behavioral" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/IC_74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IC_74163-IC_74163_1 " "Found design unit 1: IC_74163-IC_74163_1" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""} { "Info" "ISGN_ENTITY_NAME" "1 IC_74163 " "Found entity 1: IC_74163" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Four_Digit_BCD_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 " "Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Digit_BCD_Counter " "Found entity 1: Four_Digit_BCD_Counter" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hierarquico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hierarquico-hierarquica " "Found design unit 1: hierarquico-hierarquica" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""} { "Info" "ISGN_ENTITY_NAME" "1 hierarquico " "Found entity 1: hierarquico" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BoxRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BoxRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoxRodada-arch " "Found design unit 1: BoxRodada-arch" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoxRodada " "Found entity 1: BoxRodada" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Media.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Media.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Media-arch " "Found design unit 1: Media-arch" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Media " "Found entity 1: Media" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/contador2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/contador2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador2bits-arch " "Found design unit 1: contador2bits-arch" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador2bits " "Found entity 1: contador2bits" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4_1bit-behavioral " "Found design unit 1: deMux_4_1bit-behavioral" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4_1bit " "Found entity 1: deMux_4_1bit" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/CircuitoBase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/CircuitoBase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoBase-estrutural " "Found design unit 1: CircuitoBase-estrutural" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoBase " "Found entity 1: CircuitoBase" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/regbit_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/regbit_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbit_en-regbit_en " "Found design unit 1: regbit_en-regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbit_en " "Found entity 1: regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoxRodada " "Elaborating entity \"BoxRodada\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491663371072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_fim BoxRodada.vhd(69) " "Verilog HDL or VHDL warning at BoxRodada.vhd(69): object \"s_fim\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pulsoRodada BoxRodada.vhd(70) " "Verilog HDL or VHDL warning at BoxRodada.vhd(70): object \"s_pulsoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoRodada BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoAtrasador BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoAtrasador\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleRodada controleRodada:C " "Elaborating entity \"controleRodada\" for hierarchy \"controleRodada:C\"" {  } { { "VHDL/BoxRodada.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Atrasador Atrasador:D " "Elaborating entity \"Atrasador\" for hierarchy \"Atrasador:D\"" {  } { { "VHDL/BoxRodada.vhd" "D" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_inicio Atrasador.vhd(70) " "Verilog HDL or VHDL warning at Atrasador.vhd(70): object \"s_inicio\" assigned a value but never read" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371164 "|Atrasador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleAtrasador Atrasador:D\|controleAtrasador:C " "Elaborating entity \"controleAtrasador\" for hierarchy \"Atrasador:D\|controleAtrasador:C\"" {  } { { "VHDL/Atrasador.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(24) " "VHDL Process Statement warning at controleAtrasador.vhd(24): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(30) " "VHDL Process Statement warning at controleAtrasador.vhd(30): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(41) " "VHDL Process Statement warning at controleAtrasador.vhd(41): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(48) " "VHDL Process Statement warning at controleAtrasador.vhd(48): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(55) " "VHDL Process Statement warning at controleAtrasador.vhd(55): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371169 "|Atrasador|controleAtrasador:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Digit_BCD_Counter Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso " "Elaborating entity \"Four_Digit_BCD_Counter\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\"" {  } { { "VHDL/Atrasador.vhd" "ContadordoAtraso" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC_74163 Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1 " "Elaborating entity \"IC_74163\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1\"" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "IC_1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare Atrasador:D\|compare:C1 " "Elaborating entity \"compare\" for hierarchy \"Atrasador:D\|compare:C1\"" {  } { { "VHDL/Atrasador.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_A compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"s_A\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_B compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"S_B\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBCD Atrasador:D\|bitToBCD:Converte " "Elaborating entity \"bitToBCD\" for hierarchy \"Atrasador:D\|bitToBCD:Converte\"" {  } { { "VHDL/Atrasador.vhd" "Converte" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador Atrasador:D\|comparador:ContadordeConversao " "Elaborating entity \"comparador\" for hierarchy \"Atrasador:D\|comparador:ContadordeConversao\"" {  } { { "VHDL/Atrasador.vhd" "ContadordeConversao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR Atrasador:D\|LFSR:PSEUDORANDOM " "Elaborating entity \"LFSR\" for hierarchy \"Atrasador:D\|LFSR:PSEUDORANDOM\"" {  } { { "VHDL/Atrasador.vhd" "PSEUDORANDOM" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conta LFSR.vhd(16) " "Verilog HDL or VHDL warning at LFSR.vhd(16): object \"conta\" assigned a value but never read" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed LFSR.vhd(23) " "VHDL Process Statement warning at LFSR.vhd(23): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en Atrasador:D\|reg16bits_en:Registrador " "Elaborating entity \"reg16bits_en\" for hierarchy \"Atrasador:D\|reg16bits_en:Registrador\"" {  } { { "VHDL/Atrasador.vhd" "Registrador" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hierarquico hierarquico:Medicao " "Elaborating entity \"hierarquico\" for hierarchy \"hierarquico:Medicao\"" {  } { { "VHDL/BoxRodada.vhd" "Medicao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medidor hierarquico:Medicao\|medidor:M1 " "Elaborating entity \"medidor\" for hierarchy \"hierarquico:Medicao\|medidor:M1\"" {  } { { "VHDL/hierarquico.vhd" "M1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle hierarquico:Medicao\|medidor:M1\|controle:C1 " "Elaborating entity \"controle\" for hierarchy \"hierarquico:Medicao\|medidor:M1\|controle:C1\"" {  } { { "VHDL/medidor.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador hierarquico:Medicao\|controlador:C1 " "Elaborating entity \"controlador\" for hierarchy \"hierarquico:Medicao\|controlador:C1\"" {  } { { "VHDL/hierarquico.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ereg controlador.vhd(24) " "VHDL Process Statement warning at controlador.vhd(24): signal \"Ereg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371298 "|BoxRodada|hierarquico:Medicao|controlador:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en2 hierarquico:Medicao\|reg16bits_en2:R1 " "Elaborating entity \"reg16bits_en2\" for hierarchy \"hierarquico:Medicao\|reg16bits_en2:R1\"" {  } { { "VHDL/hierarquico.vhd" "R1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_en hierarquico:Medicao\|hex7seg_en:D1 " "Elaborating entity \"hex7seg_en\" for hierarchy \"hierarquico:Medicao\|hex7seg_en:D1\"" {  } { { "VHDL/hierarquico.vhd" "D1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1491663376410 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[14]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1491663376548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491663377748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491663379603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491663380351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663380351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "438 " "Implemented 438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Implemented 415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491663380898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491663380898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 11:56:20 2017 " "Processing ended: Sat Apr  8 11:56:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663380920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1491663406358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663406367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 11:56:44 2017 " "Processing started: Sat Apr  8 11:56:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663406367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1491663406367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1491663406368 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1491663407092 ""}
{ "Info" "0" "" "Project  = CircuitoBase" {  } {  } 0 0 "Project  = CircuitoBase" 0 0 "Fitter" 0 0 1491663407101 ""}
{ "Info" "0" "" "Revision = CircuitoBase" {  } {  } 0 0 "Revision = CircuitoBase" 0 0 "Fitter" 0 0 1491663407102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663331092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 11:55:30 2017 " "Processing started: Sat Apr  8 11:55:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491663332785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Somador4bits_comportamental.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Somador4bits_comportamental.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador4bits_comportamental-comportamental " "Found design unit 1: Somador4bits_comportamental-comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador4bits_comportamental " "Found entity 1: Somador4bits_comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/DetectorCodigoInvalido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/DetectorCodigoInvalido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorCodigoInvalido-Detector " "Found design unit 1: DetectorCodigoInvalido-Detector" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorCodigoInvalido " "Found entity 1: DetectorCodigoInvalido" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/SomadorBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/SomadorBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorBCD-estrutural " "Found design unit 1: SomadorBCD-estrutural" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorBCD " "Found entity 1: SomadorBCD" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD16_bits-estrutural " "Found design unit 1: somadorBCD16_bits-estrutural" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD16_bits " "Found entity 1: somadorBCD16_bits" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BCDTo32Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BCDTo32Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDTo32Bit-Behavioral " "Found design unit 1: BCDTo32Bit-Behavioral" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDTo32Bit " "Found entity 1: BCDTo32Bit" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4-behavioral " "Found design unit 1: deMux_4-behavioral" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4 " "Found entity 1: deMux_4" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD32_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD32_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD32_bits-estrutural " "Found design unit 1: somadorBCD32_bits-estrutural" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD32_bits " "Found entity 1: somadorBCD32_bits" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleJogada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleJogada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleJogada-maquinaDeEstados " "Found design unit 1: controleJogada-maquinaDeEstados" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleJogada " "Found entity 1: controleJogada" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/dadosMedidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/dadosMedidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadosMedidas-fluxoDados " "Found design unit 1: dadosMedidas-fluxoDados" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadosMedidas " "Found entity 1: dadosMedidas" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en2-reg16bits_en2 " "Found design unit 1: reg16bits_en2-reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en2 " "Found entity 1: reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/LFSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/LFSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-rtl " "Found design unit 1: LFSR-rtl" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/bitToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/bitToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBCD-behaviour " "Found design unit 1: bitToBCD-behaviour" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBCD " "Found entity 1: bitToBCD" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-arch " "Found design unit 1: comparador-arch" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleAtrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleAtrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleAtrasador-maquinaEstados " "Found design unit 1: controleAtrasador-maquinaEstados" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleAtrasador " "Found entity 1: controleAtrasador" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Atrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Atrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atrasador-arch " "Found design unit 1: Atrasador-arch" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atrasador " "Found entity 1: Atrasador" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleRodada-Estados " "Found design unit 1: controleRodada-Estados" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleRodada " "Found entity 1: controleRodada" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-Behavioral " "Found design unit 1: compare-Behavioral" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/IC_74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IC_74163-IC_74163_1 " "Found design unit 1: IC_74163-IC_74163_1" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""} { "Info" "ISGN_ENTITY_NAME" "1 IC_74163 " "Found entity 1: IC_74163" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Four_Digit_BCD_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 " "Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Digit_BCD_Counter " "Found entity 1: Four_Digit_BCD_Counter" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hierarquico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hierarquico-hierarquica " "Found design unit 1: hierarquico-hierarquica" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""} { "Info" "ISGN_ENTITY_NAME" "1 hierarquico " "Found entity 1: hierarquico" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BoxRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BoxRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoxRodada-arch " "Found design unit 1: BoxRodada-arch" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoxRodada " "Found entity 1: BoxRodada" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Media.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Media.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Media-arch " "Found design unit 1: Media-arch" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Media " "Found entity 1: Media" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/contador2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/contador2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador2bits-arch " "Found design unit 1: contador2bits-arch" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador2bits " "Found entity 1: contador2bits" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4_1bit-behavioral " "Found design unit 1: deMux_4_1bit-behavioral" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4_1bit " "Found entity 1: deMux_4_1bit" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/CircuitoBase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/CircuitoBase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoBase-estrutural " "Found design unit 1: CircuitoBase-estrutural" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoBase " "Found entity 1: CircuitoBase" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/regbit_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/regbit_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbit_en-regbit_en " "Found design unit 1: regbit_en-regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbit_en " "Found entity 1: regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoxRodada " "Elaborating entity \"BoxRodada\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491663371072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_fim BoxRodada.vhd(69) " "Verilog HDL or VHDL warning at BoxRodada.vhd(69): object \"s_fim\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pulsoRodada BoxRodada.vhd(70) " "Verilog HDL or VHDL warning at BoxRodada.vhd(70): object \"s_pulsoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoRodada BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoAtrasador BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoAtrasador\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleRodada controleRodada:C " "Elaborating entity \"controleRodada\" for hierarchy \"controleRodada:C\"" {  } { { "VHDL/BoxRodada.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Atrasador Atrasador:D " "Elaborating entity \"Atrasador\" for hierarchy \"Atrasador:D\"" {  } { { "VHDL/BoxRodada.vhd" "D" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_inicio Atrasador.vhd(70) " "Verilog HDL or VHDL warning at Atrasador.vhd(70): object \"s_inicio\" assigned a value but never read" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371164 "|Atrasador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleAtrasador Atrasador:D\|controleAtrasador:C " "Elaborating entity \"controleAtrasador\" for hierarchy \"Atrasador:D\|controleAtrasador:C\"" {  } { { "VHDL/Atrasador.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(24) " "VHDL Process Statement warning at controleAtrasador.vhd(24): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(30) " "VHDL Process Statement warning at controleAtrasador.vhd(30): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(41) " "VHDL Process Statement warning at controleAtrasador.vhd(41): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(48) " "VHDL Process Statement warning at controleAtrasador.vhd(48): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(55) " "VHDL Process Statement warning at controleAtrasador.vhd(55): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371169 "|Atrasador|controleAtrasador:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Digit_BCD_Counter Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso " "Elaborating entity \"Four_Digit_BCD_Counter\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\"" {  } { { "VHDL/Atrasador.vhd" "ContadordoAtraso" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC_74163 Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1 " "Elaborating entity \"IC_74163\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1\"" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "IC_1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare Atrasador:D\|compare:C1 " "Elaborating entity \"compare\" for hierarchy \"Atrasador:D\|compare:C1\"" {  } { { "VHDL/Atrasador.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_A compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"s_A\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_B compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"S_B\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBCD Atrasador:D\|bitToBCD:Converte " "Elaborating entity \"bitToBCD\" for hierarchy \"Atrasador:D\|bitToBCD:Converte\"" {  } { { "VHDL/Atrasador.vhd" "Converte" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador Atrasador:D\|comparador:ContadordeConversao " "Elaborating entity \"comparador\" for hierarchy \"Atrasador:D\|comparador:ContadordeConversao\"" {  } { { "VHDL/Atrasador.vhd" "ContadordeConversao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR Atrasador:D\|LFSR:PSEUDORANDOM " "Elaborating entity \"LFSR\" for hierarchy \"Atrasador:D\|LFSR:PSEUDORANDOM\"" {  } { { "VHDL/Atrasador.vhd" "PSEUDORANDOM" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conta LFSR.vhd(16) " "Verilog HDL or VHDL warning at LFSR.vhd(16): object \"conta\" assigned a value but never read" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed LFSR.vhd(23) " "VHDL Process Statement warning at LFSR.vhd(23): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en Atrasador:D\|reg16bits_en:Registrador " "Elaborating entity \"reg16bits_en\" for hierarchy \"Atrasador:D\|reg16bits_en:Registrador\"" {  } { { "VHDL/Atrasador.vhd" "Registrador" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hierarquico hierarquico:Medicao " "Elaborating entity \"hierarquico\" for hierarchy \"hierarquico:Medicao\"" {  } { { "VHDL/BoxRodada.vhd" "Medicao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medidor hierarquico:Medicao\|medidor:M1 " "Elaborating entity \"medidor\" for hierarchy \"hierarquico:Medicao\|medidor:M1\"" {  } { { "VHDL/hierarquico.vhd" "M1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle hierarquico:Medicao\|medidor:M1\|controle:C1 " "Elaborating entity \"controle\" for hierarchy \"hierarquico:Medicao\|medidor:M1\|controle:C1\"" {  } { { "VHDL/medidor.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador hierarquico:Medicao\|controlador:C1 " "Elaborating entity \"controlador\" for hierarchy \"hierarquico:Medicao\|controlador:C1\"" {  } { { "VHDL/hierarquico.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ereg controlador.vhd(24) " "VHDL Process Statement warning at controlador.vhd(24): signal \"Ereg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371298 "|BoxRodada|hierarquico:Medicao|controlador:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en2 hierarquico:Medicao\|reg16bits_en2:R1 " "Elaborating entity \"reg16bits_en2\" for hierarchy \"hierarquico:Medicao\|reg16bits_en2:R1\"" {  } { { "VHDL/hierarquico.vhd" "R1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_en hierarquico:Medicao\|hex7seg_en:D1 " "Elaborating entity \"hex7seg_en\" for hierarchy \"hierarquico:Medicao\|hex7seg_en:D1\"" {  } { { "VHDL/hierarquico.vhd" "D1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1491663376410 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[14]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1491663376548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491663377748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491663379603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491663380351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663380351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "438 " "Implemented 438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Implemented 415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491663380898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491663380898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 11:56:20 2017 " "Processing ended: Sat Apr  8 11:56:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663380920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1491663408014 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CircuitoBase 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"CircuitoBase\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491663408045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491663408623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491663408623 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491663410874 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491663410995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491663411436 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1491663413673 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1491663437333 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 285 global CLKCTRL_G10 " "clock~inputCLKENA0 with 285 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1491663437745 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1491663437745 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663437746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491663437790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491663437792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491663437795 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491663437801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491663437801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491663437805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1491663442253 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CircuitoBase.sdc " "Synopsys Design Constraints File file not found: 'CircuitoBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491663442265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491663442267 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491663442301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491663442304 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491663442310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491663442439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1491663442442 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491663442442 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663442672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491663470069 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1491663471066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663499596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491663513046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491663519127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663519127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491663526420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "/home/danzambuja/Quartus/Projetos/CircuitoBase/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1491663559520 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491663559520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1491663576331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491663576331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663576343 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.00 " "Total time spent on timing analysis during the Fitter is 4.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1491663580043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491663580446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491663583454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491663583700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491663587658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663598505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2305 " "Peak virtual memory: 2305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:00:01 2017 " "Processing ended: Sat Apr  8 12:00:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:17 " "Elapsed time: 00:03:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:14 " "Total CPU time (on all processors): 00:03:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491663601617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663331092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 11:55:30 2017 " "Processing started: Sat Apr  8 11:55:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491663332785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Somador4bits_comportamental.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Somador4bits_comportamental.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador4bits_comportamental-comportamental " "Found design unit 1: Somador4bits_comportamental-comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador4bits_comportamental " "Found entity 1: Somador4bits_comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/DetectorCodigoInvalido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/DetectorCodigoInvalido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorCodigoInvalido-Detector " "Found design unit 1: DetectorCodigoInvalido-Detector" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorCodigoInvalido " "Found entity 1: DetectorCodigoInvalido" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/SomadorBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/SomadorBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorBCD-estrutural " "Found design unit 1: SomadorBCD-estrutural" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorBCD " "Found entity 1: SomadorBCD" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD16_bits-estrutural " "Found design unit 1: somadorBCD16_bits-estrutural" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD16_bits " "Found entity 1: somadorBCD16_bits" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BCDTo32Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BCDTo32Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDTo32Bit-Behavioral " "Found design unit 1: BCDTo32Bit-Behavioral" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDTo32Bit " "Found entity 1: BCDTo32Bit" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4-behavioral " "Found design unit 1: deMux_4-behavioral" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4 " "Found entity 1: deMux_4" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD32_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD32_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD32_bits-estrutural " "Found design unit 1: somadorBCD32_bits-estrutural" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD32_bits " "Found entity 1: somadorBCD32_bits" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleJogada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleJogada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleJogada-maquinaDeEstados " "Found design unit 1: controleJogada-maquinaDeEstados" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleJogada " "Found entity 1: controleJogada" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/dadosMedidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/dadosMedidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadosMedidas-fluxoDados " "Found design unit 1: dadosMedidas-fluxoDados" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadosMedidas " "Found entity 1: dadosMedidas" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en2-reg16bits_en2 " "Found design unit 1: reg16bits_en2-reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en2 " "Found entity 1: reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/LFSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/LFSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-rtl " "Found design unit 1: LFSR-rtl" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/bitToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/bitToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBCD-behaviour " "Found design unit 1: bitToBCD-behaviour" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBCD " "Found entity 1: bitToBCD" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-arch " "Found design unit 1: comparador-arch" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleAtrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleAtrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleAtrasador-maquinaEstados " "Found design unit 1: controleAtrasador-maquinaEstados" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleAtrasador " "Found entity 1: controleAtrasador" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Atrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Atrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atrasador-arch " "Found design unit 1: Atrasador-arch" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atrasador " "Found entity 1: Atrasador" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleRodada-Estados " "Found design unit 1: controleRodada-Estados" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleRodada " "Found entity 1: controleRodada" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-Behavioral " "Found design unit 1: compare-Behavioral" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/IC_74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IC_74163-IC_74163_1 " "Found design unit 1: IC_74163-IC_74163_1" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""} { "Info" "ISGN_ENTITY_NAME" "1 IC_74163 " "Found entity 1: IC_74163" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Four_Digit_BCD_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 " "Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Digit_BCD_Counter " "Found entity 1: Four_Digit_BCD_Counter" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hierarquico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hierarquico-hierarquica " "Found design unit 1: hierarquico-hierarquica" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""} { "Info" "ISGN_ENTITY_NAME" "1 hierarquico " "Found entity 1: hierarquico" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BoxRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BoxRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoxRodada-arch " "Found design unit 1: BoxRodada-arch" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoxRodada " "Found entity 1: BoxRodada" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Media.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Media.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Media-arch " "Found design unit 1: Media-arch" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Media " "Found entity 1: Media" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/contador2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/contador2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador2bits-arch " "Found design unit 1: contador2bits-arch" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador2bits " "Found entity 1: contador2bits" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4_1bit-behavioral " "Found design unit 1: deMux_4_1bit-behavioral" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4_1bit " "Found entity 1: deMux_4_1bit" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/CircuitoBase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/CircuitoBase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoBase-estrutural " "Found design unit 1: CircuitoBase-estrutural" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoBase " "Found entity 1: CircuitoBase" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/regbit_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/regbit_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbit_en-regbit_en " "Found design unit 1: regbit_en-regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbit_en " "Found entity 1: regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoxRodada " "Elaborating entity \"BoxRodada\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491663371072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_fim BoxRodada.vhd(69) " "Verilog HDL or VHDL warning at BoxRodada.vhd(69): object \"s_fim\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pulsoRodada BoxRodada.vhd(70) " "Verilog HDL or VHDL warning at BoxRodada.vhd(70): object \"s_pulsoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoRodada BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoAtrasador BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoAtrasador\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleRodada controleRodada:C " "Elaborating entity \"controleRodada\" for hierarchy \"controleRodada:C\"" {  } { { "VHDL/BoxRodada.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Atrasador Atrasador:D " "Elaborating entity \"Atrasador\" for hierarchy \"Atrasador:D\"" {  } { { "VHDL/BoxRodada.vhd" "D" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_inicio Atrasador.vhd(70) " "Verilog HDL or VHDL warning at Atrasador.vhd(70): object \"s_inicio\" assigned a value but never read" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371164 "|Atrasador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleAtrasador Atrasador:D\|controleAtrasador:C " "Elaborating entity \"controleAtrasador\" for hierarchy \"Atrasador:D\|controleAtrasador:C\"" {  } { { "VHDL/Atrasador.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(24) " "VHDL Process Statement warning at controleAtrasador.vhd(24): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(30) " "VHDL Process Statement warning at controleAtrasador.vhd(30): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(41) " "VHDL Process Statement warning at controleAtrasador.vhd(41): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(48) " "VHDL Process Statement warning at controleAtrasador.vhd(48): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(55) " "VHDL Process Statement warning at controleAtrasador.vhd(55): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371169 "|Atrasador|controleAtrasador:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Digit_BCD_Counter Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso " "Elaborating entity \"Four_Digit_BCD_Counter\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\"" {  } { { "VHDL/Atrasador.vhd" "ContadordoAtraso" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC_74163 Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1 " "Elaborating entity \"IC_74163\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1\"" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "IC_1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare Atrasador:D\|compare:C1 " "Elaborating entity \"compare\" for hierarchy \"Atrasador:D\|compare:C1\"" {  } { { "VHDL/Atrasador.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_A compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"s_A\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_B compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"S_B\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBCD Atrasador:D\|bitToBCD:Converte " "Elaborating entity \"bitToBCD\" for hierarchy \"Atrasador:D\|bitToBCD:Converte\"" {  } { { "VHDL/Atrasador.vhd" "Converte" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador Atrasador:D\|comparador:ContadordeConversao " "Elaborating entity \"comparador\" for hierarchy \"Atrasador:D\|comparador:ContadordeConversao\"" {  } { { "VHDL/Atrasador.vhd" "ContadordeConversao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR Atrasador:D\|LFSR:PSEUDORANDOM " "Elaborating entity \"LFSR\" for hierarchy \"Atrasador:D\|LFSR:PSEUDORANDOM\"" {  } { { "VHDL/Atrasador.vhd" "PSEUDORANDOM" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conta LFSR.vhd(16) " "Verilog HDL or VHDL warning at LFSR.vhd(16): object \"conta\" assigned a value but never read" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed LFSR.vhd(23) " "VHDL Process Statement warning at LFSR.vhd(23): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en Atrasador:D\|reg16bits_en:Registrador " "Elaborating entity \"reg16bits_en\" for hierarchy \"Atrasador:D\|reg16bits_en:Registrador\"" {  } { { "VHDL/Atrasador.vhd" "Registrador" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hierarquico hierarquico:Medicao " "Elaborating entity \"hierarquico\" for hierarchy \"hierarquico:Medicao\"" {  } { { "VHDL/BoxRodada.vhd" "Medicao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medidor hierarquico:Medicao\|medidor:M1 " "Elaborating entity \"medidor\" for hierarchy \"hierarquico:Medicao\|medidor:M1\"" {  } { { "VHDL/hierarquico.vhd" "M1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle hierarquico:Medicao\|medidor:M1\|controle:C1 " "Elaborating entity \"controle\" for hierarchy \"hierarquico:Medicao\|medidor:M1\|controle:C1\"" {  } { { "VHDL/medidor.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador hierarquico:Medicao\|controlador:C1 " "Elaborating entity \"controlador\" for hierarchy \"hierarquico:Medicao\|controlador:C1\"" {  } { { "VHDL/hierarquico.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ereg controlador.vhd(24) " "VHDL Process Statement warning at controlador.vhd(24): signal \"Ereg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371298 "|BoxRodada|hierarquico:Medicao|controlador:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en2 hierarquico:Medicao\|reg16bits_en2:R1 " "Elaborating entity \"reg16bits_en2\" for hierarchy \"hierarquico:Medicao\|reg16bits_en2:R1\"" {  } { { "VHDL/hierarquico.vhd" "R1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_en hierarquico:Medicao\|hex7seg_en:D1 " "Elaborating entity \"hex7seg_en\" for hierarchy \"hierarquico:Medicao\|hex7seg_en:D1\"" {  } { { "VHDL/hierarquico.vhd" "D1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1491663376410 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[14]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1491663376548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491663377748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491663379603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491663380351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663380351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "438 " "Implemented 438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Implemented 415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491663380898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491663380898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 11:56:20 2017 " "Processing ended: Sat Apr  8 11:56:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663380920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1491663408014 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CircuitoBase 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"CircuitoBase\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491663408045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491663408623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491663408623 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491663410874 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491663410995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491663411436 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1491663413673 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1491663437333 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 285 global CLKCTRL_G10 " "clock~inputCLKENA0 with 285 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1491663437745 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1491663437745 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663437746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491663437790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491663437792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491663437795 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491663437801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491663437801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491663437805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1491663442253 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CircuitoBase.sdc " "Synopsys Design Constraints File file not found: 'CircuitoBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491663442265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491663442267 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491663442301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491663442304 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491663442310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491663442439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1491663442442 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491663442442 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663442672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491663470069 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1491663471066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663499596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491663513046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491663519127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663519127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491663526420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "/home/danzambuja/Quartus/Projetos/CircuitoBase/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1491663559520 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491663559520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1491663576331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491663576331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663576343 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.00 " "Total time spent on timing analysis during the Fitter is 4.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1491663580043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491663580446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491663583454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491663583700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491663587658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663598505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2305 " "Peak virtual memory: 2305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:00:01 2017 " "Processing ended: Sat Apr  8 12:00:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:17 " "Elapsed time: 00:03:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:14 " "Total CPU time (on all processors): 00:03:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491663601617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1491663631010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663631019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 12:00:30 2017 " "Processing started: Sat Apr  8 12:00:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663631019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1491663631019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1491663631020 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663331092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 11:55:30 2017 " "Processing started: Sat Apr  8 11:55:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491663332785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Somador4bits_comportamental.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Somador4bits_comportamental.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador4bits_comportamental-comportamental " "Found design unit 1: Somador4bits_comportamental-comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador4bits_comportamental " "Found entity 1: Somador4bits_comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/DetectorCodigoInvalido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/DetectorCodigoInvalido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorCodigoInvalido-Detector " "Found design unit 1: DetectorCodigoInvalido-Detector" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorCodigoInvalido " "Found entity 1: DetectorCodigoInvalido" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/SomadorBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/SomadorBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorBCD-estrutural " "Found design unit 1: SomadorBCD-estrutural" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorBCD " "Found entity 1: SomadorBCD" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD16_bits-estrutural " "Found design unit 1: somadorBCD16_bits-estrutural" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD16_bits " "Found entity 1: somadorBCD16_bits" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BCDTo32Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BCDTo32Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDTo32Bit-Behavioral " "Found design unit 1: BCDTo32Bit-Behavioral" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDTo32Bit " "Found entity 1: BCDTo32Bit" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4-behavioral " "Found design unit 1: deMux_4-behavioral" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4 " "Found entity 1: deMux_4" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD32_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD32_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD32_bits-estrutural " "Found design unit 1: somadorBCD32_bits-estrutural" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD32_bits " "Found entity 1: somadorBCD32_bits" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleJogada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleJogada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleJogada-maquinaDeEstados " "Found design unit 1: controleJogada-maquinaDeEstados" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleJogada " "Found entity 1: controleJogada" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/dadosMedidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/dadosMedidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadosMedidas-fluxoDados " "Found design unit 1: dadosMedidas-fluxoDados" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadosMedidas " "Found entity 1: dadosMedidas" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en2-reg16bits_en2 " "Found design unit 1: reg16bits_en2-reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en2 " "Found entity 1: reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/LFSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/LFSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-rtl " "Found design unit 1: LFSR-rtl" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/bitToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/bitToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBCD-behaviour " "Found design unit 1: bitToBCD-behaviour" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBCD " "Found entity 1: bitToBCD" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-arch " "Found design unit 1: comparador-arch" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleAtrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleAtrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleAtrasador-maquinaEstados " "Found design unit 1: controleAtrasador-maquinaEstados" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleAtrasador " "Found entity 1: controleAtrasador" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Atrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Atrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atrasador-arch " "Found design unit 1: Atrasador-arch" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atrasador " "Found entity 1: Atrasador" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleRodada-Estados " "Found design unit 1: controleRodada-Estados" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleRodada " "Found entity 1: controleRodada" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-Behavioral " "Found design unit 1: compare-Behavioral" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/IC_74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IC_74163-IC_74163_1 " "Found design unit 1: IC_74163-IC_74163_1" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""} { "Info" "ISGN_ENTITY_NAME" "1 IC_74163 " "Found entity 1: IC_74163" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Four_Digit_BCD_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 " "Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Digit_BCD_Counter " "Found entity 1: Four_Digit_BCD_Counter" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hierarquico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hierarquico-hierarquica " "Found design unit 1: hierarquico-hierarquica" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""} { "Info" "ISGN_ENTITY_NAME" "1 hierarquico " "Found entity 1: hierarquico" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BoxRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BoxRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoxRodada-arch " "Found design unit 1: BoxRodada-arch" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoxRodada " "Found entity 1: BoxRodada" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Media.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Media.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Media-arch " "Found design unit 1: Media-arch" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Media " "Found entity 1: Media" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/contador2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/contador2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador2bits-arch " "Found design unit 1: contador2bits-arch" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador2bits " "Found entity 1: contador2bits" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4_1bit-behavioral " "Found design unit 1: deMux_4_1bit-behavioral" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4_1bit " "Found entity 1: deMux_4_1bit" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/CircuitoBase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/CircuitoBase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoBase-estrutural " "Found design unit 1: CircuitoBase-estrutural" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoBase " "Found entity 1: CircuitoBase" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/regbit_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/regbit_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbit_en-regbit_en " "Found design unit 1: regbit_en-regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbit_en " "Found entity 1: regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoxRodada " "Elaborating entity \"BoxRodada\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491663371072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_fim BoxRodada.vhd(69) " "Verilog HDL or VHDL warning at BoxRodada.vhd(69): object \"s_fim\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pulsoRodada BoxRodada.vhd(70) " "Verilog HDL or VHDL warning at BoxRodada.vhd(70): object \"s_pulsoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoRodada BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoAtrasador BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoAtrasador\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleRodada controleRodada:C " "Elaborating entity \"controleRodada\" for hierarchy \"controleRodada:C\"" {  } { { "VHDL/BoxRodada.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Atrasador Atrasador:D " "Elaborating entity \"Atrasador\" for hierarchy \"Atrasador:D\"" {  } { { "VHDL/BoxRodada.vhd" "D" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_inicio Atrasador.vhd(70) " "Verilog HDL or VHDL warning at Atrasador.vhd(70): object \"s_inicio\" assigned a value but never read" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371164 "|Atrasador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleAtrasador Atrasador:D\|controleAtrasador:C " "Elaborating entity \"controleAtrasador\" for hierarchy \"Atrasador:D\|controleAtrasador:C\"" {  } { { "VHDL/Atrasador.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(24) " "VHDL Process Statement warning at controleAtrasador.vhd(24): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(30) " "VHDL Process Statement warning at controleAtrasador.vhd(30): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(41) " "VHDL Process Statement warning at controleAtrasador.vhd(41): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(48) " "VHDL Process Statement warning at controleAtrasador.vhd(48): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(55) " "VHDL Process Statement warning at controleAtrasador.vhd(55): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371169 "|Atrasador|controleAtrasador:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Digit_BCD_Counter Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso " "Elaborating entity \"Four_Digit_BCD_Counter\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\"" {  } { { "VHDL/Atrasador.vhd" "ContadordoAtraso" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC_74163 Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1 " "Elaborating entity \"IC_74163\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1\"" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "IC_1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare Atrasador:D\|compare:C1 " "Elaborating entity \"compare\" for hierarchy \"Atrasador:D\|compare:C1\"" {  } { { "VHDL/Atrasador.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_A compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"s_A\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_B compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"S_B\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBCD Atrasador:D\|bitToBCD:Converte " "Elaborating entity \"bitToBCD\" for hierarchy \"Atrasador:D\|bitToBCD:Converte\"" {  } { { "VHDL/Atrasador.vhd" "Converte" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador Atrasador:D\|comparador:ContadordeConversao " "Elaborating entity \"comparador\" for hierarchy \"Atrasador:D\|comparador:ContadordeConversao\"" {  } { { "VHDL/Atrasador.vhd" "ContadordeConversao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR Atrasador:D\|LFSR:PSEUDORANDOM " "Elaborating entity \"LFSR\" for hierarchy \"Atrasador:D\|LFSR:PSEUDORANDOM\"" {  } { { "VHDL/Atrasador.vhd" "PSEUDORANDOM" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conta LFSR.vhd(16) " "Verilog HDL or VHDL warning at LFSR.vhd(16): object \"conta\" assigned a value but never read" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed LFSR.vhd(23) " "VHDL Process Statement warning at LFSR.vhd(23): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en Atrasador:D\|reg16bits_en:Registrador " "Elaborating entity \"reg16bits_en\" for hierarchy \"Atrasador:D\|reg16bits_en:Registrador\"" {  } { { "VHDL/Atrasador.vhd" "Registrador" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hierarquico hierarquico:Medicao " "Elaborating entity \"hierarquico\" for hierarchy \"hierarquico:Medicao\"" {  } { { "VHDL/BoxRodada.vhd" "Medicao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medidor hierarquico:Medicao\|medidor:M1 " "Elaborating entity \"medidor\" for hierarchy \"hierarquico:Medicao\|medidor:M1\"" {  } { { "VHDL/hierarquico.vhd" "M1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle hierarquico:Medicao\|medidor:M1\|controle:C1 " "Elaborating entity \"controle\" for hierarchy \"hierarquico:Medicao\|medidor:M1\|controle:C1\"" {  } { { "VHDL/medidor.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador hierarquico:Medicao\|controlador:C1 " "Elaborating entity \"controlador\" for hierarchy \"hierarquico:Medicao\|controlador:C1\"" {  } { { "VHDL/hierarquico.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ereg controlador.vhd(24) " "VHDL Process Statement warning at controlador.vhd(24): signal \"Ereg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371298 "|BoxRodada|hierarquico:Medicao|controlador:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en2 hierarquico:Medicao\|reg16bits_en2:R1 " "Elaborating entity \"reg16bits_en2\" for hierarchy \"hierarquico:Medicao\|reg16bits_en2:R1\"" {  } { { "VHDL/hierarquico.vhd" "R1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_en hierarquico:Medicao\|hex7seg_en:D1 " "Elaborating entity \"hex7seg_en\" for hierarchy \"hierarquico:Medicao\|hex7seg_en:D1\"" {  } { { "VHDL/hierarquico.vhd" "D1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1491663376410 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[14]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1491663376548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491663377748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491663379603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491663380351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663380351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "438 " "Implemented 438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Implemented 415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491663380898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491663380898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 11:56:20 2017 " "Processing ended: Sat Apr  8 11:56:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663380920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1491663408014 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CircuitoBase 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"CircuitoBase\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491663408045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491663408623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491663408623 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491663410874 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491663410995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491663411436 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1491663413673 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1491663437333 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 285 global CLKCTRL_G10 " "clock~inputCLKENA0 with 285 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1491663437745 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1491663437745 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663437746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491663437790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491663437792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491663437795 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491663437801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491663437801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491663437805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1491663442253 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CircuitoBase.sdc " "Synopsys Design Constraints File file not found: 'CircuitoBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491663442265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491663442267 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491663442301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491663442304 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491663442310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491663442439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1491663442442 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491663442442 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663442672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491663470069 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1491663471066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663499596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491663513046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491663519127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663519127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491663526420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "/home/danzambuja/Quartus/Projetos/CircuitoBase/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1491663559520 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491663559520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1491663576331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491663576331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663576343 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.00 " "Total time spent on timing analysis during the Fitter is 4.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1491663580043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491663580446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491663583454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491663583700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491663587658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663598505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2305 " "Peak virtual memory: 2305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:00:01 2017 " "Processing ended: Sat Apr  8 12:00:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:17 " "Elapsed time: 00:03:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:14 " "Total CPU time (on all processors): 00:03:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491663601617 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1491663659410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1144 " "Peak virtual memory: 1144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:01:04 2017 " "Processing ended: Sat Apr  8 12:01:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1491663664371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663331092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 11:55:30 2017 " "Processing started: Sat Apr  8 11:55:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491663332785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Somador4bits_comportamental.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Somador4bits_comportamental.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador4bits_comportamental-comportamental " "Found design unit 1: Somador4bits_comportamental-comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador4bits_comportamental " "Found entity 1: Somador4bits_comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/DetectorCodigoInvalido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/DetectorCodigoInvalido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorCodigoInvalido-Detector " "Found design unit 1: DetectorCodigoInvalido-Detector" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorCodigoInvalido " "Found entity 1: DetectorCodigoInvalido" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/SomadorBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/SomadorBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorBCD-estrutural " "Found design unit 1: SomadorBCD-estrutural" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorBCD " "Found entity 1: SomadorBCD" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD16_bits-estrutural " "Found design unit 1: somadorBCD16_bits-estrutural" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD16_bits " "Found entity 1: somadorBCD16_bits" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BCDTo32Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BCDTo32Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDTo32Bit-Behavioral " "Found design unit 1: BCDTo32Bit-Behavioral" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDTo32Bit " "Found entity 1: BCDTo32Bit" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4-behavioral " "Found design unit 1: deMux_4-behavioral" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4 " "Found entity 1: deMux_4" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD32_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD32_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD32_bits-estrutural " "Found design unit 1: somadorBCD32_bits-estrutural" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD32_bits " "Found entity 1: somadorBCD32_bits" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleJogada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleJogada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleJogada-maquinaDeEstados " "Found design unit 1: controleJogada-maquinaDeEstados" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleJogada " "Found entity 1: controleJogada" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/dadosMedidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/dadosMedidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadosMedidas-fluxoDados " "Found design unit 1: dadosMedidas-fluxoDados" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadosMedidas " "Found entity 1: dadosMedidas" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en2-reg16bits_en2 " "Found design unit 1: reg16bits_en2-reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en2 " "Found entity 1: reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/LFSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/LFSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-rtl " "Found design unit 1: LFSR-rtl" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/bitToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/bitToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBCD-behaviour " "Found design unit 1: bitToBCD-behaviour" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBCD " "Found entity 1: bitToBCD" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-arch " "Found design unit 1: comparador-arch" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleAtrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleAtrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleAtrasador-maquinaEstados " "Found design unit 1: controleAtrasador-maquinaEstados" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleAtrasador " "Found entity 1: controleAtrasador" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Atrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Atrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atrasador-arch " "Found design unit 1: Atrasador-arch" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atrasador " "Found entity 1: Atrasador" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleRodada-Estados " "Found design unit 1: controleRodada-Estados" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleRodada " "Found entity 1: controleRodada" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-Behavioral " "Found design unit 1: compare-Behavioral" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/IC_74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IC_74163-IC_74163_1 " "Found design unit 1: IC_74163-IC_74163_1" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""} { "Info" "ISGN_ENTITY_NAME" "1 IC_74163 " "Found entity 1: IC_74163" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Four_Digit_BCD_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 " "Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Digit_BCD_Counter " "Found entity 1: Four_Digit_BCD_Counter" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hierarquico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hierarquico-hierarquica " "Found design unit 1: hierarquico-hierarquica" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""} { "Info" "ISGN_ENTITY_NAME" "1 hierarquico " "Found entity 1: hierarquico" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BoxRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BoxRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoxRodada-arch " "Found design unit 1: BoxRodada-arch" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoxRodada " "Found entity 1: BoxRodada" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Media.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Media.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Media-arch " "Found design unit 1: Media-arch" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Media " "Found entity 1: Media" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/contador2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/contador2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador2bits-arch " "Found design unit 1: contador2bits-arch" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador2bits " "Found entity 1: contador2bits" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4_1bit-behavioral " "Found design unit 1: deMux_4_1bit-behavioral" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4_1bit " "Found entity 1: deMux_4_1bit" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/CircuitoBase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/CircuitoBase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoBase-estrutural " "Found design unit 1: CircuitoBase-estrutural" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoBase " "Found entity 1: CircuitoBase" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/regbit_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/regbit_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbit_en-regbit_en " "Found design unit 1: regbit_en-regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbit_en " "Found entity 1: regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoxRodada " "Elaborating entity \"BoxRodada\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491663371072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_fim BoxRodada.vhd(69) " "Verilog HDL or VHDL warning at BoxRodada.vhd(69): object \"s_fim\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pulsoRodada BoxRodada.vhd(70) " "Verilog HDL or VHDL warning at BoxRodada.vhd(70): object \"s_pulsoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoRodada BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoAtrasador BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoAtrasador\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleRodada controleRodada:C " "Elaborating entity \"controleRodada\" for hierarchy \"controleRodada:C\"" {  } { { "VHDL/BoxRodada.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Atrasador Atrasador:D " "Elaborating entity \"Atrasador\" for hierarchy \"Atrasador:D\"" {  } { { "VHDL/BoxRodada.vhd" "D" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_inicio Atrasador.vhd(70) " "Verilog HDL or VHDL warning at Atrasador.vhd(70): object \"s_inicio\" assigned a value but never read" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371164 "|Atrasador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleAtrasador Atrasador:D\|controleAtrasador:C " "Elaborating entity \"controleAtrasador\" for hierarchy \"Atrasador:D\|controleAtrasador:C\"" {  } { { "VHDL/Atrasador.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(24) " "VHDL Process Statement warning at controleAtrasador.vhd(24): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(30) " "VHDL Process Statement warning at controleAtrasador.vhd(30): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(41) " "VHDL Process Statement warning at controleAtrasador.vhd(41): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(48) " "VHDL Process Statement warning at controleAtrasador.vhd(48): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(55) " "VHDL Process Statement warning at controleAtrasador.vhd(55): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371169 "|Atrasador|controleAtrasador:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Digit_BCD_Counter Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso " "Elaborating entity \"Four_Digit_BCD_Counter\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\"" {  } { { "VHDL/Atrasador.vhd" "ContadordoAtraso" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC_74163 Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1 " "Elaborating entity \"IC_74163\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1\"" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "IC_1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare Atrasador:D\|compare:C1 " "Elaborating entity \"compare\" for hierarchy \"Atrasador:D\|compare:C1\"" {  } { { "VHDL/Atrasador.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_A compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"s_A\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_B compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"S_B\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBCD Atrasador:D\|bitToBCD:Converte " "Elaborating entity \"bitToBCD\" for hierarchy \"Atrasador:D\|bitToBCD:Converte\"" {  } { { "VHDL/Atrasador.vhd" "Converte" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador Atrasador:D\|comparador:ContadordeConversao " "Elaborating entity \"comparador\" for hierarchy \"Atrasador:D\|comparador:ContadordeConversao\"" {  } { { "VHDL/Atrasador.vhd" "ContadordeConversao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR Atrasador:D\|LFSR:PSEUDORANDOM " "Elaborating entity \"LFSR\" for hierarchy \"Atrasador:D\|LFSR:PSEUDORANDOM\"" {  } { { "VHDL/Atrasador.vhd" "PSEUDORANDOM" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conta LFSR.vhd(16) " "Verilog HDL or VHDL warning at LFSR.vhd(16): object \"conta\" assigned a value but never read" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed LFSR.vhd(23) " "VHDL Process Statement warning at LFSR.vhd(23): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en Atrasador:D\|reg16bits_en:Registrador " "Elaborating entity \"reg16bits_en\" for hierarchy \"Atrasador:D\|reg16bits_en:Registrador\"" {  } { { "VHDL/Atrasador.vhd" "Registrador" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hierarquico hierarquico:Medicao " "Elaborating entity \"hierarquico\" for hierarchy \"hierarquico:Medicao\"" {  } { { "VHDL/BoxRodada.vhd" "Medicao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medidor hierarquico:Medicao\|medidor:M1 " "Elaborating entity \"medidor\" for hierarchy \"hierarquico:Medicao\|medidor:M1\"" {  } { { "VHDL/hierarquico.vhd" "M1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle hierarquico:Medicao\|medidor:M1\|controle:C1 " "Elaborating entity \"controle\" for hierarchy \"hierarquico:Medicao\|medidor:M1\|controle:C1\"" {  } { { "VHDL/medidor.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador hierarquico:Medicao\|controlador:C1 " "Elaborating entity \"controlador\" for hierarchy \"hierarquico:Medicao\|controlador:C1\"" {  } { { "VHDL/hierarquico.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ereg controlador.vhd(24) " "VHDL Process Statement warning at controlador.vhd(24): signal \"Ereg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371298 "|BoxRodada|hierarquico:Medicao|controlador:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en2 hierarquico:Medicao\|reg16bits_en2:R1 " "Elaborating entity \"reg16bits_en2\" for hierarchy \"hierarquico:Medicao\|reg16bits_en2:R1\"" {  } { { "VHDL/hierarquico.vhd" "R1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_en hierarquico:Medicao\|hex7seg_en:D1 " "Elaborating entity \"hex7seg_en\" for hierarchy \"hierarquico:Medicao\|hex7seg_en:D1\"" {  } { { "VHDL/hierarquico.vhd" "D1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1491663376410 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[14]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1491663376548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491663377748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491663379603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491663380351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663380351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "438 " "Implemented 438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Implemented 415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491663380898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491663380898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 11:56:20 2017 " "Processing ended: Sat Apr  8 11:56:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663380920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1491663408014 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CircuitoBase 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"CircuitoBase\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491663408045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491663408623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491663408623 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491663410874 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491663410995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491663411436 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1491663413673 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1491663437333 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 285 global CLKCTRL_G10 " "clock~inputCLKENA0 with 285 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1491663437745 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1491663437745 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663437746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491663437790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491663437792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491663437795 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491663437801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491663437801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491663437805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1491663442253 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CircuitoBase.sdc " "Synopsys Design Constraints File file not found: 'CircuitoBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491663442265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491663442267 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491663442301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491663442304 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491663442310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491663442439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1491663442442 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491663442442 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663442672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491663470069 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1491663471066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663499596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491663513046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491663519127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663519127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491663526420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "/home/danzambuja/Quartus/Projetos/CircuitoBase/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1491663559520 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491663559520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1491663576331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491663576331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663576343 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.00 " "Total time spent on timing analysis during the Fitter is 4.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1491663580043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491663580446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491663583454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491663583700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491663587658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663598505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2305 " "Peak virtual memory: 2305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:00:01 2017 " "Processing ended: Sat Apr  8 12:00:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:17 " "Elapsed time: 00:03:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:14 " "Total CPU time (on all processors): 00:03:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491663601617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663631010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663631019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 12:00:30 2017 " "Processing started: Sat Apr  8 12:00:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663631019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1491663631019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1491663631020 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1491663659410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1144 " "Peak virtual memory: 1144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:01:04 2017 " "Processing ended: Sat Apr  8 12:01:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1491663664371 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1491663665370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1491663687767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663687769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 12:01:26 2017 " "Processing started: Sat Apr  8 12:01:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663687769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663687769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CircuitoBase -c CircuitoBase " "Command: quartus_sta CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663687769 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663688846 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663690417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663690760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663690760 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694133 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CircuitoBase.sdc " "Synopsys Design Constraints File file not found: 'CircuitoBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694295 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694297 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491663694307 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491663694307 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694307 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694323 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694324 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663694327 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663694342 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663694466 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.014 " "Worst-case setup slack is -4.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.014            -888.165 clock  " "   -4.014            -888.165 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.962             -45.897 reset  " "   -3.962             -45.897 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 reset  " "    0.131               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clock  " "    0.308               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.405 " "Worst-case recovery slack is -3.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.405            -322.925 clock  " "   -3.405            -322.925 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.877 " "Worst-case removal slack is 0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 clock  " "    0.877               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -342.709 clock  " "   -0.724            -342.709 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 reset  " "    0.154               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694516 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663694705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694976 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663704453 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.093 " "Worst-case setup slack is -4.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.093            -869.352 clock  " "   -4.093            -869.352 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.925             -48.038 reset  " "   -3.925             -48.038 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 reset  " "    0.273               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clock  " "    0.297               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.302 " "Worst-case recovery slack is -3.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.302            -309.253 clock  " "   -3.302            -309.253 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 clock  " "    0.590               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -342.902 clock  " "   -0.724            -342.902 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 reset  " "    0.133               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704466 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663704593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663705340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711306 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663711311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.646 " "Worst-case setup slack is -1.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.646            -264.506 clock  " "   -1.646            -264.506 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.320              -9.607 reset  " "   -1.320              -9.607 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.195 " "Worst-case hold slack is -0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.741 reset  " "   -0.195              -0.741 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clock  " "    0.139               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.319 " "Worst-case recovery slack is -1.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.319            -134.344 clock  " "   -1.319            -134.344 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.169 " "Worst-case removal slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 clock  " "    0.169               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.186 " "Worst-case minimum pulse width slack is -0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -3.300 reset  " "   -0.186              -3.300 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092             -26.383 clock  " "   -0.092             -26.383 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711329 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663711464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663712092 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.467 " "Worst-case setup slack is -1.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.467            -222.202 clock  " "   -1.467            -222.202 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.113              -8.167 reset  " "   -1.113              -8.167 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.146 " "Worst-case hold slack is -0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146              -0.551 reset  " "   -0.146              -0.551 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 clock  " "    0.096               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.150 " "Worst-case recovery slack is -1.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.150            -116.423 clock  " "   -1.150            -116.423 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.108 " "Worst-case removal slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 clock  " "    0.108               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.148 " "Worst-case minimum pulse width slack is -0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.148              -2.674 reset  " "   -0.148              -2.674 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090             -25.996 clock  " "   -0.090             -25.996 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663718385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663718387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1421 " "Peak virtual memory: 1421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663718481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:01:58 2017 " "Processing ended: Sat Apr  8 12:01:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663718481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663718481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663718481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663718481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663331092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 11:55:30 2017 " "Processing started: Sat Apr  8 11:55:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491663332785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Somador4bits_comportamental.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Somador4bits_comportamental.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador4bits_comportamental-comportamental " "Found design unit 1: Somador4bits_comportamental-comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador4bits_comportamental " "Found entity 1: Somador4bits_comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/DetectorCodigoInvalido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/DetectorCodigoInvalido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorCodigoInvalido-Detector " "Found design unit 1: DetectorCodigoInvalido-Detector" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorCodigoInvalido " "Found entity 1: DetectorCodigoInvalido" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/SomadorBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/SomadorBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorBCD-estrutural " "Found design unit 1: SomadorBCD-estrutural" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorBCD " "Found entity 1: SomadorBCD" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD16_bits-estrutural " "Found design unit 1: somadorBCD16_bits-estrutural" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD16_bits " "Found entity 1: somadorBCD16_bits" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BCDTo32Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BCDTo32Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDTo32Bit-Behavioral " "Found design unit 1: BCDTo32Bit-Behavioral" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDTo32Bit " "Found entity 1: BCDTo32Bit" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4-behavioral " "Found design unit 1: deMux_4-behavioral" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4 " "Found entity 1: deMux_4" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD32_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD32_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD32_bits-estrutural " "Found design unit 1: somadorBCD32_bits-estrutural" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD32_bits " "Found entity 1: somadorBCD32_bits" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleJogada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleJogada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleJogada-maquinaDeEstados " "Found design unit 1: controleJogada-maquinaDeEstados" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleJogada " "Found entity 1: controleJogada" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/dadosMedidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/dadosMedidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadosMedidas-fluxoDados " "Found design unit 1: dadosMedidas-fluxoDados" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadosMedidas " "Found entity 1: dadosMedidas" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en2-reg16bits_en2 " "Found design unit 1: reg16bits_en2-reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en2 " "Found entity 1: reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/LFSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/LFSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-rtl " "Found design unit 1: LFSR-rtl" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/bitToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/bitToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBCD-behaviour " "Found design unit 1: bitToBCD-behaviour" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBCD " "Found entity 1: bitToBCD" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-arch " "Found design unit 1: comparador-arch" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleAtrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleAtrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleAtrasador-maquinaEstados " "Found design unit 1: controleAtrasador-maquinaEstados" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleAtrasador " "Found entity 1: controleAtrasador" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Atrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Atrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atrasador-arch " "Found design unit 1: Atrasador-arch" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atrasador " "Found entity 1: Atrasador" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleRodada-Estados " "Found design unit 1: controleRodada-Estados" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleRodada " "Found entity 1: controleRodada" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-Behavioral " "Found design unit 1: compare-Behavioral" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/IC_74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IC_74163-IC_74163_1 " "Found design unit 1: IC_74163-IC_74163_1" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""} { "Info" "ISGN_ENTITY_NAME" "1 IC_74163 " "Found entity 1: IC_74163" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Four_Digit_BCD_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 " "Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Digit_BCD_Counter " "Found entity 1: Four_Digit_BCD_Counter" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hierarquico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hierarquico-hierarquica " "Found design unit 1: hierarquico-hierarquica" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""} { "Info" "ISGN_ENTITY_NAME" "1 hierarquico " "Found entity 1: hierarquico" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BoxRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BoxRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoxRodada-arch " "Found design unit 1: BoxRodada-arch" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoxRodada " "Found entity 1: BoxRodada" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Media.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Media.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Media-arch " "Found design unit 1: Media-arch" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Media " "Found entity 1: Media" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/contador2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/contador2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador2bits-arch " "Found design unit 1: contador2bits-arch" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador2bits " "Found entity 1: contador2bits" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4_1bit-behavioral " "Found design unit 1: deMux_4_1bit-behavioral" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4_1bit " "Found entity 1: deMux_4_1bit" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/CircuitoBase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/CircuitoBase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoBase-estrutural " "Found design unit 1: CircuitoBase-estrutural" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoBase " "Found entity 1: CircuitoBase" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/regbit_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/regbit_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbit_en-regbit_en " "Found design unit 1: regbit_en-regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbit_en " "Found entity 1: regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoxRodada " "Elaborating entity \"BoxRodada\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491663371072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_fim BoxRodada.vhd(69) " "Verilog HDL or VHDL warning at BoxRodada.vhd(69): object \"s_fim\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pulsoRodada BoxRodada.vhd(70) " "Verilog HDL or VHDL warning at BoxRodada.vhd(70): object \"s_pulsoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoRodada BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoAtrasador BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoAtrasador\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleRodada controleRodada:C " "Elaborating entity \"controleRodada\" for hierarchy \"controleRodada:C\"" {  } { { "VHDL/BoxRodada.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Atrasador Atrasador:D " "Elaborating entity \"Atrasador\" for hierarchy \"Atrasador:D\"" {  } { { "VHDL/BoxRodada.vhd" "D" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_inicio Atrasador.vhd(70) " "Verilog HDL or VHDL warning at Atrasador.vhd(70): object \"s_inicio\" assigned a value but never read" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371164 "|Atrasador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleAtrasador Atrasador:D\|controleAtrasador:C " "Elaborating entity \"controleAtrasador\" for hierarchy \"Atrasador:D\|controleAtrasador:C\"" {  } { { "VHDL/Atrasador.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(24) " "VHDL Process Statement warning at controleAtrasador.vhd(24): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(30) " "VHDL Process Statement warning at controleAtrasador.vhd(30): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(41) " "VHDL Process Statement warning at controleAtrasador.vhd(41): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(48) " "VHDL Process Statement warning at controleAtrasador.vhd(48): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(55) " "VHDL Process Statement warning at controleAtrasador.vhd(55): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371169 "|Atrasador|controleAtrasador:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Digit_BCD_Counter Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso " "Elaborating entity \"Four_Digit_BCD_Counter\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\"" {  } { { "VHDL/Atrasador.vhd" "ContadordoAtraso" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC_74163 Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1 " "Elaborating entity \"IC_74163\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1\"" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "IC_1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare Atrasador:D\|compare:C1 " "Elaborating entity \"compare\" for hierarchy \"Atrasador:D\|compare:C1\"" {  } { { "VHDL/Atrasador.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_A compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"s_A\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_B compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"S_B\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBCD Atrasador:D\|bitToBCD:Converte " "Elaborating entity \"bitToBCD\" for hierarchy \"Atrasador:D\|bitToBCD:Converte\"" {  } { { "VHDL/Atrasador.vhd" "Converte" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador Atrasador:D\|comparador:ContadordeConversao " "Elaborating entity \"comparador\" for hierarchy \"Atrasador:D\|comparador:ContadordeConversao\"" {  } { { "VHDL/Atrasador.vhd" "ContadordeConversao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR Atrasador:D\|LFSR:PSEUDORANDOM " "Elaborating entity \"LFSR\" for hierarchy \"Atrasador:D\|LFSR:PSEUDORANDOM\"" {  } { { "VHDL/Atrasador.vhd" "PSEUDORANDOM" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conta LFSR.vhd(16) " "Verilog HDL or VHDL warning at LFSR.vhd(16): object \"conta\" assigned a value but never read" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed LFSR.vhd(23) " "VHDL Process Statement warning at LFSR.vhd(23): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en Atrasador:D\|reg16bits_en:Registrador " "Elaborating entity \"reg16bits_en\" for hierarchy \"Atrasador:D\|reg16bits_en:Registrador\"" {  } { { "VHDL/Atrasador.vhd" "Registrador" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hierarquico hierarquico:Medicao " "Elaborating entity \"hierarquico\" for hierarchy \"hierarquico:Medicao\"" {  } { { "VHDL/BoxRodada.vhd" "Medicao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medidor hierarquico:Medicao\|medidor:M1 " "Elaborating entity \"medidor\" for hierarchy \"hierarquico:Medicao\|medidor:M1\"" {  } { { "VHDL/hierarquico.vhd" "M1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle hierarquico:Medicao\|medidor:M1\|controle:C1 " "Elaborating entity \"controle\" for hierarchy \"hierarquico:Medicao\|medidor:M1\|controle:C1\"" {  } { { "VHDL/medidor.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador hierarquico:Medicao\|controlador:C1 " "Elaborating entity \"controlador\" for hierarchy \"hierarquico:Medicao\|controlador:C1\"" {  } { { "VHDL/hierarquico.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ereg controlador.vhd(24) " "VHDL Process Statement warning at controlador.vhd(24): signal \"Ereg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371298 "|BoxRodada|hierarquico:Medicao|controlador:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en2 hierarquico:Medicao\|reg16bits_en2:R1 " "Elaborating entity \"reg16bits_en2\" for hierarchy \"hierarquico:Medicao\|reg16bits_en2:R1\"" {  } { { "VHDL/hierarquico.vhd" "R1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_en hierarquico:Medicao\|hex7seg_en:D1 " "Elaborating entity \"hex7seg_en\" for hierarchy \"hierarquico:Medicao\|hex7seg_en:D1\"" {  } { { "VHDL/hierarquico.vhd" "D1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1491663376410 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[14]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1491663376548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491663377748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491663379603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491663380351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663380351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "438 " "Implemented 438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Implemented 415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491663380898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491663380898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 11:56:20 2017 " "Processing ended: Sat Apr  8 11:56:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663380920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1491663408014 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CircuitoBase 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"CircuitoBase\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491663408045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491663408623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491663408623 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491663410874 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491663410995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491663411436 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1491663413673 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1491663437333 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 285 global CLKCTRL_G10 " "clock~inputCLKENA0 with 285 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1491663437745 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1491663437745 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663437746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491663437790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491663437792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491663437795 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491663437801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491663437801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491663437805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1491663442253 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CircuitoBase.sdc " "Synopsys Design Constraints File file not found: 'CircuitoBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491663442265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491663442267 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491663442301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491663442304 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491663442310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491663442439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1491663442442 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491663442442 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663442672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491663470069 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1491663471066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663499596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491663513046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491663519127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663519127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491663526420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "/home/danzambuja/Quartus/Projetos/CircuitoBase/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1491663559520 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491663559520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1491663576331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491663576331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663576343 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.00 " "Total time spent on timing analysis during the Fitter is 4.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1491663580043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491663580446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491663583454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491663583700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491663587658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663598505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2305 " "Peak virtual memory: 2305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:00:01 2017 " "Processing ended: Sat Apr  8 12:00:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:17 " "Elapsed time: 00:03:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:14 " "Total CPU time (on all processors): 00:03:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491663601617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663631010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663631019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 12:00:30 2017 " "Processing started: Sat Apr  8 12:00:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663631019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1491663631019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1491663631020 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1491663659410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1144 " "Peak virtual memory: 1144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:01:04 2017 " "Processing ended: Sat Apr  8 12:01:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1491663664371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663687767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663687769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 12:01:26 2017 " "Processing started: Sat Apr  8 12:01:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663687769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663687769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CircuitoBase -c CircuitoBase " "Command: quartus_sta CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663687769 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663688846 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663690417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663690760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663690760 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694133 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CircuitoBase.sdc " "Synopsys Design Constraints File file not found: 'CircuitoBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694295 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694297 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491663694307 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491663694307 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694307 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694323 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694324 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663694327 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663694342 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663694466 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.014 " "Worst-case setup slack is -4.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.014            -888.165 clock  " "   -4.014            -888.165 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.962             -45.897 reset  " "   -3.962             -45.897 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 reset  " "    0.131               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clock  " "    0.308               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.405 " "Worst-case recovery slack is -3.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.405            -322.925 clock  " "   -3.405            -322.925 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.877 " "Worst-case removal slack is 0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 clock  " "    0.877               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -342.709 clock  " "   -0.724            -342.709 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 reset  " "    0.154               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694516 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663694705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694976 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663704453 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.093 " "Worst-case setup slack is -4.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.093            -869.352 clock  " "   -4.093            -869.352 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.925             -48.038 reset  " "   -3.925             -48.038 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 reset  " "    0.273               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clock  " "    0.297               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.302 " "Worst-case recovery slack is -3.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.302            -309.253 clock  " "   -3.302            -309.253 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 clock  " "    0.590               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -342.902 clock  " "   -0.724            -342.902 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 reset  " "    0.133               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704466 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663704593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663705340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711306 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663711311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.646 " "Worst-case setup slack is -1.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.646            -264.506 clock  " "   -1.646            -264.506 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.320              -9.607 reset  " "   -1.320              -9.607 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.195 " "Worst-case hold slack is -0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.741 reset  " "   -0.195              -0.741 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clock  " "    0.139               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.319 " "Worst-case recovery slack is -1.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.319            -134.344 clock  " "   -1.319            -134.344 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.169 " "Worst-case removal slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 clock  " "    0.169               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.186 " "Worst-case minimum pulse width slack is -0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -3.300 reset  " "   -0.186              -3.300 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092             -26.383 clock  " "   -0.092             -26.383 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711329 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663711464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663712092 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.467 " "Worst-case setup slack is -1.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.467            -222.202 clock  " "   -1.467            -222.202 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.113              -8.167 reset  " "   -1.113              -8.167 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.146 " "Worst-case hold slack is -0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146              -0.551 reset  " "   -0.146              -0.551 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 clock  " "    0.096               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.150 " "Worst-case recovery slack is -1.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.150            -116.423 clock  " "   -1.150            -116.423 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.108 " "Worst-case removal slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 clock  " "    0.108               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.148 " "Worst-case minimum pulse width slack is -0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.148              -2.674 reset  " "   -0.148              -2.674 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090             -25.996 clock  " "   -0.090             -25.996 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663718385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663718387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1421 " "Peak virtual memory: 1421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663718481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:01:58 2017 " "Processing ended: Sat Apr  8 12:01:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663718481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663718481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663718481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663718481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663741733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663741741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 12:02:21 2017 " "Processing started: Sat Apr  8 12:02:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663741741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1491663741741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1491663741741 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663331092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 11:55:30 2017 " "Processing started: Sat Apr  8 11:55:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491663332785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Somador4bits_comportamental.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Somador4bits_comportamental.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador4bits_comportamental-comportamental " "Found design unit 1: Somador4bits_comportamental-comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador4bits_comportamental " "Found entity 1: Somador4bits_comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/DetectorCodigoInvalido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/DetectorCodigoInvalido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorCodigoInvalido-Detector " "Found design unit 1: DetectorCodigoInvalido-Detector" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorCodigoInvalido " "Found entity 1: DetectorCodigoInvalido" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/SomadorBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/SomadorBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorBCD-estrutural " "Found design unit 1: SomadorBCD-estrutural" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorBCD " "Found entity 1: SomadorBCD" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD16_bits-estrutural " "Found design unit 1: somadorBCD16_bits-estrutural" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD16_bits " "Found entity 1: somadorBCD16_bits" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BCDTo32Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BCDTo32Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDTo32Bit-Behavioral " "Found design unit 1: BCDTo32Bit-Behavioral" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDTo32Bit " "Found entity 1: BCDTo32Bit" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4-behavioral " "Found design unit 1: deMux_4-behavioral" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4 " "Found entity 1: deMux_4" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD32_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD32_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD32_bits-estrutural " "Found design unit 1: somadorBCD32_bits-estrutural" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD32_bits " "Found entity 1: somadorBCD32_bits" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleJogada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleJogada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleJogada-maquinaDeEstados " "Found design unit 1: controleJogada-maquinaDeEstados" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleJogada " "Found entity 1: controleJogada" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/dadosMedidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/dadosMedidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadosMedidas-fluxoDados " "Found design unit 1: dadosMedidas-fluxoDados" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadosMedidas " "Found entity 1: dadosMedidas" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en2-reg16bits_en2 " "Found design unit 1: reg16bits_en2-reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en2 " "Found entity 1: reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/LFSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/LFSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-rtl " "Found design unit 1: LFSR-rtl" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/bitToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/bitToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBCD-behaviour " "Found design unit 1: bitToBCD-behaviour" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBCD " "Found entity 1: bitToBCD" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-arch " "Found design unit 1: comparador-arch" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleAtrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleAtrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleAtrasador-maquinaEstados " "Found design unit 1: controleAtrasador-maquinaEstados" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleAtrasador " "Found entity 1: controleAtrasador" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Atrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Atrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atrasador-arch " "Found design unit 1: Atrasador-arch" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atrasador " "Found entity 1: Atrasador" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleRodada-Estados " "Found design unit 1: controleRodada-Estados" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleRodada " "Found entity 1: controleRodada" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-Behavioral " "Found design unit 1: compare-Behavioral" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/IC_74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IC_74163-IC_74163_1 " "Found design unit 1: IC_74163-IC_74163_1" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""} { "Info" "ISGN_ENTITY_NAME" "1 IC_74163 " "Found entity 1: IC_74163" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Four_Digit_BCD_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 " "Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Digit_BCD_Counter " "Found entity 1: Four_Digit_BCD_Counter" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hierarquico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hierarquico-hierarquica " "Found design unit 1: hierarquico-hierarquica" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""} { "Info" "ISGN_ENTITY_NAME" "1 hierarquico " "Found entity 1: hierarquico" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BoxRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BoxRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoxRodada-arch " "Found design unit 1: BoxRodada-arch" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoxRodada " "Found entity 1: BoxRodada" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Media.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Media.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Media-arch " "Found design unit 1: Media-arch" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Media " "Found entity 1: Media" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/contador2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/contador2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador2bits-arch " "Found design unit 1: contador2bits-arch" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador2bits " "Found entity 1: contador2bits" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4_1bit-behavioral " "Found design unit 1: deMux_4_1bit-behavioral" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4_1bit " "Found entity 1: deMux_4_1bit" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/CircuitoBase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/CircuitoBase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoBase-estrutural " "Found design unit 1: CircuitoBase-estrutural" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoBase " "Found entity 1: CircuitoBase" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/regbit_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/regbit_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbit_en-regbit_en " "Found design unit 1: regbit_en-regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbit_en " "Found entity 1: regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoxRodada " "Elaborating entity \"BoxRodada\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491663371072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_fim BoxRodada.vhd(69) " "Verilog HDL or VHDL warning at BoxRodada.vhd(69): object \"s_fim\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pulsoRodada BoxRodada.vhd(70) " "Verilog HDL or VHDL warning at BoxRodada.vhd(70): object \"s_pulsoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoRodada BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoAtrasador BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoAtrasador\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleRodada controleRodada:C " "Elaborating entity \"controleRodada\" for hierarchy \"controleRodada:C\"" {  } { { "VHDL/BoxRodada.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Atrasador Atrasador:D " "Elaborating entity \"Atrasador\" for hierarchy \"Atrasador:D\"" {  } { { "VHDL/BoxRodada.vhd" "D" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_inicio Atrasador.vhd(70) " "Verilog HDL or VHDL warning at Atrasador.vhd(70): object \"s_inicio\" assigned a value but never read" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371164 "|Atrasador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleAtrasador Atrasador:D\|controleAtrasador:C " "Elaborating entity \"controleAtrasador\" for hierarchy \"Atrasador:D\|controleAtrasador:C\"" {  } { { "VHDL/Atrasador.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(24) " "VHDL Process Statement warning at controleAtrasador.vhd(24): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(30) " "VHDL Process Statement warning at controleAtrasador.vhd(30): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(41) " "VHDL Process Statement warning at controleAtrasador.vhd(41): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(48) " "VHDL Process Statement warning at controleAtrasador.vhd(48): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(55) " "VHDL Process Statement warning at controleAtrasador.vhd(55): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371169 "|Atrasador|controleAtrasador:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Digit_BCD_Counter Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso " "Elaborating entity \"Four_Digit_BCD_Counter\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\"" {  } { { "VHDL/Atrasador.vhd" "ContadordoAtraso" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC_74163 Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1 " "Elaborating entity \"IC_74163\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1\"" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "IC_1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare Atrasador:D\|compare:C1 " "Elaborating entity \"compare\" for hierarchy \"Atrasador:D\|compare:C1\"" {  } { { "VHDL/Atrasador.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_A compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"s_A\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_B compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"S_B\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBCD Atrasador:D\|bitToBCD:Converte " "Elaborating entity \"bitToBCD\" for hierarchy \"Atrasador:D\|bitToBCD:Converte\"" {  } { { "VHDL/Atrasador.vhd" "Converte" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador Atrasador:D\|comparador:ContadordeConversao " "Elaborating entity \"comparador\" for hierarchy \"Atrasador:D\|comparador:ContadordeConversao\"" {  } { { "VHDL/Atrasador.vhd" "ContadordeConversao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR Atrasador:D\|LFSR:PSEUDORANDOM " "Elaborating entity \"LFSR\" for hierarchy \"Atrasador:D\|LFSR:PSEUDORANDOM\"" {  } { { "VHDL/Atrasador.vhd" "PSEUDORANDOM" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conta LFSR.vhd(16) " "Verilog HDL or VHDL warning at LFSR.vhd(16): object \"conta\" assigned a value but never read" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed LFSR.vhd(23) " "VHDL Process Statement warning at LFSR.vhd(23): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en Atrasador:D\|reg16bits_en:Registrador " "Elaborating entity \"reg16bits_en\" for hierarchy \"Atrasador:D\|reg16bits_en:Registrador\"" {  } { { "VHDL/Atrasador.vhd" "Registrador" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hierarquico hierarquico:Medicao " "Elaborating entity \"hierarquico\" for hierarchy \"hierarquico:Medicao\"" {  } { { "VHDL/BoxRodada.vhd" "Medicao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medidor hierarquico:Medicao\|medidor:M1 " "Elaborating entity \"medidor\" for hierarchy \"hierarquico:Medicao\|medidor:M1\"" {  } { { "VHDL/hierarquico.vhd" "M1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle hierarquico:Medicao\|medidor:M1\|controle:C1 " "Elaborating entity \"controle\" for hierarchy \"hierarquico:Medicao\|medidor:M1\|controle:C1\"" {  } { { "VHDL/medidor.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador hierarquico:Medicao\|controlador:C1 " "Elaborating entity \"controlador\" for hierarchy \"hierarquico:Medicao\|controlador:C1\"" {  } { { "VHDL/hierarquico.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ereg controlador.vhd(24) " "VHDL Process Statement warning at controlador.vhd(24): signal \"Ereg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371298 "|BoxRodada|hierarquico:Medicao|controlador:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en2 hierarquico:Medicao\|reg16bits_en2:R1 " "Elaborating entity \"reg16bits_en2\" for hierarchy \"hierarquico:Medicao\|reg16bits_en2:R1\"" {  } { { "VHDL/hierarquico.vhd" "R1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_en hierarquico:Medicao\|hex7seg_en:D1 " "Elaborating entity \"hex7seg_en\" for hierarchy \"hierarquico:Medicao\|hex7seg_en:D1\"" {  } { { "VHDL/hierarquico.vhd" "D1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1491663376410 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[14]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1491663376548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491663377748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491663379603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491663380351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663380351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "438 " "Implemented 438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Implemented 415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491663380898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491663380898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 11:56:20 2017 " "Processing ended: Sat Apr  8 11:56:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663380920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1491663408014 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CircuitoBase 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"CircuitoBase\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491663408045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491663408623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491663408623 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491663410874 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491663410995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491663411436 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1491663413673 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1491663437333 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 285 global CLKCTRL_G10 " "clock~inputCLKENA0 with 285 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1491663437745 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1491663437745 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663437746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491663437790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491663437792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491663437795 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491663437801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491663437801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491663437805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1491663442253 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CircuitoBase.sdc " "Synopsys Design Constraints File file not found: 'CircuitoBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491663442265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491663442267 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491663442301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491663442304 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491663442310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491663442439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1491663442442 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491663442442 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663442672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491663470069 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1491663471066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663499596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491663513046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491663519127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663519127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491663526420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "/home/danzambuja/Quartus/Projetos/CircuitoBase/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1491663559520 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491663559520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1491663576331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491663576331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663576343 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.00 " "Total time spent on timing analysis during the Fitter is 4.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1491663580043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491663580446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491663583454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491663583700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491663587658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663598505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2305 " "Peak virtual memory: 2305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:00:01 2017 " "Processing ended: Sat Apr  8 12:00:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:17 " "Elapsed time: 00:03:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:14 " "Total CPU time (on all processors): 00:03:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491663601617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663631010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663631019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 12:00:30 2017 " "Processing started: Sat Apr  8 12:00:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663631019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1491663631019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1491663631020 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1491663659410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1144 " "Peak virtual memory: 1144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:01:04 2017 " "Processing ended: Sat Apr  8 12:01:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1491663664371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663687767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663687769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 12:01:26 2017 " "Processing started: Sat Apr  8 12:01:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663687769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663687769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CircuitoBase -c CircuitoBase " "Command: quartus_sta CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663687769 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663688846 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663690417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663690760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663690760 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694133 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CircuitoBase.sdc " "Synopsys Design Constraints File file not found: 'CircuitoBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694295 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694297 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491663694307 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491663694307 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694307 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694323 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694324 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663694327 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663694342 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663694466 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.014 " "Worst-case setup slack is -4.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.014            -888.165 clock  " "   -4.014            -888.165 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.962             -45.897 reset  " "   -3.962             -45.897 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 reset  " "    0.131               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clock  " "    0.308               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.405 " "Worst-case recovery slack is -3.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.405            -322.925 clock  " "   -3.405            -322.925 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.877 " "Worst-case removal slack is 0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 clock  " "    0.877               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -342.709 clock  " "   -0.724            -342.709 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 reset  " "    0.154               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694516 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663694705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694976 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663704453 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.093 " "Worst-case setup slack is -4.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.093            -869.352 clock  " "   -4.093            -869.352 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.925             -48.038 reset  " "   -3.925             -48.038 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 reset  " "    0.273               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clock  " "    0.297               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.302 " "Worst-case recovery slack is -3.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.302            -309.253 clock  " "   -3.302            -309.253 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 clock  " "    0.590               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -342.902 clock  " "   -0.724            -342.902 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 reset  " "    0.133               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704466 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663704593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663705340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711306 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663711311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.646 " "Worst-case setup slack is -1.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.646            -264.506 clock  " "   -1.646            -264.506 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.320              -9.607 reset  " "   -1.320              -9.607 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.195 " "Worst-case hold slack is -0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.741 reset  " "   -0.195              -0.741 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clock  " "    0.139               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.319 " "Worst-case recovery slack is -1.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.319            -134.344 clock  " "   -1.319            -134.344 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.169 " "Worst-case removal slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 clock  " "    0.169               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.186 " "Worst-case minimum pulse width slack is -0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -3.300 reset  " "   -0.186              -3.300 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092             -26.383 clock  " "   -0.092             -26.383 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711329 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663711464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663712092 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.467 " "Worst-case setup slack is -1.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.467            -222.202 clock  " "   -1.467            -222.202 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.113              -8.167 reset  " "   -1.113              -8.167 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.146 " "Worst-case hold slack is -0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146              -0.551 reset  " "   -0.146              -0.551 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 clock  " "    0.096               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.150 " "Worst-case recovery slack is -1.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.150            -116.423 clock  " "   -1.150            -116.423 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.108 " "Worst-case removal slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 clock  " "    0.108               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.148 " "Worst-case minimum pulse width slack is -0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.148              -2.674 reset  " "   -0.148              -2.674 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090             -25.996 clock  " "   -0.090             -25.996 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663718385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663718387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1421 " "Peak virtual memory: 1421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663718481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:01:58 2017 " "Processing ended: Sat Apr  8 12:01:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663718481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663718481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663718481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663718481 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1491663745474 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CircuitoBase.vho /home/danzambuja/Quartus/Projetos/CircuitoBase/simulation/modelsim/ simulation " "Generated file CircuitoBase.vho in folder \"/home/danzambuja/Quartus/Projetos/CircuitoBase/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1491663746327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1346 " "Peak virtual memory: 1346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663746649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:02:26 2017 " "Processing ended: Sat Apr  8 12:02:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663746649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663746649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663746649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1491663746649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663331092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 11:55:30 2017 " "Processing started: Sat Apr  8 11:55:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663331107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663331107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491663332785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Somador4bits_comportamental.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Somador4bits_comportamental.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador4bits_comportamental-comportamental " "Found design unit 1: Somador4bits_comportamental-comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador4bits_comportamental " "Found entity 1: Somador4bits_comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/DetectorCodigoInvalido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/DetectorCodigoInvalido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorCodigoInvalido-Detector " "Found design unit 1: DetectorCodigoInvalido-Detector" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorCodigoInvalido " "Found entity 1: DetectorCodigoInvalido" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/SomadorBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/SomadorBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorBCD-estrutural " "Found design unit 1: SomadorBCD-estrutural" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorBCD " "Found entity 1: SomadorBCD" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD16_bits-estrutural " "Found design unit 1: somadorBCD16_bits-estrutural" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD16_bits " "Found entity 1: somadorBCD16_bits" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BCDTo32Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BCDTo32Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDTo32Bit-Behavioral " "Found design unit 1: BCDTo32Bit-Behavioral" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDTo32Bit " "Found entity 1: BCDTo32Bit" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4-behavioral " "Found design unit 1: deMux_4-behavioral" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4 " "Found entity 1: deMux_4" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD32_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD32_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD32_bits-estrutural " "Found design unit 1: somadorBCD32_bits-estrutural" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD32_bits " "Found entity 1: somadorBCD32_bits" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleJogada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleJogada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleJogada-maquinaDeEstados " "Found design unit 1: controleJogada-maquinaDeEstados" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleJogada " "Found entity 1: controleJogada" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/dadosMedidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/dadosMedidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadosMedidas-fluxoDados " "Found design unit 1: dadosMedidas-fluxoDados" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadosMedidas " "Found entity 1: dadosMedidas" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en2-reg16bits_en2 " "Found design unit 1: reg16bits_en2-reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en2 " "Found entity 1: reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/LFSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/LFSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-rtl " "Found design unit 1: LFSR-rtl" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/bitToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/bitToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBCD-behaviour " "Found design unit 1: bitToBCD-behaviour" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBCD " "Found entity 1: bitToBCD" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-arch " "Found design unit 1: comparador-arch" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleAtrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleAtrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleAtrasador-maquinaEstados " "Found design unit 1: controleAtrasador-maquinaEstados" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleAtrasador " "Found entity 1: controleAtrasador" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Atrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Atrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atrasador-arch " "Found design unit 1: Atrasador-arch" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atrasador " "Found entity 1: Atrasador" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleRodada-Estados " "Found design unit 1: controleRodada-Estados" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleRodada " "Found entity 1: controleRodada" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-Behavioral " "Found design unit 1: compare-Behavioral" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/IC_74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IC_74163-IC_74163_1 " "Found design unit 1: IC_74163-IC_74163_1" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""} { "Info" "ISGN_ENTITY_NAME" "1 IC_74163 " "Found entity 1: IC_74163" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Four_Digit_BCD_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 " "Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Digit_BCD_Counter " "Found entity 1: Four_Digit_BCD_Counter" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hierarquico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hierarquico-hierarquica " "Found design unit 1: hierarquico-hierarquica" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""} { "Info" "ISGN_ENTITY_NAME" "1 hierarquico " "Found entity 1: hierarquico" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BoxRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BoxRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoxRodada-arch " "Found design unit 1: BoxRodada-arch" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoxRodada " "Found entity 1: BoxRodada" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Media.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Media.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Media-arch " "Found design unit 1: Media-arch" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Media " "Found entity 1: Media" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/contador2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/contador2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador2bits-arch " "Found design unit 1: contador2bits-arch" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador2bits " "Found entity 1: contador2bits" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4_1bit-behavioral " "Found design unit 1: deMux_4_1bit-behavioral" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4_1bit " "Found entity 1: deMux_4_1bit" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/CircuitoBase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/CircuitoBase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoBase-estrutural " "Found design unit 1: CircuitoBase-estrutural" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoBase " "Found entity 1: CircuitoBase" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/regbit_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/regbit_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbit_en-regbit_en " "Found design unit 1: regbit_en-regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbit_en " "Found entity 1: regbit_en" {  } { { "VHDL/regbit_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/regbit_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491663370806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663370806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoxRodada " "Elaborating entity \"BoxRodada\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491663371072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_fim BoxRodada.vhd(69) " "Verilog HDL or VHDL warning at BoxRodada.vhd(69): object \"s_fim\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pulsoRodada BoxRodada.vhd(70) " "Verilog HDL or VHDL warning at BoxRodada.vhd(70): object \"s_pulsoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371083 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoRodada BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_estadoAtrasador BoxRodada.vhd(73) " "Verilog HDL or VHDL warning at BoxRodada.vhd(73): object \"s_estadoAtrasador\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371084 "|BoxRodada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleRodada controleRodada:C " "Elaborating entity \"controleRodada\" for hierarchy \"controleRodada:C\"" {  } { { "VHDL/BoxRodada.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Atrasador Atrasador:D " "Elaborating entity \"Atrasador\" for hierarchy \"Atrasador:D\"" {  } { { "VHDL/BoxRodada.vhd" "D" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_inicio Atrasador.vhd(70) " "Verilog HDL or VHDL warning at Atrasador.vhd(70): object \"s_inicio\" assigned a value but never read" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371164 "|Atrasador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleAtrasador Atrasador:D\|controleAtrasador:C " "Elaborating entity \"controleAtrasador\" for hierarchy \"Atrasador:D\|controleAtrasador:C\"" {  } { { "VHDL/Atrasador.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(24) " "VHDL Process Statement warning at controleAtrasador.vhd(24): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(30) " "VHDL Process Statement warning at controleAtrasador.vhd(30): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(41) " "VHDL Process Statement warning at controleAtrasador.vhd(41): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(48) " "VHDL Process Statement warning at controleAtrasador.vhd(48): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371168 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(55) " "VHDL Process Statement warning at controleAtrasador.vhd(55): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371169 "|Atrasador|controleAtrasador:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Digit_BCD_Counter Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso " "Elaborating entity \"Four_Digit_BCD_Counter\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\"" {  } { { "VHDL/Atrasador.vhd" "ContadordoAtraso" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC_74163 Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1 " "Elaborating entity \"IC_74163\" for hierarchy \"Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1\"" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "IC_1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare Atrasador:D\|compare:C1 " "Elaborating entity \"compare\" for hierarchy \"Atrasador:D\|compare:C1\"" {  } { { "VHDL/Atrasador.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_A compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"s_A\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_B compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"S_B\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371188 "|medidor|compare:geraRCO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBCD Atrasador:D\|bitToBCD:Converte " "Elaborating entity \"bitToBCD\" for hierarchy \"Atrasador:D\|bitToBCD:Converte\"" {  } { { "VHDL/Atrasador.vhd" "Converte" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador Atrasador:D\|comparador:ContadordeConversao " "Elaborating entity \"comparador\" for hierarchy \"Atrasador:D\|comparador:ContadordeConversao\"" {  } { { "VHDL/Atrasador.vhd" "ContadordeConversao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR Atrasador:D\|LFSR:PSEUDORANDOM " "Elaborating entity \"LFSR\" for hierarchy \"Atrasador:D\|LFSR:PSEUDORANDOM\"" {  } { { "VHDL/Atrasador.vhd" "PSEUDORANDOM" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conta LFSR.vhd(16) " "Verilog HDL or VHDL warning at LFSR.vhd(16): object \"conta\" assigned a value but never read" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed LFSR.vhd(23) " "VHDL Process Statement warning at LFSR.vhd(23): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371225 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en Atrasador:D\|reg16bits_en:Registrador " "Elaborating entity \"reg16bits_en\" for hierarchy \"Atrasador:D\|reg16bits_en:Registrador\"" {  } { { "VHDL/Atrasador.vhd" "Registrador" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hierarquico hierarquico:Medicao " "Elaborating entity \"hierarquico\" for hierarchy \"hierarquico:Medicao\"" {  } { { "VHDL/BoxRodada.vhd" "Medicao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medidor hierarquico:Medicao\|medidor:M1 " "Elaborating entity \"medidor\" for hierarchy \"hierarquico:Medicao\|medidor:M1\"" {  } { { "VHDL/hierarquico.vhd" "M1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle hierarquico:Medicao\|medidor:M1\|controle:C1 " "Elaborating entity \"controle\" for hierarchy \"hierarquico:Medicao\|medidor:M1\|controle:C1\"" {  } { { "VHDL/medidor.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador hierarquico:Medicao\|controlador:C1 " "Elaborating entity \"controlador\" for hierarchy \"hierarquico:Medicao\|controlador:C1\"" {  } { { "VHDL/hierarquico.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ereg controlador.vhd(24) " "VHDL Process Statement warning at controlador.vhd(24): signal \"Ereg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491663371298 "|BoxRodada|hierarquico:Medicao|controlador:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en2 hierarquico:Medicao\|reg16bits_en2:R1 " "Elaborating entity \"reg16bits_en2\" for hierarchy \"hierarquico:Medicao\|reg16bits_en2:R1\"" {  } { { "VHDL/hierarquico.vhd" "R1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_en hierarquico:Medicao\|hex7seg_en:D1 " "Elaborating entity \"hex7seg_en\" for hierarchy \"hierarquico:Medicao\|hex7seg_en:D1\"" {  } { { "VHDL/hierarquico.vhd" "D1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663371319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1491663376410 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\] Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61 " "Register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]\" is converted into an equivalent circuit using register \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated\" and latch \"Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491663376548 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM|count[14]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1491663376548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491663377748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491663379603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491663380351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491663380351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "438 " "Implemented 438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491663380898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Implemented 415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491663380898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491663380898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 11:56:20 2017 " "Processing ended: Sat Apr  8 11:56:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663380920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491663380920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1491663408014 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CircuitoBase 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"CircuitoBase\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491663408045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491663408623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491663408623 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491663410874 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491663410995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491663411436 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1491663413673 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1491663437333 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 285 global CLKCTRL_G10 " "clock~inputCLKENA0 with 285 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1491663437745 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1491663437745 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663437746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491663437790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491663437792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491663437795 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491663437801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491663437801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491663437805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1491663442253 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CircuitoBase.sdc " "Synopsys Design Constraints File file not found: 'CircuitoBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491663442265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491663442267 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491663442301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491663442304 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491663442310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491663442439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1491663442442 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491663442442 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663442672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491663470069 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1491663471066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663499596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491663513046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491663519127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663519127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491663526420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "/home/danzambuja/Quartus/Projetos/CircuitoBase/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1491663559520 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491663559520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1491663576331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491663576331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663576343 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.00 " "Total time spent on timing analysis during the Fitter is 4.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1491663580043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491663580446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491663583454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491663583700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491663587658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491663598505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2305 " "Peak virtual memory: 2305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:00:01 2017 " "Processing ended: Sat Apr  8 12:00:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:17 " "Elapsed time: 00:03:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:14 " "Total CPU time (on all processors): 00:03:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663601617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491663601617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663631010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663631019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 12:00:30 2017 " "Processing started: Sat Apr  8 12:00:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663631019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1491663631019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1491663631020 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1491663659410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1144 " "Peak virtual memory: 1144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:01:04 2017 " "Processing ended: Sat Apr  8 12:01:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663664371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1491663664371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663687767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663687769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 12:01:26 2017 " "Processing started: Sat Apr  8 12:01:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663687769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663687769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CircuitoBase -c CircuitoBase " "Command: quartus_sta CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663687769 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663688846 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663690417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663690760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663690760 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694133 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CircuitoBase.sdc " "Synopsys Design Constraints File file not found: 'CircuitoBase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694295 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694297 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491663694307 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491663694307 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694307 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694323 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694324 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663694327 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663694342 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663694466 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.014 " "Worst-case setup slack is -4.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.014            -888.165 clock  " "   -4.014            -888.165 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.962             -45.897 reset  " "   -3.962             -45.897 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 reset  " "    0.131               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clock  " "    0.308               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.405 " "Worst-case recovery slack is -3.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.405            -322.925 clock  " "   -3.405            -322.925 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.877 " "Worst-case removal slack is 0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 clock  " "    0.877               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -342.709 clock  " "   -0.724            -342.709 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 reset  " "    0.154               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663694516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694516 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663694705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663694976 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663704453 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.093 " "Worst-case setup slack is -4.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.093            -869.352 clock  " "   -4.093            -869.352 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.925             -48.038 reset  " "   -3.925             -48.038 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 reset  " "    0.273               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clock  " "    0.297               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.302 " "Worst-case recovery slack is -3.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.302            -309.253 clock  " "   -3.302            -309.253 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 clock  " "    0.590               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -342.902 clock  " "   -0.724            -342.902 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 reset  " "    0.133               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663704466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663704466 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663704593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663705340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711306 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663711311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.646 " "Worst-case setup slack is -1.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.646            -264.506 clock  " "   -1.646            -264.506 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.320              -9.607 reset  " "   -1.320              -9.607 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.195 " "Worst-case hold slack is -0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.741 reset  " "   -0.195              -0.741 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clock  " "    0.139               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.319 " "Worst-case recovery slack is -1.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.319            -134.344 clock  " "   -1.319            -134.344 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.169 " "Worst-case removal slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 clock  " "    0.169               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.186 " "Worst-case minimum pulse width slack is -0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -3.300 reset  " "   -0.186              -3.300 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092             -26.383 clock  " "   -0.092             -26.383 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663711329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663711329 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491663711464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491663712092 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.467 " "Worst-case setup slack is -1.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.467            -222.202 clock  " "   -1.467            -222.202 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.113              -8.167 reset  " "   -1.113              -8.167 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.146 " "Worst-case hold slack is -0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146              -0.551 reset  " "   -0.146              -0.551 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 clock  " "    0.096               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.150 " "Worst-case recovery slack is -1.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.150            -116.423 clock  " "   -1.150            -116.423 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.108 " "Worst-case removal slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 clock  " "    0.108               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.148 " "Worst-case minimum pulse width slack is -0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.148              -2.674 reset  " "   -0.148              -2.674 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090             -25.996 clock  " "   -0.090             -25.996 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491663712107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663712107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663718385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663718387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1421 " "Peak virtual memory: 1421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663718481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:01:58 2017 " "Processing ended: Sat Apr  8 12:01:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663718481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663718481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663718481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491663718481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491663741733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491663741741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 12:02:21 2017 " "Processing started: Sat Apr  8 12:02:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491663741741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1491663741741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1491663741741 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1491663745474 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CircuitoBase.vho /home/danzambuja/Quartus/Projetos/CircuitoBase/simulation/modelsim/ simulation " "Generated file CircuitoBase.vho in folder \"/home/danzambuja/Quartus/Projetos/CircuitoBase/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1491663746327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1346 " "Peak virtual memory: 1346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491663746649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 12:02:26 2017 " "Processing ended: Sat Apr  8 12:02:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491663746649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491663746649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491663746649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1491663746649 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1491663747528 ""}
