<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/dec/el2_dec_decode_ctl.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL all coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/dec</a> - el2_dec_decode_ctl.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">332</td>
            <td class="headerCovTableEntry">380</td>
            <td class="headerCovTableEntryMed">87.4 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:24</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span>            : module el2_dec_decode_ctl</a>
<a name="18"><span class="lineNum">      18 </span>            : import el2_pkg::*;</a>
<a name="19"><span class="lineNum">      19 </span>            : #(</a>
<a name="20"><span class="lineNum">      20 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="21"><span class="lineNum">      21 </span>            :  )</a>
<a name="22"><span class="lineNum">      22 </span>            :   (</a>
<a name="23"><span class="lineNum">      23 </span><span class="lineNoCov">          0 :    input logic dec_tlu_trace_disable,</span></a>
<a name="24"><span class="lineNum">      24 </span><span class="lineNoCov">          0 :    input logic dec_debug_valid_d,</span></a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span><span class="lineNoCov">          0 :    input logic dec_tlu_flush_extint,         // Flush external interrupt</span></a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span><span class="lineNoCov">          0 :    input logic dec_tlu_force_halt,           // invalidate nonblock load cam on a force halt event</span></a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span><span class="lineNoCov">          0 :    output logic dec_extint_stall,            // Stall from external interrupt</span></a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">    1202086 :    input  logic [15:0] ifu_i0_cinst,         // 16b compressed instruction</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">     515094 :    output logic [31:0] dec_i0_inst_wb,       // 32b instruction at wb+1 for trace encoder</span></a>
<a name="34"><span class="lineNum">      34 </span><span class="lineCov">        155 :    output logic [31:1] dec_i0_pc_wb,         // 31b pc at wb+1 for trace encoder</span></a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">     763650 :    input logic                                lsu_nonblock_load_valid_m,       // valid nonblock load at m</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">     454925 :    input logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0]  lsu_nonblock_load_tag_m,         // -&gt; corresponding tag</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineNoCov">          0 :    input logic                                lsu_nonblock_load_inv_r,         // invalidate request for nonblock load r</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">     454866 :    input logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0]  lsu_nonblock_load_inv_tag_r,     // -&gt; corresponding tag</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">     778952 :    input logic                                lsu_nonblock_load_data_valid,    // valid nonblock load data back</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineNoCov">          0 :    input logic                                lsu_nonblock_load_data_error,    // nonblock load bus error</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">      29768 :    input logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0]  lsu_nonblock_load_data_tag,      // -&gt; corresponding tag</span></a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span><span class="lineNoCov">          0 :    input logic [3:0] dec_i0_trigger_match_d,          // i0 decode trigger matches</span></a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span><span class="lineNoCov">          0 :    input logic dec_tlu_wr_pause_r,                    // pause instruction at r</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :    input logic dec_tlu_pipelining_disable,            // pipeline disable - presync, i0 decode only</span></a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :    input logic [3:0]  lsu_trigger_match_m,            // lsu trigger matches</span></a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">      11298 :    input logic lsu_pmu_misaligned_m,                  // perf mon: load/store misalign</span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineNoCov">          0 :    input logic dec_tlu_debug_stall,                   // debug stall decode</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 :    input logic dec_tlu_flush_leak_one_r,              // leak1 instruction</span></a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 :    input logic dec_debug_fence_d,                     // debug fence instruction</span></a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :    input logic [1:0] dbg_cmd_wrdata,                  // disambiguate fence, fence_i</span></a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">         36 :    input logic dec_i0_icaf_d,                         // icache access fault</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :    input logic dec_i0_icaf_second_d,                  // i0 instruction access fault on second 2B of 4B inst</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">        106 :    input logic [1:0] dec_i0_icaf_type_d,              // i0 instruction access fault type</span></a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :    input logic dec_i0_dbecc_d,                        // icache/iccm double-bit error</span></a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">     175068 :    input el2_br_pkt_t dec_i0_brp,                    // branch packet</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">     620372 :    input logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] dec_i0_bp_index,   // i0 branch index</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">     609198 :    input logic [pt.BHT_GHR_SIZE-1:0] dec_i0_bp_fghr,  // BP FGHR</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">      20867 :    input logic [pt.BTB_BTAG_SIZE-1:0] dec_i0_bp_btag, // BP tag</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">    1005280 :    input logic [$clog2(pt.BTB_SIZE)-1:0] dec_i0_bp_fa_index,          // Fully associt btb index</span></a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">    1073899 :    input logic lsu_idle_any,                          // lsu idle: if fence instr &amp; ~lsu_idle then stall decode</span></a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">      33358 :    input logic lsu_load_stall_any,                    // stall any load at decode</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">      43348 :    input logic lsu_store_stall_any,                   // stall any store at decode</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :    input logic dma_dccm_stall_any,                    // stall any load/store at decode</span></a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">     110310 :    input logic exu_div_wren,                          // nonblocking divide write enable to GPR.</span></a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span><span class="lineCov">      15822 :    input logic dec_tlu_i0_kill_writeb_wb,             // I0 is flushed, don't writeback any results to arch state</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">      35814 :    input logic dec_tlu_flush_lower_wb,                // trap lower flush</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">      15822 :    input logic dec_tlu_i0_kill_writeb_r,              // I0 is flushed, don't writeback any results to arch state</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">      35814 :    input logic dec_tlu_flush_lower_r,                 // trap lower flush</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 :    input logic dec_tlu_flush_pause_r,                 // don't clear pause state on initial lower flush</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineCov">        488 :    input logic dec_tlu_presync_d,                     // CSR read needs to be presync'd</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">      21208 :    input logic dec_tlu_postsync_d,                    // CSR ops that need to be postsync'd</span></a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span><span class="lineCov">    3454925 :    input logic dec_i0_pc4_d,                          // inst is 4B inst else 2B</span></a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">      12360 :    input logic [31:0] dec_csr_rddata_d,               // csr read data at wb</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineCov">      95040 :    input logic dec_csr_legal_d,                       // csr indicates legal operation</span></a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">       5778 :    input logic [31:0] exu_csr_rs1_x,                  // rs1 for csr instr</span></a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">      33661 :    input logic [31:0] lsu_result_m,                   // load result</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">      23646 :    input logic [31:0] lsu_result_corr_r,              // load result - corrected data for writing gpr's, not for bypassing</span></a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">     534218 :    input logic exu_flush_final,                       // lower flush or i0 flush at X or D</span></a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span><span class="lineCov">        155 :    input logic [31:1] exu_i0_pc_x,                    // pcs at e1</span></a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">     354063 :    input logic [31:0] dec_i0_instr_d,                 // inst at decode</span></a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">    4720448 :    input logic  dec_ib0_valid_d,                      // inst valid at decode</span></a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">     472531 :    input logic [31:0] exu_i0_result_x,                // from primary alu's</span></a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">   79593483 :    input logic  clk,                                  // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">   79593483 :    input logic  active_clk,                           // Clock only while core active.  Through two clock headers. For flops without second clock header built in.</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">   79593483 :    input logic  free_l2clk,                           // Clock always.                  Through one clock header.  For flops with    second header built in.</span></a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :    input logic  clk_override,                         // Override non-functional clock gating</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">        161 :    input logic  rst_l,                                // Flop reset</span></a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span><span class="lineCov">    4196868 :    output logic        dec_i0_rs1_en_d,               // rs1 enable at decode</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineCov">    3023450 :    output logic        dec_i0_rs2_en_d,               // rs2 enable at decode</span></a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span><span class="lineCov">    2108674 :    output logic [4:0]  dec_i0_rs1_d,                  // rs1 logical source</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineCov">    2120330 :    output logic [4:0]  dec_i0_rs2_d,                  // rs2 logical source</span></a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">     474502 :    output logic [31:0] dec_i0_immed_d,                // 32b immediate data decode</span></a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">     112359 :    output logic [12:1] dec_i0_br_immed_d,             // 12b branch immediate</span></a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :    output el2_alu_pkt_t i0_ap,                       // alu packets</span></a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">    4899934 :    output logic        dec_i0_decode_d,               // i0 decode</span></a>
<a name="132"><span class="lineNum">     132 </span>            : </a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">    4433684 :    output logic        dec_i0_alu_decode_d,           // decode to D-stage alu</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">    2117088 :    output logic        dec_i0_branch_d,               // Branch in D-stage</span></a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">    2302675 :    output logic [4:0]  dec_i0_waddr_r,                // i0 logical source to write to gpr's</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">    3416981 :    output logic        dec_i0_wen_r,                  // i0 write enable</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineCov">     205142 :    output logic [31:0] dec_i0_wdata_r,                // i0 write data</span></a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">     386177 :    output logic        dec_i0_select_pc_d,            // i0 select pc for rs1 - branches</span></a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">      81834 :    output logic [3:0]    dec_i0_rs1_bypass_en_d,      // i0 rs1 bypass enable</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">       8618 :    output logic [3:0]    dec_i0_rs2_bypass_en_d,      // i0 rs2 bypass enable</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">     205142 :    output logic [31:0]   dec_i0_result_r,             // Result R-stage</span></a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">     562380 :    output el2_lsu_pkt_t    lsu_p,                    // load/store packet</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">    4433136 :    output logic             dec_qual_lsu_d,           // LSU instruction at D.  Use to quiet LSU operands</span></a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :    output el2_mul_pkt_t    mul_p,                    // multiply packet</span></a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">      54022 :    output el2_div_pkt_t    div_p,                    // divide packet</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">      11721 :    output logic [4:0]       div_waddr_wb,             // DIV write address to GPR</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineCov">       1594 :    output logic             dec_div_cancel,           // cancel the divide operation</span></a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">    1966994 :    output logic        dec_lsu_valid_raw_d,</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineCov">     155198 :    output logic [11:0] dec_lsu_offset_d,</span></a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">      86758 :    output logic        dec_csr_ren_d,                 // valid csr decode</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">      48288 :    output logic        dec_csr_wen_unq_d,             // valid csr with write - for csr legal</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">      95040 :    output logic        dec_csr_any_unq_d,             // valid csr - for csr legal</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">        476 :    output logic [11:0] dec_csr_rdaddr_d,              // read address for csr</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">      48238 :    output logic        dec_csr_wen_r,                 // csr write enable at r</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineCov">    1209593 :    output logic [11:0] dec_csr_rdaddr_r,              // read address for csr</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">        218 :    output logic [11:0] dec_csr_wraddr_r,              // write address for csr</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">       2893 :    output logic [31:0] dec_csr_wrdata_r,              // csr write data at r</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineCov">       1052 :    output logic        dec_csr_stall_int_ff,          // csr is mie/mstatus</span></a>
<a name="167"><span class="lineNum">     167 </span>            : </a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">    4899684 :    output              dec_tlu_i0_valid_r,            // i0 valid inst at c</span></a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">         86 :    output el2_trap_pkt_t   dec_tlu_packet_r,              // trap packet</span></a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">        155 :    output logic [31:1] dec_tlu_i0_pc_r,               // i0 trap pc</span></a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :    output logic [31:0] dec_illegal_inst,              // illegal inst</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineCov">     117251 :    output logic [31:1] pred_correct_npc_x,            // npc e2 if the prediction is correct</span></a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span><span class="lineCov">     490227 :    output el2_predict_pkt_t dec_i0_predict_p_d,      // i0 predict packet decode</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">     609198 :    output logic [pt.BHT_GHR_SIZE-1:0] i0_predict_fghr_d, // i0 predict fghr</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">     620372 :    output logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] i0_predict_index_d, // i0 predict index</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineCov">      20867 :    output logic [pt.BTB_BTAG_SIZE-1:0] i0_predict_btag_d, // i0_predict branch tag</span></a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">    1005280 :    output logic [$clog2(pt.BTB_SIZE)-1:0] dec_fa_error_index, // Fully associt btb error index</span></a>
<a name="183"><span class="lineNum">     183 </span>            : </a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">    4899756 :    output logic [1:0] dec_data_en,                    // clock-gating logic</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineCov">    4720847 :    output logic [1:0] dec_ctl_en,</span></a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">    4899934 :    output logic       dec_pmu_instr_decoded,          // number of instructions decode this cycle encoded</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">     228244 :    output logic       dec_pmu_decode_stall,           // decode is stalled</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">        372 :    output logic       dec_pmu_presync_stall,          // decode has presync stall</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">      10242 :    output logic       dec_pmu_postsync_stall,         // decode has postsync stall</span></a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">     778940 :    output logic       dec_nonblock_load_wen,          // write enable for nonblock load</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineCov">     306704 :    output logic [4:0] dec_nonblock_load_waddr,        // logical write addr for nonblock load</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :    output logic       dec_pause_state,                // core in pause state</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :    output logic       dec_pause_state_cg,             // pause state for clock-gating</span></a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span><span class="lineCov">     111904 :    output logic       dec_div_active,                 // non-block divide is active</span></a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">    1005280 :    input  logic       scan_mode</span></a>
<a name="200"><span class="lineNum">     200 </span>            :    );</a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            : </a>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :    el2_dec_pkt_t           i0_dp_raw, i0_dp;</span></a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span><span class="lineCov">     354063 :    logic [31:0]        i0;</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">    4720448 :    logic               i0_valid_d;</span></a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span><span class="lineCov">     205142 :    logic [31:0]        i0_result_r;</span></a>
<a name="211"><span class="lineNum">     211 </span>            : </a>
<a name="212"><span class="lineNum">     212 </span><span class="lineCov">      22954 :    logic [2:0]         i0_rs1bypass, i0_rs2bypass;</span></a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span><span class="lineCov">     336837 :    logic               i0_jalimm20;</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineCov">     275874 :    logic               i0_uiimm20;</span></a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span><span class="lineCov">    1973184 :    logic               lsu_decode_d;</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineCov">     474502 :    logic [31:0]        i0_immed_d;</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineCov">      59500 :    logic               i0_presync;</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">     104538 :    logic               i0_postsync;</span></a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span><span class="lineCov">      95966 :    logic               postsync_stall;</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineCov">      95966 :    logic               ps_stall;</span></a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span><span class="lineCov">    4720846 :    logic               prior_inflight, prior_inflight_wb;</span></a>
<a name="226"><span class="lineNum">     226 </span>            : </a>
<a name="227"><span class="lineNum">     227 </span><span class="lineCov">      12272 :    logic               csr_clr_d, csr_set_d, csr_write_d;</span></a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span><span class="lineCov">       9648 :    logic               csr_clr_x,csr_set_x,csr_write_x,csr_imm_x;</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineCov">       6264 :    logic [31:0]        csr_mask_x;</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineCov">       4228 :    logic [31:0]        write_csr_data_x;</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineCov">       4228 :    logic [31:0]        write_csr_data_in;</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">       2115 :    logic [31:0]        write_csr_data;</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineCov">      39978 :    logic               csr_data_wen;</span></a>
<a name="235"><span class="lineNum">     235 </span>            : </a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">      13552 :    logic [4:0]         csrimm_x;</span></a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span><span class="lineCov">       2492 :    logic [31:0]        csr_rddata_x;</span></a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span><span class="lineCov">     200744 :    logic               mul_decode_d;</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineCov">     111904 :    logic               div_decode_d;</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineCov">     111896 :    logic               div_e1_to_r;</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineCov">       1594 :    logic               div_flush;</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineCov">     111904 :    logic               div_active_in;</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">     111904 :    logic               div_active;</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineCov">       6432 :    logic               i0_nonblock_div_stall;</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">       1068 :    logic               i0_div_prior_div_stall;</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineCov">       1594 :    logic               nonblock_div_cancel;</span></a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span><span class="lineCov">    4712012 :    logic               i0_legal;</span></a>
<a name="251"><span class="lineNum">     251 </span><span class="lineCov">         10 :    logic               shift_illegal;</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineCov">         10 :    logic               illegal_inst_en;</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineCov">         10 :    logic               illegal_lockout_in, illegal_lockout;</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineCov">    4899924 :    logic               i0_legal_decode_d;</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineCov">     298516 :    logic               i0_exulegal_decode_d, i0_exudecode_d, i0_exublock_d;</span></a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span><span class="lineCov">    1069757 :    logic [12:1]        last_br_immed_d;</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineCov">     406890 :    logic               i0_rs1_depend_i0_x, i0_rs1_depend_i0_r;</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineCov">     167510 :    logic               i0_rs2_depend_i0_x, i0_rs2_depend_i0_r;</span></a>
<a name="260"><span class="lineNum">     260 </span>            : </a>
<a name="261"><span class="lineNum">     261 </span><span class="lineCov">     111904 :    logic               i0_div_decode_d;</span></a>
<a name="262"><span class="lineNum">     262 </span><span class="lineCov">    1005280 :    logic               i0_load_block_d;</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineCov">     152420 :    logic [1:0]         i0_rs1_depth_d, i0_rs2_depth_d;</span></a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span><span class="lineCov">      21902 :    logic               i0_load_stall_d;</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineCov">       6208 :    logic               i0_store_stall_d;</span></a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span><span class="lineCov">     730696 :    logic               i0_predict_nt, i0_predict_t;</span></a>
<a name="269"><span class="lineNum">     269 </span>            : </a>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">      19296 :    logic               i0_notbr_error, i0_br_toffset_error;</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineCov">        404 :    logic               i0_ret_error;</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineCov">      23776 :    logic               i0_br_error;</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineCov">      23776 :    logic               i0_br_error_all;</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineCov">    1230182 :    logic [11:0]        i0_br_offset;</span></a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span><span class="lineCov">    1105631 :    logic [20:1]        i0_pcall_imm;                          // predicted jal's</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineCov">    4506433 :    logic               i0_pcall_12b_offset;</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineCov">      96670 :    logic               i0_pcall_raw;</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineCov">      96914 :    logic               i0_pcall_case;</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineCov">      96450 :    logic               i0_pcall;</span></a>
<a name="281"><span class="lineNum">     281 </span>            : </a>
<a name="282"><span class="lineNum">     282 </span><span class="lineCov">     231475 :    logic               i0_pja_raw;</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineCov">     236545 :    logic               i0_pja_case;</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineCov">     230995 :    logic               i0_pja;</span></a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span><span class="lineCov">     167204 :    logic               i0_pret_case;</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineCov">     167204 :    logic               i0_pret_raw, i0_pret;</span></a>
<a name="288"><span class="lineNum">     288 </span>            : </a>
<a name="289"><span class="lineNum">     289 </span><span class="lineCov">     104784 :    logic               i0_jal;                                // jal's that are not predicted</span></a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            : </a>
<a name="292"><span class="lineNum">     292 </span><span class="lineCov">    1991894 :    logic               i0_predict_br;</span></a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span><span class="lineCov">     598610 :    logic               store_data_bypass_d, store_data_bypass_m;</span></a>
<a name="295"><span class="lineNum">     295 </span>            : </a>
<a name="296"><span class="lineNum">     296 </span><span class="lineCov">       4188 :    el2_class_pkt_t         i0_rs1_class_d, i0_rs2_class_d;</span></a>
<a name="297"><span class="lineNum">     297 </span>            : </a>
<a name="298"><span class="lineNum">     298 </span><span class="lineCov">     193942 :    el2_class_pkt_t         i0_d_c, i0_x_c, i0_r_c;</span></a>
<a name="299"><span class="lineNum">     299 </span>            : </a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span><span class="lineCov">    3454925 :    logic               i0_ap_pc2, i0_ap_pc4;</span></a>
<a name="302"><span class="lineNum">     302 </span>            : </a>
<a name="303"><span class="lineNum">     303 </span><span class="lineCov">    4036378 :    logic               i0_rd_en_d;</span></a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span><span class="lineCov">      70468 :    logic               load_ldst_bypass_d;</span></a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :    logic               leak1_i0_stall_in, leak1_i0_stall;</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :    logic               leak1_i1_stall_in, leak1_i1_stall;</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :    logic               leak1_mode;</span></a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span><span class="lineCov">       8282 :    logic               i0_csr_write_only_d;</span></a>
<a name="312"><span class="lineNum">     312 </span>            : </a>
<a name="313"><span class="lineNum">     313 </span><span class="lineCov">    4721061 :    logic               prior_inflight_x, prior_inflight_eff;</span></a>
<a name="314"><span class="lineNum">     314 </span><span class="lineCov">      95040 :    logic               any_csr_d;</span></a>
<a name="315"><span class="lineNum">     315 </span>            : </a>
<a name="316"><span class="lineNum">     316 </span><span class="lineCov">       8280 :    logic               prior_csr_write;</span></a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span><span class="lineCov">    4899551 :    logic [3:0]        i0_pipe_en;</span></a>
<a name="319"><span class="lineNum">     319 </span><span class="lineCov">    4720780 :    logic              i0_r_ctl_en,  i0_x_ctl_en,  i0_wb_ctl_en;</span></a>
<a name="320"><span class="lineNum">     320 </span><span class="lineCov">    4899686 :    logic              i0_x_data_en, i0_r_data_en, i0_wb_data_en;</span></a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :    logic              debug_fence_i;</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :    logic              debug_fence;</span></a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span><span class="lineCov">      28272 :    logic              i0_csr_write;</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineCov">        372 :    logic              presync_stall;</span></a>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<a name="328"><span class="lineNum">     328 </span><span class="lineCov">         36 :    logic              i0_instr_error;</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineCov">         36 :    logic              i0_icaf_d;</span></a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span><span class="lineCov">      35814 :    logic              clear_pause;</span></a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :    logic              pause_state_in, pause_state;</span></a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :    logic              pause_stall;</span></a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span><span class="lineCov">    1494444 :    logic              i0_brp_valid;</span></a>
<a name="336"><span class="lineNum">     336 </span><span class="lineCov">     643140 :    logic              nonblock_load_cancel;</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineCov">    1073898 :    logic              lsu_idle;</span></a>
<a name="338"><span class="lineNum">     338 </span><span class="lineCov">      11298 :    logic              lsu_pmu_misaligned_r;</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineCov">      86706 :    logic              csr_ren_qual_d;</span></a>
<a name="340"><span class="lineNum">     340 </span><span class="lineCov">      86706 :    logic              csr_read_x;</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineCov">     325736 :    logic              i0_block_d;</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineCov">     298516 :    logic              i0_block_raw_d;  // This is use to create the raw valid</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineCov">      95966 :    logic              ps_stall_in;</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineCov">     505603 :    logic [31:0]       i0_result_x;</span></a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span><span class="lineCov">      16276 :    el2_dest_pkt_t         d_d, x_d, r_d, wbd;</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineCov">      16282 :    el2_dest_pkt_t         x_d_in, r_d_in;</span></a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :    el2_trap_pkt_t         d_t, x_t, x_t_in, r_t_in, r_t;</span></a>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :    logic [3:0]        lsu_trigger_match_r;</span></a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span><span class="lineCov">        155 :    logic [31:1]       dec_i0_pc_r;</span></a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span><span class="lineCov">      48264 :    logic csr_read, csr_write;</span></a>
<a name="356"><span class="lineNum">     356 </span><span class="lineCov">     104784 :    logic i0_br_unpred;</span></a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span><span class="lineCov">     763582 :    logic nonblock_load_valid_m_delay;</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineCov">    4102261 :    logic i0_wen_r;</span></a>
<a name="360"><span class="lineNum">     360 </span>            : </a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :    logic tlu_wr_pause_r1;</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :    logic tlu_wr_pause_r2;</span></a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span><span class="lineCov">     534212 :    logic flush_final_r;</span></a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span><span class="lineCov">        162 :    logic bitmanip_zbb_legal;</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineCov">        162 :    logic bitmanip_zbs_legal;</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineCov">        162 :    logic bitmanip_zbe_legal;</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineCov">        162 :    logic bitmanip_zbc_legal;</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineCov">        162 :    logic bitmanip_zbp_legal;</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineCov">        162 :    logic bitmanip_zbr_legal;</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineCov">        162 :    logic bitmanip_zbf_legal;</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineCov">        162 :    logic bitmanip_zba_legal;</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineCov">        162 :    logic bitmanip_zbb_zbp_legal;</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineCov">        162 :    logic bitmanip_zbp_zbe_zbf_legal;</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineCov">        162 :    logic bitmanip_zbb_zbp_zbe_zbf_legal;</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineCov">        162 :    logic bitmanip_legal;</span></a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :    logic              data_gate_en;</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :    logic              data_gate_clk;</span></a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span>            : </a>
<a name="383"><span class="lineNum">     383 </span>            :    localparam NBLOAD_SIZE     = pt.LSU_NUM_NBLOAD;</a>
<a name="384"><span class="lineNum">     384 </span>            :    localparam NBLOAD_SIZE_MSB = int'(pt.LSU_NUM_NBLOAD)-1;</a>
<a name="385"><span class="lineNum">     385 </span>            :    localparam NBLOAD_TAG_MSB  = pt.LSU_NUM_NBLOAD_WIDTH-1;</a>
<a name="386"><span class="lineNum">     386 </span>            : </a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span><span class="lineCov">     778952 :    logic                     cam_write, cam_inv_reset, cam_data_reset;</span></a>
<a name="389"><span class="lineNum">     389 </span><span class="lineCov">      29768 :    logic [NBLOAD_TAG_MSB:0]  cam_write_tag, cam_inv_reset_tag, cam_data_reset_tag;</span></a>
<a name="390"><span class="lineNum">     390 </span><span class="lineCov">       5912 :    logic [NBLOAD_SIZE_MSB:0] cam_wen;</span></a>
<a name="391"><span class="lineNum">     391 </span>            : </a>
<a name="392"><span class="lineNum">     392 </span><span class="lineCov">      29768 :    logic [NBLOAD_TAG_MSB:0]  load_data_tag;</span></a>
<a name="393"><span class="lineNum">     393 </span><span class="lineCov">       6460 :    logic [NBLOAD_SIZE_MSB:0] nonblock_load_write;</span></a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span><span class="lineCov">       5910 :    el2_load_cam_pkt_t [NBLOAD_SIZE_MSB:0] cam;</span></a>
<a name="396"><span class="lineNum">     396 </span><span class="lineCov">       5910 :    el2_load_cam_pkt_t [NBLOAD_SIZE_MSB:0] cam_in;</span></a>
<a name="397"><span class="lineNum">     397 </span><span class="lineCov">       5910 :    el2_load_cam_pkt_t [NBLOAD_SIZE_MSB:0] cam_raw;</span></a>
<a name="398"><span class="lineNum">     398 </span>            : </a>
<a name="399"><span class="lineNum">     399 </span><span class="lineCov">     476926 :    logic [4:0] nonblock_load_rd;</span></a>
<a name="400"><span class="lineNum">     400 </span><span class="lineCov">     192258 :    logic i0_nonblock_load_stall;</span></a>
<a name="401"><span class="lineNum">     401 </span><span class="lineCov">      90424 :    logic i0_nonblock_boundary_stall;</span></a>
<a name="402"><span class="lineNum">     402 </span>            : </a>
<a name="403"><span class="lineNum">     403 </span><span class="lineCov">      33650 :    logic i0_rs1_nonblock_load_bypass_en_d, i0_rs2_nonblock_load_bypass_en_d;</span></a>
<a name="404"><span class="lineNum">     404 </span>            : </a>
<a name="405"><span class="lineNum">     405 </span><span class="lineCov">     763582 :    logic i0_load_kill_wen_r;</span></a>
<a name="406"><span class="lineNum">     406 </span>            : </a>
<a name="407"><span class="lineNum">     407 </span><span class="lineCov">       2256 :    logic found;</span></a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span><span class="lineCov">       5908 :    logic [NBLOAD_SIZE_MSB:0] cam_inv_reset_val, cam_data_reset_val;</span></a>
<a name="410"><span class="lineNum">     410 </span>            : </a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :    logic debug_fence_raw;</span></a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span><span class="lineCov">     205142 :    logic [31:0] i0_result_r_raw;</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineCov">     205142 :    logic [31:0] i0_result_corr_r;</span></a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span><span class="lineCov">     928850 :    logic [12:1] last_br_immed_x;</span></a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span><span class="lineCov">     687055 :    logic [31:0]        i0_inst_d;</span></a>
<a name="419"><span class="lineNum">     419 </span><span class="lineCov">     515102 :    logic [31:0]        i0_inst_x;</span></a>
<a name="420"><span class="lineNum">     420 </span><span class="lineCov">     515100 :    logic [31:0]        i0_inst_r;</span></a>
<a name="421"><span class="lineNum">     421 </span><span class="lineCov">     515100 :    logic [31:0]        i0_inst_wb_in;</span></a>
<a name="422"><span class="lineNum">     422 </span><span class="lineCov">     515094 :    logic [31:0]        i0_inst_wb;</span></a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span><span class="lineCov">        155 :    logic [31:1]        i0_pc_wb;</span></a>
<a name="425"><span class="lineNum">     425 </span>            : </a>
<a name="426"><span class="lineNum">     426 </span><span class="lineCov">    4899686 :    logic               i0_wb_en;</span></a>
<a name="427"><span class="lineNum">     427 </span>            : </a>
<a name="428"><span class="lineNum">     428 </span><span class="lineCov">        162 :    logic               trace_enable;</span></a>
<a name="429"><span class="lineNum">     429 </span>            : </a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 :    logic               debug_valid_x;</span></a>
<a name="431"><span class="lineNum">     431 </span>            : </a>
<a name="432"><span class="lineNum">     432 </span><span class="lineCov">    1916522 :    el2_inst_pkt_t i0_itype;</span></a>
<a name="433"><span class="lineNum">     433 </span><span class="lineCov">    1885920 :    el2_reg_pkt_t i0r;</span></a>
<a name="434"><span class="lineNum">     434 </span>            : </a>
<a name="435"><span class="lineNum">     435 </span>            : </a>
<a name="436"><span class="lineNum">     436 </span>            :    rvdffie  #(8) misc1ff (.*,</a>
<a name="437"><span class="lineNum">     437 </span>            :                           .clk(free_l2clk),</a>
<a name="438"><span class="lineNum">     438 </span>            :                           .din( {leak1_i1_stall_in,leak1_i0_stall_in,dec_tlu_flush_extint,pause_state_in ,dec_tlu_wr_pause_r, tlu_wr_pause_r1,illegal_lockout_in,ps_stall_in}),</a>
<a name="439"><span class="lineNum">     439 </span>            :                           .dout({leak1_i1_stall,   leak1_i0_stall,   dec_extint_stall,    pause_state,       tlu_wr_pause_r1,tlu_wr_pause_r2,illegal_lockout,   ps_stall   })</a>
<a name="440"><span class="lineNum">     440 </span>            :                           );</a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span>            :    rvdffie  #(8) misc2ff (.*,</a>
<a name="443"><span class="lineNum">     443 </span>            :                           .clk(free_l2clk),</a>
<a name="444"><span class="lineNum">     444 </span>            :                           .din( {lsu_trigger_match_m[3:0],lsu_pmu_misaligned_m,div_active_in,exu_flush_final,  dec_debug_valid_d}),</a>
<a name="445"><span class="lineNum">     445 </span>            :                           .dout({lsu_trigger_match_r[3:0],lsu_pmu_misaligned_r,div_active,       flush_final_r,    debug_valid_x})</a>
<a name="446"><span class="lineNum">     446 </span>            :                           );</a>
<a name="447"><span class="lineNum">     447 </span>            : </a>
<a name="448"><span class="lineNum">     448 </span>            : if(pt.BTB_ENABLE==1) begin</a>
<a name="449"><span class="lineNum">     449 </span>            : // branch prediction</a>
<a name="450"><span class="lineNum">     450 </span>            : </a>
<a name="451"><span class="lineNum">     451 </span>            : </a>
<a name="452"><span class="lineNum">     452 </span>            :    // in leak1_mode, ignore any predictions for i0, treat branch as if we haven't seen it before</a>
<a name="453"><span class="lineNum">     453 </span>            :    // in leak1 mode, also ignore branch errors for i0</a>
<a name="454"><span class="lineNum">     454 </span>            :    assign i0_brp_valid                        =  dec_i0_brp.valid &amp; ~leak1_mode &amp; ~i0_icaf_d;</a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span>            :    assign dec_i0_predict_p_d.misp        =  '0;</a>
<a name="457"><span class="lineNum">     457 </span>            :    assign dec_i0_predict_p_d.ataken      =  '0;</a>
<a name="458"><span class="lineNum">     458 </span>            :    assign dec_i0_predict_p_d.boffset     =  '0;</a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span>            :    assign dec_i0_predict_p_d.pcall       =  i0_pcall;  // don't mark as pcall if branch error</a>
<a name="461"><span class="lineNum">     461 </span>            :    assign dec_i0_predict_p_d.pja         =  i0_pja;</a>
<a name="462"><span class="lineNum">     462 </span>            :    assign dec_i0_predict_p_d.pret        =  i0_pret;</a>
<a name="463"><span class="lineNum">     463 </span>            :    assign dec_i0_predict_p_d.prett[31:1] =  dec_i0_brp.prett[31:1];</a>
<a name="464"><span class="lineNum">     464 </span>            :    assign dec_i0_predict_p_d.pc4         =  dec_i0_pc4_d;</a>
<a name="465"><span class="lineNum">     465 </span>            :    assign dec_i0_predict_p_d.hist[1:0]   =  dec_i0_brp.hist[1:0];</a>
<a name="466"><span class="lineNum">     466 </span>            :    assign dec_i0_predict_p_d.valid       =  i0_brp_valid &amp; i0_legal_decode_d;</a>
<a name="467"><span class="lineNum">     467 </span>            :    assign i0_notbr_error                 =  i0_brp_valid &amp; ~(i0_dp_raw.condbr | i0_pcall_raw | i0_pja_raw | i0_pret_raw);</a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span>            :    // no toffset error for a pret</a>
<a name="470"><span class="lineNum">     470 </span>            :    assign i0_br_toffset_error                               =  i0_brp_valid &amp; dec_i0_brp.hist[1] &amp; (dec_i0_brp.toffset[11:0] != i0_br_offset[11:0]) &amp; ~i0_pret_raw;</a>
<a name="471"><span class="lineNum">     471 </span>            :    assign i0_ret_error                                      =  i0_brp_valid &amp; (dec_i0_brp.ret ^ i0_pret_raw);</a>
<a name="472"><span class="lineNum">     472 </span>            :    assign i0_br_error                                       =  dec_i0_brp.br_error | i0_notbr_error | i0_br_toffset_error | i0_ret_error;</a>
<a name="473"><span class="lineNum">     473 </span>            :    assign dec_i0_predict_p_d.br_error                       =  i0_br_error &amp; i0_legal_decode_d &amp; ~leak1_mode;</a>
<a name="474"><span class="lineNum">     474 </span>            :    assign dec_i0_predict_p_d.br_start_error                 =  dec_i0_brp.br_start_error &amp; i0_legal_decode_d &amp; ~leak1_mode;</a>
<a name="475"><span class="lineNum">     475 </span>            :    assign i0_predict_index_d[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] =  dec_i0_bp_index;</a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span>            :    assign i0_predict_btag_d[pt.BTB_BTAG_SIZE-1:0]           =  dec_i0_bp_btag[pt.BTB_BTAG_SIZE-1:0];</a>
<a name="478"><span class="lineNum">     478 </span>            :    assign i0_br_error_all                                   = (i0_br_error | dec_i0_brp.br_start_error) &amp; ~leak1_mode;</a>
<a name="479"><span class="lineNum">     479 </span>            :    assign dec_i0_predict_p_d.toffset[11:0]                  =  i0_br_offset[11:0];</a>
<a name="480"><span class="lineNum">     480 </span>            :    assign i0_predict_fghr_d[pt.BHT_GHR_SIZE-1:0]            =  dec_i0_bp_fghr[pt.BHT_GHR_SIZE-1:0];</a>
<a name="481"><span class="lineNum">     481 </span>            :    assign dec_i0_predict_p_d.way                            =  dec_i0_brp.way;</a>
<a name="482"><span class="lineNum">     482 </span>            : </a>
<a name="483"><span class="lineNum">     483 </span>            : </a>
<a name="484"><span class="lineNum">     484 </span>            :    if(pt.BTB_FULLYA) begin : genblock</a>
<a name="485"><span class="lineNum">     485 </span>            :       logic btb_error_found, btb_error_found_f;</a>
<a name="486"><span class="lineNum">     486 </span>            :       logic [$clog2(pt.BTB_SIZE)-1:0] fa_error_index_ns;</a>
<a name="487"><span class="lineNum">     487 </span>            : </a>
<a name="488"><span class="lineNum">     488 </span>            :       assign btb_error_found = (i0_br_error_all | btb_error_found_f) &amp; ~dec_tlu_flush_lower_r;</a>
<a name="489"><span class="lineNum">     489 </span>            :       assign fa_error_index_ns = (i0_br_error_all &amp; ~btb_error_found_f) ? dec_i0_bp_fa_index : dec_fa_error_index;</a>
<a name="490"><span class="lineNum">     490 </span>            : </a>
<a name="491"><span class="lineNum">     491 </span>            :       rvdff #($clog2(pt.BTB_SIZE)+1) btberrorfa_f   (.*, .clk(active_clk),</a>
<a name="492"><span class="lineNum">     492 </span>            :                                                          .din({btb_error_found,    fa_error_index_ns}),</a>
<a name="493"><span class="lineNum">     493 </span>            :                                                          .dout({btb_error_found_f, dec_fa_error_index}));</a>
<a name="494"><span class="lineNum">     494 </span>            : </a>
<a name="495"><span class="lineNum">     495 </span>            : </a>
<a name="496"><span class="lineNum">     496 </span>            :    end</a>
<a name="497"><span class="lineNum">     497 </span>            :    else</a>
<a name="498"><span class="lineNum">     498 </span>            :      assign dec_fa_error_index = 'b0;</a>
<a name="499"><span class="lineNum">     499 </span>            : </a>
<a name="500"><span class="lineNum">     500 </span>            : </a>
<a name="501"><span class="lineNum">     501 </span>            :    //   end</a>
<a name="502"><span class="lineNum">     502 </span>            : end // if (pt.BTB_ENABLE==1)</a>
<a name="503"><span class="lineNum">     503 </span>            : else begin</a>
<a name="504"><span class="lineNum">     504 </span>            : </a>
<a name="505"><span class="lineNum">     505 </span>            :    always_comb begin</a>
<a name="506"><span class="lineNum">     506 </span>            :       dec_i0_predict_p_d = '0;</a>
<a name="507"><span class="lineNum">     507 </span>            :       dec_i0_predict_p_d.pcall       =  i0_pcall;  // don't mark as pcall if branch error</a>
<a name="508"><span class="lineNum">     508 </span>            :       dec_i0_predict_p_d.pja         =  i0_pja;</a>
<a name="509"><span class="lineNum">     509 </span>            :       dec_i0_predict_p_d.pret        =  i0_pret;</a>
<a name="510"><span class="lineNum">     510 </span>            :       dec_i0_predict_p_d.pc4         =  dec_i0_pc4_d;</a>
<a name="511"><span class="lineNum">     511 </span>            :    end</a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span>            :    assign i0_br_error_all = '0;</a>
<a name="514"><span class="lineNum">     514 </span>            :    assign i0_predict_index_d = '0;</a>
<a name="515"><span class="lineNum">     515 </span>            :    assign i0_predict_btag_d = '0;</a>
<a name="516"><span class="lineNum">     516 </span>            :    assign i0_predict_fghr_d = '0;</a>
<a name="517"><span class="lineNum">     517 </span>            :    assign i0_brp_valid = '0;</a>
<a name="518"><span class="lineNum">     518 </span>            : end // else: !if(pt.BTB_ENABLE==1)</a>
<a name="519"><span class="lineNum">     519 </span>            : </a>
<a name="520"><span class="lineNum">     520 </span>            :    // on br error turn anything into a nop</a>
<a name="521"><span class="lineNum">     521 </span>            :    // on i0 instruction fetch access fault turn anything into a nop</a>
<a name="522"><span class="lineNum">     522 </span>            :    // nop =&gt;   alu rs1 imm12 rd lor</a>
<a name="523"><span class="lineNum">     523 </span>            : </a>
<a name="524"><span class="lineNum">     524 </span>            :    assign i0_icaf_d = dec_i0_icaf_d | dec_i0_dbecc_d;</a>
<a name="525"><span class="lineNum">     525 </span>            : </a>
<a name="526"><span class="lineNum">     526 </span>            :    assign i0_instr_error = i0_icaf_d;</a>
<a name="527"><span class="lineNum">     527 </span>            : </a>
<a name="528"><span class="lineNum">     528 </span><span class="lineCov">        162 :    always_comb begin</span></a>
<a name="529"><span class="lineNum">     529 </span><span class="lineCov">        162 :       i0_dp = i0_dp_raw;</span></a>
<a name="530"><span class="lineNum">     530 </span><span class="lineCov">      40170 :       if (i0_br_error_all | i0_instr_error) begin</span></a>
<a name="531"><span class="lineNum">     531 </span><span class="lineCov">      27420 :          i0_dp          =   '0;</span></a>
<a name="532"><span class="lineNum">     532 </span><span class="lineCov">      27420 :          i0_dp.alu      = 1'b1;</span></a>
<a name="533"><span class="lineNum">     533 </span><span class="lineCov">      27420 :          i0_dp.rs1      = 1'b1;</span></a>
<a name="534"><span class="lineNum">     534 </span><span class="lineCov">      27420 :          i0_dp.rs2      = 1'b1;</span></a>
<a name="535"><span class="lineNum">     535 </span><span class="lineCov">      27420 :          i0_dp.lor      = 1'b1;</span></a>
<a name="536"><span class="lineNum">     536 </span><span class="lineCov">      27420 :          i0_dp.legal    = 1'b1;</span></a>
<a name="537"><span class="lineNum">     537 </span><span class="lineCov">      27420 :          i0_dp.postsync = 1'b1;</span></a>
<a name="538"><span class="lineNum">     538 </span>            :       end</a>
<a name="539"><span class="lineNum">     539 </span>            :    end</a>
<a name="540"><span class="lineNum">     540 </span>            : </a>
<a name="541"><span class="lineNum">     541 </span>            :    assign i0[31:0] = dec_i0_instr_d[31:0];</a>
<a name="542"><span class="lineNum">     542 </span>            : </a>
<a name="543"><span class="lineNum">     543 </span>            :    assign dec_i0_select_pc_d = i0_dp.pc;</a>
<a name="544"><span class="lineNum">     544 </span>            : </a>
<a name="545"><span class="lineNum">     545 </span>            :    // branches that can be predicted</a>
<a name="546"><span class="lineNum">     546 </span>            : </a>
<a name="547"><span class="lineNum">     547 </span>            :    assign i0_predict_br =  i0_dp.condbr | i0_pcall | i0_pja | i0_pret;</a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span>            :    assign i0_predict_nt = ~(dec_i0_brp.hist[1] &amp; i0_brp_valid) &amp; i0_predict_br;</a>
<a name="550"><span class="lineNum">     550 </span>            :    assign i0_predict_t  =  (dec_i0_brp.hist[1] &amp; i0_brp_valid) &amp; i0_predict_br;</a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span>            :    assign i0_ap.add     =  i0_dp.add;</a>
<a name="553"><span class="lineNum">     553 </span>            :    assign i0_ap.sub     =  i0_dp.sub;</a>
<a name="554"><span class="lineNum">     554 </span>            :    assign i0_ap.land    =  i0_dp.land;</a>
<a name="555"><span class="lineNum">     555 </span>            :    assign i0_ap.lor     =  i0_dp.lor;</a>
<a name="556"><span class="lineNum">     556 </span>            :    assign i0_ap.lxor    =  i0_dp.lxor;</a>
<a name="557"><span class="lineNum">     557 </span>            :    assign i0_ap.sll     =  i0_dp.sll;</a>
<a name="558"><span class="lineNum">     558 </span>            :    assign i0_ap.srl     =  i0_dp.srl;</a>
<a name="559"><span class="lineNum">     559 </span>            :    assign i0_ap.sra     =  i0_dp.sra;</a>
<a name="560"><span class="lineNum">     560 </span>            :    assign i0_ap.slt     =  i0_dp.slt;</a>
<a name="561"><span class="lineNum">     561 </span>            :    assign i0_ap.unsign  =  i0_dp.unsign;</a>
<a name="562"><span class="lineNum">     562 </span>            :    assign i0_ap.beq     =  i0_dp.beq;</a>
<a name="563"><span class="lineNum">     563 </span>            :    assign i0_ap.bne     =  i0_dp.bne;</a>
<a name="564"><span class="lineNum">     564 </span>            :    assign i0_ap.blt     =  i0_dp.blt;</a>
<a name="565"><span class="lineNum">     565 </span>            :    assign i0_ap.bge     =  i0_dp.bge;</a>
<a name="566"><span class="lineNum">     566 </span>            : </a>
<a name="567"><span class="lineNum">     567 </span>            :    assign i0_ap.clz     =  i0_dp.clz;</a>
<a name="568"><span class="lineNum">     568 </span>            :    assign i0_ap.ctz     =  i0_dp.ctz;</a>
<a name="569"><span class="lineNum">     569 </span>            :    assign i0_ap.cpop    =  i0_dp.cpop;</a>
<a name="570"><span class="lineNum">     570 </span>            :    assign i0_ap.sext_b  =  i0_dp.sext_b;</a>
<a name="571"><span class="lineNum">     571 </span>            :    assign i0_ap.sext_h  =  i0_dp.sext_h;</a>
<a name="572"><span class="lineNum">     572 </span>            :    assign i0_ap.sh1add  =  i0_dp.sh1add;</a>
<a name="573"><span class="lineNum">     573 </span>            :    assign i0_ap.sh2add  =  i0_dp.sh2add;</a>
<a name="574"><span class="lineNum">     574 </span>            :    assign i0_ap.sh3add  =  i0_dp.sh3add;</a>
<a name="575"><span class="lineNum">     575 </span>            :    assign i0_ap.zba     =  i0_dp.zba;</a>
<a name="576"><span class="lineNum">     576 </span>            :    assign i0_ap.min     =  i0_dp.min;</a>
<a name="577"><span class="lineNum">     577 </span>            :    assign i0_ap.max     =  i0_dp.max;</a>
<a name="578"><span class="lineNum">     578 </span>            :    assign i0_ap.pack    =  i0_dp.pack;</a>
<a name="579"><span class="lineNum">     579 </span>            :    assign i0_ap.packu   =  i0_dp.packu;</a>
<a name="580"><span class="lineNum">     580 </span>            :    assign i0_ap.packh   =  i0_dp.packh;</a>
<a name="581"><span class="lineNum">     581 </span>            :    assign i0_ap.rol     =  i0_dp.rol;</a>
<a name="582"><span class="lineNum">     582 </span>            :    assign i0_ap.ror     =  i0_dp.ror;</a>
<a name="583"><span class="lineNum">     583 </span>            :    assign i0_ap.grev    =  i0_dp.grev;</a>
<a name="584"><span class="lineNum">     584 </span>            :    assign i0_ap.gorc    =  i0_dp.gorc;</a>
<a name="585"><span class="lineNum">     585 </span>            :    assign i0_ap.zbb     =  i0_dp.zbb;</a>
<a name="586"><span class="lineNum">     586 </span>            :    assign i0_ap.bset    =  i0_dp.bset;</a>
<a name="587"><span class="lineNum">     587 </span>            :    assign i0_ap.bclr    =  i0_dp.bclr;</a>
<a name="588"><span class="lineNum">     588 </span>            :    assign i0_ap.binv    =  i0_dp.binv;</a>
<a name="589"><span class="lineNum">     589 </span>            :    assign i0_ap.bext    =  i0_dp.bext;</a>
<a name="590"><span class="lineNum">     590 </span>            : </a>
<a name="591"><span class="lineNum">     591 </span>            :    assign i0_ap.csr_write =  i0_csr_write_only_d;</a>
<a name="592"><span class="lineNum">     592 </span>            :    assign i0_ap.csr_imm   =  i0_dp.csr_imm;</a>
<a name="593"><span class="lineNum">     593 </span>            :    assign i0_ap.jal       =  i0_jal;</a>
<a name="594"><span class="lineNum">     594 </span>            : </a>
<a name="595"><span class="lineNum">     595 </span>            :    assign i0_ap_pc2 = ~dec_i0_pc4_d;</a>
<a name="596"><span class="lineNum">     596 </span>            :    assign i0_ap_pc4 =  dec_i0_pc4_d;</a>
<a name="597"><span class="lineNum">     597 </span>            : </a>
<a name="598"><span class="lineNum">     598 </span>            :    assign i0_ap.predict_nt = i0_predict_nt;</a>
<a name="599"><span class="lineNum">     599 </span>            :    assign i0_ap.predict_t  = i0_predict_t;</a>
<a name="600"><span class="lineNum">     600 </span>            : </a>
<a name="601"><span class="lineNum">     601 </span>            : </a>
<a name="602"><span class="lineNum">     602 </span>            : // non block load cam logic</a>
<a name="603"><span class="lineNum">     603 </span>            : </a>
<a name="604"><span class="lineNum">     604 </span><span class="lineCov">        162 :    always_comb begin</span></a>
<a name="605"><span class="lineNum">     605 </span><span class="lineCov">        162 :       found = 0;</span></a>
<a name="606"><span class="lineNum">     606 </span><span class="lineCov">        162 :       for (int i=0; i&lt;NBLOAD_SIZE; i++) begin</span></a>
<a name="607"><span class="lineNum">     607 </span><span class="lineCov">      10828 :          if (~found) begin</span></a>
<a name="608"><span class="lineNum">     608 </span><span class="lineCov">    2250245 :             if (~cam[i].valid) begin</span></a>
<a name="609"><span class="lineNum">     609 </span><span class="lineCov">   16250763 :                cam_wen[i] = cam_write;</span></a>
<a name="610"><span class="lineNum">     610 </span><span class="lineCov">   16250763 :                found = 1'b1;</span></a>
<a name="611"><span class="lineNum">     611 </span>            :             end</a>
<a name="612"><span class="lineNum">     612 </span><span class="lineCov">    2250360 :             else begin</span></a>
<a name="613"><span class="lineNum">     613 </span><span class="lineCov">    2250360 :                cam_wen[i] = 0;</span></a>
<a name="614"><span class="lineNum">     614 </span>            :             end</a>
<a name="615"><span class="lineNum">     615 </span>            :          end</a>
<a name="616"><span class="lineNum">     616 </span>            :          else</a>
<a name="617"><span class="lineNum">     617 </span><span class="lineCov">   58025393 :             cam_wen[i] = 0;</span></a>
<a name="618"><span class="lineNum">     618 </span>            :       end</a>
<a name="619"><span class="lineNum">     619 </span>            :    end</a>
<a name="620"><span class="lineNum">     620 </span>            : </a>
<a name="621"><span class="lineNum">     621 </span>            :    assign cam_write          = lsu_nonblock_load_valid_m;</a>
<a name="622"><span class="lineNum">     622 </span>            :    assign cam_write_tag[NBLOAD_TAG_MSB:0] = lsu_nonblock_load_tag_m[NBLOAD_TAG_MSB:0];</a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span>            :    assign cam_inv_reset          = lsu_nonblock_load_inv_r;</a>
<a name="625"><span class="lineNum">     625 </span>            :    assign cam_inv_reset_tag[NBLOAD_TAG_MSB:0] = lsu_nonblock_load_inv_tag_r[NBLOAD_TAG_MSB:0];</a>
<a name="626"><span class="lineNum">     626 </span>            : </a>
<a name="627"><span class="lineNum">     627 </span>            :    assign cam_data_reset          = lsu_nonblock_load_data_valid | lsu_nonblock_load_data_error;</a>
<a name="628"><span class="lineNum">     628 </span>            :    assign cam_data_reset_tag[NBLOAD_TAG_MSB:0] = lsu_nonblock_load_data_tag[NBLOAD_TAG_MSB:0];</a>
<a name="629"><span class="lineNum">     629 </span>            : </a>
<a name="630"><span class="lineNum">     630 </span>            :    assign nonblock_load_rd[4:0] = (x_d.i0load) ? x_d.i0rd[4:0] : 5'b0;  // rd data</a>
<a name="631"><span class="lineNum">     631 </span>            : </a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span>            :    // checks</a>
<a name="634"><span class="lineNum">     634 </span>            : </a>
<a name="635"><span class="lineNum">     635 </span>            : `ifdef RV_ASSERT_ON</a>
<a name="636"><span class="lineNum">     636 </span>            :    assert_dec_data_valid_data_error_onehot:    assert #0 ($onehot0({lsu_nonblock_load_data_valid,lsu_nonblock_load_data_error}));</a>
<a name="637"><span class="lineNum">     637 </span>            :    assert_dec_cam_inv_reset_onehot:            assert #0 ($onehot0(cam_inv_reset_val[NBLOAD_SIZE_MSB:0]));</a>
<a name="638"><span class="lineNum">     638 </span>            :    assert_dec_cam_data_reset_onehot:           assert #0 ($onehot0(cam_data_reset_val[NBLOAD_SIZE_MSB:0]));</a>
<a name="639"><span class="lineNum">     639 </span>            : `endif</a>
<a name="640"><span class="lineNum">     640 </span>            : </a>
<a name="641"><span class="lineNum">     641 </span>            : </a>
<a name="642"><span class="lineNum">     642 </span>            : </a>
<a name="643"><span class="lineNum">     643 </span>            :     // case of multiple loads to same dest ie. x1 ... you have to invalidate the older one</a>
<a name="644"><span class="lineNum">     644 </span>            : </a>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 :    for (genvar i=0; i&lt;NBLOAD_SIZE; i++) begin : cam_array</span></a>
<a name="646"><span class="lineNum">     646 </span>            : </a>
<a name="647"><span class="lineNum">     647 </span>            :       assign cam_inv_reset_val[i] = cam_inv_reset   &amp; (cam_inv_reset_tag[NBLOAD_TAG_MSB:0]  == cam[i].tag[NBLOAD_TAG_MSB:0]) &amp; cam[i].valid;</a>
<a name="648"><span class="lineNum">     648 </span>            : </a>
<a name="649"><span class="lineNum">     649 </span>            :       assign cam_data_reset_val[i] = cam_data_reset &amp; (cam_data_reset_tag[NBLOAD_TAG_MSB:0] == cam_raw[i].tag[NBLOAD_TAG_MSB:0]) &amp; cam_raw[i].valid;</a>
<a name="650"><span class="lineNum">     650 </span>            : </a>
<a name="651"><span class="lineNum">     651 </span><span class="lineCov">        648 :       always_comb begin</span></a>
<a name="652"><span class="lineNum">     652 </span>            : </a>
<a name="653"><span class="lineNum">     653 </span><span class="lineCov">        648 :          cam[i] = cam_raw[i];</span></a>
<a name="654"><span class="lineNum">     654 </span>            : </a>
<a name="655"><span class="lineNum">     655 </span><span class="lineCov">    8921977 :          if (cam_data_reset_val[i])</span></a>
<a name="656"><span class="lineNum">     656 </span><span class="lineCov">     416777 :            cam[i].valid = 1'b0;</span></a>
<a name="657"><span class="lineNum">     657 </span>            : </a>
<a name="658"><span class="lineNum">     658 </span><span class="lineCov">        648 :          cam_in[i] = '0;</span></a>
<a name="659"><span class="lineNum">     659 </span>            : </a>
<a name="660"><span class="lineNum">     660 </span><span class="lineCov">    1250371 :          if (cam_wen[i]) begin</span></a>
<a name="661"><span class="lineNum">     661 </span><span class="lineCov">    1250371 :             cam_in[i].valid    = 1'b1;</span></a>
<a name="662"><span class="lineNum">     662 </span><span class="lineCov">    1250371 :             cam_in[i].wb       = 1'b0;</span></a>
<a name="663"><span class="lineNum">     663 </span><span class="lineCov">    1250371 :             cam_in[i].tag[NBLOAD_TAG_MSB:0] = cam_write_tag[NBLOAD_TAG_MSB:0];</span></a>
<a name="664"><span class="lineNum">     664 </span><span class="lineCov">    1250371 :             cam_in[i].rd[4:0]  = nonblock_load_rd[4:0];</span></a>
<a name="665"><span class="lineNum">     665 </span>            :          end</a>
<a name="666"><span class="lineNum">     666 </span><span class="lineCov">    8620419 :          else if ( (cam_inv_reset_val[i]) |</span></a>
<a name="667"><span class="lineNum">     667 </span>            :                    (i0_wen_r &amp; (r_d_in.i0rd[4:0] == cam[i].rd[4:0]) &amp; cam[i].wb) )</a>
<a name="668"><span class="lineNum">     668 </span><span class="lineCov">      52549 :            cam_in[i].valid = 1'b0;</span></a>
<a name="669"><span class="lineNum">     669 </span>            :          else</a>
<a name="670"><span class="lineNum">     670 </span><span class="lineCov">   76077980 :            cam_in[i] = cam[i];</span></a>
<a name="671"><span class="lineNum">     671 </span>            : </a>
<a name="672"><span class="lineNum">     672 </span><span class="lineCov">    9755745 :          if (nonblock_load_valid_m_delay &amp; (lsu_nonblock_load_inv_tag_r[NBLOAD_TAG_MSB:0]==cam[i].tag[NBLOAD_TAG_MSB:0]) &amp; cam[i].valid)</span></a>
<a name="673"><span class="lineNum">     673 </span><span class="lineCov">    1250337 :            cam_in[i].wb = 1'b1;</span></a>
<a name="674"><span class="lineNum">     674 </span>            : </a>
<a name="675"><span class="lineNum">     675 </span>            :          // force debug halt forces cam valids to 0; highest priority</a>
<a name="676"><span class="lineNum">     676 </span><span class="lineCov">   67522300 :          if (dec_tlu_force_halt)</span></a>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 :            cam_in[i].valid = 1'b0;</span></a>
<a name="678"><span class="lineNum">     678 </span>            :       end</a>
<a name="679"><span class="lineNum">     679 </span>            : </a>
<a name="680"><span class="lineNum">     680 </span>            : </a>
<a name="681"><span class="lineNum">     681 </span>            :    rvdffie #( $bits(el2_load_cam_pkt_t) ) cam_ff (.*, .din(cam_in[i]), .dout(cam_raw[i]));</a>
<a name="682"><span class="lineNum">     682 </span>            : </a>
<a name="683"><span class="lineNum">     683 </span>            : </a>
<a name="684"><span class="lineNum">     684 </span>            :    assign nonblock_load_write[i] = (load_data_tag[NBLOAD_TAG_MSB:0] == cam_raw[i].tag[NBLOAD_TAG_MSB:0]) &amp; cam_raw[i].valid;</a>
<a name="685"><span class="lineNum">     685 </span>            : </a>
<a name="686"><span class="lineNum">     686 </span>            : </a>
<a name="687"><span class="lineNum">     687 </span>            : end : cam_array</a>
<a name="688"><span class="lineNum">     688 </span>            : </a>
<a name="689"><span class="lineNum">     689 </span>            : </a>
<a name="690"><span class="lineNum">     690 </span>            : </a>
<a name="691"><span class="lineNum">     691 </span>            :    assign load_data_tag[NBLOAD_TAG_MSB:0] = lsu_nonblock_load_data_tag[NBLOAD_TAG_MSB:0];</a>
<a name="692"><span class="lineNum">     692 </span>            : </a>
<a name="693"><span class="lineNum">     693 </span>            : `ifdef RV_ASSERT_ON</a>
<a name="694"><span class="lineNum">     694 </span>            :    assert_dec_cam_nonblock_load_write_onehot:   assert #0 ($onehot0(nonblock_load_write[NBLOAD_SIZE_MSB:0]));</a>
<a name="695"><span class="lineNum">     695 </span>            : `endif</a>
<a name="696"><span class="lineNum">     696 </span>            : </a>
<a name="697"><span class="lineNum">     697 </span>            : </a>
<a name="698"><span class="lineNum">     698 </span>            :    assign nonblock_load_cancel = ((r_d_in.i0rd[4:0] == dec_nonblock_load_waddr[4:0]) &amp; i0_wen_r);     // cancel if any younger inst (including another nonblock) committing this cycle</a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span>            : </a>
<a name="701"><span class="lineNum">     701 </span>            :    assign dec_nonblock_load_wen = lsu_nonblock_load_data_valid &amp; |nonblock_load_write[NBLOAD_SIZE_MSB:0] &amp; ~nonblock_load_cancel;</a>
<a name="702"><span class="lineNum">     702 </span>            : </a>
<a name="703"><span class="lineNum">     703 </span><span class="lineCov">        162 :    always_comb begin</span></a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span><span class="lineCov">        162 :       dec_nonblock_load_waddr[4:0] = '0;</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineCov">        162 :       i0_nonblock_load_stall = i0_nonblock_boundary_stall;</span></a>
<a name="707"><span class="lineNum">     707 </span>            : </a>
<a name="708"><span class="lineNum">     708 </span><span class="lineCov">        162 :       for (int i=0; i&lt;NBLOAD_SIZE; i++) begin</span></a>
<a name="709"><span class="lineNum">     709 </span><span class="lineCov">        648 :          dec_nonblock_load_waddr[4:0] |= ({5{nonblock_load_write[i]}} &amp; cam[i].rd[4:0]);</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineCov">        648 :          i0_nonblock_load_stall |= dec_i0_rs1_en_d &amp; cam[i].valid &amp; (cam[i].rd[4:0] == i0r.rs1[4:0]);</span></a>
<a name="711"><span class="lineNum">     711 </span><span class="lineCov">        648 :          i0_nonblock_load_stall |= dec_i0_rs2_en_d &amp; cam[i].valid &amp; (cam[i].rd[4:0] == i0r.rs2[4:0]);</span></a>
<a name="712"><span class="lineNum">     712 </span>            :       end</a>
<a name="713"><span class="lineNum">     713 </span>            : </a>
<a name="714"><span class="lineNum">     714 </span>            :    end</a>
<a name="715"><span class="lineNum">     715 </span>            : </a>
<a name="716"><span class="lineNum">     716 </span>            :    assign i0_nonblock_boundary_stall = ((nonblock_load_rd[4:0]==i0r.rs1[4:0]) &amp; lsu_nonblock_load_valid_m &amp; dec_i0_rs1_en_d) |</a>
<a name="717"><span class="lineNum">     717 </span>            :                                        ((nonblock_load_rd[4:0]==i0r.rs2[4:0]) &amp; lsu_nonblock_load_valid_m &amp; dec_i0_rs2_en_d);</a>
<a name="718"><span class="lineNum">     718 </span>            : </a>
<a name="719"><span class="lineNum">     719 </span>            : </a>
<a name="720"><span class="lineNum">     720 </span>            : </a>
<a name="721"><span class="lineNum">     721 </span>            : // don't writeback a nonblock load</a>
<a name="722"><span class="lineNum">     722 </span>            : </a>
<a name="723"><span class="lineNum">     723 </span>            :    rvdffs #(1) wbnbloaddelayff (.*, .clk(active_clk), .en(i0_r_ctl_en ), .din(lsu_nonblock_load_valid_m),        .dout(nonblock_load_valid_m_delay) );</a>
<a name="724"><span class="lineNum">     724 </span>            : </a>
<a name="725"><span class="lineNum">     725 </span>            :    assign i0_load_kill_wen_r = nonblock_load_valid_m_delay &amp;  r_d.i0load;</a>
<a name="726"><span class="lineNum">     726 </span>            : </a>
<a name="727"><span class="lineNum">     727 </span>            : </a>
<a name="728"><span class="lineNum">     728 </span>            : </a>
<a name="729"><span class="lineNum">     729 </span>            : // end non block load cam logic</a>
<a name="730"><span class="lineNum">     730 </span>            : </a>
<a name="731"><span class="lineNum">     731 </span>            : // pmu start</a>
<a name="732"><span class="lineNum">     732 </span>            : </a>
<a name="733"><span class="lineNum">     733 </span>            : </a>
<a name="734"><span class="lineNum">     734 </span>            : </a>
<a name="735"><span class="lineNum">     735 </span>            : </a>
<a name="736"><span class="lineNum">     736 </span>            :    assign csr_read = csr_ren_qual_d;</a>
<a name="737"><span class="lineNum">     737 </span>            :    assign csr_write = dec_csr_wen_unq_d;</a>
<a name="738"><span class="lineNum">     738 </span>            : </a>
<a name="739"><span class="lineNum">     739 </span>            :    assign i0_br_unpred = i0_dp.jal &amp; ~i0_predict_br;</a>
<a name="740"><span class="lineNum">     740 </span>            : </a>
<a name="741"><span class="lineNum">     741 </span>            :    // the classes must be mutually exclusive with one another</a>
<a name="742"><span class="lineNum">     742 </span>            : </a>
<a name="743"><span class="lineNum">     743 </span><span class="lineCov">        162 :    always_comb begin</span></a>
<a name="744"><span class="lineNum">     744 </span><span class="lineCov">        162 :       i0_itype = NULL_OP;</span></a>
<a name="745"><span class="lineNum">     745 </span>            : </a>
<a name="746"><span class="lineNum">     746 </span><span class="lineCov">    3732672 :       if (i0_legal_decode_d) begin</span></a>
<a name="747"><span class="lineNum">     747 </span><span class="lineCov">     206947 :          if (i0_dp.mul)                  i0_itype = MUL;</span></a>
<a name="748"><span class="lineNum">     748 </span><span class="lineCov">    1000178 :          if (i0_dp.load)                 i0_itype = LOAD;</span></a>
<a name="749"><span class="lineNum">     749 </span><span class="lineCov">     585047 :          if (i0_dp.store)                i0_itype = STORE;</span></a>
<a name="750"><span class="lineNum">     750 </span><span class="lineCov">    2599721 :          if (i0_dp.pm_alu)               i0_itype = ALU;</span></a>
<a name="751"><span class="lineNum">     751 </span><span class="lineCov">    5806704 :          if (i0_dp.zbb | i0_dp.zbs |</span></a>
<a name="752"><span class="lineNum">     752 </span>            :              i0_dp.zbe | i0_dp.zbc |</a>
<a name="753"><span class="lineNum">     753 </span>            :              i0_dp.zbp | i0_dp.zbr |</a>
<a name="754"><span class="lineNum">     754 </span>            :              i0_dp.zbf | i0_dp.zba)</a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :                                          i0_itype = BITMANIPU;</span></a>
<a name="756"><span class="lineNum">     756 </span><span class="lineCov">     169898 :          if ( csr_read &amp; ~csr_write)     i0_itype = CSRREAD;</span></a>
<a name="757"><span class="lineNum">     757 </span><span class="lineCov">     149132 :          if (~csr_read &amp;  csr_write)     i0_itype = CSRWRITE;</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineCov">    5039052 :          if ( csr_read &amp;  csr_write)     i0_itype = CSRRW;</span></a>
<a name="759"><span class="lineNum">     759 </span><span class="lineCov">    5458498 :          if (i0_dp.ebreak)               i0_itype = EBREAK;</span></a>
<a name="760"><span class="lineNum">     760 </span><span class="lineCov">    2955811 :          if (i0_dp.ecall)                i0_itype = ECALL;</span></a>
<a name="761"><span class="lineNum">     761 </span><span class="lineCov">    4921922 :          if (i0_dp.fence)                i0_itype = FENCE;</span></a>
<a name="762"><span class="lineNum">     762 </span><span class="lineCov">    5062295 :          if (i0_dp.fence_i)              i0_itype = FENCEI;  // fencei will set this even with fence attribute</span></a>
<a name="763"><span class="lineNum">     763 </span><span class="lineCov">    2934064 :          if (i0_dp.mret)                 i0_itype = MRET;</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineCov">     925671 :          if (i0_dp.condbr)               i0_itype = CONDBR;</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineCov">     358108 :          if (i0_dp.jal)                  i0_itype = JAL;</span></a>
<a name="766"><span class="lineNum">     766 </span>            :       end</a>
<a name="767"><span class="lineNum">     767 </span>            :    end</a>
<a name="768"><span class="lineNum">     768 </span>            : </a>
<a name="769"><span class="lineNum">     769 </span>            : </a>
<a name="770"><span class="lineNum">     770 </span>            : </a>
<a name="771"><span class="lineNum">     771 </span>            : </a>
<a name="772"><span class="lineNum">     772 </span>            : </a>
<a name="773"><span class="lineNum">     773 </span>            : // end pmu</a>
<a name="774"><span class="lineNum">     774 </span>            : </a>
<a name="775"><span class="lineNum">     775 </span>            : </a>
<a name="776"><span class="lineNum">     776 </span>            :    el2_dec_dec_ctl i0_dec (.inst(i0[31:0]),.out(i0_dp_raw));</a>
<a name="777"><span class="lineNum">     777 </span>            : </a>
<a name="778"><span class="lineNum">     778 </span>            : </a>
<a name="779"><span class="lineNum">     779 </span>            : </a>
<a name="780"><span class="lineNum">     780 </span>            : </a>
<a name="781"><span class="lineNum">     781 </span>            :    rvdff #(1) lsu_idle_ff (.*, .clk(active_clk), .din(lsu_idle_any), .dout(lsu_idle));</a>
<a name="782"><span class="lineNum">     782 </span>            : </a>
<a name="783"><span class="lineNum">     783 </span>            : </a>
<a name="784"><span class="lineNum">     784 </span>            : </a>
<a name="785"><span class="lineNum">     785 </span>            :    assign leak1_i1_stall_in = (dec_tlu_flush_leak_one_r | (leak1_i1_stall &amp; ~dec_tlu_flush_lower_r));</a>
<a name="786"><span class="lineNum">     786 </span>            : </a>
<a name="787"><span class="lineNum">     787 </span>            : </a>
<a name="788"><span class="lineNum">     788 </span>            :    assign leak1_mode = leak1_i1_stall;</a>
<a name="789"><span class="lineNum">     789 </span>            : </a>
<a name="790"><span class="lineNum">     790 </span>            :    assign leak1_i0_stall_in = ((dec_i0_decode_d &amp; leak1_i1_stall) | (leak1_i0_stall &amp; ~dec_tlu_flush_lower_r));</a>
<a name="791"><span class="lineNum">     791 </span>            : </a>
<a name="792"><span class="lineNum">     792 </span>            : </a>
<a name="793"><span class="lineNum">     793 </span>            : </a>
<a name="794"><span class="lineNum">     794 </span>            : </a>
<a name="795"><span class="lineNum">     795 </span>            :    // 12b jal's can be predicted - these are calls</a>
<a name="796"><span class="lineNum">     796 </span>            : </a>
<a name="797"><span class="lineNum">     797 </span>            :    assign i0_pcall_imm[20:1] = {i0[31],i0[19:12],i0[20],i0[30:21]};</a>
<a name="798"><span class="lineNum">     798 </span>            : </a>
<a name="799"><span class="lineNum">     799 </span>            :    assign i0_pcall_12b_offset = (i0_pcall_imm[12]) ? (i0_pcall_imm[20:13] == 8'hff) : (i0_pcall_imm[20:13] == 8'h0);</a>
<a name="800"><span class="lineNum">     800 </span>            : </a>
<a name="801"><span class="lineNum">     801 </span>            :    assign i0_pcall_case  = i0_pcall_12b_offset &amp; i0_dp_raw.imm20 &amp;  (i0r.rd[4:0] == 5'd1 | i0r.rd[4:0] == 5'd5);</a>
<a name="802"><span class="lineNum">     802 </span>            :    assign i0_pja_case    = i0_pcall_12b_offset &amp; i0_dp_raw.imm20 &amp; ~(i0r.rd[4:0] == 5'd1 | i0r.rd[4:0] == 5'd5);</a>
<a name="803"><span class="lineNum">     803 </span>            : </a>
<a name="804"><span class="lineNum">     804 </span>            :    assign i0_pcall_raw   = i0_dp_raw.jal &amp;   i0_pcall_case;   // this includes ja</a>
<a name="805"><span class="lineNum">     805 </span>            :    assign i0_pcall       = i0_dp.jal     &amp;   i0_pcall_case;</a>
<a name="806"><span class="lineNum">     806 </span>            : </a>
<a name="807"><span class="lineNum">     807 </span>            :    assign i0_pja_raw     = i0_dp_raw.jal &amp;   i0_pja_case;</a>
<a name="808"><span class="lineNum">     808 </span>            :    assign i0_pja         = i0_dp.jal     &amp;   i0_pja_case;</a>
<a name="809"><span class="lineNum">     809 </span>            : </a>
<a name="810"><span class="lineNum">     810 </span>            : </a>
<a name="811"><span class="lineNum">     811 </span>            :    assign i0_br_offset[11:0] = (i0_pcall_raw | i0_pja_raw) ? i0_pcall_imm[12:1] : {i0[31],i0[7],i0[30:25],i0[11:8]};</a>
<a name="812"><span class="lineNum">     812 </span>            : </a>
<a name="813"><span class="lineNum">     813 </span>            :    assign i0_pret_case = (i0_dp_raw.jal &amp; i0_dp_raw.imm12 &amp; (i0r.rd[4:0] == 5'b0) &amp; (i0r.rs1[4:0] == 5'd1 | i0r.rs1[4:0] == 5'd5));  // jalr with rd==0, rs1==1 or rs1==5 is a ret</a>
<a name="814"><span class="lineNum">     814 </span>            : </a>
<a name="815"><span class="lineNum">     815 </span>            :    assign i0_pret_raw = i0_dp_raw.jal &amp;   i0_pret_case;</a>
<a name="816"><span class="lineNum">     816 </span>            :    assign i0_pret     = i0_dp.jal     &amp;   i0_pret_case;</a>
<a name="817"><span class="lineNum">     817 </span>            : </a>
<a name="818"><span class="lineNum">     818 </span>            :    assign i0_jal      = i0_dp.jal     &amp;  ~i0_pcall_case &amp; ~i0_pja_case &amp; ~i0_pret_case;</a>
<a name="819"><span class="lineNum">     819 </span>            : </a>
<a name="820"><span class="lineNum">     820 </span>            :    // lsu stuff</a>
<a name="821"><span class="lineNum">     821 </span>            :    // load/store mutually exclusive</a>
<a name="822"><span class="lineNum">     822 </span>            :    assign dec_lsu_offset_d[11:0] = ({12{ ~dec_extint_stall &amp; i0_dp.lsu &amp; i0_dp.load}} &amp;               i0[31:20]) |</a>
<a name="823"><span class="lineNum">     823 </span>            :                                    ({12{ ~dec_extint_stall &amp; i0_dp.lsu &amp; i0_dp.store}} &amp;             {i0[31:25],i0[11:7]});</a>
<a name="824"><span class="lineNum">     824 </span>            : </a>
<a name="825"><span class="lineNum">     825 </span>            : </a>
<a name="826"><span class="lineNum">     826 </span>            : </a>
<a name="827"><span class="lineNum">     827 </span>            :    assign div_p.valid    =  div_decode_d;</a>
<a name="828"><span class="lineNum">     828 </span>            : </a>
<a name="829"><span class="lineNum">     829 </span>            :    assign div_p.unsign   =  i0_dp.unsign;</a>
<a name="830"><span class="lineNum">     830 </span>            :    assign div_p.rem      =  i0_dp.rem;</a>
<a name="831"><span class="lineNum">     831 </span>            : </a>
<a name="832"><span class="lineNum">     832 </span>            : </a>
<a name="833"><span class="lineNum">     833 </span>            :    assign mul_p.valid    =  mul_decode_d;</a>
<a name="834"><span class="lineNum">     834 </span>            : </a>
<a name="835"><span class="lineNum">     835 </span>            :    assign mul_p.rs1_sign     =  i0_dp.rs1_sign;</a>
<a name="836"><span class="lineNum">     836 </span>            :    assign mul_p.rs2_sign     =  i0_dp.rs2_sign;</a>
<a name="837"><span class="lineNum">     837 </span>            :    assign mul_p.low          =  i0_dp.low;</a>
<a name="838"><span class="lineNum">     838 </span>            :    assign mul_p.bcompress    =  i0_dp.bcompress;</a>
<a name="839"><span class="lineNum">     839 </span>            :    assign mul_p.bdecompress  =  i0_dp.bdecompress;</a>
<a name="840"><span class="lineNum">     840 </span>            :    assign mul_p.clmul        =  i0_dp.clmul;</a>
<a name="841"><span class="lineNum">     841 </span>            :    assign mul_p.clmulh       =  i0_dp.clmulh;</a>
<a name="842"><span class="lineNum">     842 </span>            :    assign mul_p.clmulr       =  i0_dp.clmulr;</a>
<a name="843"><span class="lineNum">     843 </span>            :    assign mul_p.grev         =  i0_dp.grev;</a>
<a name="844"><span class="lineNum">     844 </span>            :    assign mul_p.gorc         =  i0_dp.gorc;</a>
<a name="845"><span class="lineNum">     845 </span>            :    assign mul_p.shfl         =  i0_dp.shfl;</a>
<a name="846"><span class="lineNum">     846 </span>            :    assign mul_p.unshfl       =  i0_dp.unshfl;</a>
<a name="847"><span class="lineNum">     847 </span>            :    assign mul_p.xperm_n      =  i0_dp.xperm_n;</a>
<a name="848"><span class="lineNum">     848 </span>            :    assign mul_p.xperm_b      =  i0_dp.xperm_b;</a>
<a name="849"><span class="lineNum">     849 </span>            :    assign mul_p.xperm_h      =  i0_dp.xperm_h;</a>
<a name="850"><span class="lineNum">     850 </span>            :    assign mul_p.crc32_b      =  i0_dp.crc32_b;</a>
<a name="851"><span class="lineNum">     851 </span>            :    assign mul_p.crc32_h      =  i0_dp.crc32_h;</a>
<a name="852"><span class="lineNum">     852 </span>            :    assign mul_p.crc32_w      =  i0_dp.crc32_w;</a>
<a name="853"><span class="lineNum">     853 </span>            :    assign mul_p.crc32c_b     =  i0_dp.crc32c_b;</a>
<a name="854"><span class="lineNum">     854 </span>            :    assign mul_p.crc32c_h     =  i0_dp.crc32c_h;</a>
<a name="855"><span class="lineNum">     855 </span>            :    assign mul_p.crc32c_w     =  i0_dp.crc32c_w;</a>
<a name="856"><span class="lineNum">     856 </span>            :    assign mul_p.bfp          =  i0_dp.bfp;</a>
<a name="857"><span class="lineNum">     857 </span>            : </a>
<a name="858"><span class="lineNum">     858 </span>            : </a>
<a name="859"><span class="lineNum">     859 </span><span class="lineCov">        162 :    always_comb  begin</span></a>
<a name="860"><span class="lineNum">     860 </span><span class="lineCov">        162 :       lsu_p = '0;</span></a>
<a name="861"><span class="lineNum">     861 </span>            : </a>
<a name="862"><span class="lineNum">     862 </span><span class="lineCov">   16880575 :       if (dec_extint_stall) begin</span></a>
<a name="863"><span class="lineNum">     863 </span><span class="lineNoCov">          0 :          lsu_p.load = 1'b1;</span></a>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 :          lsu_p.word = 1'b1;</span></a>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 :          lsu_p.fast_int = 1'b1;</span></a>
<a name="866"><span class="lineNum">     866 </span><span class="lineNoCov">          0 :          lsu_p.valid = 1'b1;</span></a>
<a name="867"><span class="lineNum">     867 </span>            :       end</a>
<a name="868"><span class="lineNum">     868 </span><span class="lineCov">   16880575 :       else begin</span></a>
<a name="869"><span class="lineNum">     869 </span><span class="lineCov">   16880575 :          lsu_p.valid = lsu_decode_d;</span></a>
<a name="870"><span class="lineNum">     870 </span>            : </a>
<a name="871"><span class="lineNum">     871 </span><span class="lineCov">   16880575 :          lsu_p.load                         =  i0_dp.load ;</span></a>
<a name="872"><span class="lineNum">     872 </span><span class="lineCov">   16880575 :          lsu_p.store                        =  i0_dp.store;</span></a>
<a name="873"><span class="lineNum">     873 </span><span class="lineCov">   16880575 :          lsu_p.by                           =  i0_dp.by   ;</span></a>
<a name="874"><span class="lineNum">     874 </span><span class="lineCov">   16880575 :          lsu_p.half                         =  i0_dp.half ;</span></a>
<a name="875"><span class="lineNum">     875 </span><span class="lineCov">   16880575 :          lsu_p.word                         =  i0_dp.word ;</span></a>
<a name="876"><span class="lineNum">     876 </span><span class="lineCov">   16880575 :          lsu_p.stack                        = (i0r.rs1[4:0]==5'd2);   // stack reference</span></a>
<a name="877"><span class="lineNum">     877 </span>            : </a>
<a name="878"><span class="lineNum">     878 </span><span class="lineCov">   16880575 :          lsu_p.load_ldst_bypass_d          =  load_ldst_bypass_d ;</span></a>
<a name="879"><span class="lineNum">     879 </span><span class="lineCov">   16880575 :          lsu_p.store_data_bypass_d         =  store_data_bypass_d;</span></a>
<a name="880"><span class="lineNum">     880 </span><span class="lineCov">   16880575 :          lsu_p.store_data_bypass_m         =  store_data_bypass_m;</span></a>
<a name="881"><span class="lineNum">     881 </span>            : </a>
<a name="882"><span class="lineNum">     882 </span><span class="lineCov">   16880575 :          lsu_p.unsign  =  i0_dp.unsign;</span></a>
<a name="883"><span class="lineNum">     883 </span>            :       end</a>
<a name="884"><span class="lineNum">     884 </span>            :    end</a>
<a name="885"><span class="lineNum">     885 </span>            : </a>
<a name="886"><span class="lineNum">     886 </span>            : </a>
<a name="887"><span class="lineNum">     887 </span>            :    assign  dec_lsu_valid_raw_d    = (i0_valid_d &amp; (i0_dp_raw.load | i0_dp_raw.store) &amp; ~dma_dccm_stall_any &amp; ~i0_block_raw_d) | dec_extint_stall;</a>
<a name="888"><span class="lineNum">     888 </span>            : </a>
<a name="889"><span class="lineNum">     889 </span>            : </a>
<a name="890"><span class="lineNum">     890 </span>            : </a>
<a name="891"><span class="lineNum">     891 </span>            :    assign i0r.rs1[4:0] = i0[19:15];</a>
<a name="892"><span class="lineNum">     892 </span>            :    assign i0r.rs2[4:0] = i0[24:20];</a>
<a name="893"><span class="lineNum">     893 </span>            :    assign i0r.rd[4:0]  = i0[11:7];</a>
<a name="894"><span class="lineNum">     894 </span>            : </a>
<a name="895"><span class="lineNum">     895 </span>            : </a>
<a name="896"><span class="lineNum">     896 </span>            :    assign dec_i0_rs1_en_d   =  i0_dp.rs1 &amp; (i0r.rs1[4:0] != 5'd0);  // if rs1_en=0 then read will be all 0's</a>
<a name="897"><span class="lineNum">     897 </span>            :    assign dec_i0_rs2_en_d   =  i0_dp.rs2 &amp; (i0r.rs2[4:0] != 5'd0);</a>
<a name="898"><span class="lineNum">     898 </span>            :    assign i0_rd_en_d        =  i0_dp.rd  &amp; (i0r.rd[4:0]  != 5'd0);</a>
<a name="899"><span class="lineNum">     899 </span>            : </a>
<a name="900"><span class="lineNum">     900 </span>            :    assign dec_i0_rs1_d[4:0] =  i0r.rs1[4:0];</a>
<a name="901"><span class="lineNum">     901 </span>            :    assign dec_i0_rs2_d[4:0] =  i0r.rs2[4:0];</a>
<a name="902"><span class="lineNum">     902 </span>            : </a>
<a name="903"><span class="lineNum">     903 </span>            : </a>
<a name="904"><span class="lineNum">     904 </span>            :    assign i0_jalimm20       =  i0_dp.jal &amp; i0_dp.imm20;   // jal</a>
<a name="905"><span class="lineNum">     905 </span>            :    assign i0_uiimm20        = ~i0_dp.jal &amp; i0_dp.imm20;</a>
<a name="906"><span class="lineNum">     906 </span>            : </a>
<a name="907"><span class="lineNum">     907 </span>            : </a>
<a name="908"><span class="lineNum">     908 </span>            :    // csr logic</a>
<a name="909"><span class="lineNum">     909 </span>            : </a>
<a name="910"><span class="lineNum">     910 </span>            :    assign dec_csr_ren_d  = i0_dp.csr_read &amp; i0_valid_d;</a>
<a name="911"><span class="lineNum">     911 </span>            :    assign csr_ren_qual_d = i0_dp.csr_read &amp; i0_legal_decode_d;</a>
<a name="912"><span class="lineNum">     912 </span>            : </a>
<a name="913"><span class="lineNum">     913 </span>            :    assign csr_clr_d =   i0_dp.csr_clr   &amp; i0_legal_decode_d;</a>
<a name="914"><span class="lineNum">     914 </span>            :    assign csr_set_d   = i0_dp.csr_set   &amp; i0_legal_decode_d;</a>
<a name="915"><span class="lineNum">     915 </span>            :    assign csr_write_d = i0_csr_write    &amp; i0_legal_decode_d;</a>
<a name="916"><span class="lineNum">     916 </span>            : </a>
<a name="917"><span class="lineNum">     917 </span>            :    assign i0_csr_write_only_d = i0_csr_write &amp; ~i0_dp.csr_read;</a>
<a name="918"><span class="lineNum">     918 </span>            : </a>
<a name="919"><span class="lineNum">     919 </span>            :    assign dec_csr_wen_unq_d = (i0_dp.csr_clr | i0_dp.csr_set | i0_csr_write) &amp; i0_valid_d;   // for csr legal, can't write read-only csr</a>
<a name="920"><span class="lineNum">     920 </span>            : </a>
<a name="921"><span class="lineNum">     921 </span>            :    assign dec_csr_any_unq_d = any_csr_d &amp; i0_valid_d;</a>
<a name="922"><span class="lineNum">     922 </span>            : </a>
<a name="923"><span class="lineNum">     923 </span>            : </a>
<a name="924"><span class="lineNum">     924 </span>            :    assign dec_csr_rdaddr_d[11:0] = {12{dec_csr_any_unq_d}} &amp; i0[31:20];</a>
<a name="925"><span class="lineNum">     925 </span>            :    assign dec_csr_rdaddr_r[11:0] = {12{~r_d.csrwen &amp; r_d.i0valid}} &amp; r_d.csraddr[11:0];</a>
<a name="926"><span class="lineNum">     926 </span>            :    assign dec_csr_wraddr_r[11:0] = {12{r_d.csrwen &amp; r_d.i0valid}} &amp; r_d.csraddr[11:0];</a>
<a name="927"><span class="lineNum">     927 </span>            : </a>
<a name="928"><span class="lineNum">     928 </span>            : </a>
<a name="929"><span class="lineNum">     929 </span>            :    // make sure csr doesn't write same cycle as dec_tlu_flush_lower_wb</a>
<a name="930"><span class="lineNum">     930 </span>            :    // also use valid so it's flushable</a>
<a name="931"><span class="lineNum">     931 </span>            :    assign dec_csr_wen_r = r_d.csrwen &amp; r_d.i0valid &amp; ~dec_tlu_i0_kill_writeb_r;</a>
<a name="932"><span class="lineNum">     932 </span>            : </a>
<a name="933"><span class="lineNum">     933 </span>            :    // If we are writing MIE or MSTATUS, hold off the external interrupt for a cycle on the write.</a>
<a name="934"><span class="lineNum">     934 </span>            :    assign dec_csr_stall_int_ff = ((r_d.csraddr[11:0] == 12'h300) | (r_d.csraddr[11:0] == 12'h304)) &amp; r_d.csrwen &amp; r_d.i0valid &amp; ~dec_tlu_i0_kill_writeb_wb;</a>
<a name="935"><span class="lineNum">     935 </span>            : </a>
<a name="936"><span class="lineNum">     936 </span>            : </a>
<a name="937"><span class="lineNum">     937 </span>            :    rvdff #(5) csrmiscff (.*,</a>
<a name="938"><span class="lineNum">     938 </span>            :                         .clk (active_clk),</a>
<a name="939"><span class="lineNum">     939 </span>            :                         .din ({csr_ren_qual_d, csr_clr_d, csr_set_d, csr_write_d, i0_dp.csr_imm}),</a>
<a name="940"><span class="lineNum">     940 </span>            :                         .dout({csr_read_x,     csr_clr_x, csr_set_x, csr_write_x, csr_imm_x})</a>
<a name="941"><span class="lineNum">     941 </span>            :                        );</a>
<a name="942"><span class="lineNum">     942 </span>            : </a>
<a name="943"><span class="lineNum">     943 </span>            : </a>
<a name="944"><span class="lineNum">     944 </span>            : </a>
<a name="945"><span class="lineNum">     945 </span>            : </a>
<a name="946"><span class="lineNum">     946 </span>            :    // perform the update operation if any</a>
<a name="947"><span class="lineNum">     947 </span>            : </a>
<a name="948"><span class="lineNum">     948 </span>            :    rvdffe #(37) csr_rddata_x_ff (.*, .en(i0_x_data_en &amp; any_csr_d), .din( {i0[19:15],dec_csr_rddata_d[31:0]}), .dout({csrimm_x[4:0],csr_rddata_x[31:0]}));</a>
<a name="949"><span class="lineNum">     949 </span>            : </a>
<a name="950"><span class="lineNum">     950 </span>            : </a>
<a name="951"><span class="lineNum">     951 </span>            :    assign csr_mask_x[31:0]       = ({32{ csr_imm_x}} &amp; {27'b0,csrimm_x[4:0]}) |</a>
<a name="952"><span class="lineNum">     952 </span>            :                                    ({32{~csr_imm_x}} &amp;  exu_csr_rs1_x[31:0] );</a>
<a name="953"><span class="lineNum">     953 </span>            : </a>
<a name="954"><span class="lineNum">     954 </span>            : </a>
<a name="955"><span class="lineNum">     955 </span>            :    assign write_csr_data_x[31:0] = ({32{csr_clr_x}}   &amp; (csr_rddata_x[31:0] &amp; ~csr_mask_x[31:0])) |</a>
<a name="956"><span class="lineNum">     956 </span>            :                                    ({32{csr_set_x}}   &amp; (csr_rddata_x[31:0] |  csr_mask_x[31:0])) |</a>
<a name="957"><span class="lineNum">     957 </span>            :                                    ({32{csr_write_x}} &amp; (                      csr_mask_x[31:0]));</a>
<a name="958"><span class="lineNum">     958 </span>            : </a>
<a name="959"><span class="lineNum">     959 </span>            : </a>
<a name="960"><span class="lineNum">     960 </span>            : // pause instruction</a>
<a name="961"><span class="lineNum">     961 </span>            : </a>
<a name="962"><span class="lineNum">     962 </span>            : </a>
<a name="963"><span class="lineNum">     963 </span>            : </a>
<a name="964"><span class="lineNum">     964 </span>            : </a>
<a name="965"><span class="lineNum">     965 </span>            :    assign clear_pause = (dec_tlu_flush_lower_r &amp; ~dec_tlu_flush_pause_r) |</a>
<a name="966"><span class="lineNum">     966 </span>            :                         (pause_state &amp; (write_csr_data[31:1] == 31'b0));        // if 0 or 1 then exit pause state - 1 cycle pause</a>
<a name="967"><span class="lineNum">     967 </span>            : </a>
<a name="968"><span class="lineNum">     968 </span>            :    assign pause_state_in = (dec_tlu_wr_pause_r | pause_state) &amp; ~clear_pause;</a>
<a name="969"><span class="lineNum">     969 </span>            : </a>
<a name="970"><span class="lineNum">     970 </span>            : </a>
<a name="971"><span class="lineNum">     971 </span>            : </a>
<a name="972"><span class="lineNum">     972 </span>            :    assign dec_pause_state = pause_state;</a>
<a name="973"><span class="lineNum">     973 </span>            : </a>
<a name="974"><span class="lineNum">     974 </span>            : </a>
<a name="975"><span class="lineNum">     975 </span>            : </a>
<a name="976"><span class="lineNum">     976 </span>            :       assign dec_pause_state_cg = pause_state &amp; ~tlu_wr_pause_r1 &amp; ~tlu_wr_pause_r2;</a>
<a name="977"><span class="lineNum">     977 </span>            : </a>
<a name="978"><span class="lineNum">     978 </span>            : // end pause</a>
<a name="979"><span class="lineNum">     979 </span>            : </a>
<a name="980"><span class="lineNum">     980 </span>            : </a>
<a name="981"><span class="lineNum">     981 </span>            :    assign csr_data_wen = ((csr_clr_x | csr_set_x | csr_write_x) &amp; csr_read_x) | dec_tlu_wr_pause_r | pause_state;</a>
<a name="982"><span class="lineNum">     982 </span>            : </a>
<a name="983"><span class="lineNum">     983 </span>            :    assign write_csr_data_in[31:0] = (pause_state)         ? (write_csr_data[31:0] - 32'b1) :</a>
<a name="984"><span class="lineNum">     984 </span>            :                                     (dec_tlu_wr_pause_r) ? dec_csr_wrdata_r[31:0] : write_csr_data_x[31:0];</a>
<a name="985"><span class="lineNum">     985 </span>            : </a>
<a name="986"><span class="lineNum">     986 </span>            :    // will hold until write-back at which time the CSR will be updated while GPR is possibly written with prior CSR</a>
<a name="987"><span class="lineNum">     987 </span>            :    rvdffe #(32) write_csr_ff (.*, .clk(free_l2clk), .en(csr_data_wen), .din(write_csr_data_in[31:0]), .dout(write_csr_data[31:0]));</a>
<a name="988"><span class="lineNum">     988 </span>            : </a>
<a name="989"><span class="lineNum">     989 </span>            :    assign pause_stall = pause_state;</a>
<a name="990"><span class="lineNum">     990 </span>            : </a>
<a name="991"><span class="lineNum">     991 </span>            :    // for csr write only data is produced by the alu</a>
<a name="992"><span class="lineNum">     992 </span>            :    assign dec_csr_wrdata_r[31:0]  = (r_d.csrwonly &amp; r_d.i0valid) ? i0_result_corr_r[31:0] : write_csr_data[31:0];</a>
<a name="993"><span class="lineNum">     993 </span>            : </a>
<a name="994"><span class="lineNum">     994 </span>            : </a>
<a name="995"><span class="lineNum">     995 </span>            : </a>
<a name="996"><span class="lineNum">     996 </span>            :    assign dec_i0_immed_d[31:0] =  i0_immed_d[31:0];</a>
<a name="997"><span class="lineNum">     997 </span>            : </a>
<a name="998"><span class="lineNum">     998 </span>            :    assign     i0_immed_d[31:0] = ({32{i0_dp.imm12}}                         &amp; { {20{i0[31]}},i0[31:20] }) |  // jalr</a>
<a name="999"><span class="lineNum">     999 </span>            :                                  ({32{i0_dp.shimm5}}                        &amp; {  27'b0,      i0[24:20] }) |</a>
<a name="1000"><span class="lineNum">    1000 </span>            :                                  ({32{i0_jalimm20}}                         &amp; { {12{i0[31]}},i0[19:12],i0[20],i0[30:21],1'b0}) |</a>
<a name="1001"><span class="lineNum">    1001 </span>            :                                  ({32{i0_uiimm20}}                          &amp; { i0[31:12],12'b0 }) |</a>
<a name="1002"><span class="lineNum">    1002 </span>            :                                  ({32{i0_csr_write_only_d &amp; i0_dp.csr_imm}} &amp; {  27'b0,      i0[19:15]});  // for csr's that only write csr, dont read csr</a>
<a name="1003"><span class="lineNum">    1003 </span>            : </a>
<a name="1004"><span class="lineNum">    1004 </span>            : </a>
<a name="1005"><span class="lineNum">    1005 </span>            :    // all conditional branches are currently predict_nt</a>
<a name="1006"><span class="lineNum">    1006 </span>            :    // change this to generate the sequential address for all other cases for NPC requirements at commit</a>
<a name="1007"><span class="lineNum">    1007 </span>            :    assign dec_i0_br_immed_d[12:1] = (i0_ap.predict_nt &amp; ~i0_dp.jal) ? i0_br_offset[11:0] : {10'b0,i0_ap_pc4,i0_ap_pc2};</a>
<a name="1008"><span class="lineNum">    1008 </span>            : </a>
<a name="1009"><span class="lineNum">    1009 </span>            : </a>
<a name="1010"><span class="lineNum">    1010 </span>            :    assign last_br_immed_d[12:1] = ((i0_ap.predict_nt) ? {10'b0,i0_ap_pc4,i0_ap_pc2} : i0_br_offset[11:0] );</a>
<a name="1011"><span class="lineNum">    1011 </span>            : </a>
<a name="1012"><span class="lineNum">    1012 </span>            :    assign i0_valid_d = dec_ib0_valid_d;</a>
<a name="1013"><span class="lineNum">    1013 </span>            : </a>
<a name="1014"><span class="lineNum">    1014 </span>            :    // load_stall includes bus_barrier</a>
<a name="1015"><span class="lineNum">    1015 </span>            : </a>
<a name="1016"><span class="lineNum">    1016 </span>            :    assign i0_load_stall_d = (i0_dp.load ) &amp; (lsu_load_stall_any | dma_dccm_stall_any);</a>
<a name="1017"><span class="lineNum">    1017 </span>            : </a>
<a name="1018"><span class="lineNum">    1018 </span>            :    assign i0_store_stall_d =  i0_dp.store &amp; (lsu_store_stall_any | dma_dccm_stall_any);</a>
<a name="1019"><span class="lineNum">    1019 </span>            : </a>
<a name="1020"><span class="lineNum">    1020 </span>            : </a>
<a name="1021"><span class="lineNum">    1021 </span>            : </a>
<a name="1022"><span class="lineNum">    1022 </span>            : // some CSR reads need to be presync'd</a>
<a name="1023"><span class="lineNum">    1023 </span>            :    assign i0_presync = i0_dp.presync | dec_tlu_presync_d | debug_fence_i | debug_fence_raw | dec_tlu_pipelining_disable;  // both fence's presync</a>
<a name="1024"><span class="lineNum">    1024 </span>            : </a>
<a name="1025"><span class="lineNum">    1025 </span>            : // some CSR writes need to be postsync'd</a>
<a name="1026"><span class="lineNum">    1026 </span>            :    assign i0_postsync = i0_dp.postsync | dec_tlu_postsync_d | debug_fence_i | // only fence_i postsync</a>
<a name="1027"><span class="lineNum">    1027 </span>            :                         (i0_csr_write_only_d &amp; (i0[31:20] == 12'h7c2));   // wr_pause must postsync</a>
<a name="1028"><span class="lineNum">    1028 </span>            : </a>
<a name="1029"><span class="lineNum">    1029 </span>            : </a>
<a name="1030"><span class="lineNum">    1030 </span>            : // debug fence csr</a>
<a name="1031"><span class="lineNum">    1031 </span>            :    assign debug_fence_i     = dec_debug_fence_d &amp; dbg_cmd_wrdata[0];</a>
<a name="1032"><span class="lineNum">    1032 </span>            :    assign debug_fence_raw   = dec_debug_fence_d &amp; dbg_cmd_wrdata[1];</a>
<a name="1033"><span class="lineNum">    1033 </span>            : </a>
<a name="1034"><span class="lineNum">    1034 </span>            :    assign debug_fence       = debug_fence_raw | debug_fence_i;    // fence_i causes a fence</a>
<a name="1035"><span class="lineNum">    1035 </span>            : </a>
<a name="1036"><span class="lineNum">    1036 </span>            :    assign i0_csr_write = i0_dp.csr_write &amp; ~dec_debug_fence_d;</a>
<a name="1037"><span class="lineNum">    1037 </span>            : // end debug</a>
<a name="1038"><span class="lineNum">    1038 </span>            : </a>
<a name="1039"><span class="lineNum">    1039 </span>            : </a>
<a name="1040"><span class="lineNum">    1040 </span>            :    // lets make ebreak, ecall, mret postsync, so break sync into pre and post</a>
<a name="1041"><span class="lineNum">    1041 </span>            : </a>
<a name="1042"><span class="lineNum">    1042 </span>            :    assign presync_stall      = (i0_presync &amp; prior_inflight_eff);</a>
<a name="1043"><span class="lineNum">    1043 </span>            : </a>
<a name="1044"><span class="lineNum">    1044 </span>            :    assign prior_inflight_eff = (i0_dp.div)  ?  prior_inflight_x  :  prior_inflight;</a>
<a name="1045"><span class="lineNum">    1045 </span>            : </a>
<a name="1046"><span class="lineNum">    1046 </span>            :    assign i0_div_prior_div_stall = i0_dp.div &amp; div_active;</a>
<a name="1047"><span class="lineNum">    1047 </span>            : </a>
<a name="1048"><span class="lineNum">    1048 </span>            :    // Raw block has everything excepts the stalls coming from the lsu</a>
<a name="1049"><span class="lineNum">    1049 </span>            :    assign i0_block_raw_d = (i0_dp.csr_read &amp; prior_csr_write) |</a>
<a name="1050"><span class="lineNum">    1050 </span>            :                             dec_extint_stall |</a>
<a name="1051"><span class="lineNum">    1051 </span>            :                             pause_stall |</a>
<a name="1052"><span class="lineNum">    1052 </span>            :                             leak1_i0_stall |</a>
<a name="1053"><span class="lineNum">    1053 </span>            :                             dec_tlu_debug_stall |</a>
<a name="1054"><span class="lineNum">    1054 </span>            :                             postsync_stall |</a>
<a name="1055"><span class="lineNum">    1055 </span>            :                             presync_stall  |</a>
<a name="1056"><span class="lineNum">    1056 </span>            :                             ((i0_dp.fence | debug_fence) &amp; ~lsu_idle) |</a>
<a name="1057"><span class="lineNum">    1057 </span>            :                             i0_nonblock_load_stall |</a>
<a name="1058"><span class="lineNum">    1058 </span>            :                             i0_load_block_d |</a>
<a name="1059"><span class="lineNum">    1059 </span>            :                             i0_nonblock_div_stall |</a>
<a name="1060"><span class="lineNum">    1060 </span>            :                             i0_div_prior_div_stall;</a>
<a name="1061"><span class="lineNum">    1061 </span>            : </a>
<a name="1062"><span class="lineNum">    1062 </span>            :    assign i0_block_d    = i0_block_raw_d | i0_store_stall_d | i0_load_stall_d;</a>
<a name="1063"><span class="lineNum">    1063 </span>            :    assign i0_exublock_d = i0_block_raw_d;</a>
<a name="1064"><span class="lineNum">    1064 </span>            : </a>
<a name="1065"><span class="lineNum">    1065 </span>            : </a>
<a name="1066"><span class="lineNum">    1066 </span>            :    // block reads if there is a prior csr write in the pipeline</a>
<a name="1067"><span class="lineNum">    1067 </span>            :    assign prior_csr_write = x_d.csrwonly |</a>
<a name="1068"><span class="lineNum">    1068 </span>            :                             r_d.csrwonly |</a>
<a name="1069"><span class="lineNum">    1069 </span>            :                             wbd.csrwonly;</a>
<a name="1070"><span class="lineNum">    1070 </span>            : </a>
<a name="1071"><span class="lineNum">    1071 </span>            : </a>
<a name="1072"><span class="lineNum">    1072 </span>            : </a>
<a name="1073"><span class="lineNum">    1073 </span>            :    if       (pt.BITMANIP_ZBB == 1)</a>
<a name="1074"><span class="lineNum">    1074 </span>            :      assign bitmanip_zbb_legal              =  1'b1;</a>
<a name="1075"><span class="lineNum">    1075 </span>            :    else</a>
<a name="1076"><span class="lineNum">    1076 </span>            :      assign bitmanip_zbb_legal              = ~(i0_dp.zbb &amp; ~i0_dp.zbp);</a>
<a name="1077"><span class="lineNum">    1077 </span>            : </a>
<a name="1078"><span class="lineNum">    1078 </span>            :    if       (pt.BITMANIP_ZBS == 1)</a>
<a name="1079"><span class="lineNum">    1079 </span>            :      assign bitmanip_zbs_legal              =  1'b1;</a>
<a name="1080"><span class="lineNum">    1080 </span>            :    else</a>
<a name="1081"><span class="lineNum">    1081 </span>            :      assign bitmanip_zbs_legal              = ~i0_dp.zbs;</a>
<a name="1082"><span class="lineNum">    1082 </span>            : </a>
<a name="1083"><span class="lineNum">    1083 </span>            :    if       (pt.BITMANIP_ZBE == 1)</a>
<a name="1084"><span class="lineNum">    1084 </span>            :      assign bitmanip_zbe_legal              =  1'b1;</a>
<a name="1085"><span class="lineNum">    1085 </span>            :    else</a>
<a name="1086"><span class="lineNum">    1086 </span>            :      assign bitmanip_zbe_legal              = ~(i0_dp.zbe &amp; ~i0_dp.zbp &amp; ~i0_dp.zbf);</a>
<a name="1087"><span class="lineNum">    1087 </span>            : </a>
<a name="1088"><span class="lineNum">    1088 </span>            :    if       (pt.BITMANIP_ZBC == 1)</a>
<a name="1089"><span class="lineNum">    1089 </span>            :      assign bitmanip_zbc_legal              =  1'b1;</a>
<a name="1090"><span class="lineNum">    1090 </span>            :    else</a>
<a name="1091"><span class="lineNum">    1091 </span>            :      assign bitmanip_zbc_legal              = ~i0_dp.zbc;</a>
<a name="1092"><span class="lineNum">    1092 </span>            : </a>
<a name="1093"><span class="lineNum">    1093 </span>            :    if       (pt.BITMANIP_ZBP == 1)</a>
<a name="1094"><span class="lineNum">    1094 </span>            :      assign bitmanip_zbp_legal              =  1'b1;</a>
<a name="1095"><span class="lineNum">    1095 </span>            :    else</a>
<a name="1096"><span class="lineNum">    1096 </span>            :      assign bitmanip_zbp_legal              = ~(i0_dp.zbp &amp; ~i0_dp.zbb &amp; ~i0_dp.zbe &amp; ~i0_dp.zbf);</a>
<a name="1097"><span class="lineNum">    1097 </span>            : </a>
<a name="1098"><span class="lineNum">    1098 </span>            :    if       (pt.BITMANIP_ZBR == 1)</a>
<a name="1099"><span class="lineNum">    1099 </span>            :      assign bitmanip_zbr_legal              =  1'b1;</a>
<a name="1100"><span class="lineNum">    1100 </span>            :    else</a>
<a name="1101"><span class="lineNum">    1101 </span>            :      assign bitmanip_zbr_legal              = ~i0_dp.zbr;</a>
<a name="1102"><span class="lineNum">    1102 </span>            : </a>
<a name="1103"><span class="lineNum">    1103 </span>            :    if       (pt.BITMANIP_ZBF == 1)</a>
<a name="1104"><span class="lineNum">    1104 </span>            :      assign bitmanip_zbf_legal              =  1'b1;</a>
<a name="1105"><span class="lineNum">    1105 </span>            :    else</a>
<a name="1106"><span class="lineNum">    1106 </span>            :      assign bitmanip_zbf_legal              = ~(i0_dp.zbf &amp; ~i0_dp.zbp &amp; ~i0_dp.zbe);</a>
<a name="1107"><span class="lineNum">    1107 </span>            : </a>
<a name="1108"><span class="lineNum">    1108 </span>            :    if (pt.BITMANIP_ZBA == 1)</a>
<a name="1109"><span class="lineNum">    1109 </span>            :      assign bitmanip_zba_legal              =  1'b1;</a>
<a name="1110"><span class="lineNum">    1110 </span>            :    else</a>
<a name="1111"><span class="lineNum">    1111 </span>            :      assign bitmanip_zba_legal              = ~i0_dp.zba;</a>
<a name="1112"><span class="lineNum">    1112 </span>            : </a>
<a name="1113"><span class="lineNum">    1113 </span>            :    if     ( (pt.BITMANIP_ZBB == 1) | (pt.BITMANIP_ZBP == 1) )</a>
<a name="1114"><span class="lineNum">    1114 </span>            :      assign bitmanip_zbb_zbp_legal          =  1'b1;</a>
<a name="1115"><span class="lineNum">    1115 </span>            :    else</a>
<a name="1116"><span class="lineNum">    1116 </span>            :      assign bitmanip_zbb_zbp_legal          = ~(i0_dp.zbb &amp; i0_dp.zbp &amp; ~i0_dp.zbf);                                  // added ~ZBF to exclude ZEXT.H</a>
<a name="1117"><span class="lineNum">    1117 </span>            : </a>
<a name="1118"><span class="lineNum">    1118 </span>            :    if     ( (pt.BITMANIP_ZBP == 1) | (pt.BITMANIP_ZBE == 1)  | (pt.BITMANIP_ZBF == 1))</a>
<a name="1119"><span class="lineNum">    1119 </span>            :      assign bitmanip_zbp_zbe_zbf_legal      =  1'b1;</a>
<a name="1120"><span class="lineNum">    1120 </span>            :    else</a>
<a name="1121"><span class="lineNum">    1121 </span>            :      assign bitmanip_zbp_zbe_zbf_legal      = ~(i0_dp.zbp &amp; i0_dp.zbe &amp;  i0_dp.zbf &amp; ~i0_dp.zbb);                     // added ~ZBB to exclude ZEXT.H</a>
<a name="1122"><span class="lineNum">    1122 </span>            : </a>
<a name="1123"><span class="lineNum">    1123 </span>            :    if     ( (pt.BITMANIP_ZBB == 1) | (pt.BITMANIP_ZBP == 1) | (pt.BITMANIP_ZBE == 1)  | (pt.BITMANIP_ZBF == 1))</a>
<a name="1124"><span class="lineNum">    1124 </span>            :      assign bitmanip_zbb_zbp_zbe_zbf_legal  =  1'b1;</a>
<a name="1125"><span class="lineNum">    1125 </span>            :    else</a>
<a name="1126"><span class="lineNum">    1126 </span>            :      assign bitmanip_zbb_zbp_zbe_zbf_legal  = ~(i0_dp.zbp &amp; i0_dp.zbe &amp;  i0_dp.zbf &amp;  i0_dp.zbb);                     // added only for ZEXT.H</a>
<a name="1127"><span class="lineNum">    1127 </span>            : </a>
<a name="1128"><span class="lineNum">    1128 </span>            : </a>
<a name="1129"><span class="lineNum">    1129 </span>            :    assign any_csr_d      =  i0_dp.csr_read | i0_csr_write;</a>
<a name="1130"><span class="lineNum">    1130 </span>            :    assign bitmanip_legal =  bitmanip_zbb_legal &amp; bitmanip_zbs_legal &amp; bitmanip_zbe_legal &amp; bitmanip_zbc_legal &amp; bitmanip_zbp_legal &amp; bitmanip_zbr_legal &amp; bitmanip_zbf_legal &amp; bitmanip_zba_legal &amp; bitmanip_zbb_zbp_legal &amp; bitmanip_zbp_zbe_zbf_legal &amp;  bitmanip_zbb_zbp_zbe_zbf_legal;</a>
<a name="1131"><span class="lineNum">    1131 </span>            : </a>
<a name="1132"><span class="lineNum">    1132 </span>            :    assign i0_legal       =  i0_dp.legal &amp; (~any_csr_d | dec_csr_legal_d) &amp; bitmanip_legal;</a>
<a name="1133"><span class="lineNum">    1133 </span>            : </a>
<a name="1134"><span class="lineNum">    1134 </span>            : </a>
<a name="1135"><span class="lineNum">    1135 </span>            : </a>
<a name="1136"><span class="lineNum">    1136 </span>            :    // illegal inst handling</a>
<a name="1137"><span class="lineNum">    1137 </span>            : </a>
<a name="1138"><span class="lineNum">    1138 </span>            : </a>
<a name="1139"><span class="lineNum">    1139 </span>            :    assign shift_illegal      = dec_i0_decode_d &amp; ~i0_legal;</a>
<a name="1140"><span class="lineNum">    1140 </span>            : </a>
<a name="1141"><span class="lineNum">    1141 </span>            :    assign illegal_inst_en    = shift_illegal &amp; ~illegal_lockout;</a>
<a name="1142"><span class="lineNum">    1142 </span>            : </a>
<a name="1143"><span class="lineNum">    1143 </span>            :    rvdffe #(32) illegal_any_ff (.*, .en(illegal_inst_en), .din(i0_inst_d[31:0]), .dout(dec_illegal_inst[31:0]));</a>
<a name="1144"><span class="lineNum">    1144 </span>            : </a>
<a name="1145"><span class="lineNum">    1145 </span>            :    assign illegal_lockout_in = (shift_illegal | illegal_lockout) &amp; ~flush_final_r;</a>
<a name="1146"><span class="lineNum">    1146 </span>            : </a>
<a name="1147"><span class="lineNum">    1147 </span>            : </a>
<a name="1148"><span class="lineNum">    1148 </span>            : </a>
<a name="1149"><span class="lineNum">    1149 </span>            :    // allow illegals to flow down the pipe</a>
<a name="1150"><span class="lineNum">    1150 </span>            :    assign dec_i0_decode_d = i0_valid_d &amp; ~i0_block_d    &amp; ~dec_tlu_flush_lower_r &amp; ~flush_final_r;</a>
<a name="1151"><span class="lineNum">    1151 </span>            :    assign i0_exudecode_d  = i0_valid_d &amp; ~i0_exublock_d &amp; ~dec_tlu_flush_lower_r &amp; ~flush_final_r;</a>
<a name="1152"><span class="lineNum">    1152 </span>            : </a>
<a name="1153"><span class="lineNum">    1153 </span>            :    // define i0 legal decode</a>
<a name="1154"><span class="lineNum">    1154 </span>            :    assign i0_legal_decode_d    = dec_i0_decode_d &amp; i0_legal;</a>
<a name="1155"><span class="lineNum">    1155 </span>            :    assign i0_exulegal_decode_d = i0_exudecode_d  &amp; i0_legal;</a>
<a name="1156"><span class="lineNum">    1156 </span>            : </a>
<a name="1157"><span class="lineNum">    1157 </span>            : </a>
<a name="1158"><span class="lineNum">    1158 </span>            :    // performance monitor signals</a>
<a name="1159"><span class="lineNum">    1159 </span>            :    assign dec_pmu_instr_decoded = dec_i0_decode_d;</a>
<a name="1160"><span class="lineNum">    1160 </span>            : </a>
<a name="1161"><span class="lineNum">    1161 </span>            :    assign dec_pmu_decode_stall = i0_valid_d &amp; ~dec_i0_decode_d;</a>
<a name="1162"><span class="lineNum">    1162 </span>            : </a>
<a name="1163"><span class="lineNum">    1163 </span>            :    assign dec_pmu_postsync_stall = postsync_stall &amp; i0_valid_d;</a>
<a name="1164"><span class="lineNum">    1164 </span>            :    assign dec_pmu_presync_stall  = presync_stall &amp; i0_valid_d;</a>
<a name="1165"><span class="lineNum">    1165 </span>            : </a>
<a name="1166"><span class="lineNum">    1166 </span>            : </a>
<a name="1167"><span class="lineNum">    1167 </span>            : </a>
<a name="1168"><span class="lineNum">    1168 </span>            :    // illegals will postsync</a>
<a name="1169"><span class="lineNum">    1169 </span>            :    assign ps_stall_in =  ( dec_i0_decode_d &amp; (i0_postsync | ~i0_legal) ) |</a>
<a name="1170"><span class="lineNum">    1170 </span>            :                          ( ps_stall &amp; prior_inflight_x                 );</a>
<a name="1171"><span class="lineNum">    1171 </span>            : </a>
<a name="1172"><span class="lineNum">    1172 </span>            : </a>
<a name="1173"><span class="lineNum">    1173 </span>            : </a>
<a name="1174"><span class="lineNum">    1174 </span>            :    assign postsync_stall =  ps_stall;</a>
<a name="1175"><span class="lineNum">    1175 </span>            : </a>
<a name="1176"><span class="lineNum">    1176 </span>            : </a>
<a name="1177"><span class="lineNum">    1177 </span>            :    assign prior_inflight_x    =  x_d.i0valid;</a>
<a name="1178"><span class="lineNum">    1178 </span>            :    assign prior_inflight_wb   =  r_d.i0valid;</a>
<a name="1179"><span class="lineNum">    1179 </span>            : </a>
<a name="1180"><span class="lineNum">    1180 </span>            :    assign prior_inflight = prior_inflight_x | prior_inflight_wb;</a>
<a name="1181"><span class="lineNum">    1181 </span>            : </a>
<a name="1182"><span class="lineNum">    1182 </span>            :    assign dec_i0_alu_decode_d = i0_exulegal_decode_d &amp; i0_dp.alu;</a>
<a name="1183"><span class="lineNum">    1183 </span>            :    assign dec_i0_branch_d     = i0_dp.condbr | i0_dp.jal | i0_br_error_all;</a>
<a name="1184"><span class="lineNum">    1184 </span>            : </a>
<a name="1185"><span class="lineNum">    1185 </span>            :    assign lsu_decode_d = i0_legal_decode_d    &amp; i0_dp.lsu;</a>
<a name="1186"><span class="lineNum">    1186 </span>            :    assign mul_decode_d = i0_exulegal_decode_d &amp; i0_dp.mul;</a>
<a name="1187"><span class="lineNum">    1187 </span>            :    assign div_decode_d = i0_exulegal_decode_d &amp; i0_dp.div;</a>
<a name="1188"><span class="lineNum">    1188 </span>            : </a>
<a name="1189"><span class="lineNum">    1189 </span>            :    assign dec_qual_lsu_d = i0_dp.lsu;</a>
<a name="1190"><span class="lineNum">    1190 </span>            : </a>
<a name="1191"><span class="lineNum">    1191 </span>            : </a>
<a name="1192"><span class="lineNum">    1192 </span>            : </a>
<a name="1193"><span class="lineNum">    1193 </span>            : </a>
<a name="1194"><span class="lineNum">    1194 </span>            : </a>
<a name="1195"><span class="lineNum">    1195 </span>            : // scheduling logic for alu</a>
<a name="1196"><span class="lineNum">    1196 </span>            : </a>
<a name="1197"><span class="lineNum">    1197 </span>            :    assign i0_rs1_depend_i0_x  = dec_i0_rs1_en_d &amp; x_d.i0v &amp; (x_d.i0rd[4:0] == i0r.rs1[4:0]);</a>
<a name="1198"><span class="lineNum">    1198 </span>            :    assign i0_rs1_depend_i0_r  = dec_i0_rs1_en_d &amp; r_d.i0v &amp; (r_d.i0rd[4:0] == i0r.rs1[4:0]);</a>
<a name="1199"><span class="lineNum">    1199 </span>            : </a>
<a name="1200"><span class="lineNum">    1200 </span>            :    assign i0_rs2_depend_i0_x  = dec_i0_rs2_en_d &amp; x_d.i0v &amp; (x_d.i0rd[4:0] == i0r.rs2[4:0]);</a>
<a name="1201"><span class="lineNum">    1201 </span>            :    assign i0_rs2_depend_i0_r  = dec_i0_rs2_en_d &amp; r_d.i0v &amp; (r_d.i0rd[4:0] == i0r.rs2[4:0]);</a>
<a name="1202"><span class="lineNum">    1202 </span>            : </a>
<a name="1203"><span class="lineNum">    1203 </span>            : </a>
<a name="1204"><span class="lineNum">    1204 </span>            : // order the producers as follows:  , i0_x, i0_r, i0_wb</a>
<a name="1205"><span class="lineNum">    1205 </span>            : </a>
<a name="1206"><span class="lineNum">    1206 </span>            :    assign {i0_rs1_class_d, i0_rs1_depth_d[1:0]} = (i0_rs1_depend_i0_x ) ? { i0_x_c,  2'd1  } :</a>
<a name="1207"><span class="lineNum">    1207 </span>            :                                                   (i0_rs1_depend_i0_r ) ? { i0_r_c,  2'd2  } : '0;</a>
<a name="1208"><span class="lineNum">    1208 </span>            : </a>
<a name="1209"><span class="lineNum">    1209 </span>            :    assign {i0_rs2_class_d, i0_rs2_depth_d[1:0]} = (i0_rs2_depend_i0_x ) ? { i0_x_c,  2'd1  } :</a>
<a name="1210"><span class="lineNum">    1210 </span>            :                                                   (i0_rs2_depend_i0_r ) ? { i0_r_c,  2'd2  } : '0;</a>
<a name="1211"><span class="lineNum">    1211 </span>            : </a>
<a name="1212"><span class="lineNum">    1212 </span>            : </a>
<a name="1213"><span class="lineNum">    1213 </span>            : // stores will bypass load data in the lsu pipe</a>
<a name="1214"><span class="lineNum">    1214 </span>            : </a>
<a name="1215"><span class="lineNum">    1215 </span>            :    if (pt.LOAD_TO_USE_PLUS1 == 1) begin : genblock</a>
<a name="1216"><span class="lineNum">    1216 </span>            :       assign i0_load_block_d = (i0_rs1_class_d.load &amp; i0_rs1_depth_d[0]) |</a>
<a name="1217"><span class="lineNum">    1217 </span>            :                                (i0_rs2_class_d.load &amp; i0_rs2_depth_d[0] &amp; ~i0_dp.store);</a>
<a name="1218"><span class="lineNum">    1218 </span>            : </a>
<a name="1219"><span class="lineNum">    1219 </span>            :       assign load_ldst_bypass_d    =  (i0_dp.load | i0_dp.store) &amp; i0_rs1_depth_d[1] &amp; i0_rs1_class_d.load;</a>
<a name="1220"><span class="lineNum">    1220 </span>            : </a>
<a name="1221"><span class="lineNum">    1221 </span>            :       assign store_data_bypass_d =                  i0_dp.store  &amp; i0_rs2_depth_d[1] &amp; i0_rs2_class_d.load;</a>
<a name="1222"><span class="lineNum">    1222 </span>            : </a>
<a name="1223"><span class="lineNum">    1223 </span>            :       assign store_data_bypass_m =                  i0_dp.store  &amp; i0_rs2_depth_d[0] &amp; i0_rs2_class_d.load;</a>
<a name="1224"><span class="lineNum">    1224 </span>            :    end</a>
<a name="1225"><span class="lineNum">    1225 </span>            :    else begin : genblock</a>
<a name="1226"><span class="lineNum">    1226 </span>            : </a>
<a name="1227"><span class="lineNum">    1227 </span>            :       assign i0_load_block_d = 1'b0;</a>
<a name="1228"><span class="lineNum">    1228 </span>            : </a>
<a name="1229"><span class="lineNum">    1229 </span>            :       assign load_ldst_bypass_d    =  (i0_dp.load | i0_dp.store) &amp; i0_rs1_depth_d[0] &amp; i0_rs1_class_d.load;</a>
<a name="1230"><span class="lineNum">    1230 </span>            : </a>
<a name="1231"><span class="lineNum">    1231 </span>            :       assign store_data_bypass_d =                  i0_dp.store  &amp; i0_rs2_depth_d[0] &amp; i0_rs2_class_d.load;</a>
<a name="1232"><span class="lineNum">    1232 </span>            : </a>
<a name="1233"><span class="lineNum">    1233 </span>            :       assign store_data_bypass_m = 1'b0;</a>
<a name="1234"><span class="lineNum">    1234 </span>            :    end</a>
<a name="1235"><span class="lineNum">    1235 </span>            : </a>
<a name="1236"><span class="lineNum">    1236 </span>            : </a>
<a name="1237"><span class="lineNum">    1237 </span>            : </a>
<a name="1238"><span class="lineNum">    1238 </span>            : </a>
<a name="1239"><span class="lineNum">    1239 </span>            : </a>
<a name="1240"><span class="lineNum">    1240 </span>            : </a>
<a name="1241"><span class="lineNum">    1241 </span>            :    assign dec_tlu_i0_valid_r     =  r_d.i0valid &amp; ~dec_tlu_flush_lower_wb;</a>
<a name="1242"><span class="lineNum">    1242 </span>            : </a>
<a name="1243"><span class="lineNum">    1243 </span>            : </a>
<a name="1244"><span class="lineNum">    1244 </span>            :    assign d_t.legal              =  i0_legal_decode_d;</a>
<a name="1245"><span class="lineNum">    1245 </span>            :    assign d_t.icaf               =  i0_icaf_d &amp; i0_legal_decode_d;                // dbecc is icaf exception</a>
<a name="1246"><span class="lineNum">    1246 </span>            :    assign d_t.icaf_second        =  dec_i0_icaf_second_d &amp; i0_legal_decode_d;     // this includes icaf and dbecc</a>
<a name="1247"><span class="lineNum">    1247 </span>            :    assign d_t.icaf_type[1:0]     =  dec_i0_icaf_type_d[1:0];</a>
<a name="1248"><span class="lineNum">    1248 </span>            : </a>
<a name="1249"><span class="lineNum">    1249 </span>            :    assign d_t.fence_i            = (i0_dp.fence_i | debug_fence_i) &amp; i0_legal_decode_d;</a>
<a name="1250"><span class="lineNum">    1250 </span>            : </a>
<a name="1251"><span class="lineNum">    1251 </span>            : // put pmu info into the trap packet</a>
<a name="1252"><span class="lineNum">    1252 </span>            :    assign d_t.pmu_i0_itype       =  i0_itype;</a>
<a name="1253"><span class="lineNum">    1253 </span>            :    assign d_t.pmu_i0_br_unpred   =  i0_br_unpred;</a>
<a name="1254"><span class="lineNum">    1254 </span>            :    assign d_t.pmu_divide         =  1'b0;</a>
<a name="1255"><span class="lineNum">    1255 </span>            :    assign d_t.pmu_lsu_misaligned =  1'b0;</a>
<a name="1256"><span class="lineNum">    1256 </span>            : </a>
<a name="1257"><span class="lineNum">    1257 </span>            :    assign d_t.i0trigger[3:0]     =  dec_i0_trigger_match_d[3:0] &amp; {4{dec_i0_decode_d}};</a>
<a name="1258"><span class="lineNum">    1258 </span>            : </a>
<a name="1259"><span class="lineNum">    1259 </span>            : </a>
<a name="1260"><span class="lineNum">    1260 </span>            : </a>
<a name="1261"><span class="lineNum">    1261 </span>            :    rvdfflie #( .WIDTH($bits(el2_trap_pkt_t)),.LEFT(9) ) trap_xff (.*, .en(i0_x_ctl_en), .din(d_t),  .dout(x_t));</a>
<a name="1262"><span class="lineNum">    1262 </span>            : </a>
<a name="1263"><span class="lineNum">    1263 </span><span class="lineCov">        162 :    always_comb begin</span></a>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineCov">        162 :       x_t_in = x_t;</span></a>
<a name="1265"><span class="lineNum">    1265 </span><span class="lineCov">        162 :       x_t_in.i0trigger[3:0] = x_t.i0trigger &amp; ~{4{dec_tlu_flush_lower_wb}};</span></a>
<a name="1266"><span class="lineNum">    1266 </span>            :    end</a>
<a name="1267"><span class="lineNum">    1267 </span>            : </a>
<a name="1268"><span class="lineNum">    1268 </span>            : </a>
<a name="1269"><span class="lineNum">    1269 </span>            :    rvdfflie  #( .WIDTH($bits(el2_trap_pkt_t)),.LEFT(9) ) trap_r_ff (.*, .en(i0_x_ctl_en), .din(x_t_in),  .dout(r_t));</a>
<a name="1270"><span class="lineNum">    1270 </span>            : </a>
<a name="1271"><span class="lineNum">    1271 </span>            : </a>
<a name="1272"><span class="lineNum">    1272 </span><span class="lineCov">        162 :     always_comb begin</span></a>
<a name="1273"><span class="lineNum">    1273 </span>            : </a>
<a name="1274"><span class="lineNum">    1274 </span><span class="lineCov">        162 :       r_t_in                             =  r_t;</span></a>
<a name="1275"><span class="lineNum">    1275 </span>            : </a>
<a name="1276"><span class="lineNum">    1276 </span><span class="lineCov">        162 :       r_t_in.i0trigger[3:0]              = ({4{(r_d.i0load | r_d.i0store)}} &amp; lsu_trigger_match_r[3:0]) | r_t.i0trigger[3:0];</span></a>
<a name="1277"><span class="lineNum">    1277 </span><span class="lineCov">        162 :       r_t_in.pmu_lsu_misaligned          = lsu_pmu_misaligned_r;   // only valid if a load/store is valid in DC3 stage</span></a>
<a name="1278"><span class="lineNum">    1278 </span>            : </a>
<a name="1279"><span class="lineNum">    1279 </span><span class="lineCov">      17982 :       if (dec_tlu_flush_lower_wb) r_t_in = '0 ;</span></a>
<a name="1280"><span class="lineNum">    1280 </span>            : </a>
<a name="1281"><span class="lineNum">    1281 </span>            :    end</a>
<a name="1282"><span class="lineNum">    1282 </span>            : </a>
<a name="1283"><span class="lineNum">    1283 </span>            : </a>
<a name="1284"><span class="lineNum">    1284 </span><span class="lineCov">        162 :    always_comb begin</span></a>
<a name="1285"><span class="lineNum">    1285 </span>            : </a>
<a name="1286"><span class="lineNum">    1286 </span><span class="lineCov">        162 :       dec_tlu_packet_r                 =  r_t_in;</span></a>
<a name="1287"><span class="lineNum">    1287 </span><span class="lineCov">        162 :       dec_tlu_packet_r.pmu_divide      =  r_d.i0div &amp; r_d.i0valid;</span></a>
<a name="1288"><span class="lineNum">    1288 </span>            : </a>
<a name="1289"><span class="lineNum">    1289 </span>            :    end</a>
<a name="1290"><span class="lineNum">    1290 </span>            : </a>
<a name="1291"><span class="lineNum">    1291 </span>            : </a>
<a name="1292"><span class="lineNum">    1292 </span>            : // end tlu stuff</a>
<a name="1293"><span class="lineNum">    1293 </span>            : </a>
<a name="1294"><span class="lineNum">    1294 </span>            : </a>
<a name="1295"><span class="lineNum">    1295 </span>            :    assign i0_d_c.mul                =  i0_dp.mul  &amp; i0_legal_decode_d;</a>
<a name="1296"><span class="lineNum">    1296 </span>            :    assign i0_d_c.load               =  i0_dp.load &amp; i0_legal_decode_d;</a>
<a name="1297"><span class="lineNum">    1297 </span>            :    assign i0_d_c.alu                =  i0_dp.alu  &amp; i0_legal_decode_d;</a>
<a name="1298"><span class="lineNum">    1298 </span>            : </a>
<a name="1299"><span class="lineNum">    1299 </span>            :    rvdffs #( $bits(el2_class_pkt_t) ) i0_x_c_ff   (.*, .en(i0_x_ctl_en),  .clk(active_clk), .din(i0_d_c),  .dout(i0_x_c));</a>
<a name="1300"><span class="lineNum">    1300 </span>            :    rvdffs #( $bits(el2_class_pkt_t) ) i0_r_c_ff   (.*, .en(i0_r_ctl_en),  .clk(active_clk), .din(i0_x_c),  .dout(i0_r_c));</a>
<a name="1301"><span class="lineNum">    1301 </span>            : </a>
<a name="1302"><span class="lineNum">    1302 </span>            : </a>
<a name="1303"><span class="lineNum">    1303 </span>            :    assign d_d.i0rd[4:0]             =  i0r.rd[4:0];</a>
<a name="1304"><span class="lineNum">    1304 </span>            :    assign d_d.i0v                   =  i0_rd_en_d  &amp; i0_legal_decode_d;</a>
<a name="1305"><span class="lineNum">    1305 </span>            :    assign d_d.i0valid               =  dec_i0_decode_d;  // has flush_final_r</a>
<a name="1306"><span class="lineNum">    1306 </span>            : </a>
<a name="1307"><span class="lineNum">    1307 </span>            :    assign d_d.i0load                =  i0_dp.load  &amp; i0_legal_decode_d;</a>
<a name="1308"><span class="lineNum">    1308 </span>            :    assign d_d.i0store               =  i0_dp.store &amp; i0_legal_decode_d;</a>
<a name="1309"><span class="lineNum">    1309 </span>            :    assign d_d.i0div                 =  i0_dp.div   &amp; i0_legal_decode_d;</a>
<a name="1310"><span class="lineNum">    1310 </span>            : </a>
<a name="1311"><span class="lineNum">    1311 </span>            : </a>
<a name="1312"><span class="lineNum">    1312 </span>            :    assign d_d.csrwen        =  dec_csr_wen_unq_d   &amp; i0_legal_decode_d;</a>
<a name="1313"><span class="lineNum">    1313 </span>            :    assign d_d.csrwonly      =  i0_csr_write_only_d &amp; dec_i0_decode_d;</a>
<a name="1314"><span class="lineNum">    1314 </span>            :    assign d_d.csraddr[11:0] =  i0[31:20]; // csr read/write address</a>
<a name="1315"><span class="lineNum">    1315 </span>            : </a>
<a name="1316"><span class="lineNum">    1316 </span>            : </a>
<a name="1317"><span class="lineNum">    1317 </span>            :    rvdff  #(3) i0cgff               (.*, .clk(active_clk),            .din(i0_pipe_en[3:1]), .dout(i0_pipe_en[2:0]));</a>
<a name="1318"><span class="lineNum">    1318 </span>            : </a>
<a name="1319"><span class="lineNum">    1319 </span>            :    assign i0_pipe_en[3]             =  dec_i0_decode_d;</a>
<a name="1320"><span class="lineNum">    1320 </span>            : </a>
<a name="1321"><span class="lineNum">    1321 </span>            :    assign i0_x_ctl_en               = (|i0_pipe_en[3:2] | clk_override);</a>
<a name="1322"><span class="lineNum">    1322 </span>            :    assign i0_r_ctl_en               = (|i0_pipe_en[2:1] | clk_override);</a>
<a name="1323"><span class="lineNum">    1323 </span>            :    assign i0_wb_ctl_en              = (|i0_pipe_en[1:0] | clk_override);</a>
<a name="1324"><span class="lineNum">    1324 </span>            :    assign i0_x_data_en              = ( i0_pipe_en[3]   | clk_override);</a>
<a name="1325"><span class="lineNum">    1325 </span>            :    assign i0_r_data_en              = ( i0_pipe_en[2]   | clk_override);</a>
<a name="1326"><span class="lineNum">    1326 </span>            :    assign i0_wb_data_en             = ( i0_pipe_en[1]   | clk_override);</a>
<a name="1327"><span class="lineNum">    1327 </span>            : </a>
<a name="1328"><span class="lineNum">    1328 </span>            :    assign dec_data_en[1:0]          = {i0_x_data_en, i0_r_data_en};</a>
<a name="1329"><span class="lineNum">    1329 </span>            :    assign dec_ctl_en[1:0]           = {i0_x_ctl_en,  i0_r_ctl_en};</a>
<a name="1330"><span class="lineNum">    1330 </span>            : </a>
<a name="1331"><span class="lineNum">    1331 </span>            : </a>
<a name="1332"><span class="lineNum">    1332 </span>            : </a>
<a name="1333"><span class="lineNum">    1333 </span>            :    rvdfflie #( .WIDTH($bits(el2_dest_pkt_t)),.LEFT(15) ) e1ff (.*, .en(i0_x_ctl_en), .din(d_d),  .dout(x_d));</a>
<a name="1334"><span class="lineNum">    1334 </span>            : </a>
<a name="1335"><span class="lineNum">    1335 </span><span class="lineCov">        162 :    always_comb begin</span></a>
<a name="1336"><span class="lineNum">    1336 </span><span class="lineCov">        162 :       x_d_in = x_d;</span></a>
<a name="1337"><span class="lineNum">    1337 </span>            : </a>
<a name="1338"><span class="lineNum">    1338 </span><span class="lineCov">        162 :       x_d_in.i0v         = x_d.i0v     &amp; ~dec_tlu_flush_lower_wb &amp; ~dec_tlu_flush_lower_r;</span></a>
<a name="1339"><span class="lineNum">    1339 </span><span class="lineCov">        162 :       x_d_in.i0valid     = x_d.i0valid &amp; ~dec_tlu_flush_lower_wb &amp; ~dec_tlu_flush_lower_r;</span></a>
<a name="1340"><span class="lineNum">    1340 </span>            :    end</a>
<a name="1341"><span class="lineNum">    1341 </span>            : </a>
<a name="1342"><span class="lineNum">    1342 </span>            :    rvdfflie #( .WIDTH($bits(el2_dest_pkt_t)), .LEFT(15) ) r_d_ff (.*, .en(i0_r_ctl_en), .din(x_d_in), .dout(r_d));</a>
<a name="1343"><span class="lineNum">    1343 </span>            : </a>
<a name="1344"><span class="lineNum">    1344 </span>            : </a>
<a name="1345"><span class="lineNum">    1345 </span><span class="lineCov">        162 :    always_comb begin</span></a>
<a name="1346"><span class="lineNum">    1346 </span>            : </a>
<a name="1347"><span class="lineNum">    1347 </span><span class="lineCov">        162 :         r_d_in = r_d;</span></a>
<a name="1348"><span class="lineNum">    1348 </span>            : </a>
<a name="1349"><span class="lineNum">    1349 </span>            : </a>
<a name="1350"><span class="lineNum">    1350 </span>            :       // for the bench</a>
<a name="1351"><span class="lineNum">    1351 </span><span class="lineCov">        162 :       r_d_in.i0rd[4:0]   =  r_d.i0rd[4:0];</span></a>
<a name="1352"><span class="lineNum">    1352 </span>            : </a>
<a name="1353"><span class="lineNum">    1353 </span><span class="lineCov">        162 :       r_d_in.i0v         = (r_d.i0v      &amp; ~dec_tlu_flush_lower_wb);</span></a>
<a name="1354"><span class="lineNum">    1354 </span><span class="lineCov">        162 :       r_d_in.i0valid     = (r_d.i0valid  &amp; ~dec_tlu_flush_lower_wb);</span></a>
<a name="1355"><span class="lineNum">    1355 </span>            : </a>
<a name="1356"><span class="lineNum">    1356 </span><span class="lineCov">        162 :       r_d_in.i0load      =  r_d.i0load   &amp; ~dec_tlu_flush_lower_wb;</span></a>
<a name="1357"><span class="lineNum">    1357 </span><span class="lineCov">        162 :       r_d_in.i0store     =  r_d.i0store  &amp; ~dec_tlu_flush_lower_wb;</span></a>
<a name="1358"><span class="lineNum">    1358 </span>            : </a>
<a name="1359"><span class="lineNum">    1359 </span>            :    end</a>
<a name="1360"><span class="lineNum">    1360 </span>            : </a>
<a name="1361"><span class="lineNum">    1361 </span>            : </a>
<a name="1362"><span class="lineNum">    1362 </span>            :    rvdfflie #(.WIDTH($bits(el2_dest_pkt_t)), .LEFT(15)) wbff (.*, .en(i0_wb_ctl_en), .din(r_d_in), .dout(wbd));</a>
<a name="1363"><span class="lineNum">    1363 </span>            : </a>
<a name="1364"><span class="lineNum">    1364 </span>            :    assign dec_i0_waddr_r[4:0]       =  r_d_in.i0rd[4:0];</a>
<a name="1365"><span class="lineNum">    1365 </span>            : </a>
<a name="1366"><span class="lineNum">    1366 </span>            :    assign     i0_wen_r              =  r_d_in.i0v &amp; ~dec_tlu_i0_kill_writeb_r;</a>
<a name="1367"><span class="lineNum">    1367 </span>            :    assign dec_i0_wen_r              =  i0_wen_r   &amp; ~r_d_in.i0div &amp; ~i0_load_kill_wen_r;  // don't write a nonblock load 1st time down the pipe</a>
<a name="1368"><span class="lineNum">    1368 </span>            :    assign dec_i0_wdata_r[31:0]      =  i0_result_corr_r[31:0];</a>
<a name="1369"><span class="lineNum">    1369 </span>            : </a>
<a name="1370"><span class="lineNum">    1370 </span>            : </a>
<a name="1371"><span class="lineNum">    1371 </span>            :    // divide stuff</a>
<a name="1372"><span class="lineNum">    1372 </span>            :    assign div_e1_to_r         = (x_d.i0div &amp; x_d.i0valid) |</a>
<a name="1373"><span class="lineNum">    1373 </span>            :                                 (r_d.i0div &amp; r_d.i0valid);</a>
<a name="1374"><span class="lineNum">    1374 </span>            : </a>
<a name="1375"><span class="lineNum">    1375 </span>            :    assign div_active_in = i0_div_decode_d | (div_active &amp; ~exu_div_wren &amp; ~nonblock_div_cancel);</a>
<a name="1376"><span class="lineNum">    1376 </span>            : </a>
<a name="1377"><span class="lineNum">    1377 </span>            : </a>
<a name="1378"><span class="lineNum">    1378 </span>            :    assign dec_div_active = div_active;</a>
<a name="1379"><span class="lineNum">    1379 </span>            : </a>
<a name="1380"><span class="lineNum">    1380 </span>            :    // nonblocking div scheme</a>
<a name="1381"><span class="lineNum">    1381 </span>            : </a>
<a name="1382"><span class="lineNum">    1382 </span>            :    assign i0_nonblock_div_stall  = (dec_i0_rs1_en_d &amp; div_active &amp; (div_waddr_wb[4:0] == i0r.rs1[4:0])) |</a>
<a name="1383"><span class="lineNum">    1383 </span>            :                                    (dec_i0_rs2_en_d &amp; div_active &amp; (div_waddr_wb[4:0] == i0r.rs2[4:0]));</a>
<a name="1384"><span class="lineNum">    1384 </span>            : </a>
<a name="1385"><span class="lineNum">    1385 </span>            : </a>
<a name="1386"><span class="lineNum">    1386 </span>            :    assign div_flush              = (x_d.i0div &amp; x_d.i0valid &amp; (x_d.i0rd[4:0]==5'b0)                           ) |</a>
<a name="1387"><span class="lineNum">    1387 </span>            :                                    (x_d.i0div &amp; x_d.i0valid &amp; dec_tlu_flush_lower_r                           ) |</a>
<a name="1388"><span class="lineNum">    1388 </span>            :                                    (r_d.i0div &amp; r_d.i0valid &amp; dec_tlu_flush_lower_r &amp; dec_tlu_i0_kill_writeb_r);</a>
<a name="1389"><span class="lineNum">    1389 </span>            : </a>
<a name="1390"><span class="lineNum">    1390 </span>            : </a>
<a name="1391"><span class="lineNum">    1391 </span>            :    // cancel if any younger inst committing this cycle to same dest as nonblock divide</a>
<a name="1392"><span class="lineNum">    1392 </span>            :    assign nonblock_div_cancel    = (div_active &amp;  div_flush) |</a>
<a name="1393"><span class="lineNum">    1393 </span>            :                                    (div_active &amp; ~div_e1_to_r &amp; (r_d.i0rd[4:0] == div_waddr_wb[4:0]) &amp; i0_wen_r);</a>
<a name="1394"><span class="lineNum">    1394 </span>            : </a>
<a name="1395"><span class="lineNum">    1395 </span>            :    assign dec_div_cancel         =  nonblock_div_cancel;</a>
<a name="1396"><span class="lineNum">    1396 </span>            : </a>
<a name="1397"><span class="lineNum">    1397 </span>            : </a>
<a name="1398"><span class="lineNum">    1398 </span>            : </a>
<a name="1399"><span class="lineNum">    1399 </span>            :    assign i0_div_decode_d            =  i0_legal_decode_d &amp; i0_dp.div;</a>
<a name="1400"><span class="lineNum">    1400 </span>            : </a>
<a name="1401"><span class="lineNum">    1401 </span>            : // for load_to_use_plus1, the load result data is merged in R stage instead of D</a>
<a name="1402"><span class="lineNum">    1402 </span>            : </a>
<a name="1403"><span class="lineNum">    1403 </span>            :    if ( pt.LOAD_TO_USE_PLUS1 == 1 ) begin : genblock1</a>
<a name="1404"><span class="lineNum">    1404 </span>            :       assign i0_result_x[31:0]          = exu_i0_result_x[31:0];</a>
<a name="1405"><span class="lineNum">    1405 </span>            :       assign i0_result_r[31:0]          = (r_d.i0v &amp; r_d.i0load) ? lsu_result_m[31:0] : i0_result_r_raw[31:0];</a>
<a name="1406"><span class="lineNum">    1406 </span>            :    end</a>
<a name="1407"><span class="lineNum">    1407 </span>            :    else begin : genblock1</a>
<a name="1408"><span class="lineNum">    1408 </span>            :       assign i0_result_x[31:0]          = (x_d.i0v &amp; x_d.i0load) ? lsu_result_m[31:0] : exu_i0_result_x[31:0];</a>
<a name="1409"><span class="lineNum">    1409 </span>            :       assign i0_result_r[31:0]          = i0_result_r_raw[31:0];</a>
<a name="1410"><span class="lineNum">    1410 </span>            :    end</a>
<a name="1411"><span class="lineNum">    1411 </span>            : </a>
<a name="1412"><span class="lineNum">    1412 </span>            : </a>
<a name="1413"><span class="lineNum">    1413 </span>            :    rvdffe #(32) i0_result_r_ff       (.*, .en(i0_r_data_en &amp; (x_d.i0v | x_d.csrwen | debug_valid_x)),  .din(i0_result_x[31:0]),       .dout(i0_result_r_raw[31:0]));</a>
<a name="1414"><span class="lineNum">    1414 </span>            : </a>
<a name="1415"><span class="lineNum">    1415 </span>            :    // correct lsu load data - don't use for bypass, do pass down the pipe</a>
<a name="1416"><span class="lineNum">    1416 </span>            :    assign i0_result_corr_r[31:0]     = (r_d.i0v &amp; r_d.i0load) ? lsu_result_corr_r[31:0] : i0_result_r_raw[31:0];</a>
<a name="1417"><span class="lineNum">    1417 </span>            : </a>
<a name="1418"><span class="lineNum">    1418 </span>            : </a>
<a name="1419"><span class="lineNum">    1419 </span>            :    rvdffe #(12) e1brpcff             (.*, .en(i0_x_data_en), .din(last_br_immed_d[12:1] ), .dout(last_br_immed_x[12:1]));</a>
<a name="1420"><span class="lineNum">    1420 </span>            : </a>
<a name="1421"><span class="lineNum">    1421 </span>            : </a>
<a name="1422"><span class="lineNum">    1422 </span>            : </a>
<a name="1423"><span class="lineNum">    1423 </span>            :    assign i0_wb_en                   =  i0_wb_data_en;</a>
<a name="1424"><span class="lineNum">    1424 </span>            : </a>
<a name="1425"><span class="lineNum">    1425 </span>            :    assign i0_inst_wb_in[31:0]        =  i0_inst_r[31:0];</a>
<a name="1426"><span class="lineNum">    1426 </span>            :    assign i0_inst_d[31:0]            = (dec_i0_pc4_d)    ?  i0[31:0]                                  :  {16'b0, ifu_i0_cinst[15:0]};</a>
<a name="1427"><span class="lineNum">    1427 </span>            : </a>
<a name="1428"><span class="lineNum">    1428 </span>            : </a>
<a name="1429"><span class="lineNum">    1429 </span>            :    assign trace_enable = ~dec_tlu_trace_disable;</a>
<a name="1430"><span class="lineNum">    1430 </span>            : </a>
<a name="1431"><span class="lineNum">    1431 </span>            : </a>
<a name="1432"><span class="lineNum">    1432 </span>            :    rvdffe #(.WIDTH(5),.OVERRIDE(1))  i0rdff  (.*, .en(i0_div_decode_d),        .din(i0r.rd[4:0]),             .dout(div_waddr_wb[4:0]));</a>
<a name="1433"><span class="lineNum">    1433 </span>            : </a>
<a name="1434"><span class="lineNum">    1434 </span>            :    rvdffe #(32) i0xinstff            (.*, .en(i0_x_data_en &amp; trace_enable),    .din(i0_inst_d[31:0]),         .dout(i0_inst_x[31:0]));</a>
<a name="1435"><span class="lineNum">    1435 </span>            :    rvdffe #(32) i0cinstff            (.*, .en(i0_r_data_en &amp; trace_enable),    .din(i0_inst_x[31:0]),         .dout(i0_inst_r[31:0]));</a>
<a name="1436"><span class="lineNum">    1436 </span>            : </a>
<a name="1437"><span class="lineNum">    1437 </span>            :    rvdffe #(32) i0wbinstff           (.*, .en(i0_wb_en &amp; trace_enable),        .din(i0_inst_wb_in[31:0]),     .dout(i0_inst_wb[31:0]));</a>
<a name="1438"><span class="lineNum">    1438 </span>            :    rvdffe #(31) i0wbpcff             (.*, .en(i0_wb_en &amp; trace_enable),        .din(dec_tlu_i0_pc_r[31:1]),   .dout(  i0_pc_wb[31:1]));</a>
<a name="1439"><span class="lineNum">    1439 </span>            : </a>
<a name="1440"><span class="lineNum">    1440 </span>            :    assign dec_i0_inst_wb[31:0] = i0_inst_wb[31:0];</a>
<a name="1441"><span class="lineNum">    1441 </span>            :    assign dec_i0_pc_wb[31:1] = i0_pc_wb[31:1];</a>
<a name="1442"><span class="lineNum">    1442 </span>            : </a>
<a name="1443"><span class="lineNum">    1443 </span>            : </a>
<a name="1444"><span class="lineNum">    1444 </span>            : </a>
<a name="1445"><span class="lineNum">    1445 </span>            :    rvdffpcie #(31) i0_pc_r_ff           (.*, .en(i0_r_data_en), .din(exu_i0_pc_x[31:1]), .dout(dec_i0_pc_r[31:1]));</a>
<a name="1446"><span class="lineNum">    1446 </span>            : </a>
<a name="1447"><span class="lineNum">    1447 </span>            :    assign dec_tlu_i0_pc_r[31:1]      = dec_i0_pc_r[31:1];</a>
<a name="1448"><span class="lineNum">    1448 </span>            : </a>
<a name="1449"><span class="lineNum">    1449 </span>            : </a>
<a name="1450"><span class="lineNum">    1450 </span>            :    rvbradder ibradder_correct (</a>
<a name="1451"><span class="lineNum">    1451 </span>            :                      .pc(exu_i0_pc_x[31:1]),</a>
<a name="1452"><span class="lineNum">    1452 </span>            :                      .offset(last_br_immed_x[12:1]),</a>
<a name="1453"><span class="lineNum">    1453 </span>            :                      .dout(pred_correct_npc_x[31:1]));</a>
<a name="1454"><span class="lineNum">    1454 </span>            : </a>
<a name="1455"><span class="lineNum">    1455 </span>            : </a>
<a name="1456"><span class="lineNum">    1456 </span>            : </a>
<a name="1457"><span class="lineNum">    1457 </span>            :    // add nonblock load rs1/rs2 bypass cases</a>
<a name="1458"><span class="lineNum">    1458 </span>            : </a>
<a name="1459"><span class="lineNum">    1459 </span>            :    assign i0_rs1_nonblock_load_bypass_en_d  = dec_i0_rs1_en_d &amp; dec_nonblock_load_wen &amp; (dec_nonblock_load_waddr[4:0] == i0r.rs1[4:0]);</a>
<a name="1460"><span class="lineNum">    1460 </span>            : </a>
<a name="1461"><span class="lineNum">    1461 </span>            :    assign i0_rs2_nonblock_load_bypass_en_d  = dec_i0_rs2_en_d &amp; dec_nonblock_load_wen &amp; (dec_nonblock_load_waddr[4:0] == i0r.rs2[4:0]);</a>
<a name="1462"><span class="lineNum">    1462 </span>            : </a>
<a name="1463"><span class="lineNum">    1463 </span>            : </a>
<a name="1464"><span class="lineNum">    1464 </span>            : </a>
<a name="1465"><span class="lineNum">    1465 </span>            :    // bit 2 is priority match, bit 0 lowest priority, i0_x, i0_r</a>
<a name="1466"><span class="lineNum">    1466 </span>            : </a>
<a name="1467"><span class="lineNum">    1467 </span>            :    assign i0_rs1bypass[2]                =  i0_rs1_depth_d[0] &amp; (i0_rs1_class_d.alu | i0_rs1_class_d.mul                      );</a>
<a name="1468"><span class="lineNum">    1468 </span>            :    assign i0_rs1bypass[1]                =  i0_rs1_depth_d[0] &amp; (                                          i0_rs1_class_d.load);</a>
<a name="1469"><span class="lineNum">    1469 </span>            :    assign i0_rs1bypass[0]                =  i0_rs1_depth_d[1] &amp; (i0_rs1_class_d.alu | i0_rs1_class_d.mul | i0_rs1_class_d.load);</a>
<a name="1470"><span class="lineNum">    1470 </span>            : </a>
<a name="1471"><span class="lineNum">    1471 </span>            :    assign i0_rs2bypass[2]                =  i0_rs2_depth_d[0] &amp; (i0_rs2_class_d.alu | i0_rs2_class_d.mul                      );</a>
<a name="1472"><span class="lineNum">    1472 </span>            :    assign i0_rs2bypass[1]                =  i0_rs2_depth_d[0] &amp; (                                          i0_rs2_class_d.load);</a>
<a name="1473"><span class="lineNum">    1473 </span>            :    assign i0_rs2bypass[0]                =  i0_rs2_depth_d[1] &amp; (i0_rs2_class_d.alu | i0_rs2_class_d.mul | i0_rs2_class_d.load);</a>
<a name="1474"><span class="lineNum">    1474 </span>            : </a>
<a name="1475"><span class="lineNum">    1475 </span>            : </a>
<a name="1476"><span class="lineNum">    1476 </span>            :    assign dec_i0_rs1_bypass_en_d[3]      =  i0_rs1_nonblock_load_bypass_en_d &amp; ~i0_rs1bypass[0] &amp; ~i0_rs1bypass[1] &amp; ~i0_rs1bypass[2];</a>
<a name="1477"><span class="lineNum">    1477 </span>            :    assign dec_i0_rs1_bypass_en_d[2]      =  i0_rs1bypass[2];</a>
<a name="1478"><span class="lineNum">    1478 </span>            :    assign dec_i0_rs1_bypass_en_d[1]      =  i0_rs1bypass[1];</a>
<a name="1479"><span class="lineNum">    1479 </span>            :    assign dec_i0_rs1_bypass_en_d[0]      =  i0_rs1bypass[0];</a>
<a name="1480"><span class="lineNum">    1480 </span>            : </a>
<a name="1481"><span class="lineNum">    1481 </span>            :    assign dec_i0_rs2_bypass_en_d[3]      =  i0_rs2_nonblock_load_bypass_en_d &amp; ~i0_rs2bypass[0] &amp; ~i0_rs2bypass[1] &amp; ~i0_rs2bypass[2];</a>
<a name="1482"><span class="lineNum">    1482 </span>            :    assign dec_i0_rs2_bypass_en_d[2]      =  i0_rs2bypass[2];</a>
<a name="1483"><span class="lineNum">    1483 </span>            :    assign dec_i0_rs2_bypass_en_d[1]      =  i0_rs2bypass[1];</a>
<a name="1484"><span class="lineNum">    1484 </span>            :    assign dec_i0_rs2_bypass_en_d[0]      =  i0_rs2bypass[0];</a>
<a name="1485"><span class="lineNum">    1485 </span>            : </a>
<a name="1486"><span class="lineNum">    1486 </span>            : </a>
<a name="1487"><span class="lineNum">    1487 </span>            :    assign dec_i0_result_r[31:0]          =  i0_result_r[31:0];</a>
<a name="1488"><span class="lineNum">    1488 </span>            : </a>
<a name="1489"><span class="lineNum">    1489 </span>            : </a>
<a name="1490"><span class="lineNum">    1490 </span>            : endmodule // el2_dec_decode_ctl</a>
<a name="1491"><span class="lineNum">    1491 </span>            : </a>
<a name="1492"><span class="lineNum">    1492 </span>            : // file &quot;decode&quot; is human readable file that has all of the instruction decodes</a>
<a name="1493"><span class="lineNum">    1493 </span>            : // defined and is part of git repo. Modify this file as needed.</a>
<a name="1494"><span class="lineNum">    1494 </span>            : //</a>
<a name="1495"><span class="lineNum">    1495 </span>            : // The tools needed are &quot;coredecode&quot;, &quot;addasign&quot; and &quot;espresso&quot;. The first two</a>
<a name="1496"><span class="lineNum">    1496 </span>            : // can be found in this repo under /tools. Espresso can be found in another</a>
<a name="1497"><span class="lineNum">    1497 </span>            : // repo (https://github.com/chipsalliance/espresso).</a>
<a name="1498"><span class="lineNum">    1498 </span>            : //  IMPORTANT: use Espresso v2.4 (git tag v2.4)</a>
<a name="1499"><span class="lineNum">    1499 </span>            : //</a>
<a name="1500"><span class="lineNum">    1500 </span>            : // To generate instruction decoding equations do:</a>
<a name="1501"><span class="lineNum">    1501 </span>            : //  1) coredecode -in decode &gt; coredecode.e</a>
<a name="1502"><span class="lineNum">    1502 </span>            : //  2) espresso -Dso -oeqntott &lt; coredecode.e | addassign -pre out. &gt; equations</a>
<a name="1503"><span class="lineNum">    1503 </span>            : //  3) copy-paste assignments from the file &quot;equations&quot; and replace ones below.</a>
<a name="1504"><span class="lineNum">    1504 </span>            : //</a>
<a name="1505"><span class="lineNum">    1505 </span>            : // To generate instruction legality check equation do:</a>
<a name="1506"><span class="lineNum">    1506 </span>            : //  1) coredecode -in decode -legal &gt; legal.e</a>
<a name="1507"><span class="lineNum">    1507 </span>            : //  2) espresso -Dso -oeqntott &lt; legal.e | addassign -pre out. &gt; legal</a>
<a name="1508"><span class="lineNum">    1508 </span>            : //  3) copy-paste assignment from the file &quot;legal&quot; and replace the one below.</a>
<a name="1509"><span class="lineNum">    1509 </span>            : </a>
<a name="1510"><span class="lineNum">    1510 </span>            : module el2_dec_dec_ctl</a>
<a name="1511"><span class="lineNum">    1511 </span>            :   import el2_pkg::*;</a>
<a name="1512"><span class="lineNum">    1512 </span>            : (</a>
<a name="1513"><span class="lineNum">    1513 </span><span class="lineCov">     354063 :     input logic [31:0] inst,</span></a>
<a name="1514"><span class="lineNum">    1514 </span><span class="lineCov">         88 :     output el2_dec_pkt_t out</span></a>
<a name="1515"><span class="lineNum">    1515 </span>            : );</a>
<a name="1516"><span class="lineNum">    1516 </span>            : </a>
<a name="1517"><span class="lineNum">    1517 </span><span class="lineCov">     354063 :   logic [31:0] i;</span></a>
<a name="1518"><span class="lineNum">    1518 </span>            : </a>
<a name="1519"><span class="lineNum">    1519 </span>            :   assign i[31:0] = inst[31:0];</a>
<a name="1520"><span class="lineNum">    1520 </span>            : </a>
<a name="1521"><span class="lineNum">    1521 </span>            :   assign out.alu = (i[30]&amp;i[24]&amp;i[23]&amp;!i[22]&amp;!i[21]&amp;!i[20]&amp;i[14]&amp;!i[5]&amp;i[4]) | (i[30]</a>
<a name="1522"><span class="lineNum">    1522 </span>            :     &amp;!i[27]&amp;!i[24]&amp;i[4]) | (!i[30]&amp;!i[25]&amp;i[13]&amp;i[12]) | (!i[29]&amp;!i[27]</a>
<a name="1523"><span class="lineNum">    1523 </span>            :     &amp;!i[5]&amp;i[4]) | (i[27]&amp;i[25]&amp;i[14]&amp;i[4]) | (!i[29]&amp;!i[25]&amp;!i[13]&amp;!i[12]</a>
<a name="1524"><span class="lineNum">    1524 </span>            :     &amp;i[4]) | (i[29]&amp;i[27]&amp;!i[14]&amp;i[12]&amp;i[4]) | (!i[27]&amp;i[14]&amp;!i[5]&amp;i[4]) | (</a>
<a name="1525"><span class="lineNum">    1525 </span>            :     i[30]&amp;!i[29]&amp;!i[13]&amp;i[4]) | (!i[27]&amp;!i[25]&amp;i[5]&amp;i[4]) | (i[13]&amp;!i[5]</a>
<a name="1526"><span class="lineNum">    1526 </span>            :     &amp;i[4]) | (i[6]) | (!i[30]&amp;i[29]&amp;!i[24]&amp;!i[23]&amp;i[22]&amp;i[21]&amp;i[20]&amp;!i[5]</a>
<a name="1527"><span class="lineNum">    1527 </span>            :     &amp;i[4]) | (i[2]) | (!i[12]&amp;!i[5]&amp;i[4]);</a>
<a name="1528"><span class="lineNum">    1528 </span>            : </a>
<a name="1529"><span class="lineNum">    1529 </span>            :   assign out.rs1 = (!i[13]&amp;i[11]&amp;!i[2]) | (!i[13]&amp;i[10]&amp;!i[2]) | (i[19]&amp;i[13]&amp;!i[2]) | (</a>
<a name="1530"><span class="lineNum">    1530 </span>            :     !i[13]&amp;i[9]&amp;!i[2]) | (i[18]&amp;i[13]&amp;!i[2]) | (!i[13]&amp;i[8]&amp;!i[2]) | (</a>
<a name="1531"><span class="lineNum">    1531 </span>            :     i[17]&amp;i[13]&amp;!i[2]) | (!i[13]&amp;i[7]&amp;!i[2]) | (i[16]&amp;i[13]&amp;!i[2]) | (</a>
<a name="1532"><span class="lineNum">    1532 </span>            :     i[15]&amp;i[13]&amp;!i[2]) | (!i[4]&amp;!i[2]) | (!i[14]&amp;!i[13]&amp;i[6]&amp;!i[3]) | (</a>
<a name="1533"><span class="lineNum">    1533 </span>            :     !i[6]&amp;!i[2]);</a>
<a name="1534"><span class="lineNum">    1534 </span>            : </a>
<a name="1535"><span class="lineNum">    1535 </span>            :   assign out.rs2 = (i[5] &amp; !i[4] &amp; !i[2]) | (!i[6] &amp; i[5] &amp; !i[2]);</a>
<a name="1536"><span class="lineNum">    1536 </span>            : </a>
<a name="1537"><span class="lineNum">    1537 </span>            :   assign out.imm12 = (!i[4]&amp;!i[3]&amp;i[2]) | (i[13]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (!i[13]&amp;!i[12]</a>
<a name="1538"><span class="lineNum">    1538 </span>            :     &amp;i[6]&amp;i[4]) | (!i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</a>
<a name="1539"><span class="lineNum">    1539 </span>            : </a>
<a name="1540"><span class="lineNum">    1540 </span>            :   assign out.rd = (!i[5] &amp; !i[2]) | (i[5] &amp; i[2]) | (i[4]);</a>
<a name="1541"><span class="lineNum">    1541 </span>            : </a>
<a name="1542"><span class="lineNum">    1542 </span>            :   assign out.shimm5 = (!i[29]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[27]&amp;!i[13]&amp;i[12]</a>
<a name="1543"><span class="lineNum">    1543 </span>            :     &amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</a>
<a name="1544"><span class="lineNum">    1544 </span>            : </a>
<a name="1545"><span class="lineNum">    1545 </span>            :   assign out.imm20 = (i[5] &amp; i[3]) | (i[4] &amp; i[2]);</a>
<a name="1546"><span class="lineNum">    1546 </span>            : </a>
<a name="1547"><span class="lineNum">    1547 </span>            :   assign out.pc = (!i[5] &amp; !i[3] &amp; i[2]) | (i[5] &amp; i[3]);</a>
<a name="1548"><span class="lineNum">    1548 </span>            : </a>
<a name="1549"><span class="lineNum">    1549 </span>            :   assign out.load = (!i[5] &amp; !i[4] &amp; !i[2]);</a>
<a name="1550"><span class="lineNum">    1550 </span>            : </a>
<a name="1551"><span class="lineNum">    1551 </span>            :   assign out.store = (!i[6] &amp; i[5] &amp; !i[4]);</a>
<a name="1552"><span class="lineNum">    1552 </span>            : </a>
<a name="1553"><span class="lineNum">    1553 </span>            :   assign out.lsu = (!i[6] &amp; !i[4] &amp; !i[2]);</a>
<a name="1554"><span class="lineNum">    1554 </span>            : </a>
<a name="1555"><span class="lineNum">    1555 </span>            :   assign out.add = (!i[14]&amp;!i[13]&amp;!i[12]&amp;!i[5]&amp;i[4]) | (!i[5]&amp;!i[3]&amp;i[2]) | (!i[30]</a>
<a name="1556"><span class="lineNum">    1556 </span>            :     &amp;!i[25]&amp;!i[14]&amp;!i[13]&amp;!i[12]&amp;!i[6]&amp;i[4]&amp;!i[2]);</a>
<a name="1557"><span class="lineNum">    1557 </span>            : </a>
<a name="1558"><span class="lineNum">    1558 </span>            :   assign out.sub = (i[30]&amp;!i[14]&amp;!i[12]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]) | (!i[29]&amp;!i[25]&amp;!i[14]</a>
<a name="1559"><span class="lineNum">    1559 </span>            :     &amp;i[13]&amp;!i[6]&amp;i[4]&amp;!i[2]) | (i[27]&amp;i[25]&amp;i[14]&amp;!i[6]&amp;i[5]&amp;!i[2]) | (</a>
<a name="1560"><span class="lineNum">    1560 </span>            :     !i[14]&amp;i[13]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[6]&amp;!i[4]&amp;!i[2]);</a>
<a name="1561"><span class="lineNum">    1561 </span>            : </a>
<a name="1562"><span class="lineNum">    1562 </span>            :   assign out.land = (!i[27]&amp;!i[25]&amp;i[14]&amp;i[13]&amp;i[12]&amp;!i[6]&amp;!i[2]) | (i[14]&amp;i[13]&amp;i[12]</a>
<a name="1563"><span class="lineNum">    1563 </span>            :     &amp;!i[5]&amp;!i[2]);</a>
<a name="1564"><span class="lineNum">    1564 </span>            : </a>
<a name="1565"><span class="lineNum">    1565 </span>            :   assign out.lor = (!i[29]&amp;!i[27]&amp;!i[25]&amp;i[14]&amp;i[13]&amp;!i[12]&amp;!i[6]&amp;!i[2]) | (!i[6]&amp;i[3]) | (</a>
<a name="1566"><span class="lineNum">    1566 </span>            :     i[5]&amp;i[4]&amp;i[2]) | (!i[13]&amp;!i[12]&amp;i[6]&amp;i[4]) | (i[14]&amp;i[13]&amp;!i[12]</a>
<a name="1567"><span class="lineNum">    1567 </span>            :     &amp;!i[5]&amp;!i[2]);</a>
<a name="1568"><span class="lineNum">    1568 </span>            : </a>
<a name="1569"><span class="lineNum">    1569 </span>            :   assign out.lxor = (!i[29]&amp;!i[27]&amp;!i[25]&amp;i[14]&amp;!i[13]&amp;!i[12]&amp;i[4]&amp;!i[2]) | (i[14]</a>
<a name="1570"><span class="lineNum">    1570 </span>            :     &amp;!i[13]&amp;!i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</a>
<a name="1571"><span class="lineNum">    1571 </span>            : </a>
<a name="1572"><span class="lineNum">    1572 </span>            :   assign out.sll = (!i[29] &amp; !i[27] &amp; !i[25] &amp; !i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</a>
<a name="1573"><span class="lineNum">    1573 </span>            : </a>
<a name="1574"><span class="lineNum">    1574 </span>            :   assign out.sra = (i[30] &amp; !i[29] &amp; !i[27] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</a>
<a name="1575"><span class="lineNum">    1575 </span>            : </a>
<a name="1576"><span class="lineNum">    1576 </span>            :   assign out.srl = (!i[30] &amp; !i[27] &amp; !i[25] &amp; i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</a>
<a name="1577"><span class="lineNum">    1577 </span>            : </a>
<a name="1578"><span class="lineNum">    1578 </span>            :   assign out.slt = (!i[29]&amp;!i[25]&amp;!i[14]&amp;i[13]&amp;!i[6]&amp;i[4]&amp;!i[2]) | (!i[14]&amp;i[13]&amp;!i[5]</a>
<a name="1579"><span class="lineNum">    1579 </span>            :     &amp;i[4]&amp;!i[2]);</a>
<a name="1580"><span class="lineNum">    1580 </span>            : </a>
<a name="1581"><span class="lineNum">    1581 </span>            :   assign out.unsign = (!i[14]&amp;i[13]&amp;i[12]&amp;!i[5]&amp;!i[2]) | (i[13]&amp;i[6]&amp;!i[4]&amp;!i[2]) | (</a>
<a name="1582"><span class="lineNum">    1582 </span>            :     i[14]&amp;!i[5]&amp;!i[4]) | (!i[25]&amp;!i[14]&amp;i[13]&amp;i[12]&amp;!i[6]&amp;!i[2]) | (</a>
<a name="1583"><span class="lineNum">    1583 </span>            :     i[25]&amp;i[14]&amp;i[12]&amp;!i[6]&amp;i[5]&amp;!i[2]);</a>
<a name="1584"><span class="lineNum">    1584 </span>            : </a>
<a name="1585"><span class="lineNum">    1585 </span>            :   assign out.condbr = (i[6] &amp; !i[4] &amp; !i[2]);</a>
<a name="1586"><span class="lineNum">    1586 </span>            : </a>
<a name="1587"><span class="lineNum">    1587 </span>            :   assign out.beq = (!i[14] &amp; !i[12] &amp; i[6] &amp; !i[4] &amp; !i[2]);</a>
<a name="1588"><span class="lineNum">    1588 </span>            : </a>
<a name="1589"><span class="lineNum">    1589 </span>            :   assign out.bne = (!i[14] &amp; i[12] &amp; i[6] &amp; !i[4] &amp; !i[2]);</a>
<a name="1590"><span class="lineNum">    1590 </span>            : </a>
<a name="1591"><span class="lineNum">    1591 </span>            :   assign out.bge = (i[14] &amp; i[12] &amp; i[5] &amp; !i[4] &amp; !i[2]);</a>
<a name="1592"><span class="lineNum">    1592 </span>            : </a>
<a name="1593"><span class="lineNum">    1593 </span>            :   assign out.blt = (i[14] &amp; !i[12] &amp; i[5] &amp; !i[4] &amp; !i[2]);</a>
<a name="1594"><span class="lineNum">    1594 </span>            : </a>
<a name="1595"><span class="lineNum">    1595 </span>            :   assign out.jal = (i[6] &amp; i[2]);</a>
<a name="1596"><span class="lineNum">    1596 </span>            : </a>
<a name="1597"><span class="lineNum">    1597 </span>            :   assign out.by = (!i[13] &amp; !i[12] &amp; !i[6] &amp; !i[4] &amp; !i[2]);</a>
<a name="1598"><span class="lineNum">    1598 </span>            : </a>
<a name="1599"><span class="lineNum">    1599 </span>            :   assign out.half = (i[12] &amp; !i[6] &amp; !i[4] &amp; !i[2]);</a>
<a name="1600"><span class="lineNum">    1600 </span>            : </a>
<a name="1601"><span class="lineNum">    1601 </span>            :   assign out.word = (i[13] &amp; !i[6] &amp; !i[4]);</a>
<a name="1602"><span class="lineNum">    1602 </span>            : </a>
<a name="1603"><span class="lineNum">    1603 </span>            :   assign out.csr_read = (i[13]&amp;i[6]&amp;i[4]) | (i[7]&amp;i[6]&amp;i[4]) | (i[8]&amp;i[6]&amp;i[4]) | (</a>
<a name="1604"><span class="lineNum">    1604 </span>            :     i[9]&amp;i[6]&amp;i[4]) | (i[10]&amp;i[6]&amp;i[4]) | (i[11]&amp;i[6]&amp;i[4]);</a>
<a name="1605"><span class="lineNum">    1605 </span>            : </a>
<a name="1606"><span class="lineNum">    1606 </span>            :   assign out.csr_clr = (i[15]&amp;i[13]&amp;i[12]&amp;i[6]&amp;i[4]) | (i[16]&amp;i[13]&amp;i[12]&amp;i[6]&amp;i[4]) | (</a>
<a name="1607"><span class="lineNum">    1607 </span>            :     i[17]&amp;i[13]&amp;i[12]&amp;i[6]&amp;i[4]) | (i[18]&amp;i[13]&amp;i[12]&amp;i[6]&amp;i[4]) | (</a>
<a name="1608"><span class="lineNum">    1608 </span>            :     i[19]&amp;i[13]&amp;i[12]&amp;i[6]&amp;i[4]);</a>
<a name="1609"><span class="lineNum">    1609 </span>            : </a>
<a name="1610"><span class="lineNum">    1610 </span>            :   assign out.csr_set = (i[15]&amp;!i[12]&amp;i[6]&amp;i[4]) | (i[16]&amp;!i[12]&amp;i[6]&amp;i[4]) | (i[17]</a>
<a name="1611"><span class="lineNum">    1611 </span>            :     &amp;!i[12]&amp;i[6]&amp;i[4]) | (i[18]&amp;!i[12]&amp;i[6]&amp;i[4]) | (i[19]&amp;!i[12]&amp;i[6]</a>
<a name="1612"><span class="lineNum">    1612 </span>            :     &amp;i[4]);</a>
<a name="1613"><span class="lineNum">    1613 </span>            : </a>
<a name="1614"><span class="lineNum">    1614 </span>            :   assign out.csr_write = (!i[13] &amp; i[12] &amp; i[6] &amp; i[4]);</a>
<a name="1615"><span class="lineNum">    1615 </span>            : </a>
<a name="1616"><span class="lineNum">    1616 </span>            :   assign out.csr_imm = (i[14]&amp;!i[13]&amp;i[6]&amp;i[4]) | (i[15]&amp;i[14]&amp;i[6]&amp;i[4]) | (i[16]</a>
<a name="1617"><span class="lineNum">    1617 </span>            :     &amp;i[14]&amp;i[6]&amp;i[4]) | (i[17]&amp;i[14]&amp;i[6]&amp;i[4]) | (i[18]&amp;i[14]&amp;i[6]&amp;i[4]) | (</a>
<a name="1618"><span class="lineNum">    1618 </span>            :     i[19]&amp;i[14]&amp;i[6]&amp;i[4]);</a>
<a name="1619"><span class="lineNum">    1619 </span>            : </a>
<a name="1620"><span class="lineNum">    1620 </span>            :   assign out.presync = (!i[5]&amp;i[3]) | (!i[13]&amp;i[7]&amp;i[6]&amp;i[4]) | (!i[13]&amp;i[8]&amp;i[6]&amp;i[4]) | (</a>
<a name="1621"><span class="lineNum">    1621 </span>            :     !i[13]&amp;i[9]&amp;i[6]&amp;i[4]) | (!i[13]&amp;i[10]&amp;i[6]&amp;i[4]) | (!i[13]&amp;i[11]</a>
<a name="1622"><span class="lineNum">    1622 </span>            :     &amp;i[6]&amp;i[4]) | (i[15]&amp;i[13]&amp;i[6]&amp;i[4]) | (i[16]&amp;i[13]&amp;i[6]&amp;i[4]) | (</a>
<a name="1623"><span class="lineNum">    1623 </span>            :     i[17]&amp;i[13]&amp;i[6]&amp;i[4]) | (i[18]&amp;i[13]&amp;i[6]&amp;i[4]) | (i[19]&amp;i[13]&amp;i[6]</a>
<a name="1624"><span class="lineNum">    1624 </span>            :     &amp;i[4]);</a>
<a name="1625"><span class="lineNum">    1625 </span>            : </a>
<a name="1626"><span class="lineNum">    1626 </span>            :   assign out.postsync = (!i[22]&amp;!i[13]&amp;!i[12]&amp;i[6]&amp;i[4]) | (i[12]&amp;!i[5]&amp;i[3]) | (</a>
<a name="1627"><span class="lineNum">    1627 </span>            :     !i[13]&amp;i[7]&amp;i[6]&amp;i[4]) | (!i[13]&amp;i[8]&amp;i[6]&amp;i[4]) | (!i[13]&amp;i[9]&amp;i[6]</a>
<a name="1628"><span class="lineNum">    1628 </span>            :     &amp;i[4]) | (!i[13]&amp;i[10]&amp;i[6]&amp;i[4]) | (!i[13]&amp;i[11]&amp;i[6]&amp;i[4]) | (</a>
<a name="1629"><span class="lineNum">    1629 </span>            :     i[15]&amp;i[13]&amp;i[6]&amp;i[4]) | (i[16]&amp;i[13]&amp;i[6]&amp;i[4]) | (i[17]&amp;i[13]&amp;i[6]</a>
<a name="1630"><span class="lineNum">    1630 </span>            :     &amp;i[4]) | (i[18]&amp;i[13]&amp;i[6]&amp;i[4]) | (i[19]&amp;i[13]&amp;i[6]&amp;i[4]);</a>
<a name="1631"><span class="lineNum">    1631 </span>            : </a>
<a name="1632"><span class="lineNum">    1632 </span>            :   assign out.ebreak = (!i[22] &amp; i[20] &amp; !i[13] &amp; !i[12] &amp; i[6] &amp; i[4]);</a>
<a name="1633"><span class="lineNum">    1633 </span>            : </a>
<a name="1634"><span class="lineNum">    1634 </span>            :   assign out.ecall = (!i[21] &amp; !i[20] &amp; !i[13] &amp; !i[12] &amp; i[6] &amp; i[4]);</a>
<a name="1635"><span class="lineNum">    1635 </span>            : </a>
<a name="1636"><span class="lineNum">    1636 </span>            :   assign out.mret = (i[29] &amp; !i[13] &amp; !i[12] &amp; i[6] &amp; i[4]);</a>
<a name="1637"><span class="lineNum">    1637 </span>            : </a>
<a name="1638"><span class="lineNum">    1638 </span>            :   assign out.mul = (i[29]&amp;!i[27]&amp;i[24]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[30]</a>
<a name="1639"><span class="lineNum">    1639 </span>            :     &amp;i[27]&amp;i[13]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;i[27]&amp;!i[23]&amp;!i[20]</a>
<a name="1640"><span class="lineNum">    1640 </span>            :     &amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;i[27]&amp;!i[21]&amp;i[20]</a>
<a name="1641"><span class="lineNum">    1641 </span>            :     &amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;i[27]&amp;i[24]&amp;i[21]</a>
<a name="1642"><span class="lineNum">    1642 </span>            :     &amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;i[27]&amp;!i[24]&amp;!i[22]</a>
<a name="1643"><span class="lineNum">    1643 </span>            :     &amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (!i[30]&amp;i[29]&amp;i[23]&amp;i[14]</a>
<a name="1644"><span class="lineNum">    1644 </span>            :     &amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[30]&amp;i[29]&amp;i[27]&amp;i[22]&amp;i[14]</a>
<a name="1645"><span class="lineNum">    1645 </span>            :     &amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[27]&amp;!i[25]&amp;i[13]&amp;!i[12]&amp;!i[6]</a>
<a name="1646"><span class="lineNum">    1646 </span>            :     &amp;i[5]&amp;i[4]&amp;!i[2]) | (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[25]&amp;!i[13]&amp;i[12]&amp;!i[6]</a>
<a name="1647"><span class="lineNum">    1647 </span>            :     &amp;i[4]&amp;!i[2]) | (i[25]&amp;!i[14]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;i[27]</a>
<a name="1648"><span class="lineNum">    1648 </span>            :     &amp;i[14]&amp;!i[6]&amp;i[5]&amp;!i[2]);</a>
<a name="1649"><span class="lineNum">    1649 </span>            : </a>
<a name="1650"><span class="lineNum">    1650 </span>            :   assign out.rs1_sign = (!i[27]&amp;i[25]&amp;!i[14]&amp;i[13]&amp;!i[12]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]) | (</a>
<a name="1651"><span class="lineNum">    1651 </span>            :     !i[27]&amp;i[25]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]&amp;!i[2]);</a>
<a name="1652"><span class="lineNum">    1652 </span>            : </a>
<a name="1653"><span class="lineNum">    1653 </span>            :   assign out.rs2_sign = (!i[27] &amp; i[25] &amp; !i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</a>
<a name="1654"><span class="lineNum">    1654 </span>            : </a>
<a name="1655"><span class="lineNum">    1655 </span>            :   assign out.low = (i[25] &amp; !i[14] &amp; !i[13] &amp; !i[12] &amp; i[5] &amp; i[4] &amp; !i[2]);</a>
<a name="1656"><span class="lineNum">    1656 </span>            : </a>
<a name="1657"><span class="lineNum">    1657 </span>            :   assign out.div = (!i[27] &amp; i[25] &amp; i[14] &amp; !i[6] &amp; i[5] &amp; !i[2]);</a>
<a name="1658"><span class="lineNum">    1658 </span>            : </a>
<a name="1659"><span class="lineNum">    1659 </span>            :   assign out.rem = (!i[27] &amp; i[25] &amp; i[14] &amp; i[13] &amp; !i[6] &amp; i[5] &amp; !i[2]);</a>
<a name="1660"><span class="lineNum">    1660 </span>            : </a>
<a name="1661"><span class="lineNum">    1661 </span>            :   assign out.fence = (!i[5] &amp; i[3]);</a>
<a name="1662"><span class="lineNum">    1662 </span>            : </a>
<a name="1663"><span class="lineNum">    1663 </span>            :   assign out.fence_i = (i[12] &amp; !i[5] &amp; i[3]);</a>
<a name="1664"><span class="lineNum">    1664 </span>            : </a>
<a name="1665"><span class="lineNum">    1665 </span>            :   assign out.clz = (i[29]&amp;!i[27]&amp;!i[24]&amp;!i[22]&amp;!i[21]&amp;!i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]</a>
<a name="1666"><span class="lineNum">    1666 </span>            :     &amp;i[4]&amp;!i[2]);</a>
<a name="1667"><span class="lineNum">    1667 </span>            : </a>
<a name="1668"><span class="lineNum">    1668 </span>            :   assign out.ctz = (i[29]&amp;!i[27]&amp;!i[24]&amp;!i[22]&amp;i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]</a>
<a name="1669"><span class="lineNum">    1669 </span>            :     &amp;!i[2]);</a>
<a name="1670"><span class="lineNum">    1670 </span>            : </a>
<a name="1671"><span class="lineNum">    1671 </span>            :   assign out.cpop = (i[29]&amp;!i[27]&amp;!i[24]&amp;i[21]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</a>
<a name="1672"><span class="lineNum">    1672 </span>            : </a>
<a name="1673"><span class="lineNum">    1673 </span>            :   assign out.sext_b = (i[29]&amp;!i[27]&amp;i[22]&amp;!i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</a>
<a name="1674"><span class="lineNum">    1674 </span>            : </a>
<a name="1675"><span class="lineNum">    1675 </span>            :   assign out.sext_h = (i[29]&amp;!i[27]&amp;i[22]&amp;i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</a>
<a name="1676"><span class="lineNum">    1676 </span>            : </a>
<a name="1677"><span class="lineNum">    1677 </span>            :   assign out.min = (i[27] &amp; i[25] &amp; i[14] &amp; !i[13] &amp; !i[6] &amp; i[5] &amp; !i[2]);</a>
<a name="1678"><span class="lineNum">    1678 </span>            : </a>
<a name="1679"><span class="lineNum">    1679 </span>            :   assign out.max = (i[27] &amp; i[25] &amp; i[14] &amp; i[13] &amp; !i[6] &amp; i[5] &amp; !i[2]);</a>
<a name="1680"><span class="lineNum">    1680 </span>            : </a>
<a name="1681"><span class="lineNum">    1681 </span>            :   assign out.pack = (!i[30] &amp; !i[29] &amp; i[27] &amp; !i[25] &amp; !i[13] &amp; !i[12] &amp; i[5] &amp; i[4] &amp; !i[2]);</a>
<a name="1682"><span class="lineNum">    1682 </span>            : </a>
<a name="1683"><span class="lineNum">    1683 </span>            :   assign out.packu = (i[30] &amp; i[27] &amp; !i[13] &amp; !i[12] &amp; i[5] &amp; i[4] &amp; !i[2]);</a>
<a name="1684"><span class="lineNum">    1684 </span>            : </a>
<a name="1685"><span class="lineNum">    1685 </span>            :   assign out.packh = (!i[30] &amp; i[27] &amp; !i[25] &amp; i[13] &amp; i[12] &amp; !i[6] &amp; i[5] &amp; !i[2]);</a>
<a name="1686"><span class="lineNum">    1686 </span>            : </a>
<a name="1687"><span class="lineNum">    1687 </span>            :   assign out.rol = (i[29] &amp; !i[27] &amp; !i[14] &amp; i[12] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</a>
<a name="1688"><span class="lineNum">    1688 </span>            : </a>
<a name="1689"><span class="lineNum">    1689 </span>            :   assign out.ror = (i[29] &amp; !i[27] &amp; i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</a>
<a name="1690"><span class="lineNum">    1690 </span>            : </a>
<a name="1691"><span class="lineNum">    1691 </span>            :   assign out.zbb = (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[24]&amp;!i[23]&amp;!i[22]&amp;!i[21]&amp;!i[20]&amp;!i[13]</a>
<a name="1692"><span class="lineNum">    1692 </span>            :     &amp;!i[12]&amp;i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;!i[27]&amp;!i[24]&amp;!i[13]&amp;i[12]&amp;!i[5]</a>
<a name="1693"><span class="lineNum">    1693 </span>            :     &amp;i[4]&amp;!i[2]) | (i[29]&amp;!i[27]&amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (</a>
<a name="1694"><span class="lineNum">    1694 </span>            :     i[30]&amp;!i[27]&amp;i[14]&amp;!i[12]&amp;!i[6]&amp;i[5]&amp;!i[2]) | (i[30]&amp;!i[27]&amp;i[13]</a>
<a name="1695"><span class="lineNum">    1695 </span>            :     &amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;!i[27]&amp;i[12]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]) | (</a>
<a name="1696"><span class="lineNum">    1696 </span>            :     !i[30]&amp;i[29]&amp;!i[24]&amp;!i[23]&amp;i[22]&amp;i[21]&amp;i[20]&amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]</a>
<a name="1697"><span class="lineNum">    1697 </span>            :     &amp;i[4]&amp;!i[2]) | (i[30]&amp;i[29]&amp;i[24]&amp;i[23]&amp;!i[22]&amp;!i[21]&amp;!i[20]&amp;i[14]</a>
<a name="1698"><span class="lineNum">    1698 </span>            :     &amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[27]&amp;i[25]&amp;i[14]&amp;!i[6]&amp;i[5]&amp;!i[2]);</a>
<a name="1699"><span class="lineNum">    1699 </span>            : </a>
<a name="1700"><span class="lineNum">    1700 </span>            :   assign out.bset = (!i[30] &amp; i[29] &amp; !i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</a>
<a name="1701"><span class="lineNum">    1701 </span>            : </a>
<a name="1702"><span class="lineNum">    1702 </span>            :   assign out.bclr = (i[30] &amp; !i[29] &amp; !i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</a>
<a name="1703"><span class="lineNum">    1703 </span>            : </a>
<a name="1704"><span class="lineNum">    1704 </span>            :   assign out.binv = (i[30] &amp; i[29] &amp; i[27] &amp; !i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</a>
<a name="1705"><span class="lineNum">    1705 </span>            : </a>
<a name="1706"><span class="lineNum">    1706 </span>            :   assign out.bext = (i[30] &amp; !i[29] &amp; i[27] &amp; i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</a>
<a name="1707"><span class="lineNum">    1707 </span>            : </a>
<a name="1708"><span class="lineNum">    1708 </span>            :   assign out.zbs = (i[29]&amp;i[27]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]&amp;!i[2]) | (i[30]&amp;!i[29]</a>
<a name="1709"><span class="lineNum">    1709 </span>            :     &amp;i[27]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]&amp;!i[2]);</a>
<a name="1710"><span class="lineNum">    1710 </span>            : </a>
<a name="1711"><span class="lineNum">    1711 </span>            :   assign out.bcompress = (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[25]&amp;i[13]&amp;!i[12]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]);</a>
<a name="1712"><span class="lineNum">    1712 </span>            : </a>
<a name="1713"><span class="lineNum">    1713 </span>            :   assign out.bdecompress = (i[30] &amp; i[27] &amp; i[13] &amp; !i[12] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</a>
<a name="1714"><span class="lineNum">    1714 </span>            : </a>
<a name="1715"><span class="lineNum">    1715 </span>            :   assign out.zbe = (i[30]&amp;i[27]&amp;i[14]&amp;i[13]&amp;!i[12]&amp;!i[6]&amp;i[5]&amp;!i[2]) | (!i[30]&amp;i[27]</a>
<a name="1716"><span class="lineNum">    1716 </span>            :     &amp;!i[25]&amp;i[13]&amp;i[12]&amp;!i[6]&amp;i[5]&amp;!i[2]) | (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[25]</a>
<a name="1717"><span class="lineNum">    1717 </span>            :     &amp;!i[12]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]);</a>
<a name="1718"><span class="lineNum">    1718 </span>            : </a>
<a name="1719"><span class="lineNum">    1719 </span>            :   assign out.clmul = (i[27] &amp; i[25] &amp; !i[14] &amp; !i[13] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</a>
<a name="1720"><span class="lineNum">    1720 </span>            : </a>
<a name="1721"><span class="lineNum">    1721 </span>            :   assign out.clmulh = (i[27] &amp; !i[14] &amp; i[13] &amp; i[12] &amp; !i[6] &amp; i[5] &amp; !i[2]);</a>
<a name="1722"><span class="lineNum">    1722 </span>            : </a>
<a name="1723"><span class="lineNum">    1723 </span>            :   assign out.clmulr = (i[27] &amp; i[25] &amp; !i[14] &amp; !i[12] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</a>
<a name="1724"><span class="lineNum">    1724 </span>            : </a>
<a name="1725"><span class="lineNum">    1725 </span>            :   assign out.zbc = (i[27] &amp; i[25] &amp; !i[14] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</a>
<a name="1726"><span class="lineNum">    1726 </span>            : </a>
<a name="1727"><span class="lineNum">    1727 </span>            :   assign out.grev = (i[30] &amp; i[29] &amp; i[27] &amp; i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</a>
<a name="1728"><span class="lineNum">    1728 </span>            : </a>
<a name="1729"><span class="lineNum">    1729 </span>            :   assign out.gorc = (!i[30] &amp; i[29] &amp; i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</a>
<a name="1730"><span class="lineNum">    1730 </span>            : </a>
<a name="1731"><span class="lineNum">    1731 </span>            :   assign out.shfl = (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[25]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]&amp;!i[2]);</a>
<a name="1732"><span class="lineNum">    1732 </span>            : </a>
<a name="1733"><span class="lineNum">    1733 </span>            :   assign out.unshfl = (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[25]&amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]&amp;!i[2]);</a>
<a name="1734"><span class="lineNum">    1734 </span>            : </a>
<a name="1735"><span class="lineNum">    1735 </span>            :   assign out.xperm_n = (i[29] &amp; i[27] &amp; !i[14] &amp; !i[12] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</a>
<a name="1736"><span class="lineNum">    1736 </span>            : </a>
<a name="1737"><span class="lineNum">    1737 </span>            :   assign out.xperm_b = (i[29] &amp; i[27] &amp; !i[13] &amp; !i[12] &amp; i[5] &amp; i[4] &amp; !i[2]);</a>
<a name="1738"><span class="lineNum">    1738 </span>            : </a>
<a name="1739"><span class="lineNum">    1739 </span>            :   assign out.xperm_h = (i[29] &amp; i[27] &amp; i[14] &amp; i[13] &amp; !i[6] &amp; i[5] &amp; !i[2]);</a>
<a name="1740"><span class="lineNum">    1740 </span>            : </a>
<a name="1741"><span class="lineNum">    1741 </span>            :   assign out.zbp = (i[30]&amp;!i[27]&amp;!i[14]&amp;i[12]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]) | (!i[30]&amp;i[27]</a>
<a name="1742"><span class="lineNum">    1742 </span>            :     &amp;!i[25]&amp;i[13]&amp;i[12]&amp;!i[6]&amp;i[5]&amp;!i[2]) | (i[30]&amp;!i[27]&amp;i[13]&amp;!i[6]</a>
<a name="1743"><span class="lineNum">    1743 </span>            :     &amp;i[5]&amp;i[4]&amp;!i[2]) | (i[27]&amp;!i[25]&amp;!i[13]&amp;!i[12]&amp;i[5]&amp;i[4]&amp;!i[2]) | (</a>
<a name="1744"><span class="lineNum">    1744 </span>            :     i[30]&amp;i[14]&amp;!i[13]&amp;!i[12]&amp;i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;i[27]&amp;!i[12]&amp;!i[6]</a>
<a name="1745"><span class="lineNum">    1745 </span>            :     &amp;i[5]&amp;i[4]&amp;!i[2]) | (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[25]&amp;!i[13]&amp;i[12]&amp;!i[6]</a>
<a name="1746"><span class="lineNum">    1746 </span>            :     &amp;i[4]&amp;!i[2]) | (i[29]&amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]&amp;!i[2]);</a>
<a name="1747"><span class="lineNum">    1747 </span>            : </a>
<a name="1748"><span class="lineNum">    1748 </span>            :   assign out.crc32_b = (i[29]&amp;!i[27]&amp;i[24]&amp;!i[23]&amp;!i[21]&amp;!i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]</a>
<a name="1749"><span class="lineNum">    1749 </span>            :     &amp;!i[5]&amp;i[4]&amp;!i[2]);</a>
<a name="1750"><span class="lineNum">    1750 </span>            : </a>
<a name="1751"><span class="lineNum">    1751 </span>            :   assign out.crc32_h = (i[29]&amp;!i[27]&amp;i[24]&amp;!i[23]&amp;i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]</a>
<a name="1752"><span class="lineNum">    1752 </span>            :     &amp;!i[2]);</a>
<a name="1753"><span class="lineNum">    1753 </span>            : </a>
<a name="1754"><span class="lineNum">    1754 </span>            :   assign out.crc32_w = (i[29]&amp;!i[27]&amp;i[24]&amp;!i[23]&amp;i[21]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]</a>
<a name="1755"><span class="lineNum">    1755 </span>            :     &amp;!i[2]);</a>
<a name="1756"><span class="lineNum">    1756 </span>            : </a>
<a name="1757"><span class="lineNum">    1757 </span>            :   assign out.crc32c_b = (i[29]&amp;!i[27]&amp;i[23]&amp;!i[21]&amp;!i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]</a>
<a name="1758"><span class="lineNum">    1758 </span>            :     &amp;i[4]&amp;!i[2]);</a>
<a name="1759"><span class="lineNum">    1759 </span>            : </a>
<a name="1760"><span class="lineNum">    1760 </span>            :   assign out.crc32c_h = (i[29]&amp;!i[27]&amp;i[23]&amp;i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</a>
<a name="1761"><span class="lineNum">    1761 </span>            : </a>
<a name="1762"><span class="lineNum">    1762 </span>            :   assign out.crc32c_w = (i[29]&amp;!i[27]&amp;i[23]&amp;i[21]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</a>
<a name="1763"><span class="lineNum">    1763 </span>            : </a>
<a name="1764"><span class="lineNum">    1764 </span>            :   assign out.zbr = (i[29] &amp; !i[27] &amp; i[24] &amp; !i[14] &amp; !i[13] &amp; i[12] &amp; !i[5] &amp; i[4] &amp; !i[2]);</a>
<a name="1765"><span class="lineNum">    1765 </span>            : </a>
<a name="1766"><span class="lineNum">    1766 </span>            :   assign out.bfp = (i[30] &amp; i[27] &amp; i[13] &amp; i[12] &amp; !i[6] &amp; i[5] &amp; !i[2]);</a>
<a name="1767"><span class="lineNum">    1767 </span>            : </a>
<a name="1768"><span class="lineNum">    1768 </span>            :   assign out.zbf = (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[25]&amp;!i[13]&amp;!i[12]&amp;i[5]&amp;i[4]&amp;!i[2]) | (</a>
<a name="1769"><span class="lineNum">    1769 </span>            :     i[27]&amp;!i[25]&amp;i[13]&amp;i[12]&amp;!i[6]&amp;i[5]&amp;!i[2]);</a>
<a name="1770"><span class="lineNum">    1770 </span>            : </a>
<a name="1771"><span class="lineNum">    1771 </span>            :   assign out.sh1add = (i[29] &amp; !i[27] &amp; !i[14] &amp; !i[12] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</a>
<a name="1772"><span class="lineNum">    1772 </span>            : </a>
<a name="1773"><span class="lineNum">    1773 </span>            :   assign out.sh2add = (i[29] &amp; !i[27] &amp; i[14] &amp; !i[13] &amp; !i[12] &amp; i[5] &amp; i[4] &amp; !i[2]);</a>
<a name="1774"><span class="lineNum">    1774 </span>            : </a>
<a name="1775"><span class="lineNum">    1775 </span>            :   assign out.sh3add = (i[29] &amp; !i[27] &amp; i[14] &amp; i[13] &amp; !i[6] &amp; i[5] &amp; !i[2]);</a>
<a name="1776"><span class="lineNum">    1776 </span>            : </a>
<a name="1777"><span class="lineNum">    1777 </span>            :   assign out.zba = (i[29] &amp; !i[27] &amp; !i[12] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</a>
<a name="1778"><span class="lineNum">    1778 </span>            : </a>
<a name="1779"><span class="lineNum">    1779 </span>            :   assign out.pm_alu = (i[28]&amp;i[20]&amp;!i[13]&amp;!i[12]&amp;i[4]) | (!i[30]&amp;!i[29]&amp;!i[27]&amp;!i[25]</a>
<a name="1780"><span class="lineNum">    1780 </span>            :     &amp;!i[6]&amp;i[4]) | (!i[29]&amp;!i[27]&amp;!i[25]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]) | (</a>
<a name="1781"><span class="lineNum">    1781 </span>            :     !i[29]&amp;!i[27]&amp;!i[25]&amp;!i[14]&amp;!i[6]&amp;i[4]) | (i[13]&amp;!i[5]&amp;i[4]) | (i[4]</a>
<a name="1782"><span class="lineNum">    1782 </span>            :     &amp;i[2]) | (!i[12]&amp;!i[5]&amp;i[4]);</a>
<a name="1783"><span class="lineNum">    1783 </span>            : </a>
<a name="1784"><span class="lineNum">    1784 </span>            : </a>
<a name="1785"><span class="lineNum">    1785 </span>            :   assign out.legal = (!i[31]&amp;!i[30]&amp;i[29]&amp;i[28]&amp;!i[27]&amp;!i[26]&amp;!i[25]&amp;!i[24]&amp;!i[23]</a>
<a name="1786"><span class="lineNum">    1786 </span>            :     &amp;!i[22]&amp;i[21]&amp;!i[20]&amp;!i[19]&amp;!i[18]&amp;!i[17]&amp;!i[16]&amp;!i[15]&amp;!i[14]&amp;!i[11]</a>
<a name="1787"><span class="lineNum">    1787 </span>            :     &amp;!i[10]&amp;!i[9]&amp;!i[8]&amp;!i[7]&amp;i[6]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (</a>
<a name="1788"><span class="lineNum">    1788 </span>            :     !i[31]&amp;!i[30]&amp;!i[29]&amp;i[28]&amp;!i[27]&amp;!i[26]&amp;!i[25]&amp;!i[24]&amp;!i[23]&amp;i[22]</a>
<a name="1789"><span class="lineNum">    1789 </span>            :     &amp;!i[21]&amp;i[20]&amp;!i[19]&amp;!i[18]&amp;!i[17]&amp;!i[16]&amp;!i[15]&amp;!i[14]&amp;!i[11]&amp;!i[10]</a>
<a name="1790"><span class="lineNum">    1790 </span>            :     &amp;!i[9]&amp;!i[8]&amp;!i[7]&amp;i[6]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (!i[31]</a>
<a name="1791"><span class="lineNum">    1791 </span>            :     &amp;!i[30]&amp;!i[29]&amp;!i[28]&amp;!i[27]&amp;!i[26]&amp;!i[25]&amp;!i[24]&amp;!i[23]&amp;!i[22]&amp;!i[21]</a>
<a name="1792"><span class="lineNum">    1792 </span>            :     &amp;!i[19]&amp;!i[18]&amp;!i[17]&amp;!i[16]&amp;!i[15]&amp;!i[14]&amp;!i[11]&amp;!i[10]&amp;!i[9]&amp;!i[8]</a>
<a name="1793"><span class="lineNum">    1793 </span>            :     &amp;!i[7]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (!i[31]&amp;i[30]&amp;i[29]&amp;!i[28]</a>
<a name="1794"><span class="lineNum">    1794 </span>            :     &amp;!i[26]&amp;!i[25]&amp;i[24]&amp;!i[22]&amp;!i[20]&amp;!i[6]&amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (</a>
<a name="1795"><span class="lineNum">    1795 </span>            :     !i[31]&amp;i[30]&amp;i[29]&amp;!i[28]&amp;!i[26]&amp;!i[25]&amp;i[24]&amp;!i[22]&amp;!i[21]&amp;!i[6]</a>
<a name="1796"><span class="lineNum">    1796 </span>            :     &amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;i[30]&amp;i[29]&amp;!i[28]&amp;!i[26]</a>
<a name="1797"><span class="lineNum">    1797 </span>            :     &amp;!i[25]&amp;!i[23]&amp;!i[22]&amp;!i[20]&amp;!i[6]&amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (</a>
<a name="1798"><span class="lineNum">    1798 </span>            :     !i[31]&amp;i[30]&amp;i[29]&amp;!i[28]&amp;!i[26]&amp;!i[25]&amp;!i[24]&amp;!i[23]&amp;!i[21]&amp;!i[6]</a>
<a name="1799"><span class="lineNum">    1799 </span>            :     &amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;!i[30]&amp;!i[29]&amp;!i[28]&amp;!i[26]</a>
<a name="1800"><span class="lineNum">    1800 </span>            :     &amp;i[25]&amp;i[13]&amp;!i[6]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;!i[28]&amp;i[27]&amp;!i[26]</a>
<a name="1801"><span class="lineNum">    1801 </span>            :     &amp;!i[25]&amp;!i[24]&amp;!i[6]&amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;!i[30]</a>
<a name="1802"><span class="lineNum">    1802 </span>            :     &amp;i[29]&amp;!i[28]&amp;!i[26]&amp;!i[25]&amp;i[13]&amp;!i[12]&amp;!i[6]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (</a>
<a name="1803"><span class="lineNum">    1803 </span>            :     !i[31]&amp;!i[29]&amp;!i[28]&amp;!i[27]&amp;!i[26]&amp;!i[25]&amp;!i[13]&amp;!i[12]&amp;!i[6]&amp;i[4]</a>
<a name="1804"><span class="lineNum">    1804 </span>            :     &amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;i[30]&amp;!i[28]&amp;!i[26]&amp;!i[25]&amp;i[14]&amp;!i[6]</a>
<a name="1805"><span class="lineNum">    1805 </span>            :     &amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;!i[30]&amp;!i[29]&amp;!i[28]&amp;!i[26]</a>
<a name="1806"><span class="lineNum">    1806 </span>            :     &amp;!i[13]&amp;i[12]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (!i[31]&amp;!i[30]&amp;!i[29]</a>
<a name="1807"><span class="lineNum">    1807 </span>            :     &amp;!i[28]&amp;!i[27]&amp;!i[26]&amp;!i[25]&amp;!i[6]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]</a>
<a name="1808"><span class="lineNum">    1808 </span>            :     &amp;i[30]&amp;i[29]&amp;!i[28]&amp;!i[26]&amp;!i[25]&amp;!i[13]&amp;i[12]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;!i[2]</a>
<a name="1809"><span class="lineNum">    1809 </span>            :     &amp;i[1]&amp;i[0]) | (!i[31]&amp;i[30]&amp;!i[28]&amp;i[27]&amp;!i[26]&amp;!i[25]&amp;!i[13]&amp;i[12]</a>
<a name="1810"><span class="lineNum">    1810 </span>            :     &amp;!i[6]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;!i[29]&amp;!i[28]&amp;!i[26]&amp;!i[25]</a>
<a name="1811"><span class="lineNum">    1811 </span>            :     &amp;i[14]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;i[29]&amp;!i[28]&amp;i[27]</a>
<a name="1812"><span class="lineNum">    1812 </span>            :     &amp;!i[26]&amp;!i[25]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]</a>
<a name="1813"><span class="lineNum">    1813 </span>            :     &amp;!i[30]&amp;!i[29]&amp;!i[28]&amp;!i[27]&amp;!i[26]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (</a>
<a name="1814"><span class="lineNum">    1814 </span>            :     !i[31]&amp;!i[30]&amp;!i[29]&amp;!i[28]&amp;!i[26]&amp;i[14]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;i[1]</a>
<a name="1815"><span class="lineNum">    1815 </span>            :     &amp;i[0]) | (!i[14]&amp;!i[13]&amp;!i[12]&amp;i[6]&amp;i[5]&amp;!i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (</a>
<a name="1816"><span class="lineNum">    1816 </span>            :     i[14]&amp;i[6]&amp;i[5]&amp;!i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (!i[14]&amp;!i[13]&amp;i[5]</a>
<a name="1817"><span class="lineNum">    1817 </span>            :     &amp;!i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (!i[12]&amp;!i[6]&amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]</a>
<a name="1818"><span class="lineNum">    1818 </span>            :     &amp;i[0]) | (!i[13]&amp;i[12]&amp;i[6]&amp;i[5]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (i[13]&amp;i[6]</a>
<a name="1819"><span class="lineNum">    1819 </span>            :     &amp;i[5]&amp;i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (!i[30]&amp;!i[29]&amp;!i[28]&amp;!i[14]</a>
<a name="1820"><span class="lineNum">    1820 </span>            :     &amp;!i[13]&amp;!i[6]&amp;!i[5]&amp;!i[4]&amp;i[3]&amp;i[2]&amp;i[1]&amp;i[0]) | (!i[31]&amp;!i[30]&amp;!i[28]</a>
<a name="1821"><span class="lineNum">    1821 </span>            :     &amp;!i[26]&amp;!i[25]&amp;i[14]&amp;!i[12]&amp;!i[6]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[14]</a>
<a name="1822"><span class="lineNum">    1822 </span>            :     &amp;!i[13]&amp;i[12]&amp;!i[6]&amp;!i[5]&amp;!i[4]&amp;i[3]&amp;i[2]&amp;i[1]&amp;i[0]) | (i[6]&amp;i[5]</a>
<a name="1823"><span class="lineNum">    1823 </span>            :     &amp;!i[4]&amp;i[3]&amp;i[2]&amp;i[1]&amp;i[0]) | (!i[14]&amp;!i[12]&amp;!i[6]&amp;!i[4]&amp;!i[3]&amp;!i[2]</a>
<a name="1824"><span class="lineNum">    1824 </span>            :     &amp;i[1]&amp;i[0]) | (!i[13]&amp;!i[6]&amp;!i[5]&amp;!i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (</a>
<a name="1825"><span class="lineNum">    1825 </span>            :     i[13]&amp;!i[6]&amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[6]&amp;i[4]&amp;!i[3]&amp;i[2]&amp;i[1]</a>
<a name="1826"><span class="lineNum">    1826 </span>            :     &amp;i[0]);</a>
<a name="1827"><span class="lineNum">    1827 </span>            : </a>
<a name="1828"><span class="lineNum">    1828 </span>            : endmodule  // el2_dec_dec_ctl</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
