/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [7:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_7z ? celloutsig_1_14z : celloutsig_1_16z;
  assign celloutsig_1_16z = !(celloutsig_1_5z[3] ? celloutsig_1_7z : in_data[159]);
  assign celloutsig_0_3z = celloutsig_0_1z[5] | ~(celloutsig_0_0z);
  assign celloutsig_1_3z = celloutsig_1_1z[3] | ~(in_data[175]);
  assign celloutsig_1_7z = celloutsig_1_3z | ~(celloutsig_1_0z);
  assign celloutsig_0_7z = celloutsig_0_5z[3] ^ celloutsig_0_4z;
  assign celloutsig_1_19z = { celloutsig_1_15z[6:2], celloutsig_1_6z, celloutsig_1_15z } + { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[135:116] === in_data[120:101];
  assign celloutsig_0_0z = in_data[62:51] >= in_data[49:38];
  assign celloutsig_0_6z = { in_data[41:37], celloutsig_0_5z } > { celloutsig_0_2z[9:6], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_4z = { celloutsig_0_1z[4:1], celloutsig_0_3z } || { celloutsig_0_2z[8:5], celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z[0], celloutsig_1_6z } < { celloutsig_1_6z[5:1], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_13z = { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_8z } < { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_2z = in_data[174:159] !== { in_data[147:134], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_5z[7:1] !== { celloutsig_1_5z[10:7], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_5z = in_data[42:33] | { celloutsig_0_2z[9:8], celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_5z[15:10] | { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_15z = { in_data[116:114], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z } | { celloutsig_1_8z[3:0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_2z = in_data[26:17] | { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = | celloutsig_1_1z;
  assign celloutsig_1_11z = | { celloutsig_1_8z, celloutsig_1_6z[5:3], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } << { in_data[140:125], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z } >>> celloutsig_1_6z;
  assign celloutsig_1_1z = in_data[123:109] ~^ in_data[141:127];
  always_latch
    if (clkin_data[0]) celloutsig_0_1z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_1z = { in_data[13:8], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[113:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
