-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Framer_operations is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    data_word_sig_markerAlignment_V : IN STD_LOGIC_VECTOR (31 downto 0);
    oof_sig : OUT STD_LOGIC;
    frame_pulse_sig : OUT STD_LOGIC;
    out_nextphase : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_frm_cnt_V : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_align_V : OUT STD_LOGIC_VECTOR (31 downto 0);
    frame_pulse_notify : OUT STD_LOGIC;
    active_operation : IN STD_LOGIC_VECTOR (4 downto 0) );
end;


architecture behav of Framer_operations is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Framer_operations,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2104-2-i,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.891200,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=71,HLS_SYN_LUT=699,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal frm_cnt_reg_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    signal oof_sig_reg : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal frame_pulse_sig_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal nextphase_reg : STD_LOGIC_VECTOR (2 downto 0) := "011";
    signal align_reg_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal frame_pulse_notify_r : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal r_V_27_fu_320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal active_operation_rea_read_fu_126_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_25_fu_392_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_23_fu_464_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_21_fu_542_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_19_fu_614_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_17_fu_686_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_fu_758_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_13_fu_836_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_11_fu_908_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_fu_980_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_fu_1058_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_fu_1130_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_fu_1202_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_fu_1274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_fu_258_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_26_fu_262_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_fu_276_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_81_fu_288_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_82_fu_292_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_and_t13_fu_298_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_268_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t13_fu_306_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_and_f13_fu_280_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_312_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_73_fu_330_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_24_fu_334_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_348_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_76_fu_360_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_fu_364_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_and_t12_fu_370_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_340_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t12_fu_378_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_and_f12_fu_352_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_384_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_fu_402_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_22_fu_406_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_420_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_71_fu_432_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_72_fu_436_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_and_t11_fu_442_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_fu_412_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t11_fu_450_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_and_f11_fu_424_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_456_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_480_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_20_fu_484_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_498_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_66_fu_510_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_67_fu_514_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_and_t10_fu_520_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_490_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t10_fu_528_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_and_f10_fu_502_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_534_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_552_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_18_fu_556_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_570_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_fu_582_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_62_fu_586_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_and_t8_fu_592_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_562_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t9_fu_600_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_and_f9_fu_574_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_606_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_624_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_16_fu_628_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_642_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_56_fu_654_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_57_fu_658_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_and_t7_fu_664_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_634_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t8_fu_672_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_and_f8_fu_646_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_678_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_696_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_14_fu_700_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_714_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_51_fu_726_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_52_fu_730_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_and_t6_fu_736_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_706_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t7_fu_744_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_and_f6_fu_718_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_750_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_774_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_12_fu_778_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_792_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_46_fu_804_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_47_fu_808_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_and_t5_fu_814_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_784_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t6_fu_822_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_and_f5_fu_796_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_828_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_fu_846_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_fu_850_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_864_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_41_fu_876_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_42_fu_880_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_and_t3_fu_886_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t4_fu_894_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_and_f4_fu_868_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_900_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_918_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_fu_922_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_936_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_36_fu_948_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_952_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_and_t2_fu_958_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_fu_928_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t3_fu_966_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_and_f3_fu_940_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_972_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_996_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_6_fu_1000_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_1014_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_1026_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_32_fu_1030_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_and_t1_fu_1036_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_1006_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t2_fu_1044_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_and_f1_fu_1018_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_1050_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_1068_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_4_fu_1072_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_1086_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_26_fu_1098_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_27_fu_1102_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_and_t9_fu_1108_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_1078_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t1_fu_1116_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_and_f7_fu_1090_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1122_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_1140_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_fu_1144_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_fu_1158_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_1170_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_1174_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_and_t4_fu_1180_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_1150_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t5_fu_1188_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_and_f2_fu_1162_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_1194_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_1212_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_fu_1216_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_1230_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_fu_1242_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_fu_1246_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_and_t_fu_1252_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_1222_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t_fu_1260_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_and_f_fu_1234_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_1266_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);


begin




    align_reg_V_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            align_reg_V <= ap_const_lv32_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((((ap_const_lv5_0 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_3 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                align_reg_V <= data_word_sig_markerAlignment_V;
            end if; 
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_CS_fsm <= ap_ST_fsm_state1;
        elsif (ap_clk'event and ap_clk =  '1') then
            ap_CS_fsm <= ap_NS_fsm;
        end if;
    end process;


    frame_pulse_notify_r_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            frame_pulse_notify_r <= ap_const_lv1_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((((ap_const_lv5_0 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_2 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_5 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_A = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_F = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                frame_pulse_notify_r <= ap_const_lv1_1;
            elsif ((((ap_const_lv5_3 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_4 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_6 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_7 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_8 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_B = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_C = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_D = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_10 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_11 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_12 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_1 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_9 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_E = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_13 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_14 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                frame_pulse_notify_r <= ap_const_lv1_0;
            end if; 
        end if;
    end process;


    frame_pulse_sig_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            frame_pulse_sig_reg <= ap_const_lv1_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((((ap_const_lv5_0 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_2 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_5 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_A = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_F = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                frame_pulse_sig_reg <= ap_const_lv1_1;
            end if; 
        end if;
    end process;


    frm_cnt_reg_V_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            frm_cnt_reg_V <= ap_const_lv32_3F;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_lv5_2 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                frm_cnt_reg_V <= r_V_1_fu_1274_p1;
            elsif ((((ap_const_lv5_0 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_3 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                frm_cnt_reg_V <= ap_const_lv32_0;
            elsif (((ap_const_lv5_4 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                frm_cnt_reg_V <= r_V_3_fu_1202_p1;
            elsif (((ap_const_lv5_5 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                frm_cnt_reg_V <= r_V_5_fu_1130_p1;
            elsif (((ap_const_lv5_6 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                frm_cnt_reg_V <= r_V_7_fu_1058_p1;
            elsif (((ap_const_lv5_7 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                frm_cnt_reg_V <= r_V_9_fu_980_p1;
            elsif (((ap_const_lv5_8 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                frm_cnt_reg_V <= r_V_11_fu_908_p1;
            elsif (((ap_const_lv5_A = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                frm_cnt_reg_V <= r_V_13_fu_836_p1;
            elsif (((ap_const_lv5_B = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                frm_cnt_reg_V <= r_V_15_fu_758_p1;
            elsif (((ap_const_lv5_C = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                frm_cnt_reg_V <= r_V_17_fu_686_p1;
            elsif (((ap_const_lv5_D = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                frm_cnt_reg_V <= r_V_19_fu_614_p1;
            elsif (((ap_const_lv5_F = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                frm_cnt_reg_V <= r_V_21_fu_542_p1;
            elsif (((ap_const_lv5_10 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                frm_cnt_reg_V <= r_V_23_fu_464_p1;
            elsif (((ap_const_lv5_11 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                frm_cnt_reg_V <= r_V_25_fu_392_p1;
            elsif (((ap_const_lv5_12 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                frm_cnt_reg_V <= r_V_27_fu_320_p1;
            end if; 
        end if;
    end process;


    nextphase_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            nextphase_reg <= ap_const_lv3_3;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((((ap_const_lv5_0 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_3 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                nextphase_reg <= ap_const_lv3_0;
            elsif (((ap_const_lv5_B = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                nextphase_reg <= ap_const_lv3_2;
            elsif ((((ap_const_lv5_6 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_10 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                nextphase_reg <= ap_const_lv3_3;
            elsif ((((ap_const_lv5_7 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_C = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv5_11 = active_operation_rea_read_fu_126_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                nextphase_reg <= ap_const_lv3_4;
            end if; 
        end if;
    end process;


    oof_sig_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            oof_sig_reg <= ap_const_lv1_1;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                if ((ap_const_lv5_7 = active_operation_rea_read_fu_126_p2)) then 
                    oof_sig_reg <= ap_const_lv1_0;
                elsif ((ap_const_lv5_10 = active_operation_rea_read_fu_126_p2)) then 
                    oof_sig_reg <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    active_operation_rea_read_fu_126_p2 <= active_operation;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    frame_pulse_notify <= frame_pulse_notify_r(0);
    frame_pulse_sig <= frame_pulse_sig_reg(0);
    oof_sig <= oof_sig_reg(0);
    out_align_V <= align_reg_V;
    out_frm_cnt_V <= frm_cnt_reg_V;
    out_nextphase <= nextphase_reg;
    p_and_f10_fu_502_p3 <= (ap_const_lv2_0 & tmp_65_fu_498_p1);
    p_and_f11_fu_424_p3 <= (ap_const_lv2_0 & tmp_70_fu_420_p1);
    p_and_f12_fu_352_p3 <= (ap_const_lv2_0 & tmp_75_fu_348_p1);
    p_and_f13_fu_280_p3 <= (ap_const_lv2_0 & tmp_80_fu_276_p1);
    p_and_f1_fu_1018_p3 <= (ap_const_lv2_0 & tmp_30_fu_1014_p1);
    p_and_f2_fu_1162_p3 <= (ap_const_lv2_0 & tmp_20_fu_1158_p1);
    p_and_f3_fu_940_p3 <= (ap_const_lv2_0 & tmp_35_fu_936_p1);
    p_and_f4_fu_868_p3 <= (ap_const_lv2_0 & tmp_40_fu_864_p1);
    p_and_f5_fu_796_p3 <= (ap_const_lv2_0 & tmp_45_fu_792_p1);
    p_and_f6_fu_718_p3 <= (ap_const_lv2_0 & tmp_50_fu_714_p1);
    p_and_f7_fu_1090_p3 <= (ap_const_lv2_0 & tmp_25_fu_1086_p1);
    p_and_f8_fu_646_p3 <= (ap_const_lv2_0 & tmp_55_fu_642_p1);
    p_and_f9_fu_574_p3 <= (ap_const_lv2_0 & tmp_60_fu_570_p1);
    p_and_f_fu_1234_p3 <= (ap_const_lv2_0 & tmp_15_fu_1230_p1);
    p_and_t10_fu_520_p3 <= (ap_const_lv2_0 & tmp_67_fu_514_p2);
    p_and_t11_fu_442_p3 <= (ap_const_lv2_0 & tmp_72_fu_436_p2);
    p_and_t12_fu_370_p3 <= (ap_const_lv2_0 & tmp_77_fu_364_p2);
    p_and_t13_fu_298_p3 <= (ap_const_lv2_0 & tmp_82_fu_292_p2);
    p_and_t1_fu_1036_p3 <= (ap_const_lv2_0 & tmp_32_fu_1030_p2);
    p_and_t2_fu_958_p3 <= (ap_const_lv2_0 & tmp_37_fu_952_p2);
    p_and_t3_fu_886_p3 <= (ap_const_lv2_0 & tmp_42_fu_880_p2);
    p_and_t4_fu_1180_p3 <= (ap_const_lv2_0 & tmp_22_fu_1174_p2);
    p_and_t5_fu_814_p3 <= (ap_const_lv2_0 & tmp_47_fu_808_p2);
    p_and_t6_fu_736_p3 <= (ap_const_lv2_0 & tmp_52_fu_730_p2);
    p_and_t7_fu_664_p3 <= (ap_const_lv2_0 & tmp_57_fu_658_p2);
    p_and_t8_fu_592_p3 <= (ap_const_lv2_0 & tmp_62_fu_586_p2);
    p_and_t9_fu_1108_p3 <= (ap_const_lv2_0 & tmp_27_fu_1102_p2);
    p_and_t_fu_1252_p3 <= (ap_const_lv2_0 & tmp_17_fu_1246_p2);
    p_neg_t10_fu_528_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_and_t10_fu_520_p3));
    p_neg_t11_fu_450_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_and_t11_fu_442_p3));
    p_neg_t12_fu_378_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_and_t12_fu_370_p3));
    p_neg_t13_fu_306_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_and_t13_fu_298_p3));
    p_neg_t1_fu_1116_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_and_t9_fu_1108_p3));
    p_neg_t2_fu_1044_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_and_t1_fu_1036_p3));
    p_neg_t3_fu_966_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_and_t2_fu_958_p3));
    p_neg_t4_fu_894_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_and_t3_fu_886_p3));
    p_neg_t5_fu_1188_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_and_t4_fu_1180_p3));
    p_neg_t6_fu_822_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_and_t5_fu_814_p3));
    p_neg_t7_fu_744_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_and_t6_fu_736_p3));
    p_neg_t8_fu_672_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_and_t7_fu_664_p3));
    p_neg_t9_fu_600_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_and_t8_fu_592_p3));
    p_neg_t_fu_1260_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_and_t_fu_1252_p3));
    r_V_10_fu_850_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_38_fu_846_p1));
        r_V_11_fu_908_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_900_p3),32));

    r_V_12_fu_778_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_43_fu_774_p1));
        r_V_13_fu_836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_828_p3),32));

    r_V_14_fu_700_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_48_fu_696_p1));
        r_V_15_fu_758_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_8_fu_750_p3),32));

    r_V_16_fu_628_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_53_fu_624_p1));
        r_V_17_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_fu_678_p3),32));

    r_V_18_fu_556_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_58_fu_552_p1));
        r_V_19_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_606_p3),32));

        r_V_1_fu_1274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_1266_p3),32));

    r_V_20_fu_484_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_63_fu_480_p1));
        r_V_21_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_534_p3),32));

    r_V_22_fu_406_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_68_fu_402_p1));
        r_V_23_fu_464_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_456_p3),32));

    r_V_24_fu_334_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_73_fu_330_p1));
        r_V_25_fu_392_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_fu_384_p3),32));

    r_V_26_fu_262_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_78_fu_258_p1));
        r_V_27_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_fu_312_p3),32));

    r_V_2_fu_1144_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_18_fu_1140_p1));
        r_V_3_fu_1202_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_1194_p3),32));

    r_V_4_fu_1072_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_23_fu_1068_p1));
        r_V_5_fu_1130_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_1122_p3),32));

    r_V_6_fu_1000_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_28_fu_996_p1));
        r_V_7_fu_1058_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_1050_p3),32));

    r_V_8_fu_922_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_33_fu_918_p1));
        r_V_9_fu_980_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_972_p3),32));

    r_V_fu_1216_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_fu_1212_p1));
    tmp_10_fu_534_p3 <= 
        p_neg_t10_fu_528_p2 when (tmp_64_fu_490_p3(0) = '1') else 
        p_and_f10_fu_502_p3;
    tmp_11_fu_456_p3 <= 
        p_neg_t11_fu_450_p2 when (tmp_69_fu_412_p3(0) = '1') else 
        p_and_f11_fu_424_p3;
    tmp_12_fu_384_p3 <= 
        p_neg_t12_fu_378_p2 when (tmp_74_fu_340_p3(0) = '1') else 
        p_and_f12_fu_352_p3;
    tmp_13_fu_312_p3 <= 
        p_neg_t13_fu_306_p2 when (tmp_79_fu_268_p3(0) = '1') else 
        p_and_f13_fu_280_p3;
    tmp_14_fu_1222_p3 <= r_V_fu_1216_p2(7 downto 7);
    tmp_15_fu_1230_p1 <= r_V_fu_1216_p2(6 - 1 downto 0);
    tmp_16_fu_1242_p1 <= frm_cnt_reg_V(6 - 1 downto 0);
    tmp_17_fu_1246_p2 <= (tmp_16_fu_1242_p1 xor ap_const_lv6_3F);
    tmp_18_fu_1140_p1 <= frm_cnt_reg_V(8 - 1 downto 0);
    tmp_19_fu_1150_p3 <= r_V_2_fu_1144_p2(7 downto 7);
    tmp_1_fu_1122_p3 <= 
        p_neg_t1_fu_1116_p2 when (tmp_24_fu_1078_p3(0) = '1') else 
        p_and_f7_fu_1090_p3;
    tmp_20_fu_1158_p1 <= r_V_2_fu_1144_p2(6 - 1 downto 0);
    tmp_21_fu_1170_p1 <= frm_cnt_reg_V(6 - 1 downto 0);
    tmp_22_fu_1174_p2 <= (tmp_21_fu_1170_p1 xor ap_const_lv6_3F);
    tmp_23_fu_1068_p1 <= frm_cnt_reg_V(8 - 1 downto 0);
    tmp_24_fu_1078_p3 <= r_V_4_fu_1072_p2(7 downto 7);
    tmp_25_fu_1086_p1 <= r_V_4_fu_1072_p2(6 - 1 downto 0);
    tmp_26_fu_1098_p1 <= frm_cnt_reg_V(6 - 1 downto 0);
    tmp_27_fu_1102_p2 <= (tmp_26_fu_1098_p1 xor ap_const_lv6_3F);
    tmp_28_fu_996_p1 <= frm_cnt_reg_V(8 - 1 downto 0);
    tmp_29_fu_1006_p3 <= r_V_6_fu_1000_p2(7 downto 7);
    tmp_2_fu_1050_p3 <= 
        p_neg_t2_fu_1044_p2 when (tmp_29_fu_1006_p3(0) = '1') else 
        p_and_f1_fu_1018_p3;
    tmp_30_fu_1014_p1 <= r_V_6_fu_1000_p2(6 - 1 downto 0);
    tmp_31_fu_1026_p1 <= frm_cnt_reg_V(6 - 1 downto 0);
    tmp_32_fu_1030_p2 <= (tmp_31_fu_1026_p1 xor ap_const_lv6_3F);
    tmp_33_fu_918_p1 <= frm_cnt_reg_V(8 - 1 downto 0);
    tmp_34_fu_928_p3 <= r_V_8_fu_922_p2(7 downto 7);
    tmp_35_fu_936_p1 <= r_V_8_fu_922_p2(6 - 1 downto 0);
    tmp_36_fu_948_p1 <= frm_cnt_reg_V(6 - 1 downto 0);
    tmp_37_fu_952_p2 <= (tmp_36_fu_948_p1 xor ap_const_lv6_3F);
    tmp_38_fu_846_p1 <= frm_cnt_reg_V(8 - 1 downto 0);
    tmp_39_fu_856_p3 <= r_V_10_fu_850_p2(7 downto 7);
    tmp_3_fu_972_p3 <= 
        p_neg_t3_fu_966_p2 when (tmp_34_fu_928_p3(0) = '1') else 
        p_and_f3_fu_940_p3;
    tmp_40_fu_864_p1 <= r_V_10_fu_850_p2(6 - 1 downto 0);
    tmp_41_fu_876_p1 <= frm_cnt_reg_V(6 - 1 downto 0);
    tmp_42_fu_880_p2 <= (tmp_41_fu_876_p1 xor ap_const_lv6_3F);
    tmp_43_fu_774_p1 <= frm_cnt_reg_V(8 - 1 downto 0);
    tmp_44_fu_784_p3 <= r_V_12_fu_778_p2(7 downto 7);
    tmp_45_fu_792_p1 <= r_V_12_fu_778_p2(6 - 1 downto 0);
    tmp_46_fu_804_p1 <= frm_cnt_reg_V(6 - 1 downto 0);
    tmp_47_fu_808_p2 <= (tmp_46_fu_804_p1 xor ap_const_lv6_3F);
    tmp_48_fu_696_p1 <= frm_cnt_reg_V(8 - 1 downto 0);
    tmp_49_fu_706_p3 <= r_V_14_fu_700_p2(7 downto 7);
    tmp_4_fu_606_p3 <= 
        p_neg_t9_fu_600_p2 when (tmp_59_fu_562_p3(0) = '1') else 
        p_and_f9_fu_574_p3;
    tmp_50_fu_714_p1 <= r_V_14_fu_700_p2(6 - 1 downto 0);
    tmp_51_fu_726_p1 <= frm_cnt_reg_V(6 - 1 downto 0);
    tmp_52_fu_730_p2 <= (tmp_51_fu_726_p1 xor ap_const_lv6_3F);
    tmp_53_fu_624_p1 <= frm_cnt_reg_V(8 - 1 downto 0);
    tmp_54_fu_634_p3 <= r_V_16_fu_628_p2(7 downto 7);
    tmp_55_fu_642_p1 <= r_V_16_fu_628_p2(6 - 1 downto 0);
    tmp_56_fu_654_p1 <= frm_cnt_reg_V(6 - 1 downto 0);
    tmp_57_fu_658_p2 <= (tmp_56_fu_654_p1 xor ap_const_lv6_3F);
    tmp_58_fu_552_p1 <= frm_cnt_reg_V(8 - 1 downto 0);
    tmp_59_fu_562_p3 <= r_V_18_fu_556_p2(7 downto 7);
    tmp_5_fu_900_p3 <= 
        p_neg_t4_fu_894_p2 when (tmp_39_fu_856_p3(0) = '1') else 
        p_and_f4_fu_868_p3;
    tmp_60_fu_570_p1 <= r_V_18_fu_556_p2(6 - 1 downto 0);
    tmp_61_fu_582_p1 <= frm_cnt_reg_V(6 - 1 downto 0);
    tmp_62_fu_586_p2 <= (tmp_61_fu_582_p1 xor ap_const_lv6_3F);
    tmp_63_fu_480_p1 <= frm_cnt_reg_V(8 - 1 downto 0);
    tmp_64_fu_490_p3 <= r_V_20_fu_484_p2(7 downto 7);
    tmp_65_fu_498_p1 <= r_V_20_fu_484_p2(6 - 1 downto 0);
    tmp_66_fu_510_p1 <= frm_cnt_reg_V(6 - 1 downto 0);
    tmp_67_fu_514_p2 <= (tmp_66_fu_510_p1 xor ap_const_lv6_3F);
    tmp_68_fu_402_p1 <= frm_cnt_reg_V(8 - 1 downto 0);
    tmp_69_fu_412_p3 <= r_V_22_fu_406_p2(7 downto 7);
    tmp_6_fu_828_p3 <= 
        p_neg_t6_fu_822_p2 when (tmp_44_fu_784_p3(0) = '1') else 
        p_and_f5_fu_796_p3;
    tmp_70_fu_420_p1 <= r_V_22_fu_406_p2(6 - 1 downto 0);
    tmp_71_fu_432_p1 <= frm_cnt_reg_V(6 - 1 downto 0);
    tmp_72_fu_436_p2 <= (tmp_71_fu_432_p1 xor ap_const_lv6_3F);
    tmp_73_fu_330_p1 <= frm_cnt_reg_V(8 - 1 downto 0);
    tmp_74_fu_340_p3 <= r_V_24_fu_334_p2(7 downto 7);
    tmp_75_fu_348_p1 <= r_V_24_fu_334_p2(6 - 1 downto 0);
    tmp_76_fu_360_p1 <= frm_cnt_reg_V(6 - 1 downto 0);
    tmp_77_fu_364_p2 <= (tmp_76_fu_360_p1 xor ap_const_lv6_3F);
    tmp_78_fu_258_p1 <= frm_cnt_reg_V(8 - 1 downto 0);
    tmp_79_fu_268_p3 <= r_V_26_fu_262_p2(7 downto 7);
    tmp_7_fu_1266_p3 <= 
        p_neg_t_fu_1260_p2 when (tmp_14_fu_1222_p3(0) = '1') else 
        p_and_f_fu_1234_p3;
    tmp_80_fu_276_p1 <= r_V_26_fu_262_p2(6 - 1 downto 0);
    tmp_81_fu_288_p1 <= frm_cnt_reg_V(6 - 1 downto 0);
    tmp_82_fu_292_p2 <= (tmp_81_fu_288_p1 xor ap_const_lv6_3F);
    tmp_8_fu_750_p3 <= 
        p_neg_t7_fu_744_p2 when (tmp_49_fu_706_p3(0) = '1') else 
        p_and_f6_fu_718_p3;
    tmp_9_fu_678_p3 <= 
        p_neg_t8_fu_672_p2 when (tmp_54_fu_634_p3(0) = '1') else 
        p_and_f8_fu_646_p3;
    tmp_fu_1212_p1 <= frm_cnt_reg_V(8 - 1 downto 0);
    tmp_s_fu_1194_p3 <= 
        p_neg_t5_fu_1188_p2 when (tmp_19_fu_1150_p3(0) = '1') else 
        p_and_f2_fu_1162_p3;
end behav;
