PPA Report for Adder_7_pipelined.v (Module: Adder_7_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 13
IO Count: 15
Cell Count: 64

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 812.35 MHz
Reg-to-Reg Critical Path Delay: 1.077 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
