{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 34,
   "id": "802618fe-99ae-42cd-aec0-56c41869f55a",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Cache Assignment"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "id": "e3b72ccc-6275-4754-895f-2d2981eb9d52",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Architecture:             x86_64\n",
      "  CPU op-mode(s):         32-bit, 64-bit\n",
      "  Address sizes:          39 bits physical, 48 bits virtual\n",
      "  Byte Order:             Little Endian\n",
      "CPU(s):                   16\n",
      "  On-line CPU(s) list:    0-15\n",
      "Vendor ID:                GenuineIntel\n",
      "  Model name:             12th Gen Intel(R) Core(TM) i5-12500H\n",
      "    CPU family:           6\n",
      "    Model:                154\n",
      "    Thread(s) per core:   2\n",
      "    Core(s) per socket:   8\n",
      "    Socket(s):            1\n",
      "    Stepping:             3\n",
      "    BogoMIPS:             6220.79\n",
      "    Flags:                fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge m\n",
      "                          ca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht sysc\n",
      "                          all nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xt\n",
      "                          opology tsc_reliable nonstop_tsc cpuid pni pclmulqdq v\n",
      "                          mx ssse3 fma cx16 pcid sse4_1 sse4_2 x2apic movbe popc\n",
      "                          nt tsc_deadline_timer aes xsave avx f16c rdrand hyperv\n",
      "                          isor lahf_lm abm 3dnowprefetch invpcid_single ssbd ibr\n",
      "                          s ibpb stibp ibrs_enhanced tpr_shadow vnmi ept vpid ep\n",
      "                          t_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invp\n",
      "                          cid rdseed adx smap clflushopt clwb sha_ni xsaveopt xs\n",
      "                          avec xgetbv1 xsaves avx_vnni umip waitpkg gfni vaes vp\n",
      "                          clmulqdq rdpid movdiri movdir64b fsrm md_clear seriali\n",
      "                          ze flush_l1d arch_capabilities\n",
      "Virtualization features:  \n",
      "  Virtualization:         VT-x\n",
      "  Hypervisor vendor:      Microsoft\n",
      "  Virtualization type:    full\n",
      "Caches (sum of all):      \n",
      "  L1d:                    384 KiB (8 instances)\n",
      "  L1i:                    256 KiB (8 instances)\n",
      "  L2:                     10 MiB (8 instances)\n",
      "  L3:                     18 MiB (1 instance)\n",
      "Vulnerabilities:          \n",
      "  Gather data sampling:   Not affected\n",
      "  Itlb multihit:          Not affected\n",
      "  L1tf:                   Not affected\n",
      "  Mds:                    Not affected\n",
      "  Meltdown:               Not affected\n",
      "  Mmio stale data:        Not affected\n",
      "  Reg file data sampling: Vulnerable: No microcode\n",
      "  Retbleed:               Mitigation; Enhanced IBRS\n",
      "  Spec rstack overflow:   Not affected\n",
      "  Spec store bypass:      Mitigation; Speculative Store Bypass disabled via prct\n",
      "                          l and seccomp\n",
      "  Spectre v1:             Mitigation; usercopy/swapgs barriers and __user pointe\n",
      "                          r sanitization\n",
      "  Spectre v2:             Mitigation; Enhanced / Automatic IBRS; IBPB conditiona\n",
      "                          l; RSB filling; PBRSB-eIBRS SW sequence; BHI SW loop, \n",
      "                          KVM SW loop\n",
      "  Srbds:                  Not affected\n",
      "  Tsx async abort:        Not affected\n"
     ]
    }
   ],
   "source": [
    "!lscpu"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "id": "feb90609-1963-4742-849c-e1d35a303626",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Data Type Miss Rate Analysis\n",
      "------------------------------------------------\n",
      "Data Type Row Major      Column Major   \n",
      "char      0.0625         0.0625         \n",
      "short     0.1250         0.1250         \n",
      "int       0.2500         0.2500         \n",
      "long      0.5000         0.5000         \n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "\n",
    "# Cache Configuration\n",
    "CACHE_SIZE = 4096  # 4 KB\n",
    "BLOCK_SIZE = 16  # Block size in bytes\n",
    "ASSOCIATIVITY = 2  # 2-way Set Associative\n",
    "NUM_BLOCKS = CACHE_SIZE // BLOCK_SIZE\n",
    "SET_COUNT = NUM_BLOCKS // ASSOCIATIVITY\n",
    "\n",
    "# Cache Initialization\n",
    "tags = np.full((SET_COUNT, ASSOCIATIVITY), -1, dtype=np.int32)  # Tag storage\n",
    "valid_bits = np.zeros((SET_COUNT, ASSOCIATIVITY), dtype=bool)  # Valid bits\n",
    "\n",
    "# Function to simulate cache access\n",
    "def cache_access(address):\n",
    "    global MISS_COUNT, HIT_COUNT, tags, valid_bits\n",
    "    block_offset_bits = int(np.log2(BLOCK_SIZE))\n",
    "    index_bits = int(np.log2(SET_COUNT))\n",
    "    \n",
    "    block_address = address >> block_offset_bits\n",
    "    index = block_address & ((1 << index_bits) - 1)\n",
    "    tag = block_address >> index_bits\n",
    "    \n",
    "    # Check cache hit\n",
    "    for i in range(ASSOCIATIVITY):\n",
    "        if valid_bits[index][i] and tags[index][i] == tag:\n",
    "            HIT_COUNT += 1\n",
    "            return \"hit\"\n",
    "    \n",
    "    # Cache miss handling\n",
    "    MISS_COUNT += 1\n",
    "    replacement_index = MISS_COUNT % ASSOCIATIVITY  # Simple FIFO replacement\n",
    "    tags[index][replacement_index] = tag\n",
    "    valid_bits[index][replacement_index] = True\n",
    "    return \"miss\"\n",
    "\n",
    "# Function to simulate row-major and column-major accesses\n",
    "def simulate_accesses(array_shape, element_size, pattern=\"row-major\"):\n",
    "    global MISS_COUNT, HIT_COUNT, tags, valid_bits\n",
    "    MISS_COUNT, HIT_COUNT = 0, 0\n",
    "\n",
    "    # Reset cache state\n",
    "    tags.fill(-1)\n",
    "    valid_bits.fill(False)\n",
    "    \n",
    "    # Generate addresses based on access pattern\n",
    "    if pattern == \"row-major\":\n",
    "        addresses = [((i * array_shape[1] + j) * element_size) for i in range(array_shape[0]) for j in range(array_shape[1])]\n",
    "    elif pattern == \"column-major\":\n",
    "        addresses = [((j * array_shape[0] + i) * element_size) for j in range(array_shape[1]) for i in range(array_shape[0])]\n",
    "\n",
    "    # Simulate accesses\n",
    "    for addr in addresses:\n",
    "        cache_access(addr)\n",
    "    \n",
    "    total_accesses = len(addresses)\n",
    "    miss_rate = MISS_COUNT / total_accesses\n",
    "    return miss_rate\n",
    "\n",
    "# Cache Miss Rate Analysis for Different Data Types\n",
    "data_types = {\n",
    "    \"char\": (64, 64, 1),\n",
    "    \"short\": (32, 32, 2),  # Adjusted to match 4096 bytes\n",
    "    \"int\": (32, 32, 4),\n",
    "    \"long\": (16, 16, 8),   # Adjusted to match 4096 bytes\n",
    "}\n",
    "\n",
    "results = []\n",
    "\n",
    "for dtype, (rows, cols, size) in data_types.items():\n",
    "    row_miss_rate = simulate_accesses((rows, cols), size, pattern=\"row-major\")\n",
    "    col_miss_rate = simulate_accesses((rows, cols), size, pattern=\"column-major\")\n",
    "    results.append((dtype, row_miss_rate, col_miss_rate))\n",
    "\n",
    "# Print Results\n",
    "print(\"Data Type Miss Rate Analysis\")\n",
    "print(\"------------------------------------------------\")\n",
    "print(f\"{'Data Type':<10}{'Row Major':<15}{'Column Major':<15}\")\n",
    "for dtype, row_miss, col_miss in results:\n",
    "    print(f\"{dtype:<10}{row_miss:<15.4f}{col_miss:<15.4f}\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "id": "7d1f4e3a-2cf4-45f2-b451-c50b95721dec",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Random Access Miss Rate Analysis\n",
      "------------------------------------------------\n",
      "Data Type Random Access  \n",
      "char      0.9992         \n",
      "short     0.9996         \n",
      "int       0.9998         \n",
      "long      0.9999         \n"
     ]
    }
   ],
   "source": [
    "import random\n",
    "\n",
    "# L2 Cache Size since L3 (18MiB) take ages\n",
    "L2_CACHE_SIZE = 10 * (2**20)  # 10 MiB\n",
    "RANGE_LIMIT = L2_CACHE_SIZE // 2  # Half of L3 cache size\n",
    "\n",
    "def simulate_random_accesses(array_shape, element_size, iterations=30):\n",
    "    global MISS_COUNT, HIT_COUNT, tags, valid_bits\n",
    "    miss_rates = []\n",
    "    \n",
    "    for _ in range(iterations):\n",
    "        MISS_COUNT, HIT_COUNT = 0, 0\n",
    "        tags.fill(-1)\n",
    "        valid_bits.fill(False)\n",
    "        \n",
    "        # Generate random addresses\n",
    "        addresses = [random.randint(0, RANGE_LIMIT - 1) * element_size for _ in range(array_shape[0] * array_shape[1])]\n",
    "        \n",
    "        # Simulate accesses\n",
    "        for addr in addresses:\n",
    "            cache_access(addr)\n",
    "        \n",
    "        miss_rate = MISS_COUNT / len(addresses)\n",
    "        miss_rates.append(miss_rate)\n",
    "    \n",
    "    # Average miss rate\n",
    "    return sum(miss_rates) / len(miss_rates)\n",
    "\n",
    "# Adjusted Data Types and Array Sizes for L3 Cache\n",
    "data_types = {\n",
    "    \"char\": (RANGE_LIMIT // 1, 1),  # Array size based on element size of 1 byte\n",
    "    \"short\": (RANGE_LIMIT // 2, 2),  # 2 bytes per element\n",
    "    \"int\": (RANGE_LIMIT // 4, 4),  # 4 bytes per element\n",
    "    \"long\": (RANGE_LIMIT // 8, 8),  # 8 bytes per element\n",
    "}\n",
    "\n",
    "random_results = []\n",
    "\n",
    "# Run Random Access Simulation\n",
    "for dtype, (elements, size) in data_types.items():\n",
    "    rows = int(elements**0.5)  # Create a roughly square array\n",
    "    cols = rows\n",
    "    avg_miss_rate = simulate_random_accesses((rows, cols), size)\n",
    "    random_results.append((dtype, avg_miss_rate))\n",
    "\n",
    "# Print Random Access Results\n",
    "print(\"\\nRandom Access Miss Rate Analysis\")\n",
    "print(\"------------------------------------------------\")\n",
    "print(f\"{'Data Type':<10}{'Random Access':<15}\")\n",
    "for dtype, rand_miss in random_results:\n",
    "    print(f\"{dtype:<10}{rand_miss:<15.4f}\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "588b9e9b-8032-4a59-8b61-8b156447516d",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "90c36583-7992-437a-99b9-2cf04cee9231",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.18"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
