import "primitives/core.futil";
import "primitives/memories/comb.futil";
import "/home/arjun/coursecode/cmsc838l/verilog-tests/half-duplex-spi.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@out out : 8, @done done: 1){
    cells {
        @external mem = comb_mem_d1(8, 1, 1);
        @external res = std_reg(8);
        @external spi = spi_driver();
    }

    wires {
        group write_val {
            mem.addr0 = 1'd0;
            mem.write_en = 1'b1;
            mem.write_data = 8'd0;
            write_val[done] = mem.done;
        }
        group load_val {
            mem.addr0 = 1'd0;
            res.write_en = 1'b1;
            res.in = mem.read_data;
            load_val[done] = mem.done;
        }
        out = res.out;
    }
    control {
        write_val;
        invoke spi[spi_buff = mem]()();
        load_val;
    }
}
