#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan  5 18:40:17 2023
# Process ID: 11140
# Current directory: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4256 D:\Facultate\Disertatie\Disertation_Project\FPGA\hw\hw.xpr
# Log file: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/vivado.log
# Journal file: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw\vivado.jou
# Running On: DESKTOP-UR3KT7E, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 17031 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/rvele/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-275720-sim-ro/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_m00_regslice_0
design_1_axi_gpio_video_0
design_1_axis_subset_converter_in_0
design_1_axi_interconnect_gp0_0
design_1_xbar_0
design_1_auto_pc_0
design_1_v_axi4s_vid_out_0_0
design_1_xbar_1
design_1_s00_regslice_0
design_1_s01_regslice_0
design_1_auto_pc_1
design_1_axi_interconnect_hp0_0
design_1_axi_vdma_0_0
design_1_axis_subset_converter_out_0
design_1_proc_sys_reset_0_0
design_1_dvi2rgb_0_0
design_1_proc_sys_reset_fclk0_0
design_1_proc_sys_reset_fclk1_0
design_1_processing_system7_0_0
design_1_rgb2dvi_1_0
design_1_subset_converter_reset_0
design_1_v_tc_in_0
design_1_v_tc_out_0
design_1_v_vid_in_axi4s_0_0

open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1098.602 ; gain = 225.227
update_compile_order -fileset sources_1
open_bd_design {D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.1 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_gp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_in
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - subset_converter_reset
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_in
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_out
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:5.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from block design file <D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1154.984 ; gain = 21.113
assign_bd_address
Slave segment '/axi_interconnect_gp0/s00_couplers/auto_pc/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C3_0000 [ 64K ]>.
Slave segment '/axi_interconnect_hp0/m00_couplers/auto_pc/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x44A0_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_interconnect_hp0/m00_couplers/auto_pc/S_AXI/Reg' with 'register' usage does not match address space '/axi_vdma_0/Data_MM2S' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_interconnect_hp0/m00_couplers/auto_pc/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Slave segment '/axi_interconnect_hp0/m00_couplers/auto_pc/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x44A0_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_interconnect_hp0/m00_couplers/auto_pc/S_AXI/Reg' with 'register' usage does not match address space '/axi_vdma_0/Data_S2MM' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_interconnect_hp0/m00_couplers/auto_pc/S_AXI/Reg from address space /axi_vdma_0/Data_S2MM.
Slave segment '/axi_interconnect_hp0/m00_couplers/m00_regslice/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x44A1_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_interconnect_hp0/m00_couplers/m00_regslice/S_AXI/Reg' with 'register' usage does not match address space '/axi_vdma_0/Data_MM2S' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_interconnect_hp0/m00_couplers/m00_regslice/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Slave segment '/axi_interconnect_hp0/m00_couplers/m00_regslice/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x44A1_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_interconnect_hp0/m00_couplers/m00_regslice/S_AXI/Reg' with 'register' usage does not match address space '/axi_vdma_0/Data_S2MM' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_interconnect_hp0/m00_couplers/m00_regslice/S_AXI/Reg from address space /axi_vdma_0/Data_S2MM.
Slave segment '/axi_interconnect_hp0/s00_couplers/s00_regslice/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x44A2_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_interconnect_hp0/s00_couplers/s00_regslice/S_AXI/Reg' with 'register' usage does not match address space '/axi_vdma_0/Data_MM2S' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_interconnect_hp0/s00_couplers/s00_regslice/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Slave segment '/axi_interconnect_hp0/s01_couplers/s01_regslice/S_AXI/Reg' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x44A3_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_interconnect_hp0/s01_couplers/s01_regslice/S_AXI/Reg' with 'register' usage does not match address space '/axi_vdma_0/Data_S2MM' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_interconnect_hp0/s01_couplers/s01_regslice/S_AXI/Reg from address space /axi_vdma_0/Data_S2MM.
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_m00_regslice_0
design_1_axi_gpio_video_0
design_1_axis_subset_converter_in_0
design_1_axi_interconnect_gp0_0
design_1_xbar_0
design_1_auto_pc_0
design_1_v_axi4s_vid_out_0_0
design_1_xbar_1
design_1_s00_regslice_0
design_1_s01_regslice_0
design_1_auto_pc_1
design_1_axi_interconnect_hp0_0
design_1_axi_vdma_0_0
design_1_axis_subset_converter_out_0
design_1_proc_sys_reset_0_0
design_1_dvi2rgb_0_0
design_1_proc_sys_reset_fclk0_0
design_1_proc_sys_reset_fclk1_0
design_1_processing_system7_0_0
design_1_rgb2dvi_1_0
design_1_subset_converter_reset_0
design_1_v_tc_in_0
design_1_v_tc_out_0
design_1_v_vid_in_axi4s_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_m00_regslice_0
design_1_axi_gpio_video_0
design_1_axis_subset_converter_in_0
design_1_axi_interconnect_gp0_0
design_1_xbar_0
design_1_auto_pc_0
design_1_v_axi4s_vid_out_0_0
design_1_xbar_1
design_1_s00_regslice_0
design_1_s01_regslice_0
design_1_auto_pc_1
design_1_axi_interconnect_hp0_0
design_1_axi_vdma_0_0
design_1_axis_subset_converter_out_0
design_1_proc_sys_reset_0_0
design_1_dvi2rgb_0_0
design_1_proc_sys_reset_fclk0_0
design_1_proc_sys_reset_fclk1_0
design_1_processing_system7_0_0
design_1_rgb2dvi_1_0
design_1_subset_converter_reset_0
design_1_v_tc_in_0
design_1_v_tc_out_0
design_1_v_vid_in_axi4s_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
make_wrapper -files [get_files D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the block design 'design_1.bd' is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_m00_regslice_0
design_1_axi_gpio_video_0
design_1_axis_subset_converter_in_0
design_1_axi_interconnect_gp0_0
design_1_xbar_0
design_1_auto_pc_0
design_1_v_axi4s_vid_out_0_0
design_1_xbar_1
design_1_s00_regslice_0
design_1_s01_regslice_0
design_1_auto_pc_1
design_1_axi_interconnect_hp0_0
design_1_axi_vdma_0_0
design_1_axis_subset_converter_out_0
design_1_proc_sys_reset_0_0
design_1_dvi2rgb_0_0
design_1_proc_sys_reset_fclk0_0
design_1_proc_sys_reset_fclk1_0
design_1_processing_system7_0_0
design_1_rgb2dvi_1_0
design_1_subset_converter_reset_0
design_1_v_tc_in_0
design_1_v_tc_out_0
design_1_v_vid_in_axi4s_0_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axis_subset_converter_out_0 design_1_axi_vdma_0_0 design_1_subset_converter_reset_0 design_1_v_axi4s_vid_out_0_0 design_1_v_vid_in_axi4s_0_0 design_1_axi_gpio_video_0 design_1_proc_sys_reset_fclk0_0 design_1_proc_sys_reset_0_0 design_1_axi_interconnect_gp0_0 design_1_processing_system7_0_0 design_1_axis_subset_converter_in_0 design_1_proc_sys_reset_fclk1_0 design_1_v_tc_out_0 design_1_rgb2dvi_1_0 design_1_v_tc_in_0 design_1_axi_interconnect_hp0_0}] -log ip_upgrade.log
Upgrading 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_gpio_video_0 (AXI GPIO 2.0) from revision 28 to revision 29
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_interconnect_gp0_0 (AXI Interconnect 2.1) from revision 27 to revision 28
Excluding slave segment /axi_interconnect_hp0/m00_couplers/auto_pc/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_interconnect_hp0/m00_couplers/auto_pc/S_AXI/Reg from address space /axi_vdma_0/Data_S2MM.
Excluding slave segment /axi_interconnect_hp0/m00_couplers/m00_regslice/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_interconnect_hp0/m00_couplers/m00_regslice/S_AXI/Reg from address space /axi_vdma_0/Data_S2MM.
Excluding slave segment /axi_interconnect_hp0/s00_couplers/s00_regslice/S_AXI/Reg from address space /axi_vdma_0/Data_MM2S.
Excluding slave segment /axi_interconnect_hp0/s01_couplers/s01_regslice/S_AXI/Reg from address space /axi_vdma_0/Data_S2MM.
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_interconnect_hp0_0 (AXI Interconnect 2.1) from revision 27 to revision 28
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded design_1_axis_subset_converter_in_0 (AXI4-Stream Subset Converter 1.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3422] Upgraded design_1_axis_subset_converter_out_0 (AXI4-Stream Subset Converter 1.1) from revision 26 to revision 27
INFO: [IP_Flow 19-3420] Updated design_1_proc_sys_reset_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_proc_sys_reset_fclk0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_proc_sys_reset_fclk1_0 to use current project options
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3420] Updated design_1_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_rgb2dvi_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_subset_converter_reset_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded design_1_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded design_1_v_tc_in_0 (Video Timing Controller 6.2) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded design_1_v_tc_out_0 (Video Timing Controller 6.2) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded design_1_v_vid_in_axi4s_0_0 (Video In to AXI4-Stream 5.0) from revision 1 to revision 2
CRITICAL WARNING: [filemgmt 20-1366] Unable to reset target(s) for the following file is locked: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd
Locked reason: 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_dvi2rgb_0_0

Wrote  : <D:\Facultate\Disertatie\Disertation_Project\FPGA\hw\hw.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1392.352 ; gain = 116.250
export_ip_user_files -of_objects [get_ips {design_1_axis_subset_converter_out_0 design_1_axi_vdma_0_0 design_1_subset_converter_reset_0 design_1_v_axi4s_vid_out_0_0 design_1_v_vid_in_axi4s_0_0 design_1_axi_gpio_video_0 design_1_proc_sys_reset_fclk0_0 design_1_proc_sys_reset_0_0 design_1_axi_interconnect_gp0_0 design_1_processing_system7_0_0 design_1_axis_subset_converter_in_0 design_1_proc_sys_reset_fclk1_0 design_1_v_tc_out_0 design_1_rgb2dvi_1_0 design_1_v_tc_in_0 design_1_axi_interconnect_hp0_0}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_gpio_video_0_synth_1 design_1_axi_vdma_0_0_synth_1 design_1_axis_subset_converter_in_0_synth_1 design_1_axis_subset_converter_out_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 design_1_proc_sys_reset_fclk0_0_synth_1 design_1_proc_sys_reset_fclk1_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_rgb2dvi_1_0_synth_1 design_1_v_axi4s_vid_out_0_0_synth_1 design_1_v_tc_in_0_synth_1 design_1_v_tc_out_0_synth_1 design_1_v_vid_in_axi4s_0_0_synth_1 design_1_xbar_2_synth_1 design_1_xbar_3_synth_1 design_1_s00_regslice_0_synth_1 design_1_s01_regslice_0_synth_1 design_1_m00_regslice_0_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_video_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_video_0/design_1_axi_gpio_video_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_ooc.xdc'
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vdma_0_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_in_0/design_1_axis_subset_converter_in_0_ooc.xdc'
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_subset_converter_in_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_in_0/design_1_axis_subset_converter_in_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/design_1_axis_subset_converter_out_0_ooc.xdc'
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_subset_converter_out_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/design_1_axis_subset_converter_out_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_0_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_fclk0_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_fclk0_0/design_1_proc_sys_reset_fclk0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_fclk1_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rgb2dvi_1_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_axi4s_vid_out_0_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_in_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_v_tc_in_0/design_1_v_tc_in_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_out_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_v_tc_out_0/design_1_v_tc_out_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_vid_in_axi4s_0_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_2
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'd:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_3
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'd:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_s00_regslice_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'd:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_0/design_1_s00_regslice_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_s01_regslice_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'd:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_m00_regslice_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'd:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Thu Jan  5 18:44:02 2023] Launched design_1_axi_gpio_video_0_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_axis_subset_converter_in_0_synth_1, design_1_axis_subset_converter_out_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_proc_sys_reset_fclk0_0_synth_1, design_1_proc_sys_reset_fclk1_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_rgb2dvi_1_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_v_tc_in_0_synth_1, design_1_v_tc_out_0_synth_1, design_1_v_vid_in_axi4s_0_0_synth_1, design_1_xbar_2_synth_1, design_1_xbar_3_synth_1, design_1_s00_regslice_0_synth_1, design_1_s01_regslice_0_synth_1, design_1_m00_regslice_0_synth_1...
Run output will be captured here:
design_1_axi_gpio_video_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_axi_gpio_video_0_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_axis_subset_converter_in_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_axis_subset_converter_in_0_synth_1/runme.log
design_1_axis_subset_converter_out_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_axis_subset_converter_out_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_proc_sys_reset_fclk0_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1/runme.log
design_1_proc_sys_reset_fclk1_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_proc_sys_reset_fclk1_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rgb2dvi_1_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_rgb2dvi_1_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_v_tc_in_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_v_tc_in_0_synth_1/runme.log
design_1_v_tc_out_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_v_tc_out_0_synth_1/runme.log
design_1_v_vid_in_axi4s_0_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_v_vid_in_axi4s_0_0_synth_1/runme.log
design_1_xbar_2_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_xbar_2_synth_1/runme.log
design_1_xbar_3_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_xbar_3_synth_1/runme.log
design_1_s00_regslice_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_s00_regslice_0_synth_1/runme.log
design_1_s01_regslice_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_s01_regslice_0_synth_1/runme.log
design_1_m00_regslice_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_m00_regslice_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1460.969 ; gain = 58.449
report_ip_status -name ip_status 
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_dvi2rgb_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_dvi2rgb_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
upgrade_ip -vlnv digilentinc.com:ip:dvi2rgb:2.0 [get_ips  design_1_dvi2rgb_0_0] -log ip_upgrade.log
Upgrading 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_dvi2rgb_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_dvi2rgb_0_0 to use current project options
Wrote  : <D:\Facultate\Disertatie\Disertation_Project\FPGA\hw\hw.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1460.969 ; gain = 0.000
export_ip_user_files -of_objects [get_ips design_1_dvi2rgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [digilentinc.com:ip:axi_dynclk:1.1-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip, but BD cell '/dvi2rgb_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </dvi2rgb_0> to completely resolve these warnings.
Wrote  : <D:\Facultate\Disertatie\Disertation_Project\FPGA\hw\hw.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_out .
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_refclk was packaged with board value 'digilentinc.com:zybo-z7-20:part0:1.0'. Current project's board value is unset. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 12
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_pixclk was packaged with board value 'digilentinc.com:zybo-z7-20:part0:1.0'. Current project's board value is unset. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_pixclk (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 12
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_fclk0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_fclk1 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block subset_converter_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/m00_couplers/auto_pc .
Exporting to file d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:01:49 ; elapsed = 00:01:47 . Memory (MB): peak = 1794.270 ; gain = 333.301
catch { config_ip_cache -export [get_ips -all design_1_axi_vdma_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vdma_0_0
catch { config_ip_cache -export [get_ips -all design_1_dvi2rgb_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dvi2rgb_0_0
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_fclk1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_fclk1_0
catch { config_ip_cache -export [get_ips -all design_1_rgb2dvi_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rgb2dvi_1_0
catch { config_ip_cache -export [get_ips -all design_1_v_axi4s_vid_out_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_axi4s_vid_out_0_0
catch { config_ip_cache -export [get_ips -all design_1_v_tc_in_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_in_0
catch { config_ip_cache -export [get_ips -all design_1_v_tc_out_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_out_0
catch { config_ip_cache -export [get_ips -all design_1_v_vid_in_axi4s_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_vid_in_axi4s_0_0
catch { config_ip_cache -export [get_ips -all design_1_xbar_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_2
catch { config_ip_cache -export [get_ips -all design_1_xbar_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_3
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
catch { config_ip_cache -export [get_ips -all design_1_s00_regslice_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_s00_regslice_0
catch { config_ip_cache -export [get_ips -all design_1_s01_regslice_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_s01_regslice_0
catch { config_ip_cache -export [get_ips -all design_1_m00_regslice_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_m00_regslice_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
export_ip_user_files -of_objects [get_files D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1794.270 ; gain = 0.000
launch_runs design_1_axi_vdma_0_0_synth_1 design_1_proc_sys_reset_fclk1_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_rgb2dvi_1_0_synth_1 design_1_v_axi4s_vid_out_0_0_synth_1 design_1_v_tc_in_0_synth_1 design_1_v_tc_out_0_synth_1 design_1_v_vid_in_axi4s_0_0_synth_1 design_1_xbar_2_synth_1 design_1_xbar_3_synth_1 design_1_dvi2rgb_0_0_synth_1 design_1_auto_pc_0_synth_1 design_1_s00_regslice_0_synth_1 design_1_s01_regslice_0_synth_1 design_1_m00_regslice_0_synth_1 design_1_auto_pc_1_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_fclk1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rgb2dvi_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_in_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_out_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_vid_in_axi4s_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dvi2rgb_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_s00_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_s01_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_m00_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
[Thu Jan  5 18:47:00 2023] Launched design_1_axi_vdma_0_0_synth_1, design_1_proc_sys_reset_fclk1_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_rgb2dvi_1_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_v_tc_in_0_synth_1, design_1_v_tc_out_0_synth_1, design_1_v_vid_in_axi4s_0_0_synth_1, design_1_xbar_2_synth_1, design_1_xbar_3_synth_1, design_1_dvi2rgb_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_s00_regslice_0_synth_1, design_1_s01_regslice_0_synth_1, design_1_m00_regslice_0_synth_1, design_1_auto_pc_1_synth_1...
Run output will be captured here:
design_1_axi_vdma_0_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_proc_sys_reset_fclk1_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_proc_sys_reset_fclk1_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rgb2dvi_1_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_rgb2dvi_1_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_v_tc_in_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_v_tc_in_0_synth_1/runme.log
design_1_v_tc_out_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_v_tc_out_0_synth_1/runme.log
design_1_v_vid_in_axi4s_0_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_v_vid_in_axi4s_0_0_synth_1/runme.log
design_1_xbar_2_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_xbar_2_synth_1/runme.log
design_1_xbar_3_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_xbar_3_synth_1/runme.log
design_1_dvi2rgb_0_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_dvi2rgb_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_s00_regslice_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_s00_regslice_0_synth_1/runme.log
design_1_s01_regslice_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_s01_regslice_0_synth_1/runme.log
design_1_m00_regslice_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_m00_regslice_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_auto_pc_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1801.594 ; gain = 7.324
export_simulation -of_objects [get_files D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.ip_user_files/sim_scripts -ip_user_files_dir D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.ip_user_files -ipstatic_source_dir D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.cache/compile_simlib/modelsim} {questa=D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.cache/compile_simlib/questa} {riviera=D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.cache/compile_simlib/riviera} {activehdl=D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
INFO: [digilentinc.com:ip:axi_dynclk:1.1-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip, but BD cell '/dvi2rgb_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </dvi2rgb_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1842.879 ; gain = 0.000
save_bd_design
Wrote  : <D:\Facultate\Disertatie\Disertation_Project\FPGA\hw\hw.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/synth_1/design_1_wrapper.dcp to D:/WorkRaduV/Projects/Zybo-Z7/hw/proj/hw.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_bid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_hp0/m00_couplers/m00_regslice/m_axi_rid'(1) to pin: '/axi_interconnect_hp0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_hp0/M00_AXI_awid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_gp0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_hp0/m00_couplers/auto_pc .
Exporting to file d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_vdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_dvi2rgb_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_m00_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_s00_regslice_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_s01_regslice_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dvi2rgb_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_m00_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_s00_regslice_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_s01_regslice_0
[Thu Jan  5 18:51:26 2023] Launched design_1_axi_vdma_0_0_synth_1, design_1_dvi2rgb_0_0_synth_1, design_1_m00_regslice_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_0_synth_1, design_1_s00_regslice_0_synth_1, design_1_s01_regslice_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_vdma_0_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_dvi2rgb_0_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_dvi2rgb_0_0_synth_1/runme.log
design_1_m00_regslice_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_m00_regslice_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_s00_regslice_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_s00_regslice_0_synth_1/runme.log
design_1_s01_regslice_0_synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_s01_regslice_0_synth_1/runme.log
synth_1: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/synth_1/runme.log
[Thu Jan  5 18:51:26 2023] Launched impl_1...
Run output will be captured here: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1842.879 ; gain = 0.000
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -include_bit -force -file D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.2/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2033.469 ; gain = 175.293
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  5 19:54:38 2023...
