============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     24448
   Run Date =   Thu Apr 18 13:35:25 2024

   Run on =     CHOCODESKTOP
============================================================
RUN-1002 : start command "open_project SOC_2_times.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(57)
HDL-1007 : analyze verilog file ../../src/soc_top.v
HDL-1007 : analyze verilog file ../../src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in ../../src/soc_cm0.v(65)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in ../../src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in ../../src/soc_cm0.v(137)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in ../../src/soc_cm0.v(167)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in ../../src/soc_cm0.v(414)
HDL-5007 WARNING: block identifier is required on this block in ../../src/soc_cm0.v(438)
HDL-5007 WARNING: identifier 'btn_interrupt' is used before its declaration in ../../src/soc_cm0.v(81)
HDL-1007 : analyze verilog file ../../al_ip/dtcm.v
HDL-1007 : analyze verilog file ../../al_ip/itcm.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file ../../src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file ../../src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../src/btn_interupt_generator.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
RUN-1001 : Project manager successfully analyzed 24 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SOC_2_times_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model soc_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net soc_cm0_u0/cm0_u0/u_logic/SCLK is clkc0 of pll pll_u0/pll_inst.
SYN-4019 : Net clk_dup_1 is refclk of pll pll_u0/pll_inst.
SYN-4024 : Net "swclk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net soc_cm0_u0/cm0_u0/u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net swclk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net swclk_dup_1 to drive 107 clock pins.
PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 8040 instances
RUN-0007 : 5922 luts, 1897 seqs, 59 mslices, 43 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 8465 nets
RUN-1001 : 4672 nets have 2 pins
RUN-1001 : 2720 nets have [3 - 5] pins
RUN-1001 : 593 nets have [6 - 10] pins
RUN-1001 : 252 nets have [11 - 20] pins
RUN-1001 : 223 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     207     
RUN-1001 :   No   |  No   |  Yes  |     553     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     835     
RUN-1001 :   Yes  |  No   |  Yes  |     302     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  56   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 61
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8038 instances, 5922 luts, 1897 seqs, 102 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.03917e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8038.
PHY-3001 : Level 1 #clusters 985.
PHY-3001 : End clustering;  0.076970s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 557678, overlap = 313.781
PHY-3002 : Step(2): len = 490491, overlap = 335.719
PHY-3002 : Step(3): len = 347375, overlap = 440.531
PHY-3002 : Step(4): len = 303573, overlap = 480.531
PHY-3002 : Step(5): len = 250525, overlap = 552
PHY-3002 : Step(6): len = 220779, overlap = 578.312
PHY-3002 : Step(7): len = 185573, overlap = 606.5
PHY-3002 : Step(8): len = 165460, overlap = 636.062
PHY-3002 : Step(9): len = 146235, overlap = 656.781
PHY-3002 : Step(10): len = 131984, overlap = 696.969
PHY-3002 : Step(11): len = 121725, overlap = 717.844
PHY-3002 : Step(12): len = 106096, overlap = 737.188
PHY-3002 : Step(13): len = 100093, overlap = 748.25
PHY-3002 : Step(14): len = 86265.8, overlap = 761.938
PHY-3002 : Step(15): len = 82034.2, overlap = 777.625
PHY-3002 : Step(16): len = 76274.6, overlap = 802.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.09255e-07
PHY-3002 : Step(17): len = 90297.2, overlap = 765.312
PHY-3002 : Step(18): len = 125902, overlap = 731.594
PHY-3002 : Step(19): len = 125929, overlap = 693.938
PHY-3002 : Step(20): len = 129672, overlap = 666.75
PHY-3002 : Step(21): len = 129098, overlap = 672.219
PHY-3002 : Step(22): len = 130492, overlap = 657.281
PHY-3002 : Step(23): len = 127268, overlap = 664.938
PHY-3002 : Step(24): len = 127163, overlap = 662.094
PHY-3002 : Step(25): len = 126331, overlap = 646.562
PHY-3002 : Step(26): len = 127599, overlap = 642.625
PHY-3002 : Step(27): len = 125737, overlap = 639.781
PHY-3002 : Step(28): len = 125539, overlap = 623.656
PHY-3002 : Step(29): len = 123403, overlap = 625.656
PHY-3002 : Step(30): len = 123243, overlap = 619.906
PHY-3002 : Step(31): len = 121115, overlap = 629.719
PHY-3002 : Step(32): len = 120807, overlap = 630.938
PHY-3002 : Step(33): len = 119709, overlap = 629.75
PHY-3002 : Step(34): len = 119150, overlap = 626.75
PHY-3002 : Step(35): len = 118669, overlap = 622.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.21851e-06
PHY-3002 : Step(36): len = 135614, overlap = 580.031
PHY-3002 : Step(37): len = 144004, overlap = 542.844
PHY-3002 : Step(38): len = 145840, overlap = 533.406
PHY-3002 : Step(39): len = 145289, overlap = 531.5
PHY-3002 : Step(40): len = 143627, overlap = 537.5
PHY-3002 : Step(41): len = 143453, overlap = 535.969
PHY-3002 : Step(42): len = 141876, overlap = 548.281
PHY-3002 : Step(43): len = 141052, overlap = 554
PHY-3002 : Step(44): len = 139633, overlap = 563.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.43702e-06
PHY-3002 : Step(45): len = 153023, overlap = 529.438
PHY-3002 : Step(46): len = 159501, overlap = 505.25
PHY-3002 : Step(47): len = 163485, overlap = 480.75
PHY-3002 : Step(48): len = 165124, overlap = 469.438
PHY-3002 : Step(49): len = 165231, overlap = 473.125
PHY-3002 : Step(50): len = 165201, overlap = 480.375
PHY-3002 : Step(51): len = 164639, overlap = 485.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.87404e-06
PHY-3002 : Step(52): len = 183884, overlap = 438.906
PHY-3002 : Step(53): len = 194653, overlap = 422.438
PHY-3002 : Step(54): len = 197392, overlap = 418.281
PHY-3002 : Step(55): len = 198991, overlap = 418.875
PHY-3002 : Step(56): len = 199163, overlap = 412.438
PHY-3002 : Step(57): len = 198440, overlap = 410.438
PHY-3002 : Step(58): len = 197410, overlap = 408.812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.74808e-06
PHY-3002 : Step(59): len = 221781, overlap = 358.594
PHY-3002 : Step(60): len = 235838, overlap = 324.219
PHY-3002 : Step(61): len = 242932, overlap = 295.062
PHY-3002 : Step(62): len = 244857, overlap = 272.094
PHY-3002 : Step(63): len = 243462, overlap = 274.844
PHY-3002 : Step(64): len = 241304, overlap = 279.469
PHY-3002 : Step(65): len = 238937, overlap = 286.188
PHY-3002 : Step(66): len = 237545, overlap = 298.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.93066e-05
PHY-3002 : Step(67): len = 257420, overlap = 268.125
PHY-3002 : Step(68): len = 272017, overlap = 225.344
PHY-3002 : Step(69): len = 281582, overlap = 205.156
PHY-3002 : Step(70): len = 283311, overlap = 203
PHY-3002 : Step(71): len = 281894, overlap = 203.219
PHY-3002 : Step(72): len = 280619, overlap = 205.875
PHY-3002 : Step(73): len = 279273, overlap = 202.812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.86132e-05
PHY-3002 : Step(74): len = 294938, overlap = 185.531
PHY-3002 : Step(75): len = 311567, overlap = 166.594
PHY-3002 : Step(76): len = 318754, overlap = 156.625
PHY-3002 : Step(77): len = 319678, overlap = 152.25
PHY-3002 : Step(78): len = 318275, overlap = 149.219
PHY-3002 : Step(79): len = 317171, overlap = 145.594
PHY-3002 : Step(80): len = 316189, overlap = 148.406
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.25799e-05
PHY-3002 : Step(81): len = 327013, overlap = 132.188
PHY-3002 : Step(82): len = 342074, overlap = 140.344
PHY-3002 : Step(83): len = 348608, overlap = 144.906
PHY-3002 : Step(84): len = 349829, overlap = 147.406
PHY-3002 : Step(85): len = 349920, overlap = 139.594
PHY-3002 : Step(86): len = 349840, overlap = 139.531
PHY-3002 : Step(87): len = 349550, overlap = 143.094
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000138133
PHY-3002 : Step(88): len = 356764, overlap = 140.125
PHY-3002 : Step(89): len = 369551, overlap = 128.531
PHY-3002 : Step(90): len = 374185, overlap = 129.031
PHY-3002 : Step(91): len = 373948, overlap = 130.906
PHY-3002 : Step(92): len = 372786, overlap = 121.844
PHY-3002 : Step(93): len = 372510, overlap = 119.688
PHY-3002 : Step(94): len = 374282, overlap = 124
PHY-3002 : Step(95): len = 375330, overlap = 120.062
PHY-3002 : Step(96): len = 375224, overlap = 115.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000262214
PHY-3002 : Step(97): len = 378969, overlap = 115.625
PHY-3002 : Step(98): len = 388022, overlap = 117.594
PHY-3002 : Step(99): len = 391942, overlap = 118.156
PHY-3002 : Step(100): len = 392488, overlap = 121.531
PHY-3002 : Step(101): len = 393529, overlap = 122.656
PHY-3002 : Step(102): len = 395063, overlap = 120.469
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000432673
PHY-3002 : Step(103): len = 397644, overlap = 119.406
PHY-3002 : Step(104): len = 404494, overlap = 115.562
PHY-3002 : Step(105): len = 407793, overlap = 114.281
PHY-3002 : Step(106): len = 408802, overlap = 111.656
PHY-3002 : Step(107): len = 409415, overlap = 112.781
PHY-3002 : Step(108): len = 410253, overlap = 110.531
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014447s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8465.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 580160, over cnt = 1074(3%), over = 6144, worst = 30
PHY-1001 : End global iterations;  0.331947s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (4.7%)

PHY-1001 : Congestion index: top1 = 75.99, top5 = 58.10, top10 = 48.99, top15 = 43.18.
PHY-3001 : End congestion estimation;  0.434219s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (14.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000103106
PHY-3002 : Step(109): len = 497261, overlap = 2.625
PHY-3002 : Step(110): len = 499558, overlap = 2
PHY-3002 : Step(111): len = 476130, overlap = 1
PHY-3002 : Step(112): len = 469913, overlap = 1
PHY-3002 : Step(113): len = 461606, overlap = 0.4375
PHY-3002 : Step(114): len = 454235, overlap = 0
PHY-3002 : Step(115): len = 449938, overlap = 0
PHY-3002 : Step(116): len = 451694, overlap = 0.1875
PHY-3002 : Step(117): len = 446055, overlap = 0.84375
PHY-3002 : Step(118): len = 439503, overlap = 1.5625
PHY-3002 : Step(119): len = 438054, overlap = 0.71875
PHY-3002 : Step(120): len = 432237, overlap = 1.40625
PHY-3002 : Step(121): len = 432287, overlap = 1.875
PHY-3002 : Step(122): len = 431855, overlap = 2.59375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000206212
PHY-3002 : Step(123): len = 439587, overlap = 1.3125
PHY-3002 : Step(124): len = 442134, overlap = 0.875
PHY-3002 : Step(125): len = 445390, overlap = 1.0625
PHY-3002 : Step(126): len = 447303, overlap = 1.125
PHY-3002 : Step(127): len = 448384, overlap = 1.25
PHY-3002 : Step(128): len = 449026, overlap = 1.53125
PHY-3002 : Step(129): len = 448597, overlap = 1.4375
PHY-3002 : Step(130): len = 448768, overlap = 1.4375
PHY-3002 : Step(131): len = 446079, overlap = 1.1875
PHY-3002 : Step(132): len = 445700, overlap = 1.25
PHY-3002 : Step(133): len = 444001, overlap = 1.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16/8465.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 546496, over cnt = 1410(4%), over = 5033, worst = 28
PHY-1001 : End global iterations;  0.438213s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (39.2%)

PHY-1001 : Congestion index: top1 = 61.57, top5 = 49.24, top10 = 42.77, top15 = 38.86.
PHY-3001 : End congestion estimation;  0.543580s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (43.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000104871
PHY-3002 : Step(134): len = 445693, overlap = 9.46875
PHY-3002 : Step(135): len = 443245, overlap = 8.59375
PHY-3002 : Step(136): len = 435828, overlap = 9.46875
PHY-3002 : Step(137): len = 422324, overlap = 14.0312
PHY-3002 : Step(138): len = 415050, overlap = 18.25
PHY-3002 : Step(139): len = 408730, overlap = 23.75
PHY-3002 : Step(140): len = 402146, overlap = 24
PHY-3002 : Step(141): len = 399276, overlap = 21.25
PHY-3002 : Step(142): len = 395598, overlap = 20.9375
PHY-3002 : Step(143): len = 393076, overlap = 21.875
PHY-3002 : Step(144): len = 389531, overlap = 22.6562
PHY-3002 : Step(145): len = 387611, overlap = 22.7812
PHY-3002 : Step(146): len = 384998, overlap = 24.0625
PHY-3002 : Step(147): len = 383367, overlap = 27.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000209741
PHY-3002 : Step(148): len = 393340, overlap = 23.25
PHY-3002 : Step(149): len = 398218, overlap = 22.5312
PHY-3002 : Step(150): len = 403926, overlap = 16.0312
PHY-3002 : Step(151): len = 406804, overlap = 11.3438
PHY-3002 : Step(152): len = 408955, overlap = 10.7188
PHY-3002 : Step(153): len = 408814, overlap = 9.3125
PHY-3002 : Step(154): len = 408030, overlap = 9.6875
PHY-3002 : Step(155): len = 407714, overlap = 9.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000419482
PHY-3002 : Step(156): len = 411435, overlap = 7.46875
PHY-3002 : Step(157): len = 414273, overlap = 7.53125
PHY-3002 : Step(158): len = 420303, overlap = 6.53125
PHY-3002 : Step(159): len = 421743, overlap = 6.09375
PHY-3002 : Step(160): len = 422248, overlap = 6
PHY-3002 : Step(161): len = 422996, overlap = 5.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000686362
PHY-3002 : Step(162): len = 425168, overlap = 5.125
PHY-3002 : Step(163): len = 428114, overlap = 5.46875
PHY-3002 : Step(164): len = 431656, overlap = 4.625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 104.56 peak overflow 1.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 172/8465.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 545072, over cnt = 1524(4%), over = 4703, worst = 24
PHY-1001 : End global iterations;  0.499547s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (40.7%)

PHY-1001 : Congestion index: top1 = 54.07, top5 = 44.81, top10 = 40.39, top15 = 37.49.
PHY-1001 : End incremental global routing;  0.626342s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (39.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37806, tnet num: 8463, tinst num: 8038, tnode num: 44041, tedge num: 60812.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.489317s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (25.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.265069s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (32.1%)

OPT-1001 : Current memory(MB): used = 376, reserve = 353, peak = 376.
OPT-1001 : End physical optimization;  1.322680s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (34.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5922 LUT to BLE ...
SYN-4008 : Packed 5922 LUT and 945 SEQ to BLE.
SYN-4003 : Packing 952 remaining SEQ's ...
SYN-4005 : Packed 923 SEQ with LUT/SLICE
SYN-4006 : 4061 single LUT's are left
SYN-4006 : 29 single SEQ's are left
SYN-4011 : Packing model "soc_top" (AL_USER_NORMAL) with 5951/6172 primitive instances ...
PHY-3001 : End packing;  0.377286s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (24.8%)

PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 3523 instances
RUN-1001 : 1702 mslices, 1702 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7730 nets
RUN-1001 : 3622 nets have 2 pins
RUN-1001 : 2891 nets have [3 - 5] pins
RUN-1001 : 709 nets have [6 - 10] pins
RUN-1001 : 277 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3521 instances, 3404 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : After packing: Len = 447117, Over = 32
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3969/7730.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 567424, over cnt = 1295(3%), over = 2983, worst = 20
PHY-1002 : len = 578776, over cnt = 846(2%), over = 1528, worst = 12
PHY-1002 : len = 588040, over cnt = 391(1%), over = 673, worst = 12
PHY-1002 : len = 591776, over cnt = 126(0%), over = 235, worst = 11
PHY-1002 : len = 593720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.727291s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (32.2%)

PHY-1001 : Congestion index: top1 = 51.06, top5 = 42.91, top10 = 39.00, top15 = 36.48.
PHY-3001 : End congestion estimation;  0.883452s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (33.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.67675e-05
PHY-3002 : Step(165): len = 430144, overlap = 28
PHY-3002 : Step(166): len = 415624, overlap = 48.25
PHY-3002 : Step(167): len = 407055, overlap = 50
PHY-3002 : Step(168): len = 404270, overlap = 47.25
PHY-3002 : Step(169): len = 403706, overlap = 55
PHY-3002 : Step(170): len = 400830, overlap = 59
PHY-3002 : Step(171): len = 399109, overlap = 61.5
PHY-3002 : Step(172): len = 396464, overlap = 63.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.3535e-05
PHY-3002 : Step(173): len = 412235, overlap = 39.5
PHY-3002 : Step(174): len = 422314, overlap = 34.5
PHY-3002 : Step(175): len = 421606, overlap = 32
PHY-3002 : Step(176): len = 420990, overlap = 33.25
PHY-3002 : Step(177): len = 421814, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000130226
PHY-3002 : Step(178): len = 431807, overlap = 25
PHY-3002 : Step(179): len = 441778, overlap = 22.75
PHY-3002 : Step(180): len = 450675, overlap = 18
PHY-3002 : Step(181): len = 451528, overlap = 14.5
PHY-3002 : Step(182): len = 452237, overlap = 14
PHY-3002 : Step(183): len = 453365, overlap = 15
PHY-3002 : Step(184): len = 454987, overlap = 16.25
PHY-3002 : Step(185): len = 456113, overlap = 18
PHY-3002 : Step(186): len = 457143, overlap = 16.25
PHY-3002 : Step(187): len = 457757, overlap = 15.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000260452
PHY-3002 : Step(188): len = 465679, overlap = 12.25
PHY-3002 : Step(189): len = 472485, overlap = 11.75
PHY-3002 : Step(190): len = 475380, overlap = 9.5
PHY-3002 : Step(191): len = 475424, overlap = 8.5
PHY-3002 : Step(192): len = 475606, overlap = 9.25
PHY-3002 : Step(193): len = 476192, overlap = 10
PHY-3002 : Step(194): len = 477780, overlap = 9.75
PHY-3002 : Step(195): len = 479156, overlap = 9.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000520905
PHY-3002 : Step(196): len = 483762, overlap = 10.5
PHY-3002 : Step(197): len = 489492, overlap = 7.75
PHY-3002 : Step(198): len = 489274, overlap = 8
PHY-3002 : Step(199): len = 489208, overlap = 7.25
PHY-3002 : Step(200): len = 491396, overlap = 6.25
PHY-3002 : Step(201): len = 493768, overlap = 6.5
PHY-3002 : Step(202): len = 494570, overlap = 5.75
PHY-3002 : Step(203): len = 494582, overlap = 6.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00104029
PHY-3002 : Step(204): len = 496914, overlap = 4.5
PHY-3002 : Step(205): len = 500143, overlap = 5
PHY-3002 : Step(206): len = 501279, overlap = 5.75
PHY-3002 : Step(207): len = 501647, overlap = 5.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00169923
PHY-3002 : Step(208): len = 502719, overlap = 5.5
PHY-3002 : Step(209): len = 504284, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.107507s wall, 0.171875s user + 0.281250s system = 0.453125s CPU (40.9%)

PHY-3001 : Trial Legalized: Len = 520645
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 87/7730.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 640144, over cnt = 1032(2%), over = 1732, worst = 7
PHY-1002 : len = 645392, over cnt = 598(1%), over = 899, worst = 6
PHY-1002 : len = 651600, over cnt = 187(0%), over = 275, worst = 6
PHY-1002 : len = 653792, over cnt = 57(0%), over = 92, worst = 5
PHY-1002 : len = 654168, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.873366s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (42.9%)

PHY-1001 : Congestion index: top1 = 49.63, top5 = 42.76, top10 = 38.99, top15 = 36.41.
PHY-3001 : End congestion estimation;  1.054843s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (38.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00011221
PHY-3002 : Step(210): len = 490701, overlap = 6
PHY-3002 : Step(211): len = 478015, overlap = 13
PHY-3002 : Step(212): len = 472034, overlap = 12.5
PHY-3002 : Step(213): len = 466547, overlap = 12.75
PHY-3002 : Step(214): len = 463328, overlap = 15
PHY-3002 : Step(215): len = 462332, overlap = 15.25
PHY-3002 : Step(216): len = 460505, overlap = 14.75
PHY-3002 : Step(217): len = 460155, overlap = 16.25
PHY-3002 : Step(218): len = 459199, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010939s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (142.8%)

PHY-3001 : Legalized: Len = 468322, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016704s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 10 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 468462, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 344/7730.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 582072, over cnt = 1044(2%), over = 1819, worst = 8
PHY-1002 : len = 589952, over cnt = 539(1%), over = 804, worst = 6
PHY-1002 : len = 595384, over cnt = 136(0%), over = 222, worst = 5
PHY-1002 : len = 597248, over cnt = 38(0%), over = 49, worst = 3
PHY-1002 : len = 597680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.923834s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (45.7%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 43.28, top10 = 38.80, top15 = 36.03.
PHY-1001 : End incremental global routing;  1.063516s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (44.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 36901, tnet num: 7728, tinst num: 3521, tnode num: 42127, tedge num: 61634.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.687093s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (29.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.911917s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (36.8%)

OPT-1001 : Current memory(MB): used = 405, reserve = 383, peak = 405.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.010937s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7235/7730.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 597680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.050185s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 43.28, top10 = 38.80, top15 = 36.03.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.011415s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.413793
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.177149s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (34.4%)

RUN-1003 : finish command "place" in  12.260106s wall, 3.281250s user + 0.953125s system = 4.234375s CPU (34.5%)

RUN-1004 : used memory is 353 MB, reserved memory is 338 MB, peak memory is 411 MB
RUN-1002 : start command "export_db SOC_2_times_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_place.db" in  1.036684s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (57.3%)

RUN-1004 : used memory is 365 MB, reserved memory is 344 MB, peak memory is 418 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 3523 instances
RUN-1001 : 1702 mslices, 1702 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7730 nets
RUN-1001 : 3622 nets have 2 pins
RUN-1001 : 2891 nets have [3 - 5] pins
RUN-1001 : 709 nets have [6 - 10] pins
RUN-1001 : 277 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 36901, tnet num: 7728, tinst num: 3521, tnode num: 42127, tedge num: 61634.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1702 mslices, 1702 lslices, 63 pads, 48 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7728 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3056 clock pins, and constraint 5192 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 580112, over cnt = 1038(2%), over = 1829, worst = 8
PHY-1002 : len = 587400, over cnt = 570(1%), over = 876, worst = 8
PHY-1002 : len = 593088, over cnt = 177(0%), over = 296, worst = 8
PHY-1002 : len = 596120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.731834s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (47.0%)

PHY-1001 : Congestion index: top1 = 51.83, top5 = 43.24, top10 = 38.80, top15 = 36.06.
PHY-1001 : End global routing;  0.880054s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (40.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 458, reserve = 438, peak = 458.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 716, reserve = 700, peak = 716.
PHY-1001 : End build detailed router design. 2.910262s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (34.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 85176, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.536190s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (17.5%)

PHY-1001 : Current memory(MB): used = 751, reserve = 735, peak = 751.
PHY-1001 : End phase 1; 0.541069s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (17.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 97% nets.
PHY-1022 : len = 1.86054e+06, over cnt = 586(0%), over = 591, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 757, reserve = 741, peak = 757.
PHY-1001 : End initial routed; 21.256433s wall, 11.328125s user + 0.062500s system = 11.390625s CPU (53.6%)

PHY-1001 : Current memory(MB): used = 757, reserve = 741, peak = 757.
PHY-1001 : End phase 2; 21.256476s wall, 11.328125s user + 0.062500s system = 11.390625s CPU (53.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.8504e+06, over cnt = 102(0%), over = 102, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.604025s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (72.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.84864e+06, over cnt = 30(0%), over = 30, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.278689s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (39.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.84839e+06, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.174787s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (26.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.84843e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.119914s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.84835e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.187349s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (33.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.84835e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.281342s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (44.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.84835e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.445750s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (24.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.84839e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.089274s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.84835e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.088548s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (35.3%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.84835e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.101050s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (46.4%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.84835e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.181566s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (51.6%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.84835e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.318951s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (29.4%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.84835e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.083198s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (37.6%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 1.84832e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.068381s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (45.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 147 feed throughs used by 95 nets
PHY-1001 : End commit to database; 1.152829s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (23.0%)

PHY-1001 : Current memory(MB): used = 816, reserve = 802, peak = 816.
PHY-1001 : End phase 3; 4.360656s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (37.6%)

PHY-1003 : Routed, final wirelength = 1.84832e+06
PHY-1001 : Current memory(MB): used = 818, reserve = 805, peak = 818.
PHY-1001 : End export database. 0.030132s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.9%)

PHY-1001 : End detail routing;  29.312676s wall, 14.062500s user + 0.125000s system = 14.187500s CPU (48.4%)

RUN-1003 : finish command "route" in  31.213027s wall, 14.750000s user + 0.140625s system = 14.890625s CPU (47.7%)

RUN-1004 : used memory is 704 MB, reserved memory is 689 MB, peak memory is 818 MB
RUN-1002 : start command "report_area -io_info -file SOC_2_times_phy.area"
RUN-1001 : standard
***Report Model: soc_top Device: EG4S20BG256***

IO Statistics
#IO                        63
  #input                    8
  #output                  38
  #inout                   17

Utilization Statistics
#lut                     6572   out of  19600   33.53%
#reg                     1897   out of  19600    9.68%
#le                      6601
  #lut only              4704   out of   6601   71.26%
  #reg only                29   out of   6601    0.44%
  #lut&reg               1868   out of   6601   28.30%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       63   out of    188   33.51%
  #ireg                     6
  #oreg                    50
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                          Type               DriverType         Driver                   Fanout
#1        soc_cm0_u0/cm0_u0/u_logic/SCLK    GCLK               pll                pll_u0/pll_inst.clkc0    1452
#2        swclk_dup_1                       GCLK               io                 swclk_syn_2.di           76
#3        clk_dup_1                         GeneralRouting     io                 clk_syn_2.di             1


Detailed IO Report

           Name             Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
          btn[3]              INPUT        J13        LVCMOS33          N/A          PULLUP      IREG    
          btn[2]              INPUT        G12        LVCMOS33          N/A          PULLUP      IREG    
          btn[1]              INPUT        H14        LVCMOS33          N/A          PULLUP      IREG    
          btn[0]              INPUT        L12        LVCMOS33          N/A          PULLUP      IREG    
           clk                INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
          rst_n               INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
          swclk               INPUT         A8        LVCMOS33          N/A          PULLUP      NONE    
        uart0_rxd             INPUT        F16        LVCMOS33          N/A          PULLUP      IREG    
      LED_DEBUG[31]          OUTPUT        H16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[30]          OUTPUT        B16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[29]          OUTPUT         G1        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[28]          OUTPUT         J6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[27]          OUTPUT         J4        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[26]          OUTPUT        C16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[25]          OUTPUT         G3        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[24]          OUTPUT        T15        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[23]          OUTPUT         T8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[22]          OUTPUT        A13        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[21]          OUTPUT        L14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[20]          OUTPUT         K6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[19]          OUTPUT        M16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[18]          OUTPUT         F4        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[17]          OUTPUT        R14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[16]          OUTPUT        K12        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[15]          OUTPUT         B8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[14]          OUTPUT        L13        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[13]          OUTPUT         T5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[12]          OUTPUT        F14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[11]          OUTPUT         H5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[10]          OUTPUT         M2        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[9]          OUTPUT        H11        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[8]          OUTPUT         E1        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[7]          OUTPUT         T9        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[6]          OUTPUT        L16        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[5]          OUTPUT         F2        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[4]          OUTPUT         P1        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[3]          OUTPUT        E11        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[2]          OUTPUT         H1        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[1]          OUTPUT         P5        LVCMOS33           8           PULLUP      OREG    
       LED_DEBUG[0]          OUTPUT         N5        LVCMOS33           8           PULLUP      OREG    
  btn_interrupt_debug[3]     OUTPUT        T12        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[2]     OUTPUT        H13        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[1]     OUTPUT        P15        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[0]     OUTPUT        T14        LVCMOS33           8            N/A        NONE    
          led_1s             OUTPUT        T13        LVCMOS33           8            NONE       OREG    
        uart0_txd            OUTPUT        E16        LVCMOS33           8            NONE       OREG    
        gpio0[15]             INOUT         F5        LVCMOS33           8            N/A        OREG    
        gpio0[14]             INOUT         L3        LVCMOS33           8            N/A        OREG    
        gpio0[13]             INOUT        N14        LVCMOS33           8            N/A        OREG    
        gpio0[12]             INOUT        R16        LVCMOS33           8            N/A        OREG    
        gpio0[11]             INOUT        E15        LVCMOS33           8            N/A        OREG    
        gpio0[10]             INOUT         N3        LVCMOS33           8           PULLUP      OREG    
         gpio0[9]             INOUT         M4        LVCMOS33           8           PULLUP      OREG    
         gpio0[8]             INOUT         M3        LVCMOS33           8           PULLUP      OREG    
         gpio0[7]             INOUT        C13        LVCMOS33           8           PULLUP      OREG    
         gpio0[6]             INOUT         C8        LVCMOS33           8           PULLUP      OREG    
         gpio0[5]             INOUT         C5        LVCMOS33           8           PULLUP      OREG    
         gpio0[4]             INOUT         C7        LVCMOS33           8           PULLUP      OREG    
         gpio0[3]             INOUT         C9        LVCMOS33           8           PULLUP      OREG    
         gpio0[2]             INOUT        A11        LVCMOS33           8           PULLUP      OREG    
         gpio0[1]             INOUT        C11        LVCMOS33           8           PULLUP      OREG    
         gpio0[0]             INOUT        B15        LVCMOS33           8           PULLUP      OREG    
          swdio               INOUT         A7        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                  |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------+
|top                               |soc_top                 |6601   |6470    |102     |1953    |48      |3       |
|  pll_u0                          |pll                     |0      |0       |0       |0       |0       |0       |
|  soc_cm0_u0                      |soc_cm0                 |6548   |6437    |93      |1862    |48      |3       |
|    ISPcontroller_inst            |mysdk_ahb_ISPcontroller |25     |25      |0       |19      |0       |0       |
|    ahb_dtcm                      |cmsdk_ahb_to_sram       |46     |46      |0       |32      |0       |0       |
|    ahb_itcm                      |cmsdk_ahb_to_sram       |105    |105     |0       |38      |0       |0       |
|    btn_interupt_generator_inst   |btn_interupt_generator  |45     |27      |9       |29      |0       |0       |
|    cm0_u0                        |CORTEXM0INTEGRATION     |5559   |5489    |65      |1391    |0       |3       |
|      u_logic                     |cortexm0ds_logic        |5559   |5489    |65      |1391    |0       |3       |
|    cmsdk_ahb_gpio_u0             |cmsdk_ahb_gpio          |213    |213     |0       |143     |0       |0       |
|      u_ahb_to_gpio               |cmsdk_ahb_to_iop        |12     |12      |0       |12      |0       |0       |
|      u_iop_gpio                  |cmsdk_iop_gpio          |201    |201     |0       |131     |0       |0       |
|    cmsdk_apb_subsystem_u0        |cmsdk_apb_subsystem     |254    |238     |12      |152     |0       |0       |
|      gen_apb_uart_0$u_apb_uart_0 |cmsdk_apb_uart          |204    |188     |12      |113     |0       |0       |
|      u_ahb_to_apb                |cmsdk_ahb_to_apb        |42     |42      |0       |36      |0       |0       |
|      u_apb_slave_mux             |cmsdk_apb_slave_mux     |6      |6       |0       |2       |0       |0       |
|    dtcm_u0                       |dtcm                    |41     |41      |0       |6       |32      |0       |
|    itcm_u0                       |itcm                    |75     |75      |0       |12      |16      |0       |
|    mtx_lite_u0                   |cm0_mtx_lite            |179    |172     |7       |37      |0       |0       |
|      ucm0_mtx                    |cm0_mtx                 |179    |172     |7       |37      |0       |0       |
|        u_cm0_mtx_decs0           |cm0_mtx_decS0           |29     |22      |7       |5       |0       |0       |
|          u_cm0_mtx_default_slave |cm0_mtx_default_slave   |2      |2       |0       |1       |0       |0       |
|        u_cm0_mtx_i_0             |cm0_mtx_i               |146    |146     |0       |29      |0       |0       |
|        u_cm0_mtx_o_3             |cm0_mtx_o               |2      |2       |0       |1       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |1       |0       |0       |
|        u_cm0_mtx_o_4             |cm0_mtx_o               |2      |2       |0       |2       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |2       |0       |0       |
+----------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3558  
    #2         2       1814  
    #3         3       559   
    #4         4       518   
    #5        5-10     755   
    #6       11-50     430   
    #7       51-100     27   
    #8        >500      1    
  Average     3.60           

RUN-1002 : start command "export_db SOC_2_times_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_pr.db" in  1.298994s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (56.5%)

RUN-1004 : used memory is 705 MB, reserved memory is 690 MB, peak memory is 818 MB
RUN-1002 : start command "export_bid SOC_2_times_inst.bid"
PRG-1000 : <!-- HMAC is: ea76553325dc059ef5462b3e373b83d4acf2b60063771cdb83e2bd6220d7b312 -->
RUN-1002 : start command "bitgen -bit SOC_2_times.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 3521
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7730, pip num: 105752
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 147
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3126 valid insts, and 278216 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000000000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file SOC_2_times.bit.
RUN-1003 : finish command "bitgen -bit SOC_2_times.bit" in  9.450146s wall, 70.984375s user + 0.296875s system = 71.281250s CPU (754.3%)

RUN-1004 : used memory is 756 MB, reserved memory is 741 MB, peak memory is 908 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240418_133525.log"
