<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln20_fu_82_p2" SOURCE="src/spmm_device_fpga.cpp:20" VARIABLE="icmp_ln20" MODULE="load_A_Pipeline_VITIS_LOOP_20_1" LOOP="VITIS_LOOP_20_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_88_p2" SOURCE="src/spmm_device_fpga.cpp:20" VARIABLE="add_ln20" MODULE="load_A_Pipeline_VITIS_LOOP_20_1" LOOP="VITIS_LOOP_20_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_528_p2" SOURCE="src/spmm_device_fpga.cpp:32" VARIABLE="icmp_ln32" MODULE="load_stream_to_buffer" LOOP="read_data_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_534_p2" SOURCE="src/spmm_device_fpga.cpp:32" VARIABLE="add_ln32" MODULE="load_stream_to_buffer" LOOP="read_data_loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln47_fu_258_p2" SOURCE="src/spmm_device_fpga.cpp:47" VARIABLE="icmp_ln47" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1" LOOP="VITIS_LOOP_47_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_264_p2" SOURCE="src/spmm_device_fpga.cpp:47" VARIABLE="add_ln47" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1" LOOP="VITIS_LOOP_47_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_63_p2" SOURCE="src/spmm_device_fpga.cpp:54" VARIABLE="i_4" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3" LOOP="VITIS_LOOP_54_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_fu_69_p2" SOURCE="src/spmm_device_fpga.cpp:54" VARIABLE="icmp_ln54" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3" LOOP="VITIS_LOOP_54_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln62_fu_242_p2" SOURCE="src/spmm_device_fpga.cpp:62" VARIABLE="icmp_ln62" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4" LOOP="VITIS_LOOP_62_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_248_p2" SOURCE="src/spmm_device_fpga.cpp:62" VARIABLE="add_ln62" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4" LOOP="VITIS_LOOP_62_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op uitofp" ID="" IMPL="auto" LATENCY="3" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U76" SOURCE="src/spmm_device_fpga.cpp:64" VARIABLE="conv" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4" LOOP="VITIS_LOOP_62_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_262_p2" SOURCE="src/spmm_device_fpga.cpp:64" VARIABLE="add_ln64" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4" LOOP="VITIS_LOOP_62_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_278_p2" SOURCE="src/spmm_device_fpga.cpp:64" VARIABLE="add_ln64_1" MODULE="load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4" LOOP="VITIS_LOOP_62_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp285_fu_476_p2" SOURCE="" VARIABLE="cmp285" MODULE="load_dense_accoding_A" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="map_buf_3_load_cast_cast_fu_494_p3" SOURCE="" VARIABLE="map_buf_3_load_cast_cast" MODULE="load_dense_accoding_A" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="map_buf_7_load_cast_cast_fu_518_p3" SOURCE="" VARIABLE="map_buf_7_load_cast_cast" MODULE="load_dense_accoding_A" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_37_fu_570_p3" SOURCE="" VARIABLE="empty_37" MODULE="load_dense_accoding_A" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_fu_596_p2" SOURCE="src/spmm_device_fpga.cpp:51" VARIABLE="icmp_ln51" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_31_1_1_U91" SOURCE="src/spmm_device_fpga.cpp:53" VARIABLE="x_col_V" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_fu_624_p2" SOURCE="src/spmm_device_fpga.cpp:54" VARIABLE="icmp_ln54" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp_i_fu_630_p2" SOURCE="src/spmm_device_fpga.cpp:53" VARIABLE="cmp_i" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_32_1_1_U92" SOURCE="src/spmm_device_fpga.cpp:57" VARIABLE="tmp" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_32_1_1_U93" SOURCE="src/spmm_device_fpga.cpp:61" VARIABLE="tmp_5" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln61_fu_695_p2" SOURCE="src/spmm_device_fpga.cpp:61" VARIABLE="icmp_ln61" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U95" SOURCE="src/spmm_device_fpga.cpp:61" VARIABLE="mul" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_31ns_62_2_1_U94" SOURCE="src/spmm_device_fpga.cpp:62" VARIABLE="mul_ln62" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_716_p2" SOURCE="src/spmm_device_fpga.cpp:62" VARIABLE="add_ln62" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_753_p2" SOURCE="src/spmm_device_fpga.cpp:51" VARIABLE="i_6" MODULE="load_dense_accoding_A" LOOP="VITIS_LOOP_51_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_fu_362_p2" SOURCE="src/spmm_device_fpga.cpp:76" VARIABLE="icmp_ln76" MODULE="pe_Pipeline_VITIS_LOOP_76_1" LOOP="VITIS_LOOP_76_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_368_p2" SOURCE="src/spmm_device_fpga.cpp:76" VARIABLE="add_ln76" MODULE="pe_Pipeline_VITIS_LOOP_76_1" LOOP="VITIS_LOOP_76_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_386_p2" SOURCE="src/spmm_device_fpga.cpp:78" VARIABLE="add_ln78" MODULE="pe_Pipeline_VITIS_LOOP_76_1" LOOP="VITIS_LOOP_76_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_4_fu_414_p2" SOURCE="src/spmm_device_fpga.cpp:78" VARIABLE="add_ln78_4" MODULE="pe_Pipeline_VITIS_LOOP_76_1" LOOP="VITIS_LOOP_76_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_83_32_1_1_U144" SOURCE="src/spmm_device_fpga.cpp:78" VARIABLE="i_op_assign" MODULE="pe_Pipeline_VITIS_LOOP_76_1" LOOP="VITIS_LOOP_76_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_420_p2" SOURCE="src/spmm_device_fpga.cpp:78" VARIABLE="add_ln78_1" MODULE="pe_Pipeline_VITIS_LOOP_76_1" LOOP="VITIS_LOOP_76_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_5_fu_436_p2" SOURCE="src/spmm_device_fpga.cpp:78" VARIABLE="add_ln78_5" MODULE="pe_Pipeline_VITIS_LOOP_76_1" LOOP="VITIS_LOOP_76_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_fu_362_p2" SOURCE="src/spmm_device_fpga.cpp:76" VARIABLE="icmp_ln76" MODULE="pe_Pipeline_VITIS_LOOP_76_173" LOOP="VITIS_LOOP_76_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_368_p2" SOURCE="src/spmm_device_fpga.cpp:76" VARIABLE="add_ln76" MODULE="pe_Pipeline_VITIS_LOOP_76_173" LOOP="VITIS_LOOP_76_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_386_p2" SOURCE="src/spmm_device_fpga.cpp:78" VARIABLE="add_ln78" MODULE="pe_Pipeline_VITIS_LOOP_76_173" LOOP="VITIS_LOOP_76_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_414_p2" SOURCE="src/spmm_device_fpga.cpp:78" VARIABLE="add_ln78_1" MODULE="pe_Pipeline_VITIS_LOOP_76_173" LOOP="VITIS_LOOP_76_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_83_32_1_1_U169" SOURCE="src/spmm_device_fpga.cpp:78" VARIABLE="i_op_assign_1" MODULE="pe_Pipeline_VITIS_LOOP_76_173" LOOP="VITIS_LOOP_76_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_2_fu_420_p2" SOURCE="src/spmm_device_fpga.cpp:78" VARIABLE="add_ln78_2" MODULE="pe_Pipeline_VITIS_LOOP_76_173" LOOP="VITIS_LOOP_76_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_3_fu_436_p2" SOURCE="src/spmm_device_fpga.cpp:78" VARIABLE="add_ln78_3" MODULE="pe_Pipeline_VITIS_LOOP_76_173" LOOP="VITIS_LOOP_76_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_fu_609_p3" SOURCE="src/spmm_device_fpga.cpp:89" VARIABLE="select_ln89" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_1_fu_633_p3" SOURCE="src/spmm_device_fpga.cpp:89" VARIABLE="select_ln89_1" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_fu_657_p2" SOURCE="src/spmm_device_fpga.cpp:89" VARIABLE="sub_ln89" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_1_fu_677_p2" SOURCE="src/spmm_device_fpga.cpp:89" VARIABLE="sub_ln89_1" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="half_fu_697_p3" SOURCE="src/spmm_device_fpga.cpp:89" VARIABLE="half" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="len_1_fu_713_p2" SOURCE="src/spmm_device_fpga.cpp:89" VARIABLE="len_1" MODULE="pe" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln93_fu_736_p2" SOURCE="src/spmm_device_fpga.cpp:93" VARIABLE="icmp_ln93" MODULE="pe" LOOP="VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_742_p2" SOURCE="src/spmm_device_fpga.cpp:93" VARIABLE="add_ln93" MODULE="pe" LOOP="VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_32_1_1_U193" SOURCE="src/spmm_device_fpga.cpp:96" VARIABLE="tmp" MODULE="pe" LOOP="VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U194" SOURCE="src/spmm_device_fpga.cpp:96" VARIABLE="mul_ln96" MODULE="pe" LOOP="VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U195" SOURCE="src/spmm_device_fpga.cpp:96" VARIABLE="mul_ln96_1" MODULE="pe" LOOP="VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_32_1_1_U196" SOURCE="src/spmm_device_fpga.cpp:89" VARIABLE="tmp_1" MODULE="pe" LOOP="VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op uitofp" ID="" IMPL="auto" LATENCY="3" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U192" SOURCE="src/spmm_device_fpga.cpp:89" VARIABLE="conv_i_i" MODULE="pe" LOOP="VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_871_p2" SOURCE="src/spmm_device_fpga.cpp:97" VARIABLE="add_ln97" MODULE="pe" LOOP="VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_875_p2" SOURCE="src/spmm_device_fpga.cpp:97" VARIABLE="add_ln97_1" MODULE="pe" LOOP="VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_879_p2" SOURCE="src/spmm_device_fpga.cpp:78" VARIABLE="add_ln78" MODULE="pe" LOOP="VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_6_fu_883_p2" SOURCE="src/spmm_device_fpga.cpp:78" VARIABLE="add_ln78_6" MODULE="pe" LOOP="VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_1_1_1_U197" SOURCE="/opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="tmp_4" MODULE="pe" LOOP="VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_831_p2" SOURCE="src/spmm_device_fpga.cpp:99" VARIABLE="add_ln99" MODULE="pe" LOOP="VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="cur_out_row_1_fu_837_p3" SOURCE="src/spmm_device_fpga.cpp:99" VARIABLE="cur_out_row_1" MODULE="pe" LOOP="VITIS_LOOP_93_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_stream_fifo_U" SOURCE="src/spmm_device_fpga.cpp:120" VARIABLE="A_stream" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf0_U" SOURCE="src/spmm_device_fpga.cpp:130" VARIABLE="Dense_Buf0" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf0_1_U" SOURCE="src/spmm_device_fpga.cpp:130" VARIABLE="Dense_Buf0_1" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf0_2_U" SOURCE="src/spmm_device_fpga.cpp:130" VARIABLE="Dense_Buf0_2" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf0_3_U" SOURCE="src/spmm_device_fpga.cpp:130" VARIABLE="Dense_Buf0_3" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf0_4_U" SOURCE="src/spmm_device_fpga.cpp:130" VARIABLE="Dense_Buf0_4" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf0_5_U" SOURCE="src/spmm_device_fpga.cpp:130" VARIABLE="Dense_Buf0_5" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf0_6_U" SOURCE="src/spmm_device_fpga.cpp:130" VARIABLE="Dense_Buf0_6" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf0_7_U" SOURCE="src/spmm_device_fpga.cpp:130" VARIABLE="Dense_Buf0_7" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf1_U" SOURCE="src/spmm_device_fpga.cpp:131" VARIABLE="Dense_Buf1" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf1_1_U" SOURCE="src/spmm_device_fpga.cpp:131" VARIABLE="Dense_Buf1_1" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf1_2_U" SOURCE="src/spmm_device_fpga.cpp:131" VARIABLE="Dense_Buf1_2" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf1_3_U" SOURCE="src/spmm_device_fpga.cpp:131" VARIABLE="Dense_Buf1_3" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf1_4_U" SOURCE="src/spmm_device_fpga.cpp:131" VARIABLE="Dense_Buf1_4" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf1_5_U" SOURCE="src/spmm_device_fpga.cpp:131" VARIABLE="Dense_Buf1_5" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf1_6_U" SOURCE="src/spmm_device_fpga.cpp:131" VARIABLE="Dense_Buf1_6" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Dense_Buf1_7_U" SOURCE="src/spmm_device_fpga.cpp:131" VARIABLE="Dense_Buf1_7" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf0_0_U" SOURCE="" VARIABLE="Out_Buf0_0" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf0_1_U" SOURCE="" VARIABLE="Out_Buf0_1" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf0_2_U" SOURCE="" VARIABLE="Out_Buf0_2" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf0_3_U" SOURCE="" VARIABLE="Out_Buf0_3" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf0_4_U" SOURCE="" VARIABLE="Out_Buf0_4" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf0_5_U" SOURCE="" VARIABLE="Out_Buf0_5" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf0_6_U" SOURCE="" VARIABLE="Out_Buf0_6" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf0_7_U" SOURCE="" VARIABLE="Out_Buf0_7" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf1_0_U" SOURCE="" VARIABLE="Out_Buf1_0" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf1_1_U" SOURCE="" VARIABLE="Out_Buf1_1" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf1_2_U" SOURCE="" VARIABLE="Out_Buf1_2" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf1_3_U" SOURCE="" VARIABLE="Out_Buf1_3" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf1_4_U" SOURCE="" VARIABLE="Out_Buf1_4" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf1_5_U" SOURCE="" VARIABLE="Out_Buf1_5" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf1_6_U" SOURCE="" VARIABLE="Out_Buf1_6" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Out_Buf1_7_U" SOURCE="" VARIABLE="Out_Buf1_7" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="16" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_961_p2" SOURCE="src/spmm_device_fpga.cpp:142" VARIABLE="add_ln142" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln142_fu_974_p2" SOURCE="src/spmm_device_fpga.cpp:142" VARIABLE="sub_ln142" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln142_1_fu_993_p2" SOURCE="src/spmm_device_fpga.cpp:142" VARIABLE="sub_ln142_1" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="total_batches_fu_1013_p3" SOURCE="src/spmm_device_fpga.cpp:142" VARIABLE="total_batches" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln144_fu_1028_p2" SOURCE="src/spmm_device_fpga.cpp:144" VARIABLE="icmp_ln144" MODULE="spmm_hls" LOOP="VITIS_LOOP_144_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_1033_p2" SOURCE="src/spmm_device_fpga.cpp:144" VARIABLE="add_ln144" MODULE="spmm_hls" LOOP="VITIS_LOOP_144_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_1055_p2" SOURCE="src/spmm_device_fpga.cpp:154" VARIABLE="add_ln154" MODULE="spmm_hls" LOOP="VITIS_LOOP_144_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_r_s_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="control_r" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="spmm_hls" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
