
STM32_UART_Qt_DHT11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006de8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  08006f98  08006f98  00016f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007418  08007418  00017418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007420  08007420  00017420  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007424  08007424  00017424  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  08007428  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
  8 .bss          00000598  200001dc  200001dc  000201dc  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000774  20000774  000201dc  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001b70a  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000373c  00000000  00000000  0003b916  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000ac39  00000000  00000000  0003f052  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ec0  00000000  00000000  00049c90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001328  00000000  00000000  0004ab50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000b346  00000000  00000000  0004be78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000053df  00000000  00000000  000571be  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0005c59d  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003a24  00000000  00000000  0005c61c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006f80 	.word	0x08006f80

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	08006f80 	.word	0x08006f80

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f092 0f00 	teq	r2, #0
 800059a:	bf14      	ite	ne
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b0:	e720      	b.n	80003f4 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aedc 	beq.w	80003a2 <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6c1      	b.n	80003a2 <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__aeabi_d2uiz>:
 8000a44:	004a      	lsls	r2, r1, #1
 8000a46:	d211      	bcs.n	8000a6c <__aeabi_d2uiz+0x28>
 8000a48:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a4c:	d211      	bcs.n	8000a72 <__aeabi_d2uiz+0x2e>
 8000a4e:	d50d      	bpl.n	8000a6c <__aeabi_d2uiz+0x28>
 8000a50:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a58:	d40e      	bmi.n	8000a78 <__aeabi_d2uiz+0x34>
 8000a5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a66:	fa23 f002 	lsr.w	r0, r3, r2
 8000a6a:	4770      	bx	lr
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	4770      	bx	lr
 8000a72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a76:	d102      	bne.n	8000a7e <__aeabi_d2uiz+0x3a>
 8000a78:	f04f 30ff 	mov.w	r0, #4294967295
 8000a7c:	4770      	bx	lr
 8000a7e:	f04f 0000 	mov.w	r0, #0
 8000a82:	4770      	bx	lr

08000a84 <__aeabi_uldivmod>:
 8000a84:	b953      	cbnz	r3, 8000a9c <__aeabi_uldivmod+0x18>
 8000a86:	b94a      	cbnz	r2, 8000a9c <__aeabi_uldivmod+0x18>
 8000a88:	2900      	cmp	r1, #0
 8000a8a:	bf08      	it	eq
 8000a8c:	2800      	cmpeq	r0, #0
 8000a8e:	bf1c      	itt	ne
 8000a90:	f04f 31ff 	movne.w	r1, #4294967295
 8000a94:	f04f 30ff 	movne.w	r0, #4294967295
 8000a98:	f000 b97a 	b.w	8000d90 <__aeabi_idiv0>
 8000a9c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa4:	f000 f806 	bl	8000ab4 <__udivmoddi4>
 8000aa8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab0:	b004      	add	sp, #16
 8000ab2:	4770      	bx	lr

08000ab4 <__udivmoddi4>:
 8000ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab8:	468c      	mov	ip, r1
 8000aba:	460d      	mov	r5, r1
 8000abc:	4604      	mov	r4, r0
 8000abe:	9e08      	ldr	r6, [sp, #32]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d151      	bne.n	8000b68 <__udivmoddi4+0xb4>
 8000ac4:	428a      	cmp	r2, r1
 8000ac6:	4617      	mov	r7, r2
 8000ac8:	d96d      	bls.n	8000ba6 <__udivmoddi4+0xf2>
 8000aca:	fab2 fe82 	clz	lr, r2
 8000ace:	f1be 0f00 	cmp.w	lr, #0
 8000ad2:	d00b      	beq.n	8000aec <__udivmoddi4+0x38>
 8000ad4:	f1ce 0c20 	rsb	ip, lr, #32
 8000ad8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000adc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000ae0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ae4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ae8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000aec:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000af0:	0c25      	lsrs	r5, r4, #16
 8000af2:	fbbc f8fa 	udiv	r8, ip, sl
 8000af6:	fa1f f987 	uxth.w	r9, r7
 8000afa:	fb0a cc18 	mls	ip, sl, r8, ip
 8000afe:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000b02:	fb08 f309 	mul.w	r3, r8, r9
 8000b06:	42ab      	cmp	r3, r5
 8000b08:	d90a      	bls.n	8000b20 <__udivmoddi4+0x6c>
 8000b0a:	19ed      	adds	r5, r5, r7
 8000b0c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b10:	f080 8123 	bcs.w	8000d5a <__udivmoddi4+0x2a6>
 8000b14:	42ab      	cmp	r3, r5
 8000b16:	f240 8120 	bls.w	8000d5a <__udivmoddi4+0x2a6>
 8000b1a:	f1a8 0802 	sub.w	r8, r8, #2
 8000b1e:	443d      	add	r5, r7
 8000b20:	1aed      	subs	r5, r5, r3
 8000b22:	b2a4      	uxth	r4, r4
 8000b24:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b28:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b2c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b30:	fb00 f909 	mul.w	r9, r0, r9
 8000b34:	45a1      	cmp	r9, r4
 8000b36:	d909      	bls.n	8000b4c <__udivmoddi4+0x98>
 8000b38:	19e4      	adds	r4, r4, r7
 8000b3a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b3e:	f080 810a 	bcs.w	8000d56 <__udivmoddi4+0x2a2>
 8000b42:	45a1      	cmp	r9, r4
 8000b44:	f240 8107 	bls.w	8000d56 <__udivmoddi4+0x2a2>
 8000b48:	3802      	subs	r0, #2
 8000b4a:	443c      	add	r4, r7
 8000b4c:	eba4 0409 	sub.w	r4, r4, r9
 8000b50:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b54:	2100      	movs	r1, #0
 8000b56:	2e00      	cmp	r6, #0
 8000b58:	d061      	beq.n	8000c1e <__udivmoddi4+0x16a>
 8000b5a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b5e:	2300      	movs	r3, #0
 8000b60:	6034      	str	r4, [r6, #0]
 8000b62:	6073      	str	r3, [r6, #4]
 8000b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b68:	428b      	cmp	r3, r1
 8000b6a:	d907      	bls.n	8000b7c <__udivmoddi4+0xc8>
 8000b6c:	2e00      	cmp	r6, #0
 8000b6e:	d054      	beq.n	8000c1a <__udivmoddi4+0x166>
 8000b70:	2100      	movs	r1, #0
 8000b72:	e886 0021 	stmia.w	r6, {r0, r5}
 8000b76:	4608      	mov	r0, r1
 8000b78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b7c:	fab3 f183 	clz	r1, r3
 8000b80:	2900      	cmp	r1, #0
 8000b82:	f040 808e 	bne.w	8000ca2 <__udivmoddi4+0x1ee>
 8000b86:	42ab      	cmp	r3, r5
 8000b88:	d302      	bcc.n	8000b90 <__udivmoddi4+0xdc>
 8000b8a:	4282      	cmp	r2, r0
 8000b8c:	f200 80fa 	bhi.w	8000d84 <__udivmoddi4+0x2d0>
 8000b90:	1a84      	subs	r4, r0, r2
 8000b92:	eb65 0503 	sbc.w	r5, r5, r3
 8000b96:	2001      	movs	r0, #1
 8000b98:	46ac      	mov	ip, r5
 8000b9a:	2e00      	cmp	r6, #0
 8000b9c:	d03f      	beq.n	8000c1e <__udivmoddi4+0x16a>
 8000b9e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba6:	b912      	cbnz	r2, 8000bae <__udivmoddi4+0xfa>
 8000ba8:	2701      	movs	r7, #1
 8000baa:	fbb7 f7f2 	udiv	r7, r7, r2
 8000bae:	fab7 fe87 	clz	lr, r7
 8000bb2:	f1be 0f00 	cmp.w	lr, #0
 8000bb6:	d134      	bne.n	8000c22 <__udivmoddi4+0x16e>
 8000bb8:	1beb      	subs	r3, r5, r7
 8000bba:	0c3a      	lsrs	r2, r7, #16
 8000bbc:	fa1f fc87 	uxth.w	ip, r7
 8000bc0:	2101      	movs	r1, #1
 8000bc2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000bc6:	0c25      	lsrs	r5, r4, #16
 8000bc8:	fb02 3318 	mls	r3, r2, r8, r3
 8000bcc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000bd0:	fb0c f308 	mul.w	r3, ip, r8
 8000bd4:	42ab      	cmp	r3, r5
 8000bd6:	d907      	bls.n	8000be8 <__udivmoddi4+0x134>
 8000bd8:	19ed      	adds	r5, r5, r7
 8000bda:	f108 30ff 	add.w	r0, r8, #4294967295
 8000bde:	d202      	bcs.n	8000be6 <__udivmoddi4+0x132>
 8000be0:	42ab      	cmp	r3, r5
 8000be2:	f200 80d1 	bhi.w	8000d88 <__udivmoddi4+0x2d4>
 8000be6:	4680      	mov	r8, r0
 8000be8:	1aed      	subs	r5, r5, r3
 8000bea:	b2a3      	uxth	r3, r4
 8000bec:	fbb5 f0f2 	udiv	r0, r5, r2
 8000bf0:	fb02 5510 	mls	r5, r2, r0, r5
 8000bf4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000bf8:	fb0c fc00 	mul.w	ip, ip, r0
 8000bfc:	45a4      	cmp	ip, r4
 8000bfe:	d907      	bls.n	8000c10 <__udivmoddi4+0x15c>
 8000c00:	19e4      	adds	r4, r4, r7
 8000c02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c06:	d202      	bcs.n	8000c0e <__udivmoddi4+0x15a>
 8000c08:	45a4      	cmp	ip, r4
 8000c0a:	f200 80b8 	bhi.w	8000d7e <__udivmoddi4+0x2ca>
 8000c0e:	4618      	mov	r0, r3
 8000c10:	eba4 040c 	sub.w	r4, r4, ip
 8000c14:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c18:	e79d      	b.n	8000b56 <__udivmoddi4+0xa2>
 8000c1a:	4631      	mov	r1, r6
 8000c1c:	4630      	mov	r0, r6
 8000c1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c22:	f1ce 0420 	rsb	r4, lr, #32
 8000c26:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c2a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c2e:	fa20 f804 	lsr.w	r8, r0, r4
 8000c32:	0c3a      	lsrs	r2, r7, #16
 8000c34:	fa25 f404 	lsr.w	r4, r5, r4
 8000c38:	ea48 0803 	orr.w	r8, r8, r3
 8000c3c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c40:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c44:	fb02 4411 	mls	r4, r2, r1, r4
 8000c48:	fa1f fc87 	uxth.w	ip, r7
 8000c4c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c50:	fb01 f30c 	mul.w	r3, r1, ip
 8000c54:	42ab      	cmp	r3, r5
 8000c56:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c5a:	d909      	bls.n	8000c70 <__udivmoddi4+0x1bc>
 8000c5c:	19ed      	adds	r5, r5, r7
 8000c5e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c62:	f080 808a 	bcs.w	8000d7a <__udivmoddi4+0x2c6>
 8000c66:	42ab      	cmp	r3, r5
 8000c68:	f240 8087 	bls.w	8000d7a <__udivmoddi4+0x2c6>
 8000c6c:	3902      	subs	r1, #2
 8000c6e:	443d      	add	r5, r7
 8000c70:	1aeb      	subs	r3, r5, r3
 8000c72:	fa1f f588 	uxth.w	r5, r8
 8000c76:	fbb3 f0f2 	udiv	r0, r3, r2
 8000c7a:	fb02 3310 	mls	r3, r2, r0, r3
 8000c7e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c82:	fb00 f30c 	mul.w	r3, r0, ip
 8000c86:	42ab      	cmp	r3, r5
 8000c88:	d907      	bls.n	8000c9a <__udivmoddi4+0x1e6>
 8000c8a:	19ed      	adds	r5, r5, r7
 8000c8c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c90:	d26f      	bcs.n	8000d72 <__udivmoddi4+0x2be>
 8000c92:	42ab      	cmp	r3, r5
 8000c94:	d96d      	bls.n	8000d72 <__udivmoddi4+0x2be>
 8000c96:	3802      	subs	r0, #2
 8000c98:	443d      	add	r5, r7
 8000c9a:	1aeb      	subs	r3, r5, r3
 8000c9c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ca0:	e78f      	b.n	8000bc2 <__udivmoddi4+0x10e>
 8000ca2:	f1c1 0720 	rsb	r7, r1, #32
 8000ca6:	fa22 f807 	lsr.w	r8, r2, r7
 8000caa:	408b      	lsls	r3, r1
 8000cac:	fa05 f401 	lsl.w	r4, r5, r1
 8000cb0:	ea48 0303 	orr.w	r3, r8, r3
 8000cb4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000cb8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000cbc:	40fd      	lsrs	r5, r7
 8000cbe:	ea4e 0e04 	orr.w	lr, lr, r4
 8000cc2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000cc6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000cca:	fb0c 5519 	mls	r5, ip, r9, r5
 8000cce:	fa1f f883 	uxth.w	r8, r3
 8000cd2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000cd6:	fb09 f408 	mul.w	r4, r9, r8
 8000cda:	42ac      	cmp	r4, r5
 8000cdc:	fa02 f201 	lsl.w	r2, r2, r1
 8000ce0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ce4:	d908      	bls.n	8000cf8 <__udivmoddi4+0x244>
 8000ce6:	18ed      	adds	r5, r5, r3
 8000ce8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cec:	d243      	bcs.n	8000d76 <__udivmoddi4+0x2c2>
 8000cee:	42ac      	cmp	r4, r5
 8000cf0:	d941      	bls.n	8000d76 <__udivmoddi4+0x2c2>
 8000cf2:	f1a9 0902 	sub.w	r9, r9, #2
 8000cf6:	441d      	add	r5, r3
 8000cf8:	1b2d      	subs	r5, r5, r4
 8000cfa:	fa1f fe8e 	uxth.w	lr, lr
 8000cfe:	fbb5 f0fc 	udiv	r0, r5, ip
 8000d02:	fb0c 5510 	mls	r5, ip, r0, r5
 8000d06:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000d0a:	fb00 f808 	mul.w	r8, r0, r8
 8000d0e:	45a0      	cmp	r8, r4
 8000d10:	d907      	bls.n	8000d22 <__udivmoddi4+0x26e>
 8000d12:	18e4      	adds	r4, r4, r3
 8000d14:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d18:	d229      	bcs.n	8000d6e <__udivmoddi4+0x2ba>
 8000d1a:	45a0      	cmp	r8, r4
 8000d1c:	d927      	bls.n	8000d6e <__udivmoddi4+0x2ba>
 8000d1e:	3802      	subs	r0, #2
 8000d20:	441c      	add	r4, r3
 8000d22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d26:	eba4 0408 	sub.w	r4, r4, r8
 8000d2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d2e:	454c      	cmp	r4, r9
 8000d30:	46c6      	mov	lr, r8
 8000d32:	464d      	mov	r5, r9
 8000d34:	d315      	bcc.n	8000d62 <__udivmoddi4+0x2ae>
 8000d36:	d012      	beq.n	8000d5e <__udivmoddi4+0x2aa>
 8000d38:	b156      	cbz	r6, 8000d50 <__udivmoddi4+0x29c>
 8000d3a:	ebba 030e 	subs.w	r3, sl, lr
 8000d3e:	eb64 0405 	sbc.w	r4, r4, r5
 8000d42:	fa04 f707 	lsl.w	r7, r4, r7
 8000d46:	40cb      	lsrs	r3, r1
 8000d48:	431f      	orrs	r7, r3
 8000d4a:	40cc      	lsrs	r4, r1
 8000d4c:	6037      	str	r7, [r6, #0]
 8000d4e:	6074      	str	r4, [r6, #4]
 8000d50:	2100      	movs	r1, #0
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	4618      	mov	r0, r3
 8000d58:	e6f8      	b.n	8000b4c <__udivmoddi4+0x98>
 8000d5a:	4690      	mov	r8, r2
 8000d5c:	e6e0      	b.n	8000b20 <__udivmoddi4+0x6c>
 8000d5e:	45c2      	cmp	sl, r8
 8000d60:	d2ea      	bcs.n	8000d38 <__udivmoddi4+0x284>
 8000d62:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d66:	eb69 0503 	sbc.w	r5, r9, r3
 8000d6a:	3801      	subs	r0, #1
 8000d6c:	e7e4      	b.n	8000d38 <__udivmoddi4+0x284>
 8000d6e:	4628      	mov	r0, r5
 8000d70:	e7d7      	b.n	8000d22 <__udivmoddi4+0x26e>
 8000d72:	4640      	mov	r0, r8
 8000d74:	e791      	b.n	8000c9a <__udivmoddi4+0x1e6>
 8000d76:	4681      	mov	r9, r0
 8000d78:	e7be      	b.n	8000cf8 <__udivmoddi4+0x244>
 8000d7a:	4601      	mov	r1, r0
 8000d7c:	e778      	b.n	8000c70 <__udivmoddi4+0x1bc>
 8000d7e:	3802      	subs	r0, #2
 8000d80:	443c      	add	r4, r7
 8000d82:	e745      	b.n	8000c10 <__udivmoddi4+0x15c>
 8000d84:	4608      	mov	r0, r1
 8000d86:	e708      	b.n	8000b9a <__udivmoddi4+0xe6>
 8000d88:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8c:	443d      	add	r5, r7
 8000d8e:	e72b      	b.n	8000be8 <__udivmoddi4+0x134>

08000d90 <__aeabi_idiv0>:
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop

08000d94 <DHT11_Init>:
#include "DHT11.h"

extern TIM_HandleTypeDef htim2;

//---------- Function define start ----------//
void DHT11_Init(){
 8000d94:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(DHT11_data_GPIO_Port, DHT11_data_Pin, GPIO_PIN_SET);
 8000d96:	2201      	movs	r2, #1
 8000d98:	4804      	ldr	r0, [pc, #16]	; (8000dac <DHT11_Init+0x18>)
 8000d9a:	4611      	mov	r1, r2
 8000d9c:	f001 fbda 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 8000da0:	f640 30b8 	movw	r0, #3000	; 0xbb8
}
 8000da4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(3000);
 8000da8:	f000 bf02 	b.w	8001bb0 <HAL_Delay>
 8000dac:	40021400 	.word	0x40021400

08000db0 <DHT11_Trigger>:

void DHT11_Trigger(){
 8000db0:	b510      	push	{r4, lr}
	// start signal and Pull Down for at least 18ms 
	HAL_GPIO_WritePin(DHT11_data_GPIO_Port, DHT11_data_Pin, GPIO_PIN_RESET);
 8000db2:	4c09      	ldr	r4, [pc, #36]	; (8000dd8 <DHT11_Trigger+0x28>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	2101      	movs	r1, #1
 8000db8:	4620      	mov	r0, r4
 8000dba:	f001 fbcb 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000dbe:	2014      	movs	r0, #20
 8000dc0:	f000 fef6 	bl	8001bb0 <HAL_Delay>
	
	// Pull Up and wait for DHT response (20~40 us)
	HAL_GPIO_WritePin(DHT11_data_GPIO_Port, DHT11_data_Pin, GPIO_PIN_SET);
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	4620      	mov	r0, r4
 8000dc8:	4611      	mov	r1, r2
 8000dca:	f001 fbc3 	bl	8002554 <HAL_GPIO_WritePin>
	delay_us(5);
 8000dce:	2005      	movs	r0, #5
}
 8000dd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	delay_us(5);
 8000dd4:	f000 ba68 	b.w	80012a8 <delay_us>
 8000dd8:	40021400 	.word	0x40021400

08000ddc <DHT11_Data_Input>:

// Set DHT11_data_Pin => INPUT
void DHT11_Data_Input(){
 8000ddc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dde:	2214      	movs	r2, #20
 8000de0:	2100      	movs	r1, #0
 8000de2:	a801      	add	r0, sp, #4
 8000de4:	f004 fdca 	bl	800597c <memset>
	
	/*Configure GPIO pin : DHT11_data_Pin */
	GPIO_InitStruct.Pin = DHT11_data_Pin;
 8000de8:	2301      	movs	r3, #1
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; // set input
	
	// external pull up registor in DHT11 Module
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(DHT11_data_GPIO_Port, &GPIO_InitStruct);
 8000dea:	a901      	add	r1, sp, #4
 8000dec:	4803      	ldr	r0, [pc, #12]	; (8000dfc <DHT11_Data_Input+0x20>)
	GPIO_InitStruct.Pin = DHT11_data_Pin;
 8000dee:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(DHT11_data_GPIO_Port, &GPIO_InitStruct);
 8000df0:	f001 fa46 	bl	8002280 <HAL_GPIO_Init>
}
 8000df4:	b007      	add	sp, #28
 8000df6:	f85d fb04 	ldr.w	pc, [sp], #4
 8000dfa:	bf00      	nop
 8000dfc:	40021400 	.word	0x40021400

08000e00 <DHT11_Data_Output>:

// Set DHT11_data_Pin => OUTPUT
void DHT11_Data_Output(){
 8000e00:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e02:	2214      	movs	r2, #20
 8000e04:	2100      	movs	r1, #0
 8000e06:	a801      	add	r0, sp, #4
 8000e08:	f004 fdb8 	bl	800597c <memset>
	
	/*Configure GPIO pin : DHT11_data_Pin */
	GPIO_InitStruct.Pin = DHT11_data_Pin;
 8000e0c:	2301      	movs	r3, #1
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // set output
	
	// external pull up registor in DHT11 Module
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(DHT11_data_GPIO_Port, &GPIO_InitStruct);
 8000e0e:	a901      	add	r1, sp, #4
 8000e10:	4803      	ldr	r0, [pc, #12]	; (8000e20 <DHT11_Data_Output+0x20>)
	GPIO_InitStruct.Pin = DHT11_data_Pin;
 8000e12:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // set output
 8000e14:	9302      	str	r3, [sp, #8]
	HAL_GPIO_Init(DHT11_data_GPIO_Port, &GPIO_InitStruct);
 8000e16:	f001 fa33 	bl	8002280 <HAL_GPIO_Init>
}
 8000e1a:	b007      	add	sp, #28
 8000e1c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e20:	40021400 	.word	0x40021400

08000e24 <DHT11_Rx_Byte>:

uint8_t DHT11_Rx_Byte(){
 8000e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t rx_data = 0;
	uint8_t retries = 0;
	
	for(int i = 0; i < 8; i++){
		// Start to transmit 1-bit data(50us)
		while( !HAL_GPIO_ReadPin(DHT11_data_GPIO_Port, DHT11_data_Pin) ){
 8000e26:	4f13      	ldr	r7, [pc, #76]	; (8000e74 <DHT11_Rx_Byte+0x50>)
uint8_t DHT11_Rx_Byte(){
 8000e28:	2608      	movs	r6, #8
	uint8_t rx_data = 0;
 8000e2a:	2400      	movs	r4, #0
 8000e2c:	2564      	movs	r5, #100	; 0x64
		while( !HAL_GPIO_ReadPin(DHT11_data_GPIO_Port, DHT11_data_Pin) ){
 8000e2e:	2101      	movs	r1, #1
 8000e30:	4638      	mov	r0, r7
 8000e32:	f001 fb7d 	bl	8002530 <HAL_GPIO_ReadPin>
 8000e36:	b918      	cbnz	r0, 8000e40 <DHT11_Rx_Byte+0x1c>
 8000e38:	3d01      	subs	r5, #1
			retries += 1;
			if(retries >= 100) break;
 8000e3a:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
 8000e3e:	d1f6      	bne.n	8000e2e <DHT11_Rx_Byte+0xa>
		}
		retries = 0;
		// 26-28us voltage-length means data = 0;
		delay_us(10);
 8000e40:	200a      	movs	r0, #10
 8000e42:	f000 fa31 	bl	80012a8 <delay_us>
		rx_data <<= 1;
 8000e46:	0064      	lsls	r4, r4, #1
		if(HAL_GPIO_ReadPin(DHT11_data_GPIO_Port, DHT11_data_Pin)){
 8000e48:	2101      	movs	r1, #1
 8000e4a:	4638      	mov	r0, r7
		rx_data <<= 1;
 8000e4c:	b2e4      	uxtb	r4, r4
		if(HAL_GPIO_ReadPin(DHT11_data_GPIO_Port, DHT11_data_Pin)){
 8000e4e:	f001 fb6f 	bl	8002530 <HAL_GPIO_ReadPin>
 8000e52:	b108      	cbz	r0, 8000e58 <DHT11_Rx_Byte+0x34>
			// if 1, set LSB 1
			rx_data |= 1;
 8000e54:	f044 0401 	orr.w	r4, r4, #1
	uint8_t rx_data = 0;
 8000e58:	2564      	movs	r5, #100	; 0x64
		}
		while(HAL_GPIO_ReadPin(DHT11_data_GPIO_Port, DHT11_data_Pin)){
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	4638      	mov	r0, r7
 8000e5e:	f001 fb67 	bl	8002530 <HAL_GPIO_ReadPin>
 8000e62:	b118      	cbz	r0, 8000e6c <DHT11_Rx_Byte+0x48>
 8000e64:	3d01      	subs	r5, #1
			retries += 1;
			if(retries >= 100) break;
 8000e66:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
 8000e6a:	d1f6      	bne.n	8000e5a <DHT11_Rx_Byte+0x36>
	for(int i = 0; i < 8; i++){
 8000e6c:	3e01      	subs	r6, #1
 8000e6e:	d1dd      	bne.n	8000e2c <DHT11_Rx_Byte+0x8>
		}
		retries = 0;
	}
	
	return rx_data;
}
 8000e70:	4620      	mov	r0, r4
 8000e72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e74:	40021400 	.word	0x40021400

08000e78 <DHT11_Dumi_read>:

void DHT11_Dumi_read(){
 8000e78:	b538      	push	{r3, r4, r5, lr}
	uint8_t retries = 0;
	// pass HIGH signal after Trigger
	while( HAL_GPIO_ReadPin(DHT11_data_GPIO_Port, DHT11_data_Pin) ){
 8000e7a:	4d11      	ldr	r5, [pc, #68]	; (8000ec0 <DHT11_Dumi_read+0x48>)
 8000e7c:	2464      	movs	r4, #100	; 0x64
 8000e7e:	2101      	movs	r1, #1
 8000e80:	4628      	mov	r0, r5
 8000e82:	f001 fb55 	bl	8002530 <HAL_GPIO_ReadPin>
 8000e86:	b118      	cbz	r0, 8000e90 <DHT11_Dumi_read+0x18>
 8000e88:	3c01      	subs	r4, #1
		retries += 1;
		if(retries >= 100) break;
 8000e8a:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8000e8e:	d1f6      	bne.n	8000e7e <DHT11_Dumi_read+0x6>
	}
	retries = 0;
	// Waiting for DHT response signal(LOW) and keep it for 80us
	while( !HAL_GPIO_ReadPin(DHT11_data_GPIO_Port, DHT11_data_Pin) ){
 8000e90:	4d0b      	ldr	r5, [pc, #44]	; (8000ec0 <DHT11_Dumi_read+0x48>)
 8000e92:	2464      	movs	r4, #100	; 0x64
 8000e94:	2101      	movs	r1, #1
 8000e96:	4628      	mov	r0, r5
 8000e98:	f001 fb4a 	bl	8002530 <HAL_GPIO_ReadPin>
 8000e9c:	b918      	cbnz	r0, 8000ea6 <DHT11_Dumi_read+0x2e>
 8000e9e:	3c01      	subs	r4, #1
		retries += 1;
		if(retries >= 100) break;
 8000ea0:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8000ea4:	d1f6      	bne.n	8000e94 <DHT11_Dumi_read+0x1c>
	}
	retries = 0;
	// DHT pulls up voltage and keep it for 80us
	while( HAL_GPIO_ReadPin(DHT11_data_GPIO_Port, DHT11_data_Pin) ){
 8000ea6:	4d06      	ldr	r5, [pc, #24]	; (8000ec0 <DHT11_Dumi_read+0x48>)
 8000ea8:	2464      	movs	r4, #100	; 0x64
 8000eaa:	2101      	movs	r1, #1
 8000eac:	4628      	mov	r0, r5
 8000eae:	f001 fb3f 	bl	8002530 <HAL_GPIO_ReadPin>
 8000eb2:	b900      	cbnz	r0, 8000eb6 <DHT11_Dumi_read+0x3e>
 8000eb4:	bd38      	pop	{r3, r4, r5, pc}
 8000eb6:	3c01      	subs	r4, #1
		retries += 1;
		if(retries >= 100) break;
 8000eb8:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8000ebc:	d1f5      	bne.n	8000eaa <DHT11_Dumi_read+0x32>
 8000ebe:	bd38      	pop	{r3, r4, r5, pc}
 8000ec0:	40021400 	.word	0x40021400

08000ec4 <get_DHT11>:
	}
	
	// and Start Data transmission
}

void get_DHT11(DHT11 *dht){
 8000ec4:	b510      	push	{r4, lr}
 8000ec6:	4604      	mov	r4, r0
	DHT11_Trigger();
 8000ec8:	f7ff ff72 	bl	8000db0 <DHT11_Trigger>

	DHT11_Data_Input();
 8000ecc:	f7ff ff86 	bl	8000ddc <DHT11_Data_Input>
	DHT11_Dumi_read();
 8000ed0:	f7ff ffd2 	bl	8000e78 <DHT11_Dumi_read>

	// DHT11 data read(data format)
	dht->i_RH = DHT11_Rx_Byte();
 8000ed4:	f7ff ffa6 	bl	8000e24 <DHT11_Rx_Byte>
 8000ed8:	7020      	strb	r0, [r4, #0]
	dht->d_RH = DHT11_Rx_Byte();
 8000eda:	f7ff ffa3 	bl	8000e24 <DHT11_Rx_Byte>
 8000ede:	7060      	strb	r0, [r4, #1]
	dht->i_Tmp = DHT11_Rx_Byte();
 8000ee0:	f7ff ffa0 	bl	8000e24 <DHT11_Rx_Byte>
 8000ee4:	70a0      	strb	r0, [r4, #2]
	dht->d_Tmp = DHT11_Rx_Byte();
 8000ee6:	f7ff ff9d 	bl	8000e24 <DHT11_Rx_Byte>
 8000eea:	70e0      	strb	r0, [r4, #3]
	DHT11_Rx_Byte();
 8000eec:	f7ff ff9a 	bl	8000e24 <DHT11_Rx_Byte>

	DHT11_Data_Output();
 8000ef0:	f7ff ff86 	bl	8000e00 <DHT11_Data_Output>
	HAL_GPIO_WritePin(DHT11_data_GPIO_Port, DHT11_data_Pin, GPIO_PIN_SET);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	4804      	ldr	r0, [pc, #16]	; (8000f08 <get_DHT11+0x44>)
 8000ef8:	4611      	mov	r1, r2
 8000efa:	f001 fb2b 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000efe:	2064      	movs	r0, #100	; 0x64
	return;
}
 8000f00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_Delay(100);
 8000f04:	f000 be54 	b.w	8001bb0 <HAL_Delay>
 8000f08:	40021400 	.word	0x40021400

08000f0c <I2C_LCD_Command>:

#include "I2C_LCD.h"

extern I2C_HandleTypeDef hi2c1;

void I2C_LCD_Command(uint8_t command){
 8000f0c:	b530      	push	{r4, r5, lr}
	uint8_t high_nibble, low_nibble;		// 8 PIN  4 PIN  4bit  2 .
	uint8_t i2c_buffer[4];

	high_nibble = (command & 0xf0);			// command  4
 8000f0e:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
void I2C_LCD_Command(uint8_t command){
 8000f12:	b085      	sub	sp, #20
	low_nibble  = ((command << 4) & 0xf0);	// command  4
 8000f14:	0100      	lsls	r0, r0, #4
 8000f16:	b2c0      	uxtb	r0, r0

	// 0x04 : EN 1, RS 0, RW 0			 0x08 : backlight On
	// 0x00 : EN 0, RS 0, RW 0
	i2c_buffer[0] = high_nibble | 0x04 | 0x08;
 8000f18:	f043 020c 	orr.w	r2, r3, #12
	i2c_buffer[1] = high_nibble | 0x00 | 0x08;
 8000f1c:	f043 0308 	orr.w	r3, r3, #8
 8000f20:	f88d 300d 	strb.w	r3, [sp, #13]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08;
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08;

	// HAL_Transmit   HAL_OK 
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDR,
 8000f24:	4c0c      	ldr	r4, [pc, #48]	; (8000f58 <I2C_LCD_Command+0x4c>)
	i2c_buffer[0] = high_nibble | 0x04 | 0x08;
 8000f26:	f88d 200c 	strb.w	r2, [sp, #12]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08;
 8000f2a:	f040 030c 	orr.w	r3, r0, #12
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08;
 8000f2e:	f040 0008 	orr.w	r0, r0, #8
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08;
 8000f32:	f88d 300e 	strb.w	r3, [sp, #14]
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08;
 8000f36:	f88d 000f 	strb.w	r0, [sp, #15]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDR,
 8000f3a:	2564      	movs	r5, #100	; 0x64
 8000f3c:	9500      	str	r5, [sp, #0]
 8000f3e:	2304      	movs	r3, #4
 8000f40:	aa03      	add	r2, sp, #12
 8000f42:	217e      	movs	r1, #126	; 0x7e
 8000f44:	4620      	mov	r0, r4
 8000f46:	f001 fd17 	bl	8002978 <HAL_I2C_Master_Transmit>
 8000f4a:	b908      	cbnz	r0, 8000f50 <I2C_LCD_Command+0x44>
			i2c_buffer, 4, 100) != HAL_OK){
		HAL_Delay(1);
	}
}
 8000f4c:	b005      	add	sp, #20
 8000f4e:	bd30      	pop	{r4, r5, pc}
		HAL_Delay(1);
 8000f50:	2001      	movs	r0, #1
 8000f52:	f000 fe2d 	bl	8001bb0 <HAL_Delay>
 8000f56:	e7f1      	b.n	8000f3c <I2C_LCD_Command+0x30>
 8000f58:	20000650 	.word	0x20000650

08000f5c <I2C_LCD_Data>:

void I2C_LCD_Data(uint8_t data){
 8000f5c:	b530      	push	{r4, r5, lr}
	uint8_t high_nibble, low_nibble;		// 8 PIN  4 PIN  4bit  2 .
	uint8_t i2c_buffer[4];

	high_nibble = (data & 0xf0);			// data  4
 8000f5e:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
void I2C_LCD_Data(uint8_t data){
 8000f62:	b085      	sub	sp, #20
	low_nibble  = ((data << 4) & 0xf0);		// data  4
 8000f64:	0100      	lsls	r0, r0, #4
 8000f66:	b2c0      	uxtb	r0, r0

	// 0x05 : EN 1, RS 1, RW 0			 0x08 : backlight On
	// 0x01 : EN 0, RS 1, RW 0
	i2c_buffer[0] = high_nibble | 0x05 | 0x08;
 8000f68:	f043 020d 	orr.w	r2, r3, #13
	i2c_buffer[1] = high_nibble | 0x01 | 0x08;
 8000f6c:	f043 0309 	orr.w	r3, r3, #9
 8000f70:	f88d 300d 	strb.w	r3, [sp, #13]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08;
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08;

	// HAL_Transmit   HAL_OK 
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDR,
 8000f74:	4c0c      	ldr	r4, [pc, #48]	; (8000fa8 <I2C_LCD_Data+0x4c>)
	i2c_buffer[0] = high_nibble | 0x05 | 0x08;
 8000f76:	f88d 200c 	strb.w	r2, [sp, #12]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08;
 8000f7a:	f040 030d 	orr.w	r3, r0, #13
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08;
 8000f7e:	f040 0009 	orr.w	r0, r0, #9
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08;
 8000f82:	f88d 300e 	strb.w	r3, [sp, #14]
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08;
 8000f86:	f88d 000f 	strb.w	r0, [sp, #15]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDR,
 8000f8a:	2564      	movs	r5, #100	; 0x64
 8000f8c:	9500      	str	r5, [sp, #0]
 8000f8e:	2304      	movs	r3, #4
 8000f90:	aa03      	add	r2, sp, #12
 8000f92:	217e      	movs	r1, #126	; 0x7e
 8000f94:	4620      	mov	r0, r4
 8000f96:	f001 fcef 	bl	8002978 <HAL_I2C_Master_Transmit>
 8000f9a:	b908      	cbnz	r0, 8000fa0 <I2C_LCD_Data+0x44>
			i2c_buffer, 4, 100) != HAL_OK){
		HAL_Delay(1);
	}
}
 8000f9c:	b005      	add	sp, #20
 8000f9e:	bd30      	pop	{r4, r5, pc}
		HAL_Delay(1);
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f000 fe05 	bl	8001bb0 <HAL_Delay>
 8000fa6:	e7f1      	b.n	8000f8c <I2C_LCD_Data+0x30>
 8000fa8:	20000650 	.word	0x20000650

08000fac <I2C_LCD_Init>:

void I2C_LCD_Init(){
 8000fac:	b508      	push	{r3, lr}
	I2C_LCD_Command(0x33);
 8000fae:	2033      	movs	r0, #51	; 0x33
 8000fb0:	f7ff ffac 	bl	8000f0c <I2C_LCD_Command>
	I2C_LCD_Command(0x32);
 8000fb4:	2032      	movs	r0, #50	; 0x32
 8000fb6:	f7ff ffa9 	bl	8000f0c <I2C_LCD_Command>
	I2C_LCD_Command(0x28);			// Function Set 4-bit mode
 8000fba:	2028      	movs	r0, #40	; 0x28
 8000fbc:	f7ff ffa6 	bl	8000f0c <I2C_LCD_Command>
	I2C_LCD_Command(DISPLAY_ON);	// Display On/Off control
 8000fc0:	200c      	movs	r0, #12
 8000fc2:	f7ff ffa3 	bl	8000f0c <I2C_LCD_Command>
	I2C_LCD_Command(0x06);			// Entry mode set
 8000fc6:	2006      	movs	r0, #6
 8000fc8:	f7ff ffa0 	bl	8000f0c <I2C_LCD_Command>
	I2C_LCD_Command(CLEAR_DISPLAY);	// Clear display
 8000fcc:	2001      	movs	r0, #1
 8000fce:	f7ff ff9d 	bl	8000f0c <I2C_LCD_Command>
	HAL_Delay(20);
 8000fd2:	2014      	movs	r0, #20
}
 8000fd4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(20);
 8000fd8:	f000 bdea 	b.w	8001bb0 <HAL_Delay>

08000fdc <I2C_LCD_String>:

void I2C_LCD_String(uint8_t *str){
 8000fdc:	b510      	push	{r4, lr}
 8000fde:	1e44      	subs	r4, r0, #1
	while(*str){
 8000fe0:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8000fe4:	b900      	cbnz	r0, 8000fe8 <I2C_LCD_String+0xc>
		I2C_LCD_Data(*str++);
	}
}
 8000fe6:	bd10      	pop	{r4, pc}
		I2C_LCD_Data(*str++);
 8000fe8:	f7ff ffb8 	bl	8000f5c <I2C_LCD_Data>
 8000fec:	e7f8      	b.n	8000fe0 <I2C_LCD_String+0x4>

08000fee <move_Cursor>:

void move_Cursor(uint8_t row, uint8_t col){
	I2C_LCD_Command(0x80 | row << 6 | col);	// Set DDRAM Address
 8000fee:	f061 017f 	orn	r1, r1, #127	; 0x7f
 8000ff2:	ea41 1080 	orr.w	r0, r1, r0, lsl #6
 8000ff6:	b2c0      	uxtb	r0, r0
 8000ff8:	f7ff bf88 	b.w	8000f0c <I2C_LCD_Command>

08000ffc <I2C_LCD_XY_String>:
	// AC6~AC4 row  6 .
}

void I2C_LCD_XY_String(uint8_t row, uint8_t col, uint8_t *str){
 8000ffc:	b510      	push	{r4, lr}
 8000ffe:	4614      	mov	r4, r2
	move_Cursor(row, col);
 8001000:	f7ff fff5 	bl	8000fee <move_Cursor>
	I2C_LCD_String(str);
 8001004:	4620      	mov	r0, r4
}
 8001006:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	I2C_LCD_String(str);
 800100a:	f7ff bfe7 	b.w	8000fdc <I2C_LCD_String>

0800100e <I2C_LCD_Clear>:
	move_Cursor(row, col);
	I2C_LCD_Data(data);
}

void I2C_LCD_Clear(){
	I2C_LCD_Command(CLEAR_DISPLAY);	// Clear display
 800100e:	2001      	movs	r0, #1
 8001010:	f7ff bf7c 	b.w	8000f0c <I2C_LCD_Command>

08001014 <HAL_UART_RxCpltCallback>:

extern uint8_t update_flag;
extern uint8_t start_flag;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001014:	b538      	push	{r3, r4, r5, lr}
	if(huart == &huart3){
 8001016:	4b1a      	ldr	r3, [pc, #104]	; (8001080 <HAL_UART_RxCpltCallback+0x6c>)
 8001018:	4283      	cmp	r3, r0
 800101a:	d130      	bne.n	800107e <HAL_UART_RxCpltCallback+0x6a>
		if(rx_index_3 < (BUFFER_MAX - 1)){
 800101c:	4c19      	ldr	r4, [pc, #100]	; (8001084 <HAL_UART_RxCpltCallback+0x70>)
 800101e:	7821      	ldrb	r1, [r4, #0]
 8001020:	290e      	cmp	r1, #14
 8001022:	4625      	mov	r5, r4
 8001024:	d825      	bhi.n	8001072 <HAL_UART_RxCpltCallback+0x5e>
			if((rx_data_3 == '\n') || (rx_data_3 == '\r')){
 8001026:	4818      	ldr	r0, [pc, #96]	; (8001088 <HAL_UART_RxCpltCallback+0x74>)
 8001028:	4a18      	ldr	r2, [pc, #96]	; (800108c <HAL_UART_RxCpltCallback+0x78>)
 800102a:	7803      	ldrb	r3, [r0, #0]
 800102c:	2b0a      	cmp	r3, #10
 800102e:	d002      	beq.n	8001036 <HAL_UART_RxCpltCallback+0x22>
 8001030:	7803      	ldrb	r3, [r0, #0]
 8001032:	2b0d      	cmp	r3, #13
 8001034:	d111      	bne.n	800105a <HAL_UART_RxCpltCallback+0x46>
				cmd_count++;
 8001036:	4916      	ldr	r1, [pc, #88]	; (8001090 <HAL_UART_RxCpltCallback+0x7c>)
 8001038:	780b      	ldrb	r3, [r1, #0]
 800103a:	3301      	adds	r3, #1
 800103c:	700b      	strb	r3, [r1, #0]
				rx_index_3 = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	702b      	strb	r3, [r5, #0]
				command_index_3++;
 8001042:	7813      	ldrb	r3, [r2, #0]
 8001044:	3301      	adds	r3, #1
				command_index_3 %= COMMAND_MAX;
 8001046:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800104a:	7013      	strb	r3, [r2, #0]
		}
		else{
			printf("overflow buffer!!\n");
			rx_index_3 = 0;
		}
		HAL_UART_Receive_IT(&huart3, &rx_data_3, 1);
 800104c:	2201      	movs	r2, #1
 800104e:	490e      	ldr	r1, [pc, #56]	; (8001088 <HAL_UART_RxCpltCallback+0x74>)
 8001050:	480b      	ldr	r0, [pc, #44]	; (8001080 <HAL_UART_RxCpltCallback+0x6c>)
	}
}
 8001052:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_UART_Receive_IT(&huart3, &rx_data_3, 1);
 8001056:	f004 bb2a 	b.w	80056ae <HAL_UART_Receive_IT>
				command_buff_3[command_index_3][rx_index_3++] = rx_data_3;
 800105a:	7815      	ldrb	r5, [r2, #0]
 800105c:	4a0d      	ldr	r2, [pc, #52]	; (8001094 <HAL_UART_RxCpltCallback+0x80>)
 800105e:	7800      	ldrb	r0, [r0, #0]
 8001060:	1c4b      	adds	r3, r1, #1
 8001062:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 8001066:	b2db      	uxtb	r3, r3
 8001068:	5450      	strb	r0, [r2, r1]
				command_buff_3[command_index_3][rx_index_3] = '\0';
 800106a:	2100      	movs	r1, #0
				command_buff_3[command_index_3][rx_index_3++] = rx_data_3;
 800106c:	7023      	strb	r3, [r4, #0]
				command_buff_3[command_index_3][rx_index_3] = '\0';
 800106e:	54d1      	strb	r1, [r2, r3]
 8001070:	e7ec      	b.n	800104c <HAL_UART_RxCpltCallback+0x38>
			printf("overflow buffer!!\n");
 8001072:	4809      	ldr	r0, [pc, #36]	; (8001098 <HAL_UART_RxCpltCallback+0x84>)
 8001074:	f004 fcfe 	bl	8005a74 <puts>
			rx_index_3 = 0;
 8001078:	2300      	movs	r3, #0
 800107a:	7023      	strb	r3, [r4, #0]
 800107c:	e7e6      	b.n	800104c <HAL_UART_RxCpltCallback+0x38>
 800107e:	bd38      	pop	{r3, r4, r5, pc}
 8001080:	20000610 	.word	0x20000610
 8001084:	200005fb 	.word	0x200005fb
 8001088:	200005fa 	.word	0x200005fa
 800108c:	200005f9 	.word	0x200005f9
 8001090:	200001f8 	.word	0x200001f8
 8001094:	200001f9 	.word	0x200001f9
 8001098:	08006f98 	.word	0x08006f98

0800109c <UART_main>:

//----------------- MAIN start -----------------//
void UART_main(){
 800109c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80010a0:	b089      	sub	sp, #36	; 0x24
	I2C_LCD_Init();
 80010a2:	f7ff ff83 	bl	8000fac <I2C_LCD_Init>
	timer_Init();
 80010a6:	f000 fd2d 	bl	8001b04 <timer_Init>
	servo_Init();
 80010aa:	f000 faff 	bl	80016ac <servo_Init>
	DHT11_Init();
 80010ae:	f7ff fe71 	bl	8000d94 <DHT11_Init>
	HAL_UART_Receive_IT(&huart3, &rx_data_3, 1);
 80010b2:	2201      	movs	r2, #1
 80010b4:	4966      	ldr	r1, [pc, #408]	; (8001250 <UART_main+0x1b4>)
 80010b6:	4867      	ldr	r0, [pc, #412]	; (8001254 <UART_main+0x1b8>)

	printf("STM32 start\n");

	while(1){
		HAL_Delay(100);
		if(cmd_count){
 80010b8:	4f67      	ldr	r7, [pc, #412]	; (8001258 <UART_main+0x1bc>)
			cmd_count--;
			printf("%s\n", command_buff_3[process_index]);
 80010ba:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 80012a4 <UART_main+0x208>
			I2C_LCD_XY_String(0, 0, command_buff_3[process_index]);
			HAL_GPIO_TogglePin(onBoard_Blue_LED_GPIO_Port, onBoard_Blue_LED_Pin);
 80010be:	4e67      	ldr	r6, [pc, #412]	; (800125c <UART_main+0x1c0>)
	HAL_UART_Receive_IT(&huart3, &rx_data_3, 1);
 80010c0:	f004 faf5 	bl	80056ae <HAL_UART_Receive_IT>
	I2C_LCD_XY_String(0, 0, "INITIALIZING");
 80010c4:	2100      	movs	r1, #0
 80010c6:	4608      	mov	r0, r1
 80010c8:	4a65      	ldr	r2, [pc, #404]	; (8001260 <UART_main+0x1c4>)
 80010ca:	f7ff ff97 	bl	8000ffc <I2C_LCD_XY_String>
	get_DHT11(&dht);
 80010ce:	a802      	add	r0, sp, #8
 80010d0:	f7ff fef8 	bl	8000ec4 <get_DHT11>
	I2C_LCD_Clear();
 80010d4:	f7ff ff9b 	bl	800100e <I2C_LCD_Clear>
	printf("STM32 start\n");
 80010d8:	4862      	ldr	r0, [pc, #392]	; (8001264 <UART_main+0x1c8>)
 80010da:	f004 fccb 	bl	8005a74 <puts>
	uint8_t process_index = 0;
 80010de:	2500      	movs	r5, #0
		HAL_Delay(100);
 80010e0:	2064      	movs	r0, #100	; 0x64
 80010e2:	f000 fd65 	bl	8001bb0 <HAL_Delay>
		if(cmd_count){
 80010e6:	783b      	ldrb	r3, [r7, #0]
 80010e8:	b1d3      	cbz	r3, 8001120 <UART_main+0x84>
			printf("%s\n", command_buff_3[process_index]);
 80010ea:	eb08 1405 	add.w	r4, r8, r5, lsl #4
			cmd_count--;
 80010ee:	3b01      	subs	r3, #1
			printf("%s\n", command_buff_3[process_index]);
 80010f0:	4620      	mov	r0, r4
			cmd_count--;
 80010f2:	703b      	strb	r3, [r7, #0]
			printf("%s\n", command_buff_3[process_index]);
 80010f4:	f004 fcbe 	bl	8005a74 <puts>
			I2C_LCD_XY_String(0, 0, command_buff_3[process_index]);
 80010f8:	2100      	movs	r1, #0
 80010fa:	4608      	mov	r0, r1
 80010fc:	4622      	mov	r2, r4
 80010fe:	f7ff ff7d 	bl	8000ffc <I2C_LCD_XY_String>
			HAL_GPIO_TogglePin(onBoard_Blue_LED_GPIO_Port, onBoard_Blue_LED_Pin);
 8001102:	2180      	movs	r1, #128	; 0x80
 8001104:	4630      	mov	r0, r6
 8001106:	f001 fa3f 	bl	8002588 <HAL_GPIO_TogglePin>

			if( !strcmp((const char *)command_buff_3[process_index], "led on") ){
 800110a:	4957      	ldr	r1, [pc, #348]	; (8001268 <UART_main+0x1cc>)
 800110c:	4620      	mov	r0, r4
 800110e:	f7ff f86f 	bl	80001f0 <strcmp>
 8001112:	2800      	cmp	r0, #0
 8001114:	d134      	bne.n	8001180 <UART_main+0xe4>
				HAL_GPIO_WritePin(onBoard_Green_LED_GPIO_Port, onBoard_Green_LED_Pin, GPIO_PIN_SET);
 8001116:	2201      	movs	r2, #1
			}
			else if( !strcmp((const char *)command_buff_3[process_index], "led off") ){
				HAL_GPIO_WritePin(onBoard_Green_LED_GPIO_Port, onBoard_Green_LED_Pin, GPIO_PIN_RESET);
 8001118:	2101      	movs	r1, #1
 800111a:	4630      	mov	r0, r6
 800111c:	f001 fa1a 	bl	8002554 <HAL_GPIO_WritePin>

		}
		process_index++;
		process_index %= COMMAND_MAX;

		if(update_flag && start_flag){
 8001120:	4c52      	ldr	r4, [pc, #328]	; (800126c <UART_main+0x1d0>)
 8001122:	7823      	ldrb	r3, [r4, #0]
		process_index++;
 8001124:	3501      	adds	r5, #1
		process_index %= COMMAND_MAX;
 8001126:	f005 053f 	and.w	r5, r5, #63	; 0x3f
		if(update_flag && start_flag){
 800112a:	2b00      	cmp	r3, #0
 800112c:	d0d8      	beq.n	80010e0 <UART_main+0x44>
 800112e:	4b50      	ldr	r3, [pc, #320]	; (8001270 <UART_main+0x1d4>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d0d4      	beq.n	80010e0 <UART_main+0x44>
			get_DHT11(&dht);
 8001136:	a802      	add	r0, sp, #8
 8001138:	f7ff fec4 	bl	8000ec4 <get_DHT11>
			printf("[ti]%d\n", dht.i_Tmp);
 800113c:	f89d 100a 	ldrb.w	r1, [sp, #10]
 8001140:	484c      	ldr	r0, [pc, #304]	; (8001274 <UART_main+0x1d8>)
 8001142:	f004 fc23 	bl	800598c <iprintf>
			printf("[td]%d\n", dht.d_Tmp);
 8001146:	f89d 100b 	ldrb.w	r1, [sp, #11]
 800114a:	484b      	ldr	r0, [pc, #300]	; (8001278 <UART_main+0x1dc>)
 800114c:	f004 fc1e 	bl	800598c <iprintf>
			sprintf(buff, "T: %02d.%01d H: %02d.%01d", dht.i_Tmp, dht.d_Tmp, dht.i_RH, dht.d_RH);
 8001150:	f89d 1009 	ldrb.w	r1, [sp, #9]
 8001154:	9101      	str	r1, [sp, #4]
 8001156:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800115a:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800115e:	f89d 200a 	ldrb.w	r2, [sp, #10]
 8001162:	9100      	str	r1, [sp, #0]
 8001164:	a803      	add	r0, sp, #12
 8001166:	4945      	ldr	r1, [pc, #276]	; (800127c <UART_main+0x1e0>)
 8001168:	f004 fd3a 	bl	8005be0 <siprintf>
			I2C_LCD_Clear();
 800116c:	f7ff ff4f 	bl	800100e <I2C_LCD_Clear>
			I2C_LCD_XY_String(1, 0, buff);
 8001170:	aa03      	add	r2, sp, #12
 8001172:	2100      	movs	r1, #0
 8001174:	2001      	movs	r0, #1
 8001176:	f7ff ff41 	bl	8000ffc <I2C_LCD_XY_String>
			update_flag = 0;
 800117a:	2300      	movs	r3, #0
 800117c:	7023      	strb	r3, [r4, #0]
 800117e:	e7af      	b.n	80010e0 <UART_main+0x44>
			else if( !strcmp((const char *)command_buff_3[process_index], "led off") ){
 8001180:	493f      	ldr	r1, [pc, #252]	; (8001280 <UART_main+0x1e4>)
 8001182:	4620      	mov	r0, r4
 8001184:	f7ff f834 	bl	80001f0 <strcmp>
 8001188:	4602      	mov	r2, r0
 800118a:	2800      	cmp	r0, #0
 800118c:	d0c4      	beq.n	8001118 <UART_main+0x7c>
			else if( !strcmp((const char *)command_buff_3[process_index], "led toggle") ){
 800118e:	493d      	ldr	r1, [pc, #244]	; (8001284 <UART_main+0x1e8>)
 8001190:	4620      	mov	r0, r4
 8001192:	f7ff f82d 	bl	80001f0 <strcmp>
 8001196:	b920      	cbnz	r0, 80011a2 <UART_main+0x106>
				HAL_GPIO_TogglePin(onBoard_Green_LED_GPIO_Port, onBoard_Green_LED_Pin);
 8001198:	2101      	movs	r1, #1
 800119a:	4630      	mov	r0, r6
 800119c:	f001 f9f4 	bl	8002588 <HAL_GPIO_TogglePin>
 80011a0:	e7be      	b.n	8001120 <UART_main+0x84>
			else if( !strcmp((const char *)command_buff_3[process_index], "get temp") ){
 80011a2:	4939      	ldr	r1, [pc, #228]	; (8001288 <UART_main+0x1ec>)
 80011a4:	4620      	mov	r0, r4
 80011a6:	f7ff f823 	bl	80001f0 <strcmp>
 80011aa:	4681      	mov	r9, r0
 80011ac:	b9f8      	cbnz	r0, 80011ee <UART_main+0x152>
				printf("Temp : %02d.%01d Humi : %02d.%01d\n", dht.i_Tmp, dht.d_Tmp, dht.i_RH, dht.d_RH);
 80011ae:	f89d 0009 	ldrb.w	r0, [sp, #9]
 80011b2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80011b6:	f89d 200b 	ldrb.w	r2, [sp, #11]
 80011ba:	f89d 100a 	ldrb.w	r1, [sp, #10]
 80011be:	9000      	str	r0, [sp, #0]
 80011c0:	4832      	ldr	r0, [pc, #200]	; (800128c <UART_main+0x1f0>)
 80011c2:	f004 fbe3 	bl	800598c <iprintf>
				sprintf(buff, "T: %02d.%01d H: %02d.%01d", dht.i_Tmp, dht.d_Tmp, dht.i_RH, dht.d_RH);
 80011c6:	f89d 1009 	ldrb.w	r1, [sp, #9]
 80011ca:	9101      	str	r1, [sp, #4]
 80011cc:	f89d 1008 	ldrb.w	r1, [sp, #8]
 80011d0:	f89d 200a 	ldrb.w	r2, [sp, #10]
 80011d4:	9100      	str	r1, [sp, #0]
 80011d6:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80011da:	4928      	ldr	r1, [pc, #160]	; (800127c <UART_main+0x1e0>)
 80011dc:	a803      	add	r0, sp, #12
 80011de:	f004 fcff 	bl	8005be0 <siprintf>
				I2C_LCD_XY_String(1, 0, buff);
 80011e2:	aa03      	add	r2, sp, #12
 80011e4:	4649      	mov	r1, r9
 80011e6:	2001      	movs	r0, #1
 80011e8:	f7ff ff08 	bl	8000ffc <I2C_LCD_XY_String>
 80011ec:	e798      	b.n	8001120 <UART_main+0x84>
			}else if( !strncmp((const char *)command_buff_3[process_index], "[servo]", 7) ){
 80011ee:	2207      	movs	r2, #7
 80011f0:	4927      	ldr	r1, [pc, #156]	; (8001290 <UART_main+0x1f4>)
 80011f2:	4620      	mov	r0, r4
 80011f4:	f004 fd18 	bl	8005c28 <strncmp>
 80011f8:	4681      	mov	r9, r0
 80011fa:	b990      	cbnz	r0, 8001222 <UART_main+0x186>
				token = strtok((const char *)command_buff_3[process_index], "]");
 80011fc:	4925      	ldr	r1, [pc, #148]	; (8001294 <UART_main+0x1f8>)
 80011fe:	4620      	mov	r0, r4
 8001200:	f004 fd24 	bl	8005c4c <strtok>
				token = strtok(NULL, "]");
 8001204:	4923      	ldr	r1, [pc, #140]	; (8001294 <UART_main+0x1f8>)
 8001206:	4648      	mov	r0, r9
 8001208:	f004 fd20 	bl	8005c4c <strtok>
				uint8_t degree = atoi(token);
 800120c:	f004 fb87 	bl	800591e <atoi>
				printf("Servo Run : %d\n", degree);
 8001210:	b2c4      	uxtb	r4, r0
 8001212:	4621      	mov	r1, r4
 8001214:	4820      	ldr	r0, [pc, #128]	; (8001298 <UART_main+0x1fc>)
 8001216:	f004 fbb9 	bl	800598c <iprintf>
				servo_Run(degree);
 800121a:	4620      	mov	r0, r4
 800121c:	f000 fa4c 	bl	80016b8 <servo_Run>
 8001220:	e77e      	b.n	8001120 <UART_main+0x84>
			else if( !strncmp((const char *)command_buff_3[process_index], "start_flag", 10) ){
 8001222:	220a      	movs	r2, #10
 8001224:	491d      	ldr	r1, [pc, #116]	; (800129c <UART_main+0x200>)
 8001226:	4620      	mov	r0, r4
 8001228:	f004 fcfe 	bl	8005c28 <strncmp>
 800122c:	4681      	mov	r9, r0
 800122e:	2800      	cmp	r0, #0
 8001230:	f47f af76 	bne.w	8001120 <UART_main+0x84>
				token = strtok((const char *)command_buff_3[process_index], "=");
 8001234:	491a      	ldr	r1, [pc, #104]	; (80012a0 <UART_main+0x204>)
 8001236:	4620      	mov	r0, r4
 8001238:	f004 fd08 	bl	8005c4c <strtok>
				token = strtok(NULL, "=");
 800123c:	4918      	ldr	r1, [pc, #96]	; (80012a0 <UART_main+0x204>)
 800123e:	4648      	mov	r0, r9
 8001240:	f004 fd04 	bl	8005c4c <strtok>
				start_flag = atoi(token);
 8001244:	f004 fb6b 	bl	800591e <atoi>
 8001248:	4b09      	ldr	r3, [pc, #36]	; (8001270 <UART_main+0x1d4>)
 800124a:	7018      	strb	r0, [r3, #0]
 800124c:	e768      	b.n	8001120 <UART_main+0x84>
 800124e:	bf00      	nop
 8001250:	200005fa 	.word	0x200005fa
 8001254:	20000610 	.word	0x20000610
 8001258:	200001f8 	.word	0x200001f8
 800125c:	40020400 	.word	0x40020400
 8001260:	08006faa 	.word	0x08006faa
 8001264:	08006fb7 	.word	0x08006fb7
 8001268:	08006fc3 	.word	0x08006fc3
 800126c:	20000004 	.word	0x20000004
 8001270:	20000605 	.word	0x20000605
 8001274:	08007048 	.word	0x08007048
 8001278:	08007050 	.word	0x08007050
 800127c:	08007009 	.word	0x08007009
 8001280:	08006fca 	.word	0x08006fca
 8001284:	08006fd2 	.word	0x08006fd2
 8001288:	08006fdd 	.word	0x08006fdd
 800128c:	08006fe6 	.word	0x08006fe6
 8001290:	08007023 	.word	0x08007023
 8001294:	08007029 	.word	0x08007029
 8001298:	0800702b 	.word	0x0800702b
 800129c:	0800703b 	.word	0x0800703b
 80012a0:	08007046 	.word	0x08007046
 80012a4:	200001f9 	.word	0x200001f9

080012a8 <delay_us>:
#include "delay.h"

void delay_us(uint32_t _us){
	if(_us > 1){
 80012a8:	2801      	cmp	r0, #1
void delay_us(uint32_t _us){
 80012aa:	b082      	sub	sp, #8
	if(_us > 1){
 80012ac:	d90a      	bls.n	80012c4 <delay_us+0x1c>
		volatile uint32_t count = _us*6 - 4;
 80012ae:	2306      	movs	r3, #6
 80012b0:	4358      	muls	r0, r3
 80012b2:	3804      	subs	r0, #4
 80012b4:	9000      	str	r0, [sp, #0]
		while(count--);
 80012b6:	9b00      	ldr	r3, [sp, #0]
 80012b8:	1e5a      	subs	r2, r3, #1
 80012ba:	9200      	str	r2, [sp, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d1fa      	bne.n	80012b6 <delay_us+0xe>
	}
	else{
		volatile uint32_t count = 4;
		while(count--);
	}
 80012c0:	b002      	add	sp, #8
 80012c2:	4770      	bx	lr
		volatile uint32_t count = 4;
 80012c4:	2304      	movs	r3, #4
 80012c6:	9301      	str	r3, [sp, #4]
		while(count--);
 80012c8:	9b01      	ldr	r3, [sp, #4]
 80012ca:	1e5a      	subs	r2, r3, #1
 80012cc:	9201      	str	r2, [sp, #4]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d1fa      	bne.n	80012c8 <delay_us+0x20>
 80012d2:	e7f5      	b.n	80012c0 <delay_us+0x18>

080012d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d4:	b510      	push	{r4, lr}
 80012d6:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d8:	2230      	movs	r2, #48	; 0x30
 80012da:	2100      	movs	r1, #0
 80012dc:	a808      	add	r0, sp, #32
 80012de:	f004 fb4d 	bl	800597c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e2:	2100      	movs	r1, #0
 80012e4:	2214      	movs	r2, #20
 80012e6:	a803      	add	r0, sp, #12
 80012e8:	f004 fb48 	bl	800597c <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ec:	2400      	movs	r4, #0
 80012ee:	4b17      	ldr	r3, [pc, #92]	; (800134c <SystemClock_Config+0x78>)
 80012f0:	9401      	str	r4, [sp, #4]
 80012f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012f4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80012f8:	641a      	str	r2, [r3, #64]	; 0x40
 80012fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80012fc:	4a14      	ldr	r2, [pc, #80]	; (8001350 <SystemClock_Config+0x7c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80012fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001302:	9301      	str	r3, [sp, #4]
 8001304:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001306:	9402      	str	r4, [sp, #8]
 8001308:	6813      	ldr	r3, [r2, #0]
 800130a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800130e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001312:	6013      	str	r3, [r2, #0]
 8001314:	6813      	ldr	r3, [r2, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001316:	940e      	str	r4, [sp, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001318:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800131c:	9302      	str	r3, [sp, #8]
 800131e:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001320:	2302      	movs	r3, #2
 8001322:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001324:	2301      	movs	r3, #1
 8001326:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001328:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800132a:	2310      	movs	r3, #16
 800132c:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800132e:	f002 fa0b 	bl	8003748 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001332:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001334:	4621      	mov	r1, r4
 8001336:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001338:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800133a:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800133c:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800133e:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001340:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001342:	f002 fc27 	bl	8003b94 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001346:	b014      	add	sp, #80	; 0x50
 8001348:	bd10      	pop	{r4, pc}
 800134a:	bf00      	nop
 800134c:	40023800 	.word	0x40023800
 8001350:	40007000 	.word	0x40007000

08001354 <main>:
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b09c      	sub	sp, #112	; 0x70
  HAL_Init();
 8001358:	f000 fbfe 	bl	8001b58 <HAL_Init>
  SystemClock_Config();
 800135c:	f7ff ffba 	bl	80012d4 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001360:	2214      	movs	r2, #20
 8001362:	2100      	movs	r1, #0
 8001364:	a814      	add	r0, sp, #80	; 0x50

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001366:	2400      	movs	r4, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001368:	f004 fb08 	bl	800597c <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800136c:	4bae      	ldr	r3, [pc, #696]	; (8001628 <main+0x2d4>)
 800136e:	9400      	str	r4, [sp, #0]
 8001370:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_data_GPIO_Port, DHT11_data_Pin, GPIO_PIN_RESET);
 8001372:	48ae      	ldr	r0, [pc, #696]	; (800162c <main+0x2d8>)
  htim2.Instance = TIM2;
 8001374:	4dae      	ldr	r5, [pc, #696]	; (8001630 <main+0x2dc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001376:	f042 0204 	orr.w	r2, r2, #4
 800137a:	631a      	str	r2, [r3, #48]	; 0x30
 800137c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800137e:	f002 0204 	and.w	r2, r2, #4
 8001382:	9200      	str	r2, [sp, #0]
 8001384:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001386:	9401      	str	r4, [sp, #4]
 8001388:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800138a:	f042 0220 	orr.w	r2, r2, #32
 800138e:	631a      	str	r2, [r3, #48]	; 0x30
 8001390:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001392:	f002 0220 	and.w	r2, r2, #32
 8001396:	9201      	str	r2, [sp, #4]
 8001398:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800139a:	9402      	str	r4, [sp, #8]
 800139c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800139e:	f042 0201 	orr.w	r2, r2, #1
 80013a2:	631a      	str	r2, [r3, #48]	; 0x30
 80013a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013a6:	f002 0201 	and.w	r2, r2, #1
 80013aa:	9202      	str	r2, [sp, #8]
 80013ac:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ae:	9403      	str	r4, [sp, #12]
 80013b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013b2:	f042 0202 	orr.w	r2, r2, #2
 80013b6:	631a      	str	r2, [r3, #48]	; 0x30
 80013b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013ba:	f002 0202 	and.w	r2, r2, #2
 80013be:	9203      	str	r2, [sp, #12]
 80013c0:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013c2:	9404      	str	r4, [sp, #16]
 80013c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80013ca:	631a      	str	r2, [r3, #48]	; 0x30
 80013cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013ce:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80013d2:	9204      	str	r2, [sp, #16]
 80013d4:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013d6:	9405      	str	r4, [sp, #20]
 80013d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013da:	f042 0210 	orr.w	r2, r2, #16
 80013de:	631a      	str	r2, [r3, #48]	; 0x30
 80013e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013e2:	f002 0210 	and.w	r2, r2, #16
 80013e6:	9205      	str	r2, [sp, #20]
 80013e8:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ea:	9406      	str	r4, [sp, #24]
 80013ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013ee:	f042 0208 	orr.w	r2, r2, #8
 80013f2:	631a      	str	r2, [r3, #48]	; 0x30
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	f003 0308 	and.w	r3, r3, #8
 80013fa:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(DHT11_data_GPIO_Port, DHT11_data_Pin, GPIO_PIN_RESET);
 80013fc:	4622      	mov	r2, r4
 80013fe:	2101      	movs	r1, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001400:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(DHT11_data_GPIO_Port, DHT11_data_Pin, GPIO_PIN_RESET);
 8001402:	f001 f8a7 	bl	8002554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, onBoard_Green_LED_Pin|keypad_r1_Pin|keypad_r2_Pin|onBoard_RED_LED_Pin 
 8001406:	4622      	mov	r2, r4
 8001408:	f244 019f 	movw	r1, #16543	; 0x409f
 800140c:	4889      	ldr	r0, [pc, #548]	; (8001634 <main+0x2e0>)
 800140e:	f001 f8a1 	bl	8002554 <HAL_GPIO_WritePin>
                          |keypad_r3_Pin|keypad_r4_Pin|onBoard_Blue_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, FND_D1_Pin|FND_D2_Pin|FND_D3_Pin|FND_D4_Pin, GPIO_PIN_RESET);
 8001412:	4622      	mov	r2, r4
 8001414:	210f      	movs	r1, #15
 8001416:	4888      	ldr	r0, [pc, #544]	; (8001638 <main+0x2e4>)
 8001418:	f001 f89c 	bl	8002554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, FND_A_Pin|FND_B_Pin|FND_C_Pin|FND_D_Pin 
 800141c:	4622      	mov	r2, r4
 800141e:	21ff      	movs	r1, #255	; 0xff
 8001420:	4886      	ldr	r0, [pc, #536]	; (800163c <main+0x2e8>)
 8001422:	f001 f897 	bl	8002554 <HAL_GPIO_WritePin>
                          |FND_E_Pin|FND_F_Pin|FND_G_Pin|FND_P_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : onBoard_Button_Pin */
  GPIO_InitStruct.Pin = onBoard_Button_Pin;
 8001426:	f44f 5800 	mov.w	r8, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(onBoard_Button_GPIO_Port, &GPIO_InitStruct);
 800142a:	a914      	add	r1, sp, #80	; 0x50
 800142c:	4884      	ldr	r0, [pc, #528]	; (8001640 <main+0x2ec>)
  GPIO_InitStruct.Pin = onBoard_Button_Pin;
 800142e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50

  /*Configure GPIO pin : DHT11_data_Pin */
  GPIO_InitStruct.Pin = DHT11_data_Pin;
 8001432:	2601      	movs	r6, #1
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001434:	9415      	str	r4, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001436:	9416      	str	r4, [sp, #88]	; 0x58
  HAL_GPIO_Init(onBoard_Button_GPIO_Port, &GPIO_InitStruct);
 8001438:	f000 ff22 	bl	8002280 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DHT11_data_GPIO_Port, &GPIO_InitStruct);
 800143c:	a914      	add	r1, sp, #80	; 0x50
 800143e:	487b      	ldr	r0, [pc, #492]	; (800162c <main+0x2d8>)
  GPIO_InitStruct.Pin = DHT11_data_Pin;
 8001440:	9614      	str	r6, [sp, #80]	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001442:	9615      	str	r6, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001444:	9416      	str	r4, [sp, #88]	; 0x58
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001446:	9417      	str	r4, [sp, #92]	; 0x5c
  HAL_GPIO_Init(DHT11_data_GPIO_Port, &GPIO_InitStruct);
 8001448:	f000 ff1a 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pins : onBoard_Green_LED_Pin keypad_r1_Pin keypad_r2_Pin onBoard_RED_LED_Pin 
                           keypad_r3_Pin keypad_r4_Pin onBoard_Blue_LED_Pin */
  GPIO_InitStruct.Pin = onBoard_Green_LED_Pin|keypad_r1_Pin|keypad_r2_Pin|onBoard_RED_LED_Pin 
 800144c:	f244 039f 	movw	r3, #16543	; 0x409f
                          |keypad_r3_Pin|keypad_r4_Pin|onBoard_Blue_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001450:	a914      	add	r1, sp, #80	; 0x50
 8001452:	4878      	ldr	r0, [pc, #480]	; (8001634 <main+0x2e0>)
  GPIO_InitStruct.Pin = onBoard_Green_LED_Pin|keypad_r1_Pin|keypad_r2_Pin|onBoard_RED_LED_Pin 
 8001454:	9314      	str	r3, [sp, #80]	; 0x50

  /*Configure GPIO pins : FND_D1_Pin FND_D2_Pin FND_D3_Pin FND_D4_Pin */
  GPIO_InitStruct.Pin = FND_D1_Pin|FND_D2_Pin|FND_D3_Pin|FND_D4_Pin;
 8001456:	f04f 090f 	mov.w	r9, #15
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145a:	9615      	str	r6, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145c:	9416      	str	r4, [sp, #88]	; 0x58
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145e:	9417      	str	r4, [sp, #92]	; 0x5c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001460:	f000 ff0e 	bl	8002280 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001464:	a914      	add	r1, sp, #80	; 0x50
 8001466:	4874      	ldr	r0, [pc, #464]	; (8001638 <main+0x2e4>)
  GPIO_InitStruct.Pin = FND_D1_Pin|FND_D2_Pin|FND_D3_Pin|FND_D4_Pin;
 8001468:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50

  /*Configure GPIO pins : keypad_c3_Pin keypad_c4_Pin keypad_c1_Pin keypad_c2_Pin */
  GPIO_InitStruct.Pin = keypad_c3_Pin|keypad_c4_Pin|keypad_c1_Pin|keypad_c2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800146c:	2702      	movs	r7, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146e:	9615      	str	r6, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001470:	9416      	str	r4, [sp, #88]	; 0x58
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001472:	9417      	str	r4, [sp, #92]	; 0x5c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001474:	f000 ff04 	bl	8002280 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = keypad_c3_Pin|keypad_c4_Pin|keypad_c1_Pin|keypad_c2_Pin;
 8001478:	f44f 6346 	mov.w	r3, #3168	; 0xc60
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800147c:	a914      	add	r1, sp, #80	; 0x50
 800147e:	486d      	ldr	r0, [pc, #436]	; (8001634 <main+0x2e0>)
  GPIO_InitStruct.Pin = keypad_c3_Pin|keypad_c4_Pin|keypad_c1_Pin|keypad_c2_Pin;
 8001480:	9314      	str	r3, [sp, #80]	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001482:	9415      	str	r4, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001484:	9716      	str	r7, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001486:	f000 fefb 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pins : FND_A_Pin FND_B_Pin FND_C_Pin FND_D_Pin 
                           FND_E_Pin FND_F_Pin FND_G_Pin FND_P_Pin */
  GPIO_InitStruct.Pin = FND_A_Pin|FND_B_Pin|FND_C_Pin|FND_D_Pin 
 800148a:	23ff      	movs	r3, #255	; 0xff
                          |FND_E_Pin|FND_F_Pin|FND_G_Pin|FND_P_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800148c:	a914      	add	r1, sp, #80	; 0x50
 800148e:	486b      	ldr	r0, [pc, #428]	; (800163c <main+0x2e8>)
  GPIO_InitStruct.Pin = FND_A_Pin|FND_B_Pin|FND_C_Pin|FND_D_Pin 
 8001490:	9314      	str	r3, [sp, #80]	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001492:	9615      	str	r6, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	9416      	str	r4, [sp, #88]	; 0x58
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001496:	9417      	str	r4, [sp, #92]	; 0x5c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001498:	f000 fef2 	bl	8002280 <HAL_GPIO_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800149c:	2210      	movs	r2, #16
 800149e:	4621      	mov	r1, r4
 80014a0:	a80d      	add	r0, sp, #52	; 0x34
 80014a2:	f004 fa6b 	bl	800597c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014a6:	221c      	movs	r2, #28
 80014a8:	4621      	mov	r1, r4
 80014aa:	a814      	add	r0, sp, #80	; 0x50
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014ac:	9409      	str	r4, [sp, #36]	; 0x24
 80014ae:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014b0:	f004 fa64 	bl	800597c <memset>
  htim2.Instance = TIM2;
 80014b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 15;
 80014b8:	e885 0208 	stmia.w	r5, {r3, r9}
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014bc:	4628      	mov	r0, r5
  htim2.Init.Period = 999;
 80014be:	f240 33e7 	movw	r3, #999	; 0x3e7
 80014c2:	60eb      	str	r3, [r5, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014c4:	60ac      	str	r4, [r5, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014c6:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014c8:	61ac      	str	r4, [r5, #24]
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014ca:	f44f 5980 	mov.w	r9, #4096	; 0x1000
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014ce:	f002 febb 	bl	8004248 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014d2:	a90d      	add	r1, sp, #52	; 0x34
 80014d4:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014d6:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014da:	f003 faa3 	bl	8004a24 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80014de:	4628      	mov	r0, r5
 80014e0:	f002 ff32 	bl	8004348 <HAL_TIM_OC_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014e4:	a909      	add	r1, sp, #36	; 0x24
 80014e6:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e8:	9409      	str	r4, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ea:	940a      	str	r4, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014ec:	f003 fda6 	bl	800503c <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014f0:	a914      	add	r1, sp, #80	; 0x50
 80014f2:	2204      	movs	r2, #4
 80014f4:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80014f6:	9414      	str	r4, [sp, #80]	; 0x50
  sConfigOC.Pulse = 0;
 80014f8:	9415      	str	r4, [sp, #84]	; 0x54
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014fa:	9416      	str	r4, [sp, #88]	; 0x58
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014fc:	9418      	str	r4, [sp, #96]	; 0x60
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014fe:	f003 f87d 	bl	80045fc <HAL_TIM_OC_ConfigChannel>
  huart3.Instance = USART3;
 8001502:	4850      	ldr	r0, [pc, #320]	; (8001644 <main+0x2f0>)
  huart3.Init.BaudRate = 115200;
 8001504:	4a50      	ldr	r2, [pc, #320]	; (8001648 <main+0x2f4>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001506:	6084      	str	r4, [r0, #8]
  huart3.Init.BaudRate = 115200;
 8001508:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart3.Init.Mode = UART_MODE_TX_RX;
 800150c:	f04f 0a0c 	mov.w	sl, #12
  huart3.Init.BaudRate = 115200;
 8001510:	e880 000c 	stmia.w	r0, {r2, r3}
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001514:	60c4      	str	r4, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001516:	6104      	str	r4, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001518:	f8c0 a014 	str.w	sl, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800151c:	6184      	str	r4, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800151e:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001520:	f003 ffde 	bl	80054e0 <HAL_UART_Init>
  ADC_ChannelConfTypeDef sConfig = {0};
 8001524:	2210      	movs	r2, #16
 8001526:	4621      	mov	r1, r4
 8001528:	a814      	add	r0, sp, #80	; 0x50
 800152a:	f004 fa27 	bl	800597c <memset>
  hadc1.Instance = ADC1;
 800152e:	4d47      	ldr	r5, [pc, #284]	; (800164c <main+0x2f8>)
 8001530:	4b47      	ldr	r3, [pc, #284]	; (8001650 <main+0x2fc>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001532:	60ac      	str	r4, [r5, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001534:	e885 0018 	stmia.w	r5, {r3, r4}
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001538:	4628      	mov	r0, r5
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800153a:	4b46      	ldr	r3, [pc, #280]	; (8001654 <main+0x300>)
 800153c:	62ab      	str	r3, [r5, #40]	; 0x28
  hadc1.Init.ScanConvMode = ENABLE;
 800153e:	612e      	str	r6, [r5, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001540:	762e      	strb	r6, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001542:	f885 4020 	strb.w	r4, [r5, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001546:	62ec      	str	r4, [r5, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001548:	60ec      	str	r4, [r5, #12]
  hadc1.Init.NbrOfConversion = 1;
 800154a:	61ee      	str	r6, [r5, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800154c:	f885 4030 	strb.w	r4, [r5, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001550:	616c      	str	r4, [r5, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001552:	f000 fb41 	bl	8001bd8 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_3;
 8001556:	2303      	movs	r3, #3
 8001558:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800155a:	a914      	add	r1, sp, #80	; 0x50
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800155c:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800155e:	4628      	mov	r0, r5
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001560:	9316      	str	r3, [sp, #88]	; 0x58
  sConfig.Rank = 1;
 8001562:	9615      	str	r6, [sp, #84]	; 0x54
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001564:	f000 fd2a 	bl	8001fbc <HAL_ADC_ConfigChannel>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001568:	2210      	movs	r2, #16
 800156a:	4621      	mov	r1, r4
 800156c:	a809      	add	r0, sp, #36	; 0x24
 800156e:	f004 fa05 	bl	800597c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001572:	221c      	movs	r2, #28
 8001574:	4621      	mov	r1, r4
 8001576:	a80d      	add	r0, sp, #52	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001578:	9407      	str	r4, [sp, #28]
 800157a:	9408      	str	r4, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800157c:	f004 f9fe 	bl	800597c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001580:	2220      	movs	r2, #32
 8001582:	4621      	mov	r1, r4
 8001584:	a814      	add	r0, sp, #80	; 0x50
 8001586:	f004 f9f9 	bl	800597c <memset>
  htim1.Instance = TIM1;
 800158a:	4d33      	ldr	r5, [pc, #204]	; (8001658 <main+0x304>)
  htim1.Init.Prescaler = 63;
 800158c:	4933      	ldr	r1, [pc, #204]	; (800165c <main+0x308>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800158e:	60ac      	str	r4, [r5, #8]
  htim1.Init.Prescaler = 63;
 8001590:	233f      	movs	r3, #63	; 0x3f
 8001592:	e885 000a 	stmia.w	r5, {r1, r3}
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001596:	4628      	mov	r0, r5
  htim1.Init.Period = 4999;
 8001598:	f241 3387 	movw	r3, #4999	; 0x1387
 800159c:	60eb      	str	r3, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800159e:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 80015a0:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a2:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015a4:	f002 fe50 	bl	8004248 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015a8:	a909      	add	r1, sp, #36	; 0x24
 80015aa:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015ac:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015b0:	f003 fa38 	bl	8004a24 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015b4:	4628      	mov	r0, r5
 80015b6:	f002 ff47 	bl	8004448 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015ba:	a907      	add	r1, sp, #28
 80015bc:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015be:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c0:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015c2:	f003 fd3b 	bl	800503c <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015c6:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015c8:	4652      	mov	r2, sl
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015ca:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015cc:	a90d      	add	r1, sp, #52	; 0x34
  sConfigOC.Pulse = 499;
 80015ce:	f240 13f3 	movw	r3, #499	; 0x1f3
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015d2:	4628      	mov	r0, r5
  sConfigOC.Pulse = 499;
 80015d4:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015d6:	940f      	str	r4, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015d8:	9411      	str	r4, [sp, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015da:	9412      	str	r4, [sp, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015dc:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015de:	f003 f8f5 	bl	80047cc <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015e2:	a914      	add	r1, sp, #80	; 0x50
 80015e4:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015e6:	9414      	str	r4, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015e8:	9415      	str	r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015ea:	9416      	str	r4, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.DeadTime = 0;
 80015ec:	9417      	str	r4, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015ee:	9418      	str	r4, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015f0:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015f4:	941b      	str	r4, [sp, #108]	; 0x6c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015f6:	f003 fd7d 	bl	80050f4 <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim1);
 80015fa:	4628      	mov	r0, r5
 80015fc:	f000 f94e 	bl	800189c <HAL_TIM_MspPostInit>
  hi2c1.Instance = I2C1;
 8001600:	4d17      	ldr	r5, [pc, #92]	; (8001660 <main+0x30c>)
  hi2c1.Init.ClockSpeed = 100;
 8001602:	4818      	ldr	r0, [pc, #96]	; (8001664 <main+0x310>)
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001604:	60ac      	str	r4, [r5, #8]
  hi2c1.Init.ClockSpeed = 100;
 8001606:	2364      	movs	r3, #100	; 0x64
 8001608:	e885 0009 	stmia.w	r5, {r0, r3}
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800160c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001610:	4628      	mov	r0, r5
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001612:	612b      	str	r3, [r5, #16]
  hi2c1.Init.OwnAddress1 = 0;
 8001614:	60ec      	str	r4, [r5, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001616:	616c      	str	r4, [r5, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001618:	61ac      	str	r4, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800161a:	61ec      	str	r4, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800161c:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800161e:	f001 f8a3 	bl	8002768 <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001622:	4621      	mov	r1, r4
 8001624:	4628      	mov	r0, r5
 8001626:	e01f      	b.n	8001668 <main+0x314>
 8001628:	40023800 	.word	0x40023800
 800162c:	40021400 	.word	0x40021400
 8001630:	2000072c 	.word	0x2000072c
 8001634:	40020400 	.word	0x40020400
 8001638:	40021800 	.word	0x40021800
 800163c:	40020c00 	.word	0x40020c00
 8001640:	40020800 	.word	0x40020800
 8001644:	20000610 	.word	0x20000610
 8001648:	40004800 	.word	0x40004800
 800164c:	200006a4 	.word	0x200006a4
 8001650:	40012000 	.word	0x40012000
 8001654:	0f000001 	.word	0x0f000001
 8001658:	200006ec 	.word	0x200006ec
 800165c:	40010000 	.word	0x40010000
 8001660:	20000650 	.word	0x20000650
 8001664:	40005400 	.word	0x40005400
 8001668:	f001 fff6 	bl	8003658 <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800166c:	4621      	mov	r1, r4
 800166e:	4628      	mov	r0, r5
 8001670:	f002 f82e 	bl	80036d0 <HAL_I2CEx_ConfigDigitalFilter>
  setvbuf(stdout, NULL, _IONBF, 0);
 8001674:	4b05      	ldr	r3, [pc, #20]	; (800168c <main+0x338>)
 8001676:	6818      	ldr	r0, [r3, #0]
 8001678:	463a      	mov	r2, r7
 800167a:	4623      	mov	r3, r4
 800167c:	4621      	mov	r1, r4
 800167e:	6880      	ldr	r0, [r0, #8]
 8001680:	f004 fa00 	bl	8005a84 <setvbuf>
  UART_main();
 8001684:	f7ff fd0a 	bl	800109c <UART_main>
 8001688:	e7fe      	b.n	8001688 <main+0x334>
 800168a:	bf00      	nop
 800168c:	2000000c 	.word	0x2000000c

08001690 <_write>:

}

/* USER CODE BEGIN 4 */
int _write(int file, unsigned char* p, int len)
{
 8001690:	b510      	push	{r4, lr}
   HAL_UART_Transmit(&huart3, p, len, 10);
 8001692:	230a      	movs	r3, #10
{
 8001694:	4614      	mov	r4, r2
   HAL_UART_Transmit(&huart3, p, len, 10);
 8001696:	4803      	ldr	r0, [pc, #12]	; (80016a4 <_write+0x14>)
 8001698:	b292      	uxth	r2, r2
 800169a:	f003 ffab 	bl	80055f4 <HAL_UART_Transmit>
   return len;
}
 800169e:	4620      	mov	r0, r4
 80016a0:	bd10      	pop	{r4, pc}
 80016a2:	bf00      	nop
 80016a4:	20000610 	.word	0x20000610

080016a8 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 80016a8:	4770      	bx	lr
	...

080016ac <servo_Init>:

extern TIM_HandleTypeDef htim1;

void servo_Init(){
	//  64, ARR = 5000   20ms  
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80016ac:	210c      	movs	r1, #12
 80016ae:	4801      	ldr	r0, [pc, #4]	; (80016b4 <servo_Init+0x8>)
 80016b0:	f003 bc5e 	b.w	8004f70 <HAL_TIM_PWM_Start>
 80016b4:	200006ec 	.word	0x200006ec

080016b8 <servo_Run>:
	// CCR4     
	//  = ARR / CCR4 * 100
}

void servo_Run(uint8_t degree){
 80016b8:	b508      	push	{r3, lr}
	uint16_t degValue = 0;

	degValue = (degree / 180.0) * 475 + 125;
 80016ba:	f7fe ff4b 	bl	8000554 <__aeabi_i2d>
 80016be:	2200      	movs	r2, #0
 80016c0:	4b0b      	ldr	r3, [pc, #44]	; (80016f0 <servo_Run+0x38>)
 80016c2:	f7ff f8d7 	bl	8000874 <__aeabi_ddiv>
 80016c6:	a308      	add	r3, pc, #32	; (adr r3, 80016e8 <servo_Run+0x30>)
 80016c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016cc:	f7fe ffa8 	bl	8000620 <__aeabi_dmul>
 80016d0:	4b08      	ldr	r3, [pc, #32]	; (80016f4 <servo_Run+0x3c>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	f7fe fdf2 	bl	80002bc <__adddf3>
 80016d8:	f7ff f9b4 	bl	8000a44 <__aeabi_d2uiz>

	TIM1->CCR4 = degValue - 1;
 80016dc:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <servo_Run+0x40>)
 80016de:	b280      	uxth	r0, r0
 80016e0:	3801      	subs	r0, #1
 80016e2:	6418      	str	r0, [r3, #64]	; 0x40
 80016e4:	bd08      	pop	{r3, pc}
 80016e6:	bf00      	nop
 80016e8:	00000000 	.word	0x00000000
 80016ec:	407db000 	.word	0x407db000
 80016f0:	40668000 	.word	0x40668000
 80016f4:	405f4000 	.word	0x405f4000
 80016f8:	40010000 	.word	0x40010000

080016fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016fc:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016fe:	4b0c      	ldr	r3, [pc, #48]	; (8001730 <HAL_MspInit+0x34>)
 8001700:	2100      	movs	r1, #0
 8001702:	9100      	str	r1, [sp, #0]
 8001704:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001706:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800170a:	645a      	str	r2, [r3, #68]	; 0x44
 800170c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800170e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001712:	9200      	str	r2, [sp, #0]
 8001714:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001716:	9101      	str	r1, [sp, #4]
 8001718:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800171a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800171e:	641a      	str	r2, [r3, #64]	; 0x40
 8001720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001726:	9301      	str	r3, [sp, #4]
 8001728:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800172a:	b002      	add	sp, #8
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	40023800 	.word	0x40023800

08001734 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001734:	b510      	push	{r4, lr}
 8001736:	4604      	mov	r4, r0
 8001738:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173a:	2214      	movs	r2, #20
 800173c:	2100      	movs	r1, #0
 800173e:	a803      	add	r0, sp, #12
 8001740:	f004 f91c 	bl	800597c <memset>
  if(hadc->Instance==ADC1)
 8001744:	6822      	ldr	r2, [r4, #0]
 8001746:	4b16      	ldr	r3, [pc, #88]	; (80017a0 <HAL_ADC_MspInit+0x6c>)
 8001748:	429a      	cmp	r2, r3
 800174a:	d126      	bne.n	800179a <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800174c:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8001750:	2400      	movs	r4, #0
 8001752:	9401      	str	r4, [sp, #4]
 8001754:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001756:	4813      	ldr	r0, [pc, #76]	; (80017a4 <HAL_ADC_MspInit+0x70>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001758:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800175c:	645a      	str	r2, [r3, #68]	; 0x44
 800175e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001760:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8001764:	9201      	str	r2, [sp, #4]
 8001766:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001768:	9402      	str	r4, [sp, #8]
 800176a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800176c:	f042 0201 	orr.w	r2, r2, #1
 8001770:	631a      	str	r2, [r3, #48]	; 0x30
 8001772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001774:	f003 0301 	and.w	r3, r3, #1
 8001778:	9302      	str	r3, [sp, #8]
 800177a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800177c:	2308      	movs	r3, #8
 800177e:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001780:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001782:	2303      	movs	r3, #3
 8001784:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001786:	f000 fd7b 	bl	8002280 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 800178a:	2012      	movs	r0, #18
 800178c:	4622      	mov	r2, r4
 800178e:	2105      	movs	r1, #5
 8001790:	f000 fcf4 	bl	800217c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001794:	2012      	movs	r0, #18
 8001796:	f000 fd33 	bl	8002200 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800179a:	b008      	add	sp, #32
 800179c:	bd10      	pop	{r4, pc}
 800179e:	bf00      	nop
 80017a0:	40012000 	.word	0x40012000
 80017a4:	40020000 	.word	0x40020000

080017a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017a8:	b530      	push	{r4, r5, lr}
 80017aa:	4604      	mov	r4, r0
 80017ac:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ae:	2214      	movs	r2, #20
 80017b0:	2100      	movs	r1, #0
 80017b2:	a803      	add	r0, sp, #12
 80017b4:	f004 f8e2 	bl	800597c <memset>
  if(hi2c->Instance==I2C1)
 80017b8:	6822      	ldr	r2, [r4, #0]
 80017ba:	4b1d      	ldr	r3, [pc, #116]	; (8001830 <HAL_I2C_MspInit+0x88>)
 80017bc:	429a      	cmp	r2, r3
 80017be:	d134      	bne.n	800182a <HAL_I2C_MspInit+0x82>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c0:	2500      	movs	r5, #0
 80017c2:	4c1c      	ldr	r4, [pc, #112]	; (8001834 <HAL_I2C_MspInit+0x8c>)
 80017c4:	9501      	str	r5, [sp, #4]
 80017c6:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c8:	481b      	ldr	r0, [pc, #108]	; (8001838 <HAL_I2C_MspInit+0x90>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ca:	f043 0302 	orr.w	r3, r3, #2
 80017ce:	6323      	str	r3, [r4, #48]	; 0x30
 80017d0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	9301      	str	r3, [sp, #4]
 80017d8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017da:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017de:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017e0:	2312      	movs	r3, #18
 80017e2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017e4:	2301      	movs	r3, #1
 80017e6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017e8:	2303      	movs	r3, #3
 80017ea:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ec:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017ee:	2304      	movs	r3, #4
 80017f0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f2:	f000 fd45 	bl	8002280 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017f6:	9502      	str	r5, [sp, #8]
 80017f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80017fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017fe:	6423      	str	r3, [r4, #64]	; 0x40
 8001800:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001802:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001806:	462a      	mov	r2, r5
 8001808:	4629      	mov	r1, r5
    __HAL_RCC_I2C1_CLK_ENABLE();
 800180a:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800180c:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 800180e:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001810:	f000 fcb4 	bl	800217c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001814:	201f      	movs	r0, #31
 8001816:	f000 fcf3 	bl	8002200 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800181a:	2020      	movs	r0, #32
 800181c:	462a      	mov	r2, r5
 800181e:	4629      	mov	r1, r5
 8001820:	f000 fcac 	bl	800217c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001824:	2020      	movs	r0, #32
 8001826:	f000 fceb 	bl	8002200 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800182a:	b009      	add	sp, #36	; 0x24
 800182c:	bd30      	pop	{r4, r5, pc}
 800182e:	bf00      	nop
 8001830:	40005400 	.word	0x40005400
 8001834:	40023800 	.word	0x40023800
 8001838:	40020400 	.word	0x40020400

0800183c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800183c:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM1)
 800183e:	6803      	ldr	r3, [r0, #0]
 8001840:	4a14      	ldr	r2, [pc, #80]	; (8001894 <HAL_TIM_Base_MspInit+0x58>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d10e      	bne.n	8001864 <HAL_TIM_Base_MspInit+0x28>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	9300      	str	r3, [sp, #0]
 800184a:	4b13      	ldr	r3, [pc, #76]	; (8001898 <HAL_TIM_Base_MspInit+0x5c>)
 800184c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800184e:	f042 0201 	orr.w	r2, r2, #1
 8001852:	645a      	str	r2, [r3, #68]	; 0x44
 8001854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800185e:	b003      	add	sp, #12
 8001860:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM2)
 8001864:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001868:	d1f9      	bne.n	800185e <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800186a:	2200      	movs	r2, #0
 800186c:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8001870:	9201      	str	r2, [sp, #4]
 8001872:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001874:	f041 0101 	orr.w	r1, r1, #1
 8001878:	6419      	str	r1, [r3, #64]	; 0x40
 800187a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001882:	4611      	mov	r1, r2
 8001884:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001886:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001888:	f000 fc78 	bl	800217c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800188c:	201c      	movs	r0, #28
 800188e:	f000 fcb7 	bl	8002200 <HAL_NVIC_EnableIRQ>
}
 8001892:	e7e4      	b.n	800185e <HAL_TIM_Base_MspInit+0x22>
 8001894:	40010000 	.word	0x40010000
 8001898:	40023800 	.word	0x40023800

0800189c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800189c:	b510      	push	{r4, lr}
 800189e:	4604      	mov	r4, r0
 80018a0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a2:	2214      	movs	r2, #20
 80018a4:	2100      	movs	r1, #0
 80018a6:	a801      	add	r0, sp, #4
 80018a8:	f004 f868 	bl	800597c <memset>
  if(htim->Instance==TIM1)
 80018ac:	6822      	ldr	r2, [r4, #0]
 80018ae:	4b0e      	ldr	r3, [pc, #56]	; (80018e8 <HAL_TIM_MspPostInit+0x4c>)
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d116      	bne.n	80018e2 <HAL_TIM_MspPostInit+0x46>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80018b4:	2300      	movs	r3, #0
 80018b6:	9300      	str	r3, [sp, #0]
 80018b8:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <HAL_TIM_MspPostInit+0x50>)
    GPIO_InitStruct.Pin = TIM1_PWM_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(TIM1_PWM_GPIO_Port, &GPIO_InitStruct);
 80018ba:	480d      	ldr	r0, [pc, #52]	; (80018f0 <HAL_TIM_MspPostInit+0x54>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80018bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018be:	f042 0210 	orr.w	r2, r2, #16
 80018c2:	631a      	str	r2, [r3, #48]	; 0x30
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	f003 0310 	and.w	r3, r3, #16
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = TIM1_PWM_Pin;
 80018ce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80018d2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d4:	2302      	movs	r3, #2
 80018d6:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(TIM1_PWM_GPIO_Port, &GPIO_InitStruct);
 80018d8:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80018da:	2301      	movs	r3, #1
 80018dc:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(TIM1_PWM_GPIO_Port, &GPIO_InitStruct);
 80018de:	f000 fccf 	bl	8002280 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80018e2:	b006      	add	sp, #24
 80018e4:	bd10      	pop	{r4, pc}
 80018e6:	bf00      	nop
 80018e8:	40010000 	.word	0x40010000
 80018ec:	40023800 	.word	0x40023800
 80018f0:	40021000 	.word	0x40021000

080018f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018f4:	b530      	push	{r4, r5, lr}
 80018f6:	4604      	mov	r4, r0
 80018f8:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fa:	2214      	movs	r2, #20
 80018fc:	2100      	movs	r1, #0
 80018fe:	a803      	add	r0, sp, #12
 8001900:	f004 f83c 	bl	800597c <memset>
  if(huart->Instance==USART3)
 8001904:	6822      	ldr	r2, [r4, #0]
 8001906:	4b19      	ldr	r3, [pc, #100]	; (800196c <HAL_UART_MspInit+0x78>)
 8001908:	429a      	cmp	r2, r3
 800190a:	d12d      	bne.n	8001968 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800190c:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
 8001910:	2400      	movs	r4, #0
 8001912:	9401      	str	r4, [sp, #4]
 8001914:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001916:	4816      	ldr	r0, [pc, #88]	; (8001970 <HAL_UART_MspInit+0x7c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8001918:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800191c:	641a      	str	r2, [r3, #64]	; 0x40
 800191e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001920:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8001924:	9201      	str	r2, [sp, #4]
 8001926:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001928:	9402      	str	r4, [sp, #8]
 800192a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800192c:	f042 0208 	orr.w	r2, r2, #8
 8001930:	631a      	str	r2, [r3, #48]	; 0x30
 8001932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001934:	f003 0308 	and.w	r3, r3, #8
 8001938:	9302      	str	r3, [sp, #8]
 800193a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800193c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001940:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001942:	2301      	movs	r3, #1
 8001944:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001946:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001948:	2502      	movs	r5, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800194a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800194c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800194e:	2307      	movs	r3, #7
 8001950:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001952:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001954:	f000 fc94 	bl	8002280 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8001958:	2027      	movs	r0, #39	; 0x27
 800195a:	4622      	mov	r2, r4
 800195c:	4629      	mov	r1, r5
 800195e:	f000 fc0d 	bl	800217c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001962:	2027      	movs	r0, #39	; 0x27
 8001964:	f000 fc4c 	bl	8002200 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001968:	b009      	add	sp, #36	; 0x24
 800196a:	bd30      	pop	{r4, r5, pc}
 800196c:	40004800 	.word	0x40004800
 8001970:	40020c00 	.word	0x40020c00

08001974 <NMI_Handler>:
 8001974:	4770      	bx	lr

08001976 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001976:	e7fe      	b.n	8001976 <HardFault_Handler>

08001978 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001978:	e7fe      	b.n	8001978 <MemManage_Handler>

0800197a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800197a:	e7fe      	b.n	800197a <BusFault_Handler>

0800197c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800197c:	e7fe      	b.n	800197c <UsageFault_Handler>

0800197e <SVC_Handler>:
 800197e:	4770      	bx	lr

08001980 <DebugMon_Handler>:
 8001980:	4770      	bx	lr

08001982 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001982:	4770      	bx	lr

08001984 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001984:	f000 b902 	b.w	8001b8c <HAL_IncTick>

08001988 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001988:	4801      	ldr	r0, [pc, #4]	; (8001990 <ADC_IRQHandler+0x8>)
 800198a:	f000 ba67 	b.w	8001e5c <HAL_ADC_IRQHandler>
 800198e:	bf00      	nop
 8001990:	200006a4 	.word	0x200006a4

08001994 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001994:	4801      	ldr	r0, [pc, #4]	; (800199c <TIM2_IRQHandler+0x8>)
 8001996:	f002 bb4f 	b.w	8004038 <HAL_TIM_IRQHandler>
 800199a:	bf00      	nop
 800199c:	2000072c 	.word	0x2000072c

080019a0 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80019a0:	4801      	ldr	r0, [pc, #4]	; (80019a8 <I2C1_EV_IRQHandler+0x8>)
 80019a2:	f001 b99f 	b.w	8002ce4 <HAL_I2C_EV_IRQHandler>
 80019a6:	bf00      	nop
 80019a8:	20000650 	.word	0x20000650

080019ac <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80019ac:	4801      	ldr	r0, [pc, #4]	; (80019b4 <I2C1_ER_IRQHandler+0x8>)
 80019ae:	f001 bdbd 	b.w	800352c <HAL_I2C_ER_IRQHandler>
 80019b2:	bf00      	nop
 80019b4:	20000650 	.word	0x20000650

080019b8 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80019b8:	4801      	ldr	r0, [pc, #4]	; (80019c0 <USART3_IRQHandler+0x8>)
 80019ba:	f003 bedf 	b.w	800577c <HAL_UART_IRQHandler>
 80019be:	bf00      	nop
 80019c0:	20000610 	.word	0x20000610

080019c4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019c4:	b570      	push	{r4, r5, r6, lr}
 80019c6:	460e      	mov	r6, r1
 80019c8:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ca:	460c      	mov	r4, r1
 80019cc:	1ba3      	subs	r3, r4, r6
 80019ce:	429d      	cmp	r5, r3
 80019d0:	dc01      	bgt.n	80019d6 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 80019d2:	4628      	mov	r0, r5
 80019d4:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 80019d6:	f3af 8000 	nop.w
 80019da:	f804 0b01 	strb.w	r0, [r4], #1
 80019de:	e7f5      	b.n	80019cc <_read+0x8>

080019e0 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80019e0:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80019e2:	4b0a      	ldr	r3, [pc, #40]	; (8001a0c <_sbrk+0x2c>)
 80019e4:	6819      	ldr	r1, [r3, #0]
{
 80019e6:	4602      	mov	r2, r0
	if (heap_end == 0)
 80019e8:	b909      	cbnz	r1, 80019ee <_sbrk+0xe>
		heap_end = &end;
 80019ea:	4909      	ldr	r1, [pc, #36]	; (8001a10 <_sbrk+0x30>)
 80019ec:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 80019ee:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80019f0:	4669      	mov	r1, sp
 80019f2:	4402      	add	r2, r0
 80019f4:	428a      	cmp	r2, r1
 80019f6:	d906      	bls.n	8001a06 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80019f8:	f003 ff96 	bl	8005928 <__errno>
 80019fc:	230c      	movs	r3, #12
 80019fe:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001a00:	f04f 30ff 	mov.w	r0, #4294967295
 8001a04:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8001a06:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8001a08:	bd08      	pop	{r3, pc}
 8001a0a:	bf00      	nop
 8001a0c:	200005fc 	.word	0x200005fc
 8001a10:	20000774 	.word	0x20000774

08001a14 <_close>:

int _close(int file)
{
	return -1;
}
 8001a14:	f04f 30ff 	mov.w	r0, #4294967295
 8001a18:	4770      	bx	lr

08001a1a <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001a1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a1e:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001a20:	2000      	movs	r0, #0
 8001a22:	4770      	bx	lr

08001a24 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001a24:	2001      	movs	r0, #1
 8001a26:	4770      	bx	lr

08001a28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001a28:	2000      	movs	r0, #0
 8001a2a:	4770      	bx	lr

08001a2c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a2c:	490f      	ldr	r1, [pc, #60]	; (8001a6c <SystemInit+0x40>)
 8001a2e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001a32:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001a3a:	4b0d      	ldr	r3, [pc, #52]	; (8001a70 <SystemInit+0x44>)
 8001a3c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001a3e:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001a40:	f042 0201 	orr.w	r2, r2, #1
 8001a44:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001a46:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001a4e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001a52:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001a54:	4a07      	ldr	r2, [pc, #28]	; (8001a74 <SystemInit+0x48>)
 8001a56:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a5e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001a60:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a62:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001a66:	608b      	str	r3, [r1, #8]
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	e000ed00 	.word	0xe000ed00
 8001a70:	40023800 	.word	0x40023800
 8001a74:	24003010 	.word	0x24003010

08001a78 <HAL_TIM_PeriodElapsedCallback>:
volatile uint16_t msec = 0;
uint8_t sec = 0, min = 0, hour = 0;
// what to do in an interrup
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
	// timer2 is interrupted (htim == &htim2)
	if(htim == &htim2){
 8001a78:	4b1b      	ldr	r3, [pc, #108]	; (8001ae8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001a7a:	4283      	cmp	r3, r0
 8001a7c:	d133      	bne.n	8001ae6 <HAL_TIM_PeriodElapsedCallback+0x6e>
		msec++;
 8001a7e:	4a1b      	ldr	r2, [pc, #108]	; (8001aec <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001a80:	8813      	ldrh	r3, [r2, #0]
 8001a82:	3301      	adds	r3, #1
 8001a84:	b29b      	uxth	r3, r3
 8001a86:	8013      	strh	r3, [r2, #0]
		if(msec >= 1000){
 8001a88:	8813      	ldrh	r3, [r2, #0]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a90:	d329      	bcc.n	8001ae6 <HAL_TIM_PeriodElapsedCallback+0x6e>
			msec = 0;
			sec++;
 8001a92:	4917      	ldr	r1, [pc, #92]	; (8001af0 <HAL_TIM_PeriodElapsedCallback+0x78>)
			msec = 0;
 8001a94:	2300      	movs	r3, #0
 8001a96:	8013      	strh	r3, [r2, #0]
			sec++;
 8001a98:	780b      	ldrb	r3, [r1, #0]
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	b2db      	uxtb	r3, r3
			if(sec % 3 == 0 && start_flag){
 8001a9e:	2203      	movs	r2, #3
 8001aa0:	fbb3 f2f2 	udiv	r2, r3, r2
 8001aa4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001aa8:	1a9a      	subs	r2, r3, r2
 8001aaa:	f012 0fff 	tst.w	r2, #255	; 0xff
			sec++;
 8001aae:	700b      	strb	r3, [r1, #0]
			if(sec % 3 == 0 && start_flag){
 8001ab0:	d105      	bne.n	8001abe <HAL_TIM_PeriodElapsedCallback+0x46>
 8001ab2:	4a10      	ldr	r2, [pc, #64]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001ab4:	7812      	ldrb	r2, [r2, #0]
 8001ab6:	b112      	cbz	r2, 8001abe <HAL_TIM_PeriodElapsedCallback+0x46>
				update_flag = 1;
 8001ab8:	4a0f      	ldr	r2, [pc, #60]	; (8001af8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001aba:	2001      	movs	r0, #1
 8001abc:	7010      	strb	r0, [r2, #0]
			}
			if(sec >= 60){
 8001abe:	2b3b      	cmp	r3, #59	; 0x3b
 8001ac0:	d911      	bls.n	8001ae6 <HAL_TIM_PeriodElapsedCallback+0x6e>
				sec = 0;
				min++;
 8001ac2:	4a0e      	ldr	r2, [pc, #56]	; (8001afc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001ac4:	7813      	ldrb	r3, [r2, #0]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	b2db      	uxtb	r3, r3
				sec = 0;
 8001aca:	2000      	movs	r0, #0
				if(min >= 60){
 8001acc:	2b3b      	cmp	r3, #59	; 0x3b
				sec = 0;
 8001ace:	7008      	strb	r0, [r1, #0]
				if(min >= 60){
 8001ad0:	d801      	bhi.n	8001ad6 <HAL_TIM_PeriodElapsedCallback+0x5e>
					min = 0;
					hour++;
 8001ad2:	7013      	strb	r3, [r2, #0]
 8001ad4:	4770      	bx	lr
					min = 0;
 8001ad6:	7010      	strb	r0, [r2, #0]
					hour++;
 8001ad8:	4a09      	ldr	r2, [pc, #36]	; (8001b00 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001ada:	7813      	ldrb	r3, [r2, #0]
 8001adc:	3301      	adds	r3, #1
 8001ade:	b2db      	uxtb	r3, r3
					if(hour >= 24) hour = 0;
 8001ae0:	2b17      	cmp	r3, #23
 8001ae2:	d9f6      	bls.n	8001ad2 <HAL_TIM_PeriodElapsedCallback+0x5a>
 8001ae4:	7010      	strb	r0, [r2, #0]
 8001ae6:	4770      	bx	lr
 8001ae8:	2000072c 	.word	0x2000072c
 8001aec:	20000602 	.word	0x20000602
 8001af0:	20000604 	.word	0x20000604
 8001af4:	20000605 	.word	0x20000605
 8001af8:	20000004 	.word	0x20000004
 8001afc:	20000601 	.word	0x20000601
 8001b00:	20000600 	.word	0x20000600

08001b04 <timer_Init>:
	}
}

void timer_Init(){
	// interrupt timer start
	HAL_TIM_Base_Start_IT(&htim2);
 8001b04:	4801      	ldr	r0, [pc, #4]	; (8001b0c <timer_Init+0x8>)
 8001b06:	f002 ba3f 	b.w	8003f88 <HAL_TIM_Base_Start_IT>
 8001b0a:	bf00      	nop
 8001b0c:	2000072c 	.word	0x2000072c

08001b10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b10:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b12:	4a0e      	ldr	r2, [pc, #56]	; (8001b4c <HAL_InitTick+0x3c>)
 8001b14:	4b0e      	ldr	r3, [pc, #56]	; (8001b50 <HAL_InitTick+0x40>)
{
 8001b16:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b18:	7818      	ldrb	r0, [r3, #0]
 8001b1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b1e:	fbb3 f3f0 	udiv	r3, r3, r0
 8001b22:	6810      	ldr	r0, [r2, #0]
 8001b24:	fbb0 f0f3 	udiv	r0, r0, r3
 8001b28:	f000 fb7e 	bl	8002228 <HAL_SYSTICK_Config>
 8001b2c:	4604      	mov	r4, r0
 8001b2e:	b958      	cbnz	r0, 8001b48 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b30:	2d0f      	cmp	r5, #15
 8001b32:	d809      	bhi.n	8001b48 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b34:	4602      	mov	r2, r0
 8001b36:	4629      	mov	r1, r5
 8001b38:	f04f 30ff 	mov.w	r0, #4294967295
 8001b3c:	f000 fb1e 	bl	800217c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b40:	4b04      	ldr	r3, [pc, #16]	; (8001b54 <HAL_InitTick+0x44>)
 8001b42:	4620      	mov	r0, r4
 8001b44:	601d      	str	r5, [r3, #0]
 8001b46:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001b48:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001b4a:	bd38      	pop	{r3, r4, r5, pc}
 8001b4c:	20000000 	.word	0x20000000
 8001b50:	20000005 	.word	0x20000005
 8001b54:	20000008 	.word	0x20000008

08001b58 <HAL_Init>:
{
 8001b58:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <HAL_Init+0x30>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b62:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001b6a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b72:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b74:	2003      	movs	r0, #3
 8001b76:	f000 fae3 	bl	8002140 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b7a:	2000      	movs	r0, #0
 8001b7c:	f7ff ffc8 	bl	8001b10 <HAL_InitTick>
  HAL_MspInit();
 8001b80:	f7ff fdbc 	bl	80016fc <HAL_MspInit>
}
 8001b84:	2000      	movs	r0, #0
 8001b86:	bd08      	pop	{r3, pc}
 8001b88:	40023c00 	.word	0x40023c00

08001b8c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001b8c:	4a03      	ldr	r2, [pc, #12]	; (8001b9c <HAL_IncTick+0x10>)
 8001b8e:	4b04      	ldr	r3, [pc, #16]	; (8001ba0 <HAL_IncTick+0x14>)
 8001b90:	6811      	ldr	r1, [r2, #0]
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	440b      	add	r3, r1
 8001b96:	6013      	str	r3, [r2, #0]
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	2000076c 	.word	0x2000076c
 8001ba0:	20000005 	.word	0x20000005

08001ba4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001ba4:	4b01      	ldr	r3, [pc, #4]	; (8001bac <HAL_GetTick+0x8>)
 8001ba6:	6818      	ldr	r0, [r3, #0]
}
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	2000076c 	.word	0x2000076c

08001bb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bb0:	b538      	push	{r3, r4, r5, lr}
 8001bb2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001bb4:	f7ff fff6 	bl	8001ba4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bb8:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001bba:	bf1c      	itt	ne
 8001bbc:	4b05      	ldrne	r3, [pc, #20]	; (8001bd4 <HAL_Delay+0x24>)
 8001bbe:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001bc0:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001bc2:	bf18      	it	ne
 8001bc4:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bc6:	f7ff ffed 	bl	8001ba4 <HAL_GetTick>
 8001bca:	1b40      	subs	r0, r0, r5
 8001bcc:	4284      	cmp	r4, r0
 8001bce:	d8fa      	bhi.n	8001bc6 <HAL_Delay+0x16>
  {
  }
}
 8001bd0:	bd38      	pop	{r3, r4, r5, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20000005 	.word	0x20000005

08001bd8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bd8:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bda:	4604      	mov	r4, r0
 8001bdc:	2800      	cmp	r0, #0
 8001bde:	f000 812e 	beq.w	8001e3e <HAL_ADC_Init+0x266>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001be2:	6803      	ldr	r3, [r0, #0]
 8001be4:	4a97      	ldr	r2, [pc, #604]	; (8001e44 <HAL_ADC_Init+0x26c>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d00c      	beq.n	8001c04 <HAL_ADC_Init+0x2c>
 8001bea:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d008      	beq.n	8001c04 <HAL_ADC_Init+0x2c>
 8001bf2:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d004      	beq.n	8001c04 <HAL_ADC_Init+0x2c>
 8001bfa:	f240 1143 	movw	r1, #323	; 0x143
 8001bfe:	4892      	ldr	r0, [pc, #584]	; (8001e48 <HAL_ADC_Init+0x270>)
 8001c00:	f7ff fd52 	bl	80016a8 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8001c04:	6863      	ldr	r3, [r4, #4]
 8001c06:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8001c0a:	d004      	beq.n	8001c16 <HAL_ADC_Init+0x3e>
 8001c0c:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8001c10:	488d      	ldr	r0, [pc, #564]	; (8001e48 <HAL_ADC_Init+0x270>)
 8001c12:	f7ff fd49 	bl	80016a8 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8001c16:	68a3      	ldr	r3, [r4, #8]
 8001c18:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 8001c1c:	d004      	beq.n	8001c28 <HAL_ADC_Init+0x50>
 8001c1e:	f240 1145 	movw	r1, #325	; 0x145
 8001c22:	4889      	ldr	r0, [pc, #548]	; (8001e48 <HAL_ADC_Init+0x270>)
 8001c24:	f7ff fd40 	bl	80016a8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8001c28:	6923      	ldr	r3, [r4, #16]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d904      	bls.n	8001c38 <HAL_ADC_Init+0x60>
 8001c2e:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8001c32:	4885      	ldr	r0, [pc, #532]	; (8001e48 <HAL_ADC_Init+0x270>)
 8001c34:	f7ff fd38 	bl	80016a8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001c38:	7e23      	ldrb	r3, [r4, #24]
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d904      	bls.n	8001c48 <HAL_ADC_Init+0x70>
 8001c3e:	f240 1147 	movw	r1, #327	; 0x147
 8001c42:	4881      	ldr	r0, [pc, #516]	; (8001e48 <HAL_ADC_Init+0x270>)
 8001c44:	f7ff fd30 	bl	80016a8 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8001c48:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001c4a:	f033 7240 	bics.w	r2, r3, #50331648	; 0x3000000
 8001c4e:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8001c52:	d014      	beq.n	8001c7e <HAL_ADC_Init+0xa6>
 8001c54:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8001c58:	d011      	beq.n	8001c7e <HAL_ADC_Init+0xa6>
 8001c5a:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 8001c5e:	d00e      	beq.n	8001c7e <HAL_ADC_Init+0xa6>
 8001c60:	f1b1 6f40 	cmp.w	r1, #201326592	; 0xc000000
 8001c64:	d00b      	beq.n	8001c7e <HAL_ADC_Init+0xa6>
 8001c66:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8001c6a:	d008      	beq.n	8001c7e <HAL_ADC_Init+0xa6>
 8001c6c:	f103 4371 	add.w	r3, r3, #4043309056	; 0xf1000000
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d904      	bls.n	8001c7e <HAL_ADC_Init+0xa6>
 8001c74:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8001c78:	4873      	ldr	r0, [pc, #460]	; (8001e48 <HAL_ADC_Init+0x270>)
 8001c7a:	f7ff fd15 	bl	80016a8 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8001c7e:	68e3      	ldr	r3, [r4, #12]
 8001c80:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8001c84:	d004      	beq.n	8001c90 <HAL_ADC_Init+0xb8>
 8001c86:	f240 1149 	movw	r1, #329	; 0x149
 8001c8a:	486f      	ldr	r0, [pc, #444]	; (8001e48 <HAL_ADC_Init+0x270>)
 8001c8c:	f7ff fd0c 	bl	80016a8 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8001c90:	69e3      	ldr	r3, [r4, #28]
 8001c92:	3b01      	subs	r3, #1
 8001c94:	2b0f      	cmp	r3, #15
 8001c96:	d904      	bls.n	8001ca2 <HAL_ADC_Init+0xca>
 8001c98:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8001c9c:	486a      	ldr	r0, [pc, #424]	; (8001e48 <HAL_ADC_Init+0x270>)
 8001c9e:	f7ff fd03 	bl	80016a8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8001ca2:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d904      	bls.n	8001cb4 <HAL_ADC_Init+0xdc>
 8001caa:	f240 114b 	movw	r1, #331	; 0x14b
 8001cae:	4866      	ldr	r0, [pc, #408]	; (8001e48 <HAL_ADC_Init+0x270>)
 8001cb0:	f7ff fcfa 	bl	80016a8 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8001cb4:	6963      	ldr	r3, [r4, #20]
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d904      	bls.n	8001cc4 <HAL_ADC_Init+0xec>
 8001cba:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8001cbe:	4862      	ldr	r0, [pc, #392]	; (8001e48 <HAL_ADC_Init+0x270>)
 8001cc0:	f7ff fcf2 	bl	80016a8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8001cc4:	f894 3020 	ldrb.w	r3, [r4, #32]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d904      	bls.n	8001cd6 <HAL_ADC_Init+0xfe>
 8001ccc:	f240 114d 	movw	r1, #333	; 0x14d
 8001cd0:	485d      	ldr	r0, [pc, #372]	; (8001e48 <HAL_ADC_Init+0x270>)
 8001cd2:	f7ff fce9 	bl	80016a8 <assert_failed>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001cd6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001cd8:	4b5c      	ldr	r3, [pc, #368]	; (8001e4c <HAL_ADC_Init+0x274>)
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d008      	beq.n	8001cf0 <HAL_ADC_Init+0x118>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8001cde:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ce0:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8001ce4:	d004      	beq.n	8001cf0 <HAL_ADC_Init+0x118>
 8001ce6:	f240 1151 	movw	r1, #337	; 0x151
 8001cea:	4857      	ldr	r0, [pc, #348]	; (8001e48 <HAL_ADC_Init+0x270>)
 8001cec:	f7ff fcdc 	bl	80016a8 <assert_failed>
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001cf0:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8001cf2:	b92d      	cbnz	r5, 8001d00 <HAL_ADC_Init+0x128>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cf4:	4620      	mov	r0, r4
 8001cf6:	f7ff fd1d 	bl	8001734 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cfa:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001cfc:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d02:	06db      	lsls	r3, r3, #27
 8001d04:	f100 8099 	bmi.w	8001e3a <HAL_ADC_Init+0x262>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d08:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d0a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d0e:	f023 0302 	bic.w	r3, r3, #2
 8001d12:	f043 0302 	orr.w	r3, r3, #2
 8001d16:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001d18:	4b4d      	ldr	r3, [pc, #308]	; (8001e50 <HAL_ADC_Init+0x278>)
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001d20:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001d22:	685a      	ldr	r2, [r3, #4]
 8001d24:	6861      	ldr	r1, [r4, #4]
 8001d26:	430a      	orrs	r2, r1
 8001d28:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001d2a:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001d2c:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001d2e:	685a      	ldr	r2, [r3, #4]
 8001d30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001d36:	685a      	ldr	r2, [r3, #4]
 8001d38:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001d3c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001d3e:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001d40:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001d42:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001d46:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001d48:	685a      	ldr	r2, [r3, #4]
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001d4e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001d50:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001d52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001d58:	689a      	ldr	r2, [r3, #8]
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d5e:	493b      	ldr	r1, [pc, #236]	; (8001e4c <HAL_ADC_Init+0x274>)
 8001d60:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001d62:	428a      	cmp	r2, r1
 8001d64:	d05d      	beq.n	8001e22 <HAL_ADC_Init+0x24a>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d66:	6899      	ldr	r1, [r3, #8]
 8001d68:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8001d6c:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001d6e:	6899      	ldr	r1, [r3, #8]
 8001d70:	430a      	orrs	r2, r1
 8001d72:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d74:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001d76:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d78:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d7c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001d7e:	689a      	ldr	r2, [r3, #8]
 8001d80:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d82:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001d84:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001d86:	7e21      	ldrb	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001d88:	f022 0202 	bic.w	r2, r2, #2
 8001d8c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001d94:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001d96:	f894 2020 	ldrb.w	r2, [r4, #32]
 8001d9a:	2a00      	cmp	r2, #0
 8001d9c:	d049      	beq.n	8001e32 <HAL_ADC_Init+0x25a>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8001d9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001da0:	3b01      	subs	r3, #1
 8001da2:	2b07      	cmp	r3, #7
 8001da4:	d904      	bls.n	8001db0 <HAL_ADC_Init+0x1d8>
 8001da6:	f240 7177 	movw	r1, #1911	; 0x777
 8001daa:	4827      	ldr	r0, [pc, #156]	; (8001e48 <HAL_ADC_Init+0x270>)
 8001dac:	f7ff fc7c 	bl	80016a8 <assert_failed>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001db0:	6823      	ldr	r3, [r4, #0]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001db2:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001db4:	685a      	ldr	r2, [r3, #4]
 8001db6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001dba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001dbc:	685a      	ldr	r2, [r3, #4]
 8001dbe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001dc2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001dc4:	685a      	ldr	r2, [r3, #4]
 8001dc6:	3901      	subs	r1, #1
 8001dc8:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001dcc:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001dce:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001dd0:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dd4:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001dd8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001dda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ddc:	3901      	subs	r1, #1
 8001dde:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8001de2:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001de4:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001de6:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001dea:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001dee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001df0:	689a      	ldr	r2, [r3, #8]
 8001df2:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8001df6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001df8:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001dfa:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001dfc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001e02:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001e04:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001e06:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001e0a:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001e0c:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001e0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e10:	f023 0303 	bic.w	r3, r3, #3
 8001e14:	f043 0301 	orr.w	r3, r3, #1
 8001e18:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8001e20:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e22:	689a      	ldr	r2, [r3, #8]
 8001e24:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001e28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001e30:	e7a7      	b.n	8001d82 <HAL_ADC_Init+0x1aa>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001e32:	685a      	ldr	r2, [r3, #4]
 8001e34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e38:	e7c8      	b.n	8001dcc <HAL_ADC_Init+0x1f4>
    tmp_hal_status = HAL_ERROR;
 8001e3a:	2001      	movs	r0, #1
 8001e3c:	e7ed      	b.n	8001e1a <HAL_ADC_Init+0x242>
    return HAL_ERROR;
 8001e3e:	2001      	movs	r0, #1
}
 8001e40:	bd38      	pop	{r3, r4, r5, pc}
 8001e42:	bf00      	nop
 8001e44:	40012000 	.word	0x40012000
 8001e48:	08007070 	.word	0x08007070
 8001e4c:	0f000001 	.word	0x0f000001
 8001e50:	40012300 	.word	0x40012300

08001e54 <HAL_ADC_ConvCpltCallback>:
 8001e54:	4770      	bx	lr

08001e56 <HAL_ADC_LevelOutOfWindowCallback>:
 8001e56:	4770      	bx	lr

08001e58 <HAL_ADC_ErrorCallback>:
{
 8001e58:	4770      	bx	lr
	...

08001e5c <HAL_ADC_IRQHandler>:
{
 8001e5c:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001e5e:	7e03      	ldrb	r3, [r0, #24]
 8001e60:	2b01      	cmp	r3, #1
{
 8001e62:	4604      	mov	r4, r0
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001e64:	d904      	bls.n	8001e70 <HAL_ADC_IRQHandler+0x14>
 8001e66:	f240 419f 	movw	r1, #1183	; 0x49f
 8001e6a:	4853      	ldr	r0, [pc, #332]	; (8001fb8 <HAL_ADC_IRQHandler+0x15c>)
 8001e6c:	f7ff fc1c 	bl	80016a8 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8001e70:	69e3      	ldr	r3, [r4, #28]
 8001e72:	3b01      	subs	r3, #1
 8001e74:	2b0f      	cmp	r3, #15
 8001e76:	d904      	bls.n	8001e82 <HAL_ADC_IRQHandler+0x26>
 8001e78:	f44f 6194 	mov.w	r1, #1184	; 0x4a0
 8001e7c:	484e      	ldr	r0, [pc, #312]	; (8001fb8 <HAL_ADC_IRQHandler+0x15c>)
 8001e7e:	f7ff fc13 	bl	80016a8 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8001e82:	6963      	ldr	r3, [r4, #20]
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d904      	bls.n	8001e92 <HAL_ADC_IRQHandler+0x36>
 8001e88:	f240 41a1 	movw	r1, #1185	; 0x4a1
 8001e8c:	484a      	ldr	r0, [pc, #296]	; (8001fb8 <HAL_ADC_IRQHandler+0x15c>)
 8001e8e:	f7ff fc0b 	bl	80016a8 <assert_failed>
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001e92:	6823      	ldr	r3, [r4, #0]
 8001e94:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001e96:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001e98:	078d      	lsls	r5, r1, #30
 8001e9a:	d52b      	bpl.n	8001ef4 <HAL_ADC_IRQHandler+0x98>
 8001e9c:	0690      	lsls	r0, r2, #26
 8001e9e:	d529      	bpl.n	8001ef4 <HAL_ADC_IRQHandler+0x98>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ea0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001ea2:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001ea4:	bf5e      	ittt	pl
 8001ea6:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 8001ea8:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8001eac:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001eb4:	d117      	bne.n	8001ee6 <HAL_ADC_IRQHandler+0x8a>
 8001eb6:	7e22      	ldrb	r2, [r4, #24]
 8001eb8:	b9aa      	cbnz	r2, 8001ee6 <HAL_ADC_IRQHandler+0x8a>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ebc:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8001ec0:	d002      	beq.n	8001ec8 <HAL_ADC_IRQHandler+0x6c>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001ec2:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001ec4:	0552      	lsls	r2, r2, #21
 8001ec6:	d40e      	bmi.n	8001ee6 <HAL_ADC_IRQHandler+0x8a>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001ec8:	685a      	ldr	r2, [r3, #4]
 8001eca:	f022 0220 	bic.w	r2, r2, #32
 8001ece:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001ed0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ed2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ed6:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ed8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001eda:	04db      	lsls	r3, r3, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001edc:	bf5e      	ittt	pl
 8001ede:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 8001ee0:	f043 0301 	orrpl.w	r3, r3, #1
 8001ee4:	6423      	strpl	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8001ee6:	4620      	mov	r0, r4
 8001ee8:	f7ff ffb4 	bl	8001e54 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001eec:	6823      	ldr	r3, [r4, #0]
 8001eee:	f06f 0212 	mvn.w	r2, #18
 8001ef2:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001ef4:	6823      	ldr	r3, [r4, #0]
 8001ef6:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001ef8:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001efa:	074d      	lsls	r5, r1, #29
 8001efc:	d532      	bpl.n	8001f64 <HAL_ADC_IRQHandler+0x108>
 8001efe:	0610      	lsls	r0, r2, #24
 8001f00:	d530      	bpl.n	8001f64 <HAL_ADC_IRQHandler+0x108>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f02:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001f04:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f06:	bf5e      	ittt	pl
 8001f08:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 8001f0a:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8001f0e:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001f10:	689a      	ldr	r2, [r3, #8]
 8001f12:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001f16:	d11e      	bne.n	8001f56 <HAL_ADC_IRQHandler+0xfa>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001f18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001f1a:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001f1e:	d002      	beq.n	8001f26 <HAL_ADC_IRQHandler+0xca>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001f20:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001f22:	0552      	lsls	r2, r2, #21
 8001f24:	d417      	bmi.n	8001f56 <HAL_ADC_IRQHandler+0xfa>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001f26:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001f28:	0555      	lsls	r5, r2, #21
 8001f2a:	d414      	bmi.n	8001f56 <HAL_ADC_IRQHandler+0xfa>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001f2c:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001f2e:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001f32:	d110      	bne.n	8001f56 <HAL_ADC_IRQHandler+0xfa>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001f34:	7e22      	ldrb	r2, [r4, #24]
 8001f36:	b972      	cbnz	r2, 8001f56 <HAL_ADC_IRQHandler+0xfa>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001f38:	685a      	ldr	r2, [r3, #4]
 8001f3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f3e:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001f40:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001f46:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001f48:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f4a:	05d8      	lsls	r0, r3, #23
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f4c:	bf5e      	ittt	pl
 8001f4e:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 8001f50:	f043 0301 	orrpl.w	r3, r3, #1
 8001f54:	6423      	strpl	r3, [r4, #64]	; 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001f56:	4620      	mov	r0, r4
 8001f58:	f000 f8f0 	bl	800213c <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001f5c:	6823      	ldr	r3, [r4, #0]
 8001f5e:	f06f 020c 	mvn.w	r2, #12
 8001f62:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001f64:	6823      	ldr	r3, [r4, #0]
 8001f66:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001f68:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001f6a:	07c9      	lsls	r1, r1, #31
 8001f6c:	d50f      	bpl.n	8001f8e <HAL_ADC_IRQHandler+0x132>
 8001f6e:	0655      	lsls	r5, r2, #25
 8001f70:	d50d      	bpl.n	8001f8e <HAL_ADC_IRQHandler+0x132>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	07d8      	lsls	r0, r3, #31
 8001f76:	d50a      	bpl.n	8001f8e <HAL_ADC_IRQHandler+0x132>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001f78:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f7e:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001f80:	4620      	mov	r0, r4
 8001f82:	f7ff ff68 	bl	8001e56 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001f86:	6823      	ldr	r3, [r4, #0]
 8001f88:	f06f 0201 	mvn.w	r2, #1
 8001f8c:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001f8e:	6823      	ldr	r3, [r4, #0]
 8001f90:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001f92:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001f94:	0689      	lsls	r1, r1, #26
 8001f96:	d50d      	bpl.n	8001fb4 <HAL_ADC_IRQHandler+0x158>
 8001f98:	0152      	lsls	r2, r2, #5
 8001f9a:	d50b      	bpl.n	8001fb4 <HAL_ADC_IRQHandler+0x158>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001f9c:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001f9e:	f06f 0520 	mvn.w	r5, #32
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001fa2:	f042 0202 	orr.w	r2, r2, #2
 8001fa6:	6462      	str	r2, [r4, #68]	; 0x44
      HAL_ADC_ErrorCallback(hadc);
 8001fa8:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001faa:	601d      	str	r5, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8001fac:	f7ff ff54 	bl	8001e58 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001fb0:	6823      	ldr	r3, [r4, #0]
 8001fb2:	601d      	str	r5, [r3, #0]
 8001fb4:	bd38      	pop	{r3, r4, r5, pc}
 8001fb6:	bf00      	nop
 8001fb8:	08007070 	.word	0x08007070

08001fbc <HAL_ADC_ConfigChannel>:
{
 8001fbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8001fc2:	680b      	ldr	r3, [r1, #0]
 8001fc4:	2b12      	cmp	r3, #18
{
 8001fc6:	4604      	mov	r4, r0
 8001fc8:	460f      	mov	r7, r1
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8001fca:	d907      	bls.n	8001fdc <HAL_ADC_ConfigChannel+0x20>
 8001fcc:	4a55      	ldr	r2, [pc, #340]	; (8002124 <HAL_ADC_ConfigChannel+0x168>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d004      	beq.n	8001fdc <HAL_ADC_ConfigChannel+0x20>
 8001fd2:	f240 615a 	movw	r1, #1626	; 0x65a
 8001fd6:	4854      	ldr	r0, [pc, #336]	; (8002128 <HAL_ADC_ConfigChannel+0x16c>)
 8001fd8:	f7ff fb66 	bl	80016a8 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	2b0f      	cmp	r3, #15
 8001fe2:	d904      	bls.n	8001fee <HAL_ADC_ConfigChannel+0x32>
 8001fe4:	f240 615b 	movw	r1, #1627	; 0x65b
 8001fe8:	484f      	ldr	r0, [pc, #316]	; (8002128 <HAL_ADC_ConfigChannel+0x16c>)
 8001fea:	f7ff fb5d 	bl	80016a8 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	2b07      	cmp	r3, #7
 8001ff2:	d904      	bls.n	8001ffe <HAL_ADC_ConfigChannel+0x42>
 8001ff4:	f240 615c 	movw	r1, #1628	; 0x65c
 8001ff8:	484b      	ldr	r0, [pc, #300]	; (8002128 <HAL_ADC_ConfigChannel+0x16c>)
 8001ffa:	f7ff fb55 	bl	80016a8 <assert_failed>
  __HAL_LOCK(hadc);
 8001ffe:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002002:	2b01      	cmp	r3, #1
 8002004:	d06d      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x126>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002006:	683d      	ldr	r5, [r7, #0]
 8002008:	68ba      	ldr	r2, [r7, #8]
 800200a:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hadc);
 800200c:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 800200e:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8002010:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8002014:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002016:	d929      	bls.n	800206c <HAL_ADC_ConfigChannel+0xb0>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002018:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800201c:	68c1      	ldr	r1, [r0, #12]
 800201e:	3b1e      	subs	r3, #30
 8002020:	f04f 0e07 	mov.w	lr, #7
 8002024:	fa0e fe03 	lsl.w	lr, lr, r3
 8002028:	ea21 010e 	bic.w	r1, r1, lr
 800202c:	60c1      	str	r1, [r0, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800202e:	68c1      	ldr	r1, [r0, #12]
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	430b      	orrs	r3, r1
 8002036:	60c3      	str	r3, [r0, #12]
  if (sConfig->Rank < 7U)
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	2a06      	cmp	r2, #6
 800203c:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8002040:	d824      	bhi.n	800208c <HAL_ADC_ConfigChannel+0xd0>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002042:	4413      	add	r3, r2
 8002044:	6b47      	ldr	r7, [r0, #52]	; 0x34
 8002046:	1f59      	subs	r1, r3, #5
 8002048:	231f      	movs	r3, #31
 800204a:	408b      	lsls	r3, r1
 800204c:	ea27 0303 	bic.w	r3, r7, r3
 8002050:	6343      	str	r3, [r0, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002052:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8002054:	fa06 f101 	lsl.w	r1, r6, r1
 8002058:	4311      	orrs	r1, r2
 800205a:	6341      	str	r1, [r0, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800205c:	4b33      	ldr	r3, [pc, #204]	; (800212c <HAL_ADC_ConfigChannel+0x170>)
 800205e:	4298      	cmp	r0, r3
 8002060:	d033      	beq.n	80020ca <HAL_ADC_ConfigChannel+0x10e>
  __HAL_UNLOCK(hadc);
 8002062:	2000      	movs	r0, #0
 8002064:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002068:	b003      	add	sp, #12
 800206a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800206c:	6901      	ldr	r1, [r0, #16]
 800206e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8002072:	f04f 0e07 	mov.w	lr, #7
 8002076:	fa0e fe03 	lsl.w	lr, lr, r3
 800207a:	ea21 010e 	bic.w	r1, r1, lr
 800207e:	6101      	str	r1, [r0, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002080:	6901      	ldr	r1, [r0, #16]
 8002082:	fa02 f303 	lsl.w	r3, r2, r3
 8002086:	430b      	orrs	r3, r1
 8002088:	6103      	str	r3, [r0, #16]
 800208a:	e7d5      	b.n	8002038 <HAL_ADC_ConfigChannel+0x7c>
  else if (sConfig->Rank < 13U)
 800208c:	2a0c      	cmp	r2, #12
 800208e:	d80e      	bhi.n	80020ae <HAL_ADC_ConfigChannel+0xf2>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002090:	4413      	add	r3, r2
 8002092:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8002094:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8002098:	231f      	movs	r3, #31
 800209a:	4093      	lsls	r3, r2
 800209c:	ea21 0303 	bic.w	r3, r1, r3
 80020a0:	6303      	str	r3, [r0, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80020a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80020a4:	fa06 f202 	lsl.w	r2, r6, r2
 80020a8:	431a      	orrs	r2, r3
 80020aa:	6302      	str	r2, [r0, #48]	; 0x30
 80020ac:	e7d6      	b.n	800205c <HAL_ADC_ConfigChannel+0xa0>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80020ae:	4413      	add	r3, r2
 80020b0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80020b2:	3b41      	subs	r3, #65	; 0x41
 80020b4:	221f      	movs	r2, #31
 80020b6:	409a      	lsls	r2, r3
 80020b8:	ea21 0202 	bic.w	r2, r1, r2
 80020bc:	62c2      	str	r2, [r0, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80020be:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80020c0:	fa06 f103 	lsl.w	r1, r6, r3
 80020c4:	4311      	orrs	r1, r2
 80020c6:	62c1      	str	r1, [r0, #44]	; 0x2c
 80020c8:	e7c8      	b.n	800205c <HAL_ADC_ConfigChannel+0xa0>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80020ca:	2d12      	cmp	r5, #18
 80020cc:	d10b      	bne.n	80020e6 <HAL_ADC_ConfigChannel+0x12a>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80020ce:	4b18      	ldr	r3, [pc, #96]	; (8002130 <HAL_ADC_ConfigChannel+0x174>)
 80020d0:	685a      	ldr	r2, [r3, #4]
 80020d2:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80020d6:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80020d8:	685a      	ldr	r2, [r3, #4]
 80020da:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80020de:	605a      	str	r2, [r3, #4]
 80020e0:	e7bf      	b.n	8002062 <HAL_ADC_ConfigChannel+0xa6>
  __HAL_LOCK(hadc);
 80020e2:	2002      	movs	r0, #2
 80020e4:	e7c0      	b.n	8002068 <HAL_ADC_ConfigChannel+0xac>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020e6:	4b0f      	ldr	r3, [pc, #60]	; (8002124 <HAL_ADC_ConfigChannel+0x168>)
 80020e8:	429d      	cmp	r5, r3
 80020ea:	d001      	beq.n	80020f0 <HAL_ADC_ConfigChannel+0x134>
 80020ec:	2d11      	cmp	r5, #17
 80020ee:	d1b8      	bne.n	8002062 <HAL_ADC_ConfigChannel+0xa6>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80020f0:	4b0f      	ldr	r3, [pc, #60]	; (8002130 <HAL_ADC_ConfigChannel+0x174>)
 80020f2:	685a      	ldr	r2, [r3, #4]
 80020f4:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80020f8:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002100:	605a      	str	r2, [r3, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002102:	4b08      	ldr	r3, [pc, #32]	; (8002124 <HAL_ADC_ConfigChannel+0x168>)
 8002104:	429d      	cmp	r5, r3
 8002106:	d1ac      	bne.n	8002062 <HAL_ADC_ConfigChannel+0xa6>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002108:	4b0a      	ldr	r3, [pc, #40]	; (8002134 <HAL_ADC_ConfigChannel+0x178>)
 800210a:	4a0b      	ldr	r2, [pc, #44]	; (8002138 <HAL_ADC_ConfigChannel+0x17c>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	fbb3 f2f2 	udiv	r2, r3, r2
 8002112:	230a      	movs	r3, #10
 8002114:	4353      	muls	r3, r2
        counter--;
 8002116:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002118:	9b01      	ldr	r3, [sp, #4]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d0a1      	beq.n	8002062 <HAL_ADC_ConfigChannel+0xa6>
        counter--;
 800211e:	9b01      	ldr	r3, [sp, #4]
 8002120:	3b01      	subs	r3, #1
 8002122:	e7f8      	b.n	8002116 <HAL_ADC_ConfigChannel+0x15a>
 8002124:	10000012 	.word	0x10000012
 8002128:	08007070 	.word	0x08007070
 800212c:	40012000 	.word	0x40012000
 8002130:	40012300 	.word	0x40012300
 8002134:	20000000 	.word	0x20000000
 8002138:	000f4240 	.word	0x000f4240

0800213c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800213c:	4770      	bx	lr
	...

08002140 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002140:	1ec3      	subs	r3, r0, #3
 8002142:	2b04      	cmp	r3, #4
{
 8002144:	b510      	push	{r4, lr}
 8002146:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002148:	d903      	bls.n	8002152 <HAL_NVIC_SetPriorityGrouping+0x12>
 800214a:	2192      	movs	r1, #146	; 0x92
 800214c:	4809      	ldr	r0, [pc, #36]	; (8002174 <HAL_NVIC_SetPriorityGrouping+0x34>)
 800214e:	f7ff faab 	bl	80016a8 <assert_failed>
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002152:	4a09      	ldr	r2, [pc, #36]	; (8002178 <HAL_NVIC_SetPriorityGrouping+0x38>)
 8002154:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002156:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800215a:	041b      	lsls	r3, r3, #16
 800215c:	0c1b      	lsrs	r3, r3, #16
 800215e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002162:	0224      	lsls	r4, r4, #8
 8002164:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002168:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800216c:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 800216e:	60d4      	str	r4, [r2, #12]
 8002170:	bd10      	pop	{r4, pc}
 8002172:	bf00      	nop
 8002174:	080070a8 	.word	0x080070a8
 8002178:	e000ed00 	.word	0xe000ed00

0800217c <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800217c:	2a0f      	cmp	r2, #15
{ 
 800217e:	b570      	push	{r4, r5, r6, lr}
 8002180:	4604      	mov	r4, r0
 8002182:	460e      	mov	r6, r1
 8002184:	4615      	mov	r5, r2
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002186:	d903      	bls.n	8002190 <HAL_NVIC_SetPriority+0x14>
 8002188:	21aa      	movs	r1, #170	; 0xaa
 800218a:	481a      	ldr	r0, [pc, #104]	; (80021f4 <HAL_NVIC_SetPriority+0x78>)
 800218c:	f7ff fa8c 	bl	80016a8 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002190:	2e0f      	cmp	r6, #15
 8002192:	d903      	bls.n	800219c <HAL_NVIC_SetPriority+0x20>
 8002194:	21ab      	movs	r1, #171	; 0xab
 8002196:	4817      	ldr	r0, [pc, #92]	; (80021f4 <HAL_NVIC_SetPriority+0x78>)
 8002198:	f7ff fa86 	bl	80016a8 <assert_failed>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800219c:	4b16      	ldr	r3, [pc, #88]	; (80021f8 <HAL_NVIC_SetPriority+0x7c>)
 800219e:	68d9      	ldr	r1, [r3, #12]
 80021a0:	f3c1 2102 	ubfx	r1, r1, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a4:	f1c1 0307 	rsb	r3, r1, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021a8:	1d0a      	adds	r2, r1, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021aa:	2b04      	cmp	r3, #4
 80021ac:	bf28      	it	cs
 80021ae:	2304      	movcs	r3, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b0:	2001      	movs	r0, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b2:	2a06      	cmp	r2, #6
 80021b4:	bf8c      	ite	hi
 80021b6:	3903      	subhi	r1, #3
 80021b8:	2100      	movls	r1, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021ba:	fa00 f203 	lsl.w	r2, r0, r3
 80021be:	3a01      	subs	r2, #1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021c0:	4088      	lsls	r0, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c2:	4032      	ands	r2, r6
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021c4:	3801      	subs	r0, #1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c6:	408a      	lsls	r2, r1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021c8:	4005      	ands	r5, r0
  if ((int32_t)(IRQn) >= 0)
 80021ca:	2c00      	cmp	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021cc:	ea42 0205 	orr.w	r2, r2, r5
 80021d0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d4:	bfad      	iteet	ge
 80021d6:	f104 4460 	addge.w	r4, r4, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021da:	f004 040f 	andlt.w	r4, r4, #15
 80021de:	4b07      	ldrlt	r3, [pc, #28]	; (80021fc <HAL_NVIC_SetPriority+0x80>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e0:	f504 4461 	addge.w	r4, r4, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e4:	bfb5      	itete	lt
 80021e6:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e8:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ea:	551a      	strblt	r2, [r3, r4]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ec:	f884 2300 	strbge.w	r2, [r4, #768]	; 0x300
 80021f0:	bd70      	pop	{r4, r5, r6, pc}
 80021f2:	bf00      	nop
 80021f4:	080070a8 	.word	0x080070a8
 80021f8:	e000ed00 	.word	0xe000ed00
 80021fc:	e000ed14 	.word	0xe000ed14

08002200 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002200:	2800      	cmp	r0, #0
 8002202:	da03      	bge.n	800220c <HAL_NVIC_EnableIRQ+0xc>
 8002204:	21be      	movs	r1, #190	; 0xbe
 8002206:	4806      	ldr	r0, [pc, #24]	; (8002220 <HAL_NVIC_EnableIRQ+0x20>)
 8002208:	f7ff ba4e 	b.w	80016a8 <assert_failed>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800220c:	0942      	lsrs	r2, r0, #5
 800220e:	2301      	movs	r3, #1
 8002210:	f000 001f 	and.w	r0, r0, #31
 8002214:	fa03 f000 	lsl.w	r0, r3, r0
 8002218:	4b02      	ldr	r3, [pc, #8]	; (8002224 <HAL_NVIC_EnableIRQ+0x24>)
 800221a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800221e:	4770      	bx	lr
 8002220:	080070a8 	.word	0x080070a8
 8002224:	e000e100 	.word	0xe000e100

08002228 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002228:	3801      	subs	r0, #1
 800222a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800222e:	d20a      	bcs.n	8002246 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002230:	4b06      	ldr	r3, [pc, #24]	; (800224c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002232:	4a07      	ldr	r2, [pc, #28]	; (8002250 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002234:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002236:	21f0      	movs	r1, #240	; 0xf0
 8002238:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800223c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800223e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002240:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002246:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	e000e010 	.word	0xe000e010
 8002250:	e000ed00 	.word	0xe000ed00

08002254 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002254:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002258:	2b02      	cmp	r3, #2
 800225a:	d003      	beq.n	8002264 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800225c:	2380      	movs	r3, #128	; 0x80
 800225e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8002260:	2001      	movs	r0, #1
 8002262:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002264:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8002266:	2305      	movs	r3, #5
 8002268:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800226c:	6813      	ldr	r3, [r2, #0]
 800226e:	f023 0301 	bic.w	r3, r3, #1
 8002272:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8002274:	2000      	movs	r0, #0
}
 8002276:	4770      	bx	lr

08002278 <HAL_DMA_GetState>:
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
  return hdma->State;
 8002278:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 800227c:	4770      	bx	lr
	...

08002280 <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002280:	4ba5      	ldr	r3, [pc, #660]	; (8002518 <HAL_GPIO_Init+0x298>)
 8002282:	4298      	cmp	r0, r3
{
 8002284:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002288:	4604      	mov	r4, r0
 800228a:	460d      	mov	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800228c:	d02b      	beq.n	80022e6 <HAL_GPIO_Init+0x66>
 800228e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002292:	4298      	cmp	r0, r3
 8002294:	d027      	beq.n	80022e6 <HAL_GPIO_Init+0x66>
 8002296:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800229a:	4298      	cmp	r0, r3
 800229c:	d023      	beq.n	80022e6 <HAL_GPIO_Init+0x66>
 800229e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022a2:	4298      	cmp	r0, r3
 80022a4:	d01f      	beq.n	80022e6 <HAL_GPIO_Init+0x66>
 80022a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022aa:	4298      	cmp	r0, r3
 80022ac:	d01b      	beq.n	80022e6 <HAL_GPIO_Init+0x66>
 80022ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022b2:	4298      	cmp	r0, r3
 80022b4:	d017      	beq.n	80022e6 <HAL_GPIO_Init+0x66>
 80022b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022ba:	4298      	cmp	r0, r3
 80022bc:	d013      	beq.n	80022e6 <HAL_GPIO_Init+0x66>
 80022be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022c2:	4298      	cmp	r0, r3
 80022c4:	d00f      	beq.n	80022e6 <HAL_GPIO_Init+0x66>
 80022c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022ca:	4298      	cmp	r0, r3
 80022cc:	d00b      	beq.n	80022e6 <HAL_GPIO_Init+0x66>
 80022ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022d2:	4298      	cmp	r0, r3
 80022d4:	d007      	beq.n	80022e6 <HAL_GPIO_Init+0x66>
 80022d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022da:	4298      	cmp	r0, r3
 80022dc:	d003      	beq.n	80022e6 <HAL_GPIO_Init+0x66>
 80022de:	21b3      	movs	r1, #179	; 0xb3
 80022e0:	488e      	ldr	r0, [pc, #568]	; (800251c <HAL_GPIO_Init+0x29c>)
 80022e2:	f7ff f9e1 	bl	80016a8 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80022e6:	682b      	ldr	r3, [r5, #0]
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	b112      	cbz	r2, 80022f2 <HAL_GPIO_Init+0x72>
 80022ec:	0c1b      	lsrs	r3, r3, #16
 80022ee:	041b      	lsls	r3, r3, #16
 80022f0:	b11b      	cbz	r3, 80022fa <HAL_GPIO_Init+0x7a>
 80022f2:	21b4      	movs	r1, #180	; 0xb4
 80022f4:	4889      	ldr	r0, [pc, #548]	; (800251c <HAL_GPIO_Init+0x29c>)
 80022f6:	f7ff f9d7 	bl	80016a8 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80022fa:	686b      	ldr	r3, [r5, #4]
 80022fc:	2b03      	cmp	r3, #3
 80022fe:	d917      	bls.n	8002330 <HAL_GPIO_Init+0xb0>
 8002300:	f1a3 0211 	sub.w	r2, r3, #17
 8002304:	2a01      	cmp	r2, #1
 8002306:	d913      	bls.n	8002330 <HAL_GPIO_Init+0xb0>
 8002308:	4985      	ldr	r1, [pc, #532]	; (8002520 <HAL_GPIO_Init+0x2a0>)
 800230a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800230e:	428a      	cmp	r2, r1
 8002310:	d00e      	beq.n	8002330 <HAL_GPIO_Init+0xb0>
 8002312:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 8002316:	428b      	cmp	r3, r1
 8002318:	d00a      	beq.n	8002330 <HAL_GPIO_Init+0xb0>
 800231a:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 800231e:	428a      	cmp	r2, r1
 8002320:	d006      	beq.n	8002330 <HAL_GPIO_Init+0xb0>
 8002322:	4a80      	ldr	r2, [pc, #512]	; (8002524 <HAL_GPIO_Init+0x2a4>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d003      	beq.n	8002330 <HAL_GPIO_Init+0xb0>
 8002328:	21b5      	movs	r1, #181	; 0xb5
 800232a:	487c      	ldr	r0, [pc, #496]	; (800251c <HAL_GPIO_Init+0x29c>)
 800232c:	f7ff f9bc 	bl	80016a8 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002330:	68ab      	ldr	r3, [r5, #8]
 8002332:	2b02      	cmp	r3, #2
 8002334:	d903      	bls.n	800233e <HAL_GPIO_Init+0xbe>
 8002336:	21b6      	movs	r1, #182	; 0xb6
 8002338:	4878      	ldr	r0, [pc, #480]	; (800251c <HAL_GPIO_Init+0x29c>)
 800233a:	f7ff f9b5 	bl	80016a8 <assert_failed>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800233e:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 800252c <HAL_GPIO_Init+0x2ac>
{
 8002342:	2600      	movs	r6, #0
    ioposition = 0x01U << position;
 8002344:	2301      	movs	r3, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002346:	682a      	ldr	r2, [r5, #0]
    ioposition = 0x01U << position;
 8002348:	fa03 f706 	lsl.w	r7, r3, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800234c:	ea07 0902 	and.w	r9, r7, r2
    if(iocurrent == ioposition)
 8002350:	454f      	cmp	r7, r9
 8002352:	f040 80ca 	bne.w	80024ea <HAL_GPIO_Init+0x26a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002356:	686a      	ldr	r2, [r5, #4]
 8002358:	f022 0210 	bic.w	r2, r2, #16
 800235c:	2a02      	cmp	r2, #2
 800235e:	d116      	bne.n	800238e <HAL_GPIO_Init+0x10e>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8002360:	692a      	ldr	r2, [r5, #16]
 8002362:	2a0f      	cmp	r2, #15
 8002364:	d903      	bls.n	800236e <HAL_GPIO_Init+0xee>
 8002366:	21c7      	movs	r1, #199	; 0xc7
 8002368:	486c      	ldr	r0, [pc, #432]	; (800251c <HAL_GPIO_Init+0x29c>)
 800236a:	f7ff f99d 	bl	80016a8 <assert_failed>
        temp = GPIOx->AFR[position >> 3U];
 800236e:	08f1      	lsrs	r1, r6, #3
 8002370:	eb04 0181 	add.w	r1, r4, r1, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002374:	f006 0207 	and.w	r2, r6, #7
 8002378:	0090      	lsls	r0, r2, #2
        temp = GPIOx->AFR[position >> 3U];
 800237a:	6a0b      	ldr	r3, [r1, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800237c:	220f      	movs	r2, #15
 800237e:	4082      	lsls	r2, r0
 8002380:	ea23 0e02 	bic.w	lr, r3, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002384:	692a      	ldr	r2, [r5, #16]
 8002386:	4082      	lsls	r2, r0
 8002388:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 800238c:	620a      	str	r2, [r1, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800238e:	686a      	ldr	r2, [r5, #4]
      temp = GPIOx->MODER;
 8002390:	6820      	ldr	r0, [r4, #0]
 8002392:	ea4f 0b46 	mov.w	fp, r6, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002396:	f04f 0a03 	mov.w	sl, #3
 800239a:	fa0a fa0b 	lsl.w	sl, sl, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800239e:	f002 0103 	and.w	r1, r2, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023a2:	ea6f 0a0a 	mvn.w	sl, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023a6:	f022 0210 	bic.w	r2, r2, #16
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023aa:	ea00 000a 	and.w	r0, r0, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023ae:	fa01 f10b 	lsl.w	r1, r1, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023b2:	3a01      	subs	r2, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023b4:	4301      	orrs	r1, r0
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023b6:	2a01      	cmp	r2, #1
      GPIOx->MODER = temp;
 80023b8:	6021      	str	r1, [r4, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023ba:	d817      	bhi.n	80023ec <HAL_GPIO_Init+0x16c>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80023bc:	68ea      	ldr	r2, [r5, #12]
 80023be:	2a03      	cmp	r2, #3
 80023c0:	d903      	bls.n	80023ca <HAL_GPIO_Init+0x14a>
 80023c2:	21da      	movs	r1, #218	; 0xda
 80023c4:	4855      	ldr	r0, [pc, #340]	; (800251c <HAL_GPIO_Init+0x29c>)
 80023c6:	f7ff f96f 	bl	80016a8 <assert_failed>
        temp = GPIOx->OSPEEDR; 
 80023ca:	68a1      	ldr	r1, [r4, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023cc:	68ea      	ldr	r2, [r5, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80023ce:	686b      	ldr	r3, [r5, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023d0:	ea0a 0101 	and.w	r1, sl, r1
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023d4:	fa02 f20b 	lsl.w	r2, r2, fp
 80023d8:	430a      	orrs	r2, r1
        GPIOx->OSPEEDR = temp;
 80023da:	60a2      	str	r2, [r4, #8]
        temp = GPIOx->OTYPER;
 80023dc:	6862      	ldr	r2, [r4, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80023de:	f3c3 1300 	ubfx	r3, r3, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023e2:	ea22 0207 	bic.w	r2, r2, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80023e6:	40b3      	lsls	r3, r6
 80023e8:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
 80023ea:	6063      	str	r3, [r4, #4]
      temp = GPIOx->PUPDR;
 80023ec:	68e3      	ldr	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023ee:	6868      	ldr	r0, [r5, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023f0:	ea0a 0a03 	and.w	sl, sl, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023f4:	68ab      	ldr	r3, [r5, #8]
 80023f6:	fa03 f30b 	lsl.w	r3, r3, fp
 80023fa:	ea43 030a 	orr.w	r3, r3, sl
      GPIOx->PUPDR = temp;
 80023fe:	60e3      	str	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002400:	00c3      	lsls	r3, r0, #3
 8002402:	d572      	bpl.n	80024ea <HAL_GPIO_Init+0x26a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002404:	4a48      	ldr	r2, [pc, #288]	; (8002528 <HAL_GPIO_Init+0x2a8>)
 8002406:	2300      	movs	r3, #0
 8002408:	9301      	str	r3, [sp, #4]
 800240a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800240c:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8002410:	6451      	str	r1, [r2, #68]	; 0x44
 8002412:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002414:	f026 0103 	bic.w	r1, r6, #3
 8002418:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 800241c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002420:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 8002424:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002426:	f006 0e03 	and.w	lr, r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800242a:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800242c:	f8d1 c008 	ldr.w	ip, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002430:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002434:	220f      	movs	r2, #15
 8002436:	fa02 f20e 	lsl.w	r2, r2, lr
 800243a:	ea2c 0c02 	bic.w	ip, ip, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800243e:	4a36      	ldr	r2, [pc, #216]	; (8002518 <HAL_GPIO_Init+0x298>)
 8002440:	4294      	cmp	r4, r2
 8002442:	d027      	beq.n	8002494 <HAL_GPIO_Init+0x214>
 8002444:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002448:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 800244c:	429c      	cmp	r4, r3
 800244e:	d053      	beq.n	80024f8 <HAL_GPIO_Init+0x278>
 8002450:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002454:	429c      	cmp	r4, r3
 8002456:	d051      	beq.n	80024fc <HAL_GPIO_Init+0x27c>
 8002458:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800245c:	429c      	cmp	r4, r3
 800245e:	d04f      	beq.n	8002500 <HAL_GPIO_Init+0x280>
 8002460:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002464:	429c      	cmp	r4, r3
 8002466:	d04d      	beq.n	8002504 <HAL_GPIO_Init+0x284>
 8002468:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800246c:	429c      	cmp	r4, r3
 800246e:	d04b      	beq.n	8002508 <HAL_GPIO_Init+0x288>
 8002470:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002474:	429c      	cmp	r4, r3
 8002476:	d049      	beq.n	800250c <HAL_GPIO_Init+0x28c>
 8002478:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800247c:	429c      	cmp	r4, r3
 800247e:	d047      	beq.n	8002510 <HAL_GPIO_Init+0x290>
 8002480:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002484:	429c      	cmp	r4, r3
 8002486:	d045      	beq.n	8002514 <HAL_GPIO_Init+0x294>
 8002488:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800248c:	429c      	cmp	r4, r3
 800248e:	bf14      	ite	ne
 8002490:	230a      	movne	r3, #10
 8002492:	2309      	moveq	r3, #9
 8002494:	fa03 f30e 	lsl.w	r3, r3, lr
 8002498:	ea43 030c 	orr.w	r3, r3, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 800249c:	608b      	str	r3, [r1, #8]
        temp = EXTI->IMR;
 800249e:	f8d8 2000 	ldr.w	r2, [r8]
        temp &= ~((uint32_t)iocurrent);
 80024a2:	ea6f 0109 	mvn.w	r1, r9
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024a6:	03c7      	lsls	r7, r0, #15
        temp &= ~((uint32_t)iocurrent);
 80024a8:	bf54      	ite	pl
 80024aa:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 80024ac:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->IMR = temp;
 80024b0:	f8c8 2000 	str.w	r2, [r8]

        temp = EXTI->EMR;
 80024b4:	f8d8 2004 	ldr.w	r2, [r8, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024b8:	0383      	lsls	r3, r0, #14
        temp &= ~((uint32_t)iocurrent);
 80024ba:	bf54      	ite	pl
 80024bc:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 80024be:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->EMR = temp;
 80024c2:	f8c8 2004 	str.w	r2, [r8, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024c6:	f8d8 2008 	ldr.w	r2, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024ca:	02c7      	lsls	r7, r0, #11
        temp &= ~((uint32_t)iocurrent);
 80024cc:	bf54      	ite	pl
 80024ce:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 80024d0:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->RTSR = temp;
 80024d4:	f8c8 2008 	str.w	r2, [r8, #8]

        temp = EXTI->FTSR;
 80024d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024dc:	0282      	lsls	r2, r0, #10
        temp &= ~((uint32_t)iocurrent);
 80024de:	bf54      	ite	pl
 80024e0:	400b      	andpl	r3, r1
        {
          temp |= iocurrent;
 80024e2:	ea49 0303 	orrmi.w	r3, r9, r3
        }
        EXTI->FTSR = temp;
 80024e6:	f8c8 300c 	str.w	r3, [r8, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024ea:	3601      	adds	r6, #1
 80024ec:	2e10      	cmp	r6, #16
 80024ee:	f47f af29 	bne.w	8002344 <HAL_GPIO_Init+0xc4>
      }
    }
  }
}
 80024f2:	b003      	add	sp, #12
 80024f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024f8:	2301      	movs	r3, #1
 80024fa:	e7cb      	b.n	8002494 <HAL_GPIO_Init+0x214>
 80024fc:	2302      	movs	r3, #2
 80024fe:	e7c9      	b.n	8002494 <HAL_GPIO_Init+0x214>
 8002500:	2303      	movs	r3, #3
 8002502:	e7c7      	b.n	8002494 <HAL_GPIO_Init+0x214>
 8002504:	2304      	movs	r3, #4
 8002506:	e7c5      	b.n	8002494 <HAL_GPIO_Init+0x214>
 8002508:	2305      	movs	r3, #5
 800250a:	e7c3      	b.n	8002494 <HAL_GPIO_Init+0x214>
 800250c:	2306      	movs	r3, #6
 800250e:	e7c1      	b.n	8002494 <HAL_GPIO_Init+0x214>
 8002510:	2307      	movs	r3, #7
 8002512:	e7bf      	b.n	8002494 <HAL_GPIO_Init+0x214>
 8002514:	2308      	movs	r3, #8
 8002516:	e7bd      	b.n	8002494 <HAL_GPIO_Init+0x214>
 8002518:	40020000 	.word	0x40020000
 800251c:	080070e3 	.word	0x080070e3
 8002520:	10110000 	.word	0x10110000
 8002524:	10220000 	.word	0x10220000
 8002528:	40023800 	.word	0x40023800
 800252c:	40013c00 	.word	0x40013c00

08002530 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002530:	b538      	push	{r3, r4, r5, lr}
 8002532:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002534:	460c      	mov	r4, r1
 8002536:	b921      	cbnz	r1, 8002542 <HAL_GPIO_ReadPin+0x12>
 8002538:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 800253c:	4804      	ldr	r0, [pc, #16]	; (8002550 <HAL_GPIO_ReadPin+0x20>)
 800253e:	f7ff f8b3 	bl	80016a8 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002542:	692b      	ldr	r3, [r5, #16]
 8002544:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002546:	bf14      	ite	ne
 8002548:	2001      	movne	r0, #1
 800254a:	2000      	moveq	r0, #0
 800254c:	bd38      	pop	{r3, r4, r5, pc}
 800254e:	bf00      	nop
 8002550:	080070e3 	.word	0x080070e3

08002554 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002554:	b570      	push	{r4, r5, r6, lr}
 8002556:	4605      	mov	r5, r0
 8002558:	4616      	mov	r6, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800255a:	460c      	mov	r4, r1
 800255c:	b921      	cbnz	r1, 8002568 <HAL_GPIO_WritePin+0x14>
 800255e:	f240 119f 	movw	r1, #415	; 0x19f
 8002562:	4808      	ldr	r0, [pc, #32]	; (8002584 <HAL_GPIO_WritePin+0x30>)
 8002564:	f7ff f8a0 	bl	80016a8 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002568:	2e01      	cmp	r6, #1
 800256a:	d906      	bls.n	800257a <HAL_GPIO_WritePin+0x26>
 800256c:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8002570:	4804      	ldr	r0, [pc, #16]	; (8002584 <HAL_GPIO_WritePin+0x30>)
 8002572:	f7ff f899 	bl	80016a8 <assert_failed>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002576:	61ac      	str	r4, [r5, #24]
 8002578:	bd70      	pop	{r4, r5, r6, pc}
  if(PinState != GPIO_PIN_RESET)
 800257a:	2e00      	cmp	r6, #0
 800257c:	d1fb      	bne.n	8002576 <HAL_GPIO_WritePin+0x22>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800257e:	0424      	lsls	r4, r4, #16
 8002580:	e7f9      	b.n	8002576 <HAL_GPIO_WritePin+0x22>
 8002582:	bf00      	nop
 8002584:	080070e3 	.word	0x080070e3

08002588 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002588:	b538      	push	{r3, r4, r5, lr}
 800258a:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800258c:	460c      	mov	r4, r1
 800258e:	b921      	cbnz	r1, 800259a <HAL_GPIO_TogglePin+0x12>
 8002590:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 8002594:	4804      	ldr	r0, [pc, #16]	; (80025a8 <HAL_GPIO_TogglePin+0x20>)
 8002596:	f7ff f887 	bl	80016a8 <assert_failed>

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800259a:	696b      	ldr	r3, [r5, #20]
 800259c:	ea34 0303 	bics.w	r3, r4, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80025a0:	bf08      	it	eq
 80025a2:	0424      	lsleq	r4, r4, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 80025a4:	61ac      	str	r4, [r5, #24]
 80025a6:	bd38      	pop	{r3, r4, r5, pc}
 80025a8:	080070e3 	.word	0x080070e3

080025ac <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025ac:	6801      	ldr	r1, [r0, #0]
 80025ae:	694b      	ldr	r3, [r1, #20]
 80025b0:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80025b4:	f04f 0200 	mov.w	r2, #0
 80025b8:	d010      	beq.n	80025dc <I2C_IsAcknowledgeFailed+0x30>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025ba:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80025be:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 80025c0:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 80025c2:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80025c4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025c8:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025cc:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025ce:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025d2:	f043 0304 	orr.w	r3, r3, #4
 80025d6:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 80025d8:	2001      	movs	r0, #1
 80025da:	4770      	bx	lr
  }
  return HAL_OK;
 80025dc:	4618      	mov	r0, r3
}
 80025de:	4770      	bx	lr

080025e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80025e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025e4:	4604      	mov	r4, r0
 80025e6:	4617      	mov	r7, r2
 80025e8:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80025ea:	f3c1 4807 	ubfx	r8, r1, #16, #8
 80025ee:	b28e      	uxth	r6, r1
 80025f0:	6825      	ldr	r5, [r4, #0]
 80025f2:	f1b8 0f01 	cmp.w	r8, #1
 80025f6:	bf0c      	ite	eq
 80025f8:	696b      	ldreq	r3, [r5, #20]
 80025fa:	69ab      	ldrne	r3, [r5, #24]
 80025fc:	ea36 0303 	bics.w	r3, r6, r3
 8002600:	bf14      	ite	ne
 8002602:	2001      	movne	r0, #1
 8002604:	2000      	moveq	r0, #0
 8002606:	b908      	cbnz	r0, 800260c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8002608:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800260c:	696b      	ldr	r3, [r5, #20]
 800260e:	055a      	lsls	r2, r3, #21
 8002610:	d516      	bpl.n	8002640 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x60>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002612:	682b      	ldr	r3, [r5, #0]
 8002614:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002618:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800261a:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 800261e:	616b      	str	r3, [r5, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 8002620:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002622:	2300      	movs	r3, #0
 8002624:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002626:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800262a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800262e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002630:	f042 0204 	orr.w	r2, r2, #4
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002634:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002636:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 800263a:	2001      	movs	r0, #1
 800263c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002640:	1c7b      	adds	r3, r7, #1
 8002642:	d0d5      	beq.n	80025f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002644:	f7ff faae 	bl	8001ba4 <HAL_GetTick>
 8002648:	eba0 0009 	sub.w	r0, r0, r9
 800264c:	4287      	cmp	r7, r0
 800264e:	d301      	bcc.n	8002654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x74>
 8002650:	2f00      	cmp	r7, #0
 8002652:	d1cd      	bne.n	80025f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002654:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8002656:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002658:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800265a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800265e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002662:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002664:	f042 0220 	orr.w	r2, r2, #32
 8002668:	e7e4      	b.n	8002634 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x54>

0800266a <I2C_WaitOnBTFFlagUntilTimeout>:
{
 800266a:	b570      	push	{r4, r5, r6, lr}
 800266c:	4604      	mov	r4, r0
 800266e:	460d      	mov	r5, r1
 8002670:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002672:	6823      	ldr	r3, [r4, #0]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	075b      	lsls	r3, r3, #29
 8002678:	d501      	bpl.n	800267e <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 800267a:	2000      	movs	r0, #0
 800267c:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800267e:	4620      	mov	r0, r4
 8002680:	f7ff ff94 	bl	80025ac <I2C_IsAcknowledgeFailed>
 8002684:	b9a8      	cbnz	r0, 80026b2 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8002686:	1c6a      	adds	r2, r5, #1
 8002688:	d0f3      	beq.n	8002672 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800268a:	f7ff fa8b 	bl	8001ba4 <HAL_GetTick>
 800268e:	1b80      	subs	r0, r0, r6
 8002690:	4285      	cmp	r5, r0
 8002692:	d301      	bcc.n	8002698 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8002694:	2d00      	cmp	r5, #0
 8002696:	d1ec      	bne.n	8002672 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002698:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 800269a:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 800269c:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800269e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026a2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026a6:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80026a8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026ac:	f042 0220 	orr.w	r2, r2, #32
 80026b0:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 80026b2:	2001      	movs	r0, #1
}
 80026b4:	bd70      	pop	{r4, r5, r6, pc}

080026b6 <I2C_WaitOnFlagUntilTimeout>:
{
 80026b6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80026ba:	9e08      	ldr	r6, [sp, #32]
 80026bc:	4604      	mov	r4, r0
 80026be:	4690      	mov	r8, r2
 80026c0:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026c2:	f3c1 4907 	ubfx	r9, r1, #16, #8
 80026c6:	b28d      	uxth	r5, r1
 80026c8:	6823      	ldr	r3, [r4, #0]
 80026ca:	f1b9 0f01 	cmp.w	r9, #1
 80026ce:	bf0c      	ite	eq
 80026d0:	695b      	ldreq	r3, [r3, #20]
 80026d2:	699b      	ldrne	r3, [r3, #24]
 80026d4:	ea35 0303 	bics.w	r3, r5, r3
 80026d8:	bf0c      	ite	eq
 80026da:	2301      	moveq	r3, #1
 80026dc:	2300      	movne	r3, #0
 80026de:	4543      	cmp	r3, r8
 80026e0:	d002      	beq.n	80026e8 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 80026e2:	2000      	movs	r0, #0
}
 80026e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 80026e8:	1c7b      	adds	r3, r7, #1
 80026ea:	d0ed      	beq.n	80026c8 <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026ec:	f7ff fa5a 	bl	8001ba4 <HAL_GetTick>
 80026f0:	1b80      	subs	r0, r0, r6
 80026f2:	4287      	cmp	r7, r0
 80026f4:	d301      	bcc.n	80026fa <I2C_WaitOnFlagUntilTimeout+0x44>
 80026f6:	2f00      	cmp	r7, #0
 80026f8:	d1e6      	bne.n	80026c8 <I2C_WaitOnFlagUntilTimeout+0x12>
      hi2c->PreviousState       = I2C_STATE_NONE;
 80026fa:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 80026fc:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 80026fe:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002700:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002704:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002708:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800270a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800270e:	f042 0220 	orr.w	r2, r2, #32
 8002712:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8002714:	2001      	movs	r0, #1
 8002716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800271a <I2C_WaitOnTXEFlagUntilTimeout>:
{
 800271a:	b570      	push	{r4, r5, r6, lr}
 800271c:	4604      	mov	r4, r0
 800271e:	460d      	mov	r5, r1
 8002720:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002722:	6823      	ldr	r3, [r4, #0]
 8002724:	695b      	ldr	r3, [r3, #20]
 8002726:	061b      	lsls	r3, r3, #24
 8002728:	d501      	bpl.n	800272e <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 800272a:	2000      	movs	r0, #0
 800272c:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800272e:	4620      	mov	r0, r4
 8002730:	f7ff ff3c 	bl	80025ac <I2C_IsAcknowledgeFailed>
 8002734:	b9a8      	cbnz	r0, 8002762 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8002736:	1c6a      	adds	r2, r5, #1
 8002738:	d0f3      	beq.n	8002722 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800273a:	f7ff fa33 	bl	8001ba4 <HAL_GetTick>
 800273e:	1b80      	subs	r0, r0, r6
 8002740:	4285      	cmp	r5, r0
 8002742:	d301      	bcc.n	8002748 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8002744:	2d00      	cmp	r5, #0
 8002746:	d1ec      	bne.n	8002722 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002748:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 800274a:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 800274c:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800274e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002752:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002756:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8002758:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800275c:	f042 0220 	orr.w	r2, r2, #32
 8002760:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8002762:	2001      	movs	r0, #1
}
 8002764:	bd70      	pop	{r4, r5, r6, pc}
	...

08002768 <HAL_I2C_Init>:
{
 8002768:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 800276a:	4604      	mov	r4, r0
 800276c:	b908      	cbnz	r0, 8002772 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 800276e:	2001      	movs	r0, #1
 8002770:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002772:	6803      	ldr	r3, [r0, #0]
 8002774:	4a79      	ldr	r2, [pc, #484]	; (800295c <HAL_I2C_Init+0x1f4>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d00c      	beq.n	8002794 <HAL_I2C_Init+0x2c>
 800277a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800277e:	4293      	cmp	r3, r2
 8002780:	d008      	beq.n	8002794 <HAL_I2C_Init+0x2c>
 8002782:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002786:	4293      	cmp	r3, r2
 8002788:	d004      	beq.n	8002794 <HAL_I2C_Init+0x2c>
 800278a:	f240 11bb 	movw	r1, #443	; 0x1bb
 800278e:	4874      	ldr	r0, [pc, #464]	; (8002960 <HAL_I2C_Init+0x1f8>)
 8002790:	f7fe ff8a 	bl	80016a8 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002794:	6863      	ldr	r3, [r4, #4]
 8002796:	4a73      	ldr	r2, [pc, #460]	; (8002964 <HAL_I2C_Init+0x1fc>)
 8002798:	3b01      	subs	r3, #1
 800279a:	4293      	cmp	r3, r2
 800279c:	d904      	bls.n	80027a8 <HAL_I2C_Init+0x40>
 800279e:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 80027a2:	486f      	ldr	r0, [pc, #444]	; (8002960 <HAL_I2C_Init+0x1f8>)
 80027a4:	f7fe ff80 	bl	80016a8 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 80027a8:	68a3      	ldr	r3, [r4, #8]
 80027aa:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 80027ae:	d004      	beq.n	80027ba <HAL_I2C_Init+0x52>
 80027b0:	f240 11bd 	movw	r1, #445	; 0x1bd
 80027b4:	486a      	ldr	r0, [pc, #424]	; (8002960 <HAL_I2C_Init+0x1f8>)
 80027b6:	f7fe ff77 	bl	80016a8 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80027ba:	68e3      	ldr	r3, [r4, #12]
 80027bc:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80027c0:	f023 0303 	bic.w	r3, r3, #3
 80027c4:	b123      	cbz	r3, 80027d0 <HAL_I2C_Init+0x68>
 80027c6:	f44f 71df 	mov.w	r1, #446	; 0x1be
 80027ca:	4865      	ldr	r0, [pc, #404]	; (8002960 <HAL_I2C_Init+0x1f8>)
 80027cc:	f7fe ff6c 	bl	80016a8 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80027d0:	6923      	ldr	r3, [r4, #16]
 80027d2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80027d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027da:	d004      	beq.n	80027e6 <HAL_I2C_Init+0x7e>
 80027dc:	f240 11bf 	movw	r1, #447	; 0x1bf
 80027e0:	485f      	ldr	r0, [pc, #380]	; (8002960 <HAL_I2C_Init+0x1f8>)
 80027e2:	f7fe ff61 	bl	80016a8 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80027e6:	6963      	ldr	r3, [r4, #20]
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d904      	bls.n	80027f6 <HAL_I2C_Init+0x8e>
 80027ec:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80027f0:	485b      	ldr	r0, [pc, #364]	; (8002960 <HAL_I2C_Init+0x1f8>)
 80027f2:	f7fe ff59 	bl	80016a8 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80027f6:	69a3      	ldr	r3, [r4, #24]
 80027f8:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 80027fc:	d004      	beq.n	8002808 <HAL_I2C_Init+0xa0>
 80027fe:	f240 11c1 	movw	r1, #449	; 0x1c1
 8002802:	4857      	ldr	r0, [pc, #348]	; (8002960 <HAL_I2C_Init+0x1f8>)
 8002804:	f7fe ff50 	bl	80016a8 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002808:	69e3      	ldr	r3, [r4, #28]
 800280a:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 800280e:	d004      	beq.n	800281a <HAL_I2C_Init+0xb2>
 8002810:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8002814:	4852      	ldr	r0, [pc, #328]	; (8002960 <HAL_I2C_Init+0x1f8>)
 8002816:	f7fe ff47 	bl	80016a8 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800281a:	6a23      	ldr	r3, [r4, #32]
 800281c:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8002820:	d004      	beq.n	800282c <HAL_I2C_Init+0xc4>
 8002822:	f240 11c3 	movw	r1, #451	; 0x1c3
 8002826:	484e      	ldr	r0, [pc, #312]	; (8002960 <HAL_I2C_Init+0x1f8>)
 8002828:	f7fe ff3e 	bl	80016a8 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800282c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002830:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002834:	b923      	cbnz	r3, 8002840 <HAL_I2C_Init+0xd8>
    hi2c->Lock = HAL_UNLOCKED;
 8002836:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 800283a:	4620      	mov	r0, r4
 800283c:	f7fe ffb4 	bl	80017a8 <HAL_I2C_MspInit>
  __HAL_I2C_DISABLE(hi2c);
 8002840:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002842:	2324      	movs	r3, #36	; 0x24
 8002844:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002848:	6813      	ldr	r3, [r2, #0]
 800284a:	f023 0301 	bic.w	r3, r3, #1
 800284e:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002850:	f001 fa94 	bl	8003d7c <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002854:	6865      	ldr	r5, [r4, #4]
 8002856:	4b44      	ldr	r3, [pc, #272]	; (8002968 <HAL_I2C_Init+0x200>)
 8002858:	429d      	cmp	r5, r3
 800285a:	d80f      	bhi.n	800287c <HAL_I2C_Init+0x114>
 800285c:	4b43      	ldr	r3, [pc, #268]	; (800296c <HAL_I2C_Init+0x204>)
 800285e:	4298      	cmp	r0, r3
 8002860:	d985      	bls.n	800276e <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002862:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002864:	4942      	ldr	r1, [pc, #264]	; (8002970 <HAL_I2C_Init+0x208>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002866:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8002868:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800286c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002870:	430b      	orrs	r3, r1
 8002872:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002874:	6a13      	ldr	r3, [r2, #32]
 8002876:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800287a:	e016      	b.n	80028aa <HAL_I2C_Init+0x142>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800287c:	4b3d      	ldr	r3, [pc, #244]	; (8002974 <HAL_I2C_Init+0x20c>)
 800287e:	4298      	cmp	r0, r3
 8002880:	f67f af75 	bls.w	800276e <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002884:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002886:	4e3a      	ldr	r6, [pc, #232]	; (8002970 <HAL_I2C_Init+0x208>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002888:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800288a:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800288e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002892:	4333      	orrs	r3, r6
 8002894:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002896:	6a13      	ldr	r3, [r2, #32]
 8002898:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800289c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80028a0:	4371      	muls	r1, r6
 80028a2:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80028a6:	fbb1 f1f6 	udiv	r1, r1, r6
 80028aa:	3101      	adds	r1, #1
 80028ac:	4319      	orrs	r1, r3
 80028ae:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80028b0:	69d1      	ldr	r1, [r2, #28]
 80028b2:	4b2d      	ldr	r3, [pc, #180]	; (8002968 <HAL_I2C_Init+0x200>)
 80028b4:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 80028b8:	429d      	cmp	r5, r3
 80028ba:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80028be:	f100 30ff 	add.w	r0, r0, #4294967295
 80028c2:	d831      	bhi.n	8002928 <HAL_I2C_Init+0x1c0>
 80028c4:	006d      	lsls	r5, r5, #1
 80028c6:	fbb0 f0f5 	udiv	r0, r0, r5
 80028ca:	3001      	adds	r0, #1
 80028cc:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80028d0:	2b04      	cmp	r3, #4
 80028d2:	bf38      	it	cc
 80028d4:	2304      	movcc	r3, #4
 80028d6:	430b      	orrs	r3, r1
 80028d8:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028da:	6811      	ldr	r1, [r2, #0]
 80028dc:	6a20      	ldr	r0, [r4, #32]
 80028de:	69e3      	ldr	r3, [r4, #28]
 80028e0:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 80028e4:	4303      	orrs	r3, r0
 80028e6:	430b      	orrs	r3, r1
 80028e8:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80028ea:	6891      	ldr	r1, [r2, #8]
 80028ec:	68e0      	ldr	r0, [r4, #12]
 80028ee:	6923      	ldr	r3, [r4, #16]
 80028f0:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 80028f4:	4303      	orrs	r3, r0
 80028f6:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80028fa:	430b      	orrs	r3, r1
 80028fc:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80028fe:	68d1      	ldr	r1, [r2, #12]
 8002900:	69a0      	ldr	r0, [r4, #24]
 8002902:	6963      	ldr	r3, [r4, #20]
 8002904:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002908:	4303      	orrs	r3, r0
 800290a:	430b      	orrs	r3, r1
 800290c:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 800290e:	6813      	ldr	r3, [r2, #0]
 8002910:	f043 0301 	orr.w	r3, r3, #1
 8002914:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002916:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8002918:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800291a:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800291c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002920:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002922:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8002926:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002928:	68a3      	ldr	r3, [r4, #8]
 800292a:	b953      	cbnz	r3, 8002942 <HAL_I2C_Init+0x1da>
 800292c:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8002930:	fbb0 f0f3 	udiv	r0, r0, r3
 8002934:	1c43      	adds	r3, r0, #1
 8002936:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800293a:	b16b      	cbz	r3, 8002958 <HAL_I2C_Init+0x1f0>
 800293c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002940:	e7c9      	b.n	80028d6 <HAL_I2C_Init+0x16e>
 8002942:	2319      	movs	r3, #25
 8002944:	436b      	muls	r3, r5
 8002946:	fbb0 f0f3 	udiv	r0, r0, r3
 800294a:	1c43      	adds	r3, r0, #1
 800294c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002950:	b113      	cbz	r3, 8002958 <HAL_I2C_Init+0x1f0>
 8002952:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002956:	e7be      	b.n	80028d6 <HAL_I2C_Init+0x16e>
 8002958:	2301      	movs	r3, #1
 800295a:	e7bc      	b.n	80028d6 <HAL_I2C_Init+0x16e>
 800295c:	40005400 	.word	0x40005400
 8002960:	0800711c 	.word	0x0800711c
 8002964:	00061a7f 	.word	0x00061a7f
 8002968:	000186a0 	.word	0x000186a0
 800296c:	001e847f 	.word	0x001e847f
 8002970:	000f4240 	.word	0x000f4240
 8002974:	003d08ff 	.word	0x003d08ff

08002978 <HAL_I2C_Master_Transmit>:
{
 8002978:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 800297c:	4604      	mov	r4, r0
 800297e:	461f      	mov	r7, r3
 8002980:	460d      	mov	r5, r1
 8002982:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8002984:	f7ff f90e 	bl	8001ba4 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002988:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800298c:	2b20      	cmp	r3, #32
  uint32_t tickstart = HAL_GetTick();
 800298e:	4606      	mov	r6, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002990:	d004      	beq.n	800299c <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 8002992:	2502      	movs	r5, #2
}
 8002994:	4628      	mov	r0, r5
 8002996:	b004      	add	sp, #16
 8002998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800299c:	9000      	str	r0, [sp, #0]
 800299e:	2319      	movs	r3, #25
 80029a0:	2201      	movs	r2, #1
 80029a2:	4958      	ldr	r1, [pc, #352]	; (8002b04 <HAL_I2C_Master_Transmit+0x18c>)
 80029a4:	4620      	mov	r0, r4
 80029a6:	f7ff fe86 	bl	80026b6 <I2C_WaitOnFlagUntilTimeout>
 80029aa:	2800      	cmp	r0, #0
 80029ac:	d1f1      	bne.n	8002992 <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 80029ae:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d0ed      	beq.n	8002992 <HAL_I2C_Master_Transmit+0x1a>
 80029b6:	2301      	movs	r3, #1
 80029b8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029bc:	6823      	ldr	r3, [r4, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 80029c2:	bf5e      	ittt	pl
 80029c4:	681a      	ldrpl	r2, [r3, #0]
 80029c6:	f042 0201 	orrpl.w	r2, r2, #1
 80029ca:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029d2:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80029d4:	2221      	movs	r2, #33	; 0x21
 80029d6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80029da:	2210      	movs	r2, #16
 80029dc:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80029e0:	2200      	movs	r2, #0
 80029e2:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 80029e4:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80029e6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80029e8:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80029ea:	4a47      	ldr	r2, [pc, #284]	; (8002b08 <HAL_I2C_Master_Transmit+0x190>)
 80029ec:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80029ee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 80029f0:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80029f4:	2a08      	cmp	r2, #8
 80029f6:	d004      	beq.n	8002a02 <HAL_I2C_Master_Transmit+0x8a>
 80029f8:	2a01      	cmp	r2, #1
 80029fa:	d002      	beq.n	8002a02 <HAL_I2C_Master_Transmit+0x8a>
 80029fc:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002a00:	d104      	bne.n	8002a0c <HAL_I2C_Master_Transmit+0x94>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a08:	601a      	str	r2, [r3, #0]
 8002a0a:	e002      	b.n	8002a12 <HAL_I2C_Master_Transmit+0x9a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002a0c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002a0e:	2a12      	cmp	r2, #18
 8002a10:	d0f7      	beq.n	8002a02 <HAL_I2C_Master_Transmit+0x8a>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a12:	9600      	str	r6, [sp, #0]
 8002a14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002a16:	2200      	movs	r2, #0
 8002a18:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	f7ff fe4a 	bl	80026b6 <I2C_WaitOnFlagUntilTimeout>
 8002a22:	b108      	cbz	r0, 8002a28 <HAL_I2C_Master_Transmit+0xb0>
        return HAL_ERROR;
 8002a24:	2501      	movs	r5, #1
 8002a26:	e7b5      	b.n	8002994 <HAL_I2C_Master_Transmit+0x1c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a28:	6923      	ldr	r3, [r4, #16]
 8002a2a:	6822      	ldr	r2, [r4, #0]
 8002a2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a30:	d113      	bne.n	8002a5a <HAL_I2C_Master_Transmit+0xe2>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a32:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8002a36:	6115      	str	r5, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a38:	4633      	mov	r3, r6
 8002a3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002a3c:	4933      	ldr	r1, [pc, #204]	; (8002b0c <HAL_I2C_Master_Transmit+0x194>)
 8002a3e:	4620      	mov	r0, r4
 8002a40:	f7ff fdce 	bl	80025e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a44:	4605      	mov	r5, r0
 8002a46:	2800      	cmp	r0, #0
 8002a48:	d1ec      	bne.n	8002a24 <HAL_I2C_Master_Transmit+0xac>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a4a:	6823      	ldr	r3, [r4, #0]
 8002a4c:	9003      	str	r0, [sp, #12]
 8002a4e:	695a      	ldr	r2, [r3, #20]
 8002a50:	9203      	str	r2, [sp, #12]
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	9303      	str	r3, [sp, #12]
 8002a56:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8002a58:	e044      	b.n	8002ae4 <HAL_I2C_Master_Transmit+0x16c>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002a5a:	11eb      	asrs	r3, r5, #7
 8002a5c:	f003 0306 	and.w	r3, r3, #6
 8002a60:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8002a64:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002a66:	492a      	ldr	r1, [pc, #168]	; (8002b10 <HAL_I2C_Master_Transmit+0x198>)
 8002a68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002a6a:	4633      	mov	r3, r6
 8002a6c:	4620      	mov	r0, r4
 8002a6e:	f7ff fdb7 	bl	80025e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a72:	2800      	cmp	r0, #0
 8002a74:	d1d6      	bne.n	8002a24 <HAL_I2C_Master_Transmit+0xac>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002a76:	6823      	ldr	r3, [r4, #0]
 8002a78:	b2ed      	uxtb	r5, r5
 8002a7a:	611d      	str	r5, [r3, #16]
 8002a7c:	e7dc      	b.n	8002a38 <HAL_I2C_Master_Transmit+0xc0>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a7e:	4632      	mov	r2, r6
 8002a80:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002a82:	4620      	mov	r0, r4
 8002a84:	f7ff fe49 	bl	800271a <I2C_WaitOnTXEFlagUntilTimeout>
 8002a88:	b140      	cbz	r0, 8002a9c <HAL_I2C_Master_Transmit+0x124>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002a8c:	2b04      	cmp	r3, #4
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a8e:	bf01      	itttt	eq
 8002a90:	6822      	ldreq	r2, [r4, #0]
 8002a92:	6813      	ldreq	r3, [r2, #0]
 8002a94:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8002a98:	6013      	streq	r3, [r2, #0]
 8002a9a:	e7c3      	b.n	8002a24 <HAL_I2C_Master_Transmit+0xac>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a9e:	6820      	ldr	r0, [r4, #0]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	f812 1b01 	ldrb.w	r1, [r2], #1
 8002aa6:	6101      	str	r1, [r0, #16]
      hi2c->pBuffPtr++;
 8002aa8:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002aaa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002aac:	3a01      	subs	r2, #1
 8002aae:	b292      	uxth	r2, r2
 8002ab0:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002ab2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ab4:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 8002ab6:	1e51      	subs	r1, r2, #1
 8002ab8:	b289      	uxth	r1, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002aba:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8002abc:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002abe:	d50a      	bpl.n	8002ad6 <HAL_I2C_Master_Transmit+0x15e>
 8002ac0:	b149      	cbz	r1, 8002ad6 <HAL_I2C_Master_Transmit+0x15e>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ac2:	7859      	ldrb	r1, [r3, #1]
 8002ac4:	6101      	str	r1, [r0, #16]
        hi2c->pBuffPtr++;
 8002ac6:	3302      	adds	r3, #2
 8002ac8:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8002aca:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002acc:	3b01      	subs	r3, #1
 8002ace:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8002ad0:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 8002ad2:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8002ad4:	8522      	strh	r2, [r4, #40]	; 0x28
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ad6:	4632      	mov	r2, r6
 8002ad8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002ada:	4620      	mov	r0, r4
 8002adc:	f7ff fdc5 	bl	800266a <I2C_WaitOnBTFFlagUntilTimeout>
 8002ae0:	2800      	cmp	r0, #0
 8002ae2:	d1d2      	bne.n	8002a8a <HAL_I2C_Master_Transmit+0x112>
    while (hi2c->XferSize > 0U)
 8002ae4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1c9      	bne.n	8002a7e <HAL_I2C_Master_Transmit+0x106>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aea:	6821      	ldr	r1, [r4, #0]
 8002aec:	680a      	ldr	r2, [r1, #0]
 8002aee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002af2:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002af4:	2220      	movs	r2, #32
 8002af6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8002afa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002afe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8002b02:	e747      	b.n	8002994 <HAL_I2C_Master_Transmit+0x1c>
 8002b04:	00100002 	.word	0x00100002
 8002b08:	ffff0000 	.word	0xffff0000
 8002b0c:	00010002 	.word	0x00010002
 8002b10:	00010008 	.word	0x00010008

08002b14 <HAL_I2C_MasterTxCpltCallback>:
 8002b14:	4770      	bx	lr

08002b16 <HAL_I2C_MasterRxCpltCallback>:
 8002b16:	4770      	bx	lr

08002b18 <HAL_I2C_SlaveTxCpltCallback>:
 8002b18:	4770      	bx	lr

08002b1a <HAL_I2C_SlaveRxCpltCallback>:
 8002b1a:	4770      	bx	lr

08002b1c <HAL_I2C_AddrCallback>:
{
 8002b1c:	4770      	bx	lr

08002b1e <HAL_I2C_ListenCpltCallback>:
 8002b1e:	4770      	bx	lr

08002b20 <HAL_I2C_MemTxCpltCallback>:
 8002b20:	4770      	bx	lr

08002b22 <HAL_I2C_MemRxCpltCallback>:
 8002b22:	4770      	bx	lr

08002b24 <HAL_I2C_ErrorCallback>:
 8002b24:	4770      	bx	lr

08002b26 <HAL_I2C_AbortCpltCallback>:
{
 8002b26:	4770      	bx	lr

08002b28 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002b28:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b2a:	6802      	ldr	r2, [r0, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002b2c:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
{
 8002b30:	b570      	push	{r4, r5, r6, lr}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b32:	6814      	ldr	r4, [r2, #0]
  hi2c->hdmatx->XferCpltCallback = NULL;
 8002b34:	6b46      	ldr	r6, [r0, #52]	; 0x34
  hi2c->hdmarx->XferCpltCallback = NULL;
 8002b36:	6b85      	ldr	r5, [r0, #56]	; 0x38
  hi2c->hdmatx->XferCpltCallback = NULL;
 8002b38:	2300      	movs	r3, #0
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b3a:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
  hi2c->hdmatx->XferCpltCallback = NULL;
 8002b3e:	63f3      	str	r3, [r6, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 8002b40:	63eb      	str	r3, [r5, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b42:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 8002b44:	8543      	strh	r3, [r0, #42]	; 0x2a
  __HAL_I2C_DISABLE(hi2c);
 8002b46:	6814      	ldr	r4, [r2, #0]
  hi2c->hdmatx->XferAbortCallback = NULL;
 8002b48:	6533      	str	r3, [r6, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 8002b4a:	f024 0401 	bic.w	r4, r4, #1
  hi2c->hdmarx->XferAbortCallback = NULL;
 8002b4e:	652b      	str	r3, [r5, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 8002b50:	6014      	str	r4, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002b52:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8002b56:	2c60      	cmp	r4, #96	; 0x60
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002b58:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002b5a:	d108      	bne.n	8002b6e <I2C_DMAAbort+0x46>
    hi2c->State         = HAL_I2C_STATE_READY;
 8002b5c:	2220      	movs	r2, #32
 8002b5e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002b62:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8002b66:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8002b68:	f7ff ffdd 	bl	8002b26 <HAL_I2C_AbortCpltCallback>
 8002b6c:	bd70      	pop	{r4, r5, r6, pc}
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002b6e:	f001 0128 	and.w	r1, r1, #40	; 0x28
 8002b72:	2928      	cmp	r1, #40	; 0x28
 8002b74:	d10d      	bne.n	8002b92 <I2C_DMAAbort+0x6a>
      __HAL_I2C_ENABLE(hi2c);
 8002b76:	6814      	ldr	r4, [r2, #0]
 8002b78:	f044 0401 	orr.w	r4, r4, #1
 8002b7c:	6014      	str	r4, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b7e:	6814      	ldr	r4, [r2, #0]
 8002b80:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8002b84:	6014      	str	r4, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002b86:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002b88:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
    HAL_I2C_ErrorCallback(hi2c);
 8002b8c:	f7ff ffca 	bl	8002b24 <HAL_I2C_ErrorCallback>
 8002b90:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->State = HAL_I2C_STATE_READY;
 8002b92:	2220      	movs	r2, #32
 8002b94:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b98:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8002b9c:	e7f6      	b.n	8002b8c <I2C_DMAAbort+0x64>
	...

08002ba0 <I2C_ITError>:
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ba0:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002ba4:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002ba8:	2b10      	cmp	r3, #16
{
 8002baa:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002bac:	b2d2      	uxtb	r2, r2
{
 8002bae:	4604      	mov	r4, r0
 8002bb0:	6803      	ldr	r3, [r0, #0]
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002bb2:	d105      	bne.n	8002bc0 <I2C_ITError+0x20>
 8002bb4:	2a22      	cmp	r2, #34	; 0x22
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002bb6:	bf02      	ittt	eq
 8002bb8:	6819      	ldreq	r1, [r3, #0]
 8002bba:	f421 6100 	biceq.w	r1, r1, #2048	; 0x800
 8002bbe:	6019      	streq	r1, [r3, #0]
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002bc0:	f002 0128 	and.w	r1, r2, #40	; 0x28
 8002bc4:	2928      	cmp	r1, #40	; 0x28
 8002bc6:	d13a      	bne.n	8002c3e <I2C_ITError+0x9e>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002bc8:	2200      	movs	r2, #0
 8002bca:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002bcc:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8002bd6:	d059      	beq.n	8002c8c <I2C_ITError+0xec>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8002bd8:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002bda:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8002bdc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002be0:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002be2:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	4b3c      	ldr	r3, [pc, #240]	; (8002cdc <I2C_ITError+0x13c>)
 8002bea:	d035      	beq.n	8002c58 <I2C_ITError+0xb8>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002bec:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002bee:	f7ff fb31 	bl	8002254 <HAL_DMA_Abort_IT>
 8002bf2:	b150      	cbz	r0, 8002c0a <I2C_ITError+0x6a>
        __HAL_I2C_DISABLE(hi2c);
 8002bf4:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002bf6:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8002bf8:	6813      	ldr	r3, [r2, #0]
 8002bfa:	f023 0301 	bic.w	r3, r3, #1
 8002bfe:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8002c00:	2320      	movs	r3, #32
 8002c02:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002c06:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002c08:	4798      	blx	r3
  CurrentState = hi2c->State;
 8002c0a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8002c0e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002c10:	0752      	lsls	r2, r2, #29
  CurrentState = hi2c->State;
 8002c12:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8002c14:	d512      	bpl.n	8002c3c <I2C_ITError+0x9c>
 8002c16:	2b28      	cmp	r3, #40	; 0x28
 8002c18:	d110      	bne.n	8002c3c <I2C_ITError+0x9c>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002c1a:	6822      	ldr	r2, [r4, #0]
 8002c1c:	6853      	ldr	r3, [r2, #4]
 8002c1e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002c22:	6053      	str	r3, [r2, #4]
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002c24:	4b2e      	ldr	r3, [pc, #184]	; (8002ce0 <I2C_ITError+0x140>)
 8002c26:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 8002c28:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8002c2e:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8002c30:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002c34:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8002c38:	f7ff ff71 	bl	8002b1e <HAL_I2C_ListenCpltCallback>
 8002c3c:	bd10      	pop	{r4, pc}
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8002c3e:	6859      	ldr	r1, [r3, #4]
 8002c40:	0509      	lsls	r1, r1, #20
 8002c42:	d404      	bmi.n	8002c4e <I2C_ITError+0xae>
 8002c44:	2a60      	cmp	r2, #96	; 0x60
      hi2c->State = HAL_I2C_STATE_READY;
 8002c46:	bf1c      	itt	ne
 8002c48:	2220      	movne	r2, #32
 8002c4a:	f884 203d 	strbne.w	r2, [r4, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8002c4e:	2200      	movs	r2, #0
 8002c50:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c52:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 8002c56:	e7bb      	b.n	8002bd0 <I2C_ITError+0x30>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002c58:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002c5a:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002c5c:	f7ff fafa 	bl	8002254 <HAL_DMA_Abort_IT>
 8002c60:	2800      	cmp	r0, #0
 8002c62:	d0d2      	beq.n	8002c0a <I2C_ITError+0x6a>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002c64:	6823      	ldr	r3, [r4, #0]
 8002c66:	695a      	ldr	r2, [r3, #20]
 8002c68:	0652      	lsls	r2, r2, #25
 8002c6a:	d505      	bpl.n	8002c78 <I2C_ITError+0xd8>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c6c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 8002c72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c74:	3301      	adds	r3, #1
 8002c76:	6263      	str	r3, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8002c78:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002c7a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8002c7c:	6813      	ldr	r3, [r2, #0]
 8002c7e:	f023 0301 	bic.w	r3, r3, #1
 8002c82:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8002c84:	2320      	movs	r3, #32
 8002c86:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8002c8a:	e7bc      	b.n	8002c06 <I2C_ITError+0x66>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002c8c:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8002c90:	2960      	cmp	r1, #96	; 0x60
 8002c92:	d115      	bne.n	8002cc0 <I2C_ITError+0x120>
    hi2c->State = HAL_I2C_STATE_READY;
 8002c94:	2120      	movs	r1, #32
 8002c96:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c9a:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002c9c:	695a      	ldr	r2, [r3, #20]
 8002c9e:	0650      	lsls	r0, r2, #25
 8002ca0:	d505      	bpl.n	8002cae <I2C_ITError+0x10e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ca2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8002ca8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002caa:	3301      	adds	r3, #1
 8002cac:	6263      	str	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8002cae:	6822      	ldr	r2, [r4, #0]
 8002cb0:	6813      	ldr	r3, [r2, #0]
 8002cb2:	f023 0301 	bic.w	r3, r3, #1
 8002cb6:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8002cb8:	4620      	mov	r0, r4
 8002cba:	f7ff ff34 	bl	8002b26 <HAL_I2C_AbortCpltCallback>
 8002cbe:	e7a4      	b.n	8002c0a <I2C_ITError+0x6a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002cc0:	695a      	ldr	r2, [r3, #20]
 8002cc2:	0651      	lsls	r1, r2, #25
 8002cc4:	d505      	bpl.n	8002cd2 <I2C_ITError+0x132>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cc6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002cc8:	691b      	ldr	r3, [r3, #16]
 8002cca:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8002ccc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002cce:	3301      	adds	r3, #1
 8002cd0:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8002cd2:	4620      	mov	r0, r4
 8002cd4:	f7ff ff26 	bl	8002b24 <HAL_I2C_ErrorCallback>
 8002cd8:	e797      	b.n	8002c0a <I2C_ITError+0x6a>
 8002cda:	bf00      	nop
 8002cdc:	08002b29 	.word	0x08002b29
 8002ce0:	ffff0000 	.word	0xffff0000

08002ce4 <HAL_I2C_EV_IRQHandler>:
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002ce4:	6803      	ldr	r3, [r0, #0]
{
 8002ce6:	b530      	push	{r4, r5, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002ce8:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002cea:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002cec:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
{
 8002cf0:	4604      	mov	r4, r0
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002cf2:	b2c9      	uxtb	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002cf4:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002cf8:	2910      	cmp	r1, #16
{
 8002cfa:	b08d      	sub	sp, #52	; 0x34
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002cfc:	b2c0      	uxtb	r0, r0
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002cfe:	d002      	beq.n	8002d06 <HAL_I2C_EV_IRQHandler+0x22>
 8002d00:	2940      	cmp	r1, #64	; 0x40
 8002d02:	f040 82b6 	bne.w	8003272 <HAL_I2C_EV_IRQHandler+0x58e>
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002d06:	6998      	ldr	r0, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002d08:	6959      	ldr	r1, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002d0a:	f011 0f01 	tst.w	r1, #1
 8002d0e:	d107      	bne.n	8002d20 <HAL_I2C_EV_IRQHandler+0x3c>
 8002d10:	f5b5 0f2a 	cmp.w	r5, #11141120	; 0xaa0000
 8002d14:	d002      	beq.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
 8002d16:	f1b5 4f2a 	cmp.w	r5, #2852126720	; 0xaa000000
 8002d1a:	d152      	bne.n	8002dc2 <HAL_I2C_EV_IRQHandler+0xde>
}
 8002d1c:	b00d      	add	sp, #52	; 0x34
 8002d1e:	bd30      	pop	{r4, r5, pc}
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d20:	0595      	lsls	r5, r2, #22
 8002d22:	d54e      	bpl.n	8002dc2 <HAL_I2C_EV_IRQHandler+0xde>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8002d24:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002d26:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8002d2a:	d10c      	bne.n	8002d46 <HAL_I2C_EV_IRQHandler+0x62>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8002d2c:	2201      	movs	r2, #1
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8002d2e:	62e2      	str	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002d30:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8002d34:	2a40      	cmp	r2, #64	; 0x40
 8002d36:	d111      	bne.n	8002d5c <HAL_I2C_EV_IRQHandler+0x78>
    if (hi2c->EventCount == 0U)
 8002d38:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002d3a:	b952      	cbnz	r2, 8002d52 <HAL_I2C_EV_IRQHandler+0x6e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002d3c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002d3e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002d42:	611a      	str	r2, [r3, #16]
 8002d44:	e7ea      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8002d46:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002d48:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
 8002d4c:	d1f0      	bne.n	8002d30 <HAL_I2C_EV_IRQHandler+0x4c>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8002d4e:	2208      	movs	r2, #8
 8002d50:	e7ed      	b.n	8002d2e <HAL_I2C_EV_IRQHandler+0x4a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002d52:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002d54:	f042 0201 	orr.w	r2, r2, #1
 8002d58:	b2d2      	uxtb	r2, r2
 8002d5a:	e7f2      	b.n	8002d42 <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d5c:	6922      	ldr	r2, [r4, #16]
 8002d5e:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8002d62:	d11b      	bne.n	8002d9c <HAL_I2C_EV_IRQHandler+0xb8>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002d64:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8002d68:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002d6a:	6c62      	ldr	r2, [r4, #68]	; 0x44
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002d6c:	d112      	bne.n	8002d94 <HAL_I2C_EV_IRQHandler+0xb0>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002d6e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002d72:	611a      	str	r2, [r3, #16]
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8002d74:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002d76:	b912      	cbnz	r2, 8002d7e <HAL_I2C_EV_IRQHandler+0x9a>
  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8002d78:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002d7a:	2900      	cmp	r1, #0
 8002d7c:	d0ce      	beq.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8002d7e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002d80:	b91a      	cbnz	r2, 8002d8a <HAL_I2C_EV_IRQHandler+0xa6>
 8002d82:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002d84:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002d86:	2a00      	cmp	r2, #0
 8002d88:	d0c8      	beq.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002d8a:	685a      	ldr	r2, [r3, #4]
 8002d8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002d90:	605a      	str	r2, [r3, #4]
 8002d92:	e7c3      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002d94:	f042 0201 	orr.w	r2, r2, #1
 8002d98:	b2d2      	uxtb	r2, r2
 8002d9a:	e7ea      	b.n	8002d72 <HAL_I2C_EV_IRQHandler+0x8e>
      if (hi2c->EventCount == 0U)
 8002d9c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002d9e:	b932      	cbnz	r2, 8002dae <HAL_I2C_EV_IRQHandler+0xca>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002da0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002da2:	11d2      	asrs	r2, r2, #7
 8002da4:	f002 0206 	and.w	r2, r2, #6
 8002da8:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8002dac:	e7c9      	b.n	8002d42 <HAL_I2C_EV_IRQHandler+0x5e>
      else if (hi2c->EventCount == 1U)
 8002dae:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002db0:	2a01      	cmp	r2, #1
 8002db2:	d1b3      	bne.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002db4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002db6:	11d2      	asrs	r2, r2, #7
 8002db8:	f002 0206 	and.w	r2, r2, #6
 8002dbc:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 8002dc0:	e7bf      	b.n	8002d42 <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dc2:	070d      	lsls	r5, r1, #28
 8002dc4:	d503      	bpl.n	8002dce <HAL_I2C_EV_IRQHandler+0xea>
 8002dc6:	0595      	lsls	r5, r2, #22
 8002dc8:	d501      	bpl.n	8002dce <HAL_I2C_EV_IRQHandler+0xea>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002dca:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002dcc:	e7e4      	b.n	8002d98 <HAL_I2C_EV_IRQHandler+0xb4>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dce:	078d      	lsls	r5, r1, #30
 8002dd0:	f140 80e1 	bpl.w	8002f96 <HAL_I2C_EV_IRQHandler+0x2b2>
 8002dd4:	0595      	lsls	r5, r2, #22
 8002dd6:	f140 80de 	bpl.w	8002f96 <HAL_I2C_EV_IRQHandler+0x2b2>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8002dda:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002dde:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8002de0:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002de2:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 8002de6:	2822      	cmp	r0, #34	; 0x22
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8002de8:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002dea:	f040 80cc 	bne.w	8002f86 <HAL_I2C_EV_IRQHandler+0x2a2>
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002dee:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002df0:	b940      	cbnz	r0, 8002e04 <HAL_I2C_EV_IRQHandler+0x120>
 8002df2:	2940      	cmp	r1, #64	; 0x40
 8002df4:	d106      	bne.n	8002e04 <HAL_I2C_EV_IRQHandler+0x120>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002df6:	9001      	str	r0, [sp, #4]
 8002df8:	695a      	ldr	r2, [r3, #20]
 8002dfa:	9201      	str	r2, [sp, #4]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	9301      	str	r3, [sp, #4]
 8002e00:	9b01      	ldr	r3, [sp, #4]
 8002e02:	e78b      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002e04:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002e06:	b981      	cbnz	r1, 8002e2a <HAL_I2C_EV_IRQHandler+0x146>
 8002e08:	6920      	ldr	r0, [r4, #16]
 8002e0a:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 8002e0e:	d10c      	bne.n	8002e2a <HAL_I2C_EV_IRQHandler+0x146>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e10:	9102      	str	r1, [sp, #8]
 8002e12:	695a      	ldr	r2, [r3, #20]
 8002e14:	9202      	str	r2, [sp, #8]
 8002e16:	699a      	ldr	r2, [r3, #24]
 8002e18:	9202      	str	r2, [sp, #8]
 8002e1a:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e22:	601a      	str	r2, [r3, #0]
            hi2c->EventCount++;
 8002e24:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002e26:	3301      	adds	r3, #1
 8002e28:	e028      	b.n	8002e7c <HAL_I2C_EV_IRQHandler+0x198>
      if (hi2c->XferCount == 0U)
 8002e2a:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8002e2c:	b289      	uxth	r1, r1
 8002e2e:	b951      	cbnz	r1, 8002e46 <HAL_I2C_EV_IRQHandler+0x162>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e30:	9103      	str	r1, [sp, #12]
 8002e32:	695a      	ldr	r2, [r3, #20]
 8002e34:	9203      	str	r2, [sp, #12]
 8002e36:	699a      	ldr	r2, [r3, #24]
 8002e38:	9203      	str	r2, [sp, #12]
 8002e3a:	9a03      	ldr	r2, [sp, #12]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e42:	601a      	str	r2, [r3, #0]
 8002e44:	e019      	b.n	8002e7a <HAL_I2C_EV_IRQHandler+0x196>
      else if (hi2c->XferCount == 1U)
 8002e46:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8002e48:	b289      	uxth	r1, r1
 8002e4a:	2901      	cmp	r1, #1
 8002e4c:	d14a      	bne.n	8002ee4 <HAL_I2C_EV_IRQHandler+0x200>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8002e4e:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002e52:	d11c      	bne.n	8002e8e <HAL_I2C_EV_IRQHandler+0x1aa>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e5a:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002e5c:	685a      	ldr	r2, [r3, #4]
 8002e5e:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8002e62:	d00d      	beq.n	8002e80 <HAL_I2C_EV_IRQHandler+0x19c>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e6a:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	9204      	str	r2, [sp, #16]
 8002e70:	695a      	ldr	r2, [r3, #20]
 8002e72:	9204      	str	r2, [sp, #16]
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	9304      	str	r3, [sp, #16]
 8002e78:	9b04      	ldr	r3, [sp, #16]
      hi2c->EventCount = 0U;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	6523      	str	r3, [r4, #80]	; 0x50
 8002e7e:	e74d      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e80:	9205      	str	r2, [sp, #20]
 8002e82:	695a      	ldr	r2, [r3, #20]
 8002e84:	9205      	str	r2, [sp, #20]
 8002e86:	699a      	ldr	r2, [r3, #24]
 8002e88:	9205      	str	r2, [sp, #20]
 8002e8a:	9a05      	ldr	r2, [sp, #20]
 8002e8c:	e7d6      	b.n	8002e3c <HAL_I2C_EV_IRQHandler+0x158>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8002e8e:	2a08      	cmp	r2, #8
 8002e90:	d01c      	beq.n	8002ecc <HAL_I2C_EV_IRQHandler+0x1e8>
 8002e92:	2a20      	cmp	r2, #32
 8002e94:	d01a      	beq.n	8002ecc <HAL_I2C_EV_IRQHandler+0x1e8>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8002e96:	2d12      	cmp	r5, #18
 8002e98:	d10d      	bne.n	8002eb6 <HAL_I2C_EV_IRQHandler+0x1d2>
 8002e9a:	2a01      	cmp	r2, #1
 8002e9c:	d116      	bne.n	8002ecc <HAL_I2C_EV_IRQHandler+0x1e8>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ea4:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	9206      	str	r2, [sp, #24]
 8002eaa:	695a      	ldr	r2, [r3, #20]
 8002eac:	9206      	str	r2, [sp, #24]
 8002eae:	699b      	ldr	r3, [r3, #24]
 8002eb0:	9306      	str	r3, [sp, #24]
 8002eb2:	9b06      	ldr	r3, [sp, #24]
 8002eb4:	e7e1      	b.n	8002e7a <HAL_I2C_EV_IRQHandler+0x196>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002eb6:	2a10      	cmp	r2, #16
 8002eb8:	d8f1      	bhi.n	8002e9e <HAL_I2C_EV_IRQHandler+0x1ba>
 8002eba:	498e      	ldr	r1, [pc, #568]	; (80030f4 <HAL_I2C_EV_IRQHandler+0x410>)
 8002ebc:	fa21 f202 	lsr.w	r2, r1, r2
 8002ec0:	07d0      	lsls	r0, r2, #31
 8002ec2:	d5ec      	bpl.n	8002e9e <HAL_I2C_EV_IRQHandler+0x1ba>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002eca:	e7eb      	b.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x1c0>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ed2:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	9207      	str	r2, [sp, #28]
 8002ed8:	695a      	ldr	r2, [r3, #20]
 8002eda:	9207      	str	r2, [sp, #28]
 8002edc:	699a      	ldr	r2, [r3, #24]
 8002ede:	9207      	str	r2, [sp, #28]
 8002ee0:	9a07      	ldr	r2, [sp, #28]
 8002ee2:	e7ab      	b.n	8002e3c <HAL_I2C_EV_IRQHandler+0x158>
      else if (hi2c->XferCount == 2U)
 8002ee4:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8002ee6:	b289      	uxth	r1, r1
 8002ee8:	2902      	cmp	r1, #2
 8002eea:	d12c      	bne.n	8002f46 <HAL_I2C_EV_IRQHandler+0x262>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002eec:	2a10      	cmp	r2, #16
 8002eee:	d803      	bhi.n	8002ef8 <HAL_I2C_EV_IRQHandler+0x214>
 8002ef0:	4980      	ldr	r1, [pc, #512]	; (80030f4 <HAL_I2C_EV_IRQHandler+0x410>)
 8002ef2:	40d1      	lsrs	r1, r2
 8002ef4:	07c9      	lsls	r1, r1, #31
 8002ef6:	d422      	bmi.n	8002f3e <HAL_I2C_EV_IRQHandler+0x25a>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ef8:	6819      	ldr	r1, [r3, #0]
 8002efa:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002efe:	6019      	str	r1, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f00:	6819      	ldr	r1, [r3, #0]
 8002f02:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f06:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8002f08:	6859      	ldr	r1, [r3, #4]
 8002f0a:	050d      	lsls	r5, r1, #20
 8002f0c:	d50f      	bpl.n	8002f2e <HAL_I2C_EV_IRQHandler+0x24a>
 8002f0e:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002f12:	d008      	beq.n	8002f26 <HAL_I2C_EV_IRQHandler+0x242>
 8002f14:	1e51      	subs	r1, r2, #1
 8002f16:	291f      	cmp	r1, #31
 8002f18:	bf9d      	ittte	ls
 8002f1a:	4a77      	ldrls	r2, [pc, #476]	; (80030f8 <HAL_I2C_EV_IRQHandler+0x414>)
 8002f1c:	40ca      	lsrls	r2, r1
 8002f1e:	43d2      	mvnls	r2, r2
 8002f20:	2201      	movhi	r2, #1
 8002f22:	07d0      	lsls	r0, r2, #31
 8002f24:	d403      	bmi.n	8002f2e <HAL_I2C_EV_IRQHandler+0x24a>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002f26:	685a      	ldr	r2, [r3, #4]
 8002f28:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002f2c:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f2e:	2200      	movs	r2, #0
 8002f30:	9208      	str	r2, [sp, #32]
 8002f32:	695a      	ldr	r2, [r3, #20]
 8002f34:	9208      	str	r2, [sp, #32]
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	9308      	str	r3, [sp, #32]
 8002f3a:	9b08      	ldr	r3, [sp, #32]
 8002f3c:	e79d      	b.n	8002e7a <HAL_I2C_EV_IRQHandler+0x196>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f3e:	6819      	ldr	r1, [r3, #0]
 8002f40:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8002f44:	e7df      	b.n	8002f06 <HAL_I2C_EV_IRQHandler+0x222>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f46:	6819      	ldr	r1, [r3, #0]
 8002f48:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8002f4c:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8002f4e:	6859      	ldr	r1, [r3, #4]
 8002f50:	0509      	lsls	r1, r1, #20
 8002f52:	d510      	bpl.n	8002f76 <HAL_I2C_EV_IRQHandler+0x292>
 8002f54:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002f58:	d009      	beq.n	8002f6e <HAL_I2C_EV_IRQHandler+0x28a>
 8002f5a:	3a01      	subs	r2, #1
 8002f5c:	2a1f      	cmp	r2, #31
 8002f5e:	bf9d      	ittte	ls
 8002f60:	4965      	ldrls	r1, [pc, #404]	; (80030f8 <HAL_I2C_EV_IRQHandler+0x414>)
 8002f62:	fa21 f202 	lsrls.w	r2, r1, r2
 8002f66:	43d2      	mvnls	r2, r2
 8002f68:	2201      	movhi	r2, #1
 8002f6a:	07d2      	lsls	r2, r2, #31
 8002f6c:	d403      	bmi.n	8002f76 <HAL_I2C_EV_IRQHandler+0x292>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002f6e:	685a      	ldr	r2, [r3, #4]
 8002f70:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002f74:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f76:	2200      	movs	r2, #0
 8002f78:	9209      	str	r2, [sp, #36]	; 0x24
 8002f7a:	695a      	ldr	r2, [r3, #20]
 8002f7c:	9209      	str	r2, [sp, #36]	; 0x24
 8002f7e:	699b      	ldr	r3, [r3, #24]
 8002f80:	9309      	str	r3, [sp, #36]	; 0x24
 8002f82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f84:	e779      	b.n	8002e7a <HAL_I2C_EV_IRQHandler+0x196>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f86:	2200      	movs	r2, #0
 8002f88:	920a      	str	r2, [sp, #40]	; 0x28
 8002f8a:	695a      	ldr	r2, [r3, #20]
 8002f8c:	920a      	str	r2, [sp, #40]	; 0x28
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	930a      	str	r3, [sp, #40]	; 0x28
 8002f92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f94:	e6c2      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002f96:	f010 0f04 	tst.w	r0, #4
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002f9a:	6858      	ldr	r0, [r3, #4]
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002f9c:	f000 80ae 	beq.w	80030fc <HAL_I2C_EV_IRQHandler+0x418>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002fa0:	0505      	lsls	r5, r0, #20
 8002fa2:	f53f aebb 	bmi.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002fa6:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002faa:	f001 0104 	and.w	r1, r1, #4
 8002fae:	d069      	beq.n	8003084 <HAL_I2C_EV_IRQHandler+0x3a0>
 8002fb0:	0550      	lsls	r0, r2, #21
 8002fb2:	d567      	bpl.n	8003084 <HAL_I2C_EV_IRQHandler+0x3a0>
 8002fb4:	2900      	cmp	r1, #0
 8002fb6:	d165      	bne.n	8003084 <HAL_I2C_EV_IRQHandler+0x3a0>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002fb8:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002fbc:	8d25      	ldrh	r5, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002fbe:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002fc2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002fc4:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002fc6:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002fc8:	b9c5      	cbnz	r5, 8002ffc <HAL_I2C_EV_IRQHandler+0x318>
 8002fca:	2a21      	cmp	r2, #33	; 0x21
 8002fcc:	d118      	bne.n	8003000 <HAL_I2C_EV_IRQHandler+0x31c>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002fce:	2808      	cmp	r0, #8
 8002fd0:	d078      	beq.n	80030c4 <HAL_I2C_EV_IRQHandler+0x3e0>
 8002fd2:	2820      	cmp	r0, #32
 8002fd4:	d076      	beq.n	80030c4 <HAL_I2C_EV_IRQHandler+0x3e0>
 8002fd6:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8002fda:	d073      	beq.n	80030c4 <HAL_I2C_EV_IRQHandler+0x3e0>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fdc:	685a      	ldr	r2, [r3, #4]
 8002fde:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002fe2:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002fe4:	2311      	movs	r3, #17
 8002fe6:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002fee:	2320      	movs	r3, #32
 8002ff0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002ff4:	4620      	mov	r0, r4
 8002ff6:	f7ff fd8d 	bl	8002b14 <HAL_I2C_MasterTxCpltCallback>
 8002ffa:	e68f      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002ffc:	2a21      	cmp	r2, #33	; 0x21
 8002ffe:	d005      	beq.n	800300c <HAL_I2C_EV_IRQHandler+0x328>
 8003000:	2940      	cmp	r1, #64	; 0x40
 8003002:	f47f ae8b 	bne.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003006:	2a22      	cmp	r2, #34	; 0x22
 8003008:	f47f ae88 	bne.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount == 0U)
 800300c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800300e:	b292      	uxth	r2, r2
 8003010:	b91a      	cbnz	r2, 800301a <HAL_I2C_EV_IRQHandler+0x336>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003012:	685a      	ldr	r2, [r3, #4]
 8003014:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003018:	e6ba      	b.n	8002d90 <HAL_I2C_EV_IRQHandler+0xac>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800301a:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 800301e:	2a40      	cmp	r2, #64	; 0x40
 8003020:	d126      	bne.n	8003070 <HAL_I2C_EV_IRQHandler+0x38c>
        if (hi2c->EventCount == 0U)
 8003022:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003024:	b962      	cbnz	r2, 8003040 <HAL_I2C_EV_IRQHandler+0x35c>
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003026:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8003028:	2a01      	cmp	r2, #1
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800302a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800302c:	d104      	bne.n	8003038 <HAL_I2C_EV_IRQHandler+0x354>
 800302e:	b2d2      	uxtb	r2, r2
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003030:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2U;
 8003032:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003034:	3302      	adds	r3, #2
 8003036:	e721      	b.n	8002e7c <HAL_I2C_EV_IRQHandler+0x198>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003038:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800303c:	611a      	str	r2, [r3, #16]
 800303e:	e6f1      	b.n	8002e24 <HAL_I2C_EV_IRQHandler+0x140>
        else if (hi2c->EventCount == 1U)
 8003040:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003042:	2a01      	cmp	r2, #1
 8003044:	d102      	bne.n	800304c <HAL_I2C_EV_IRQHandler+0x368>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003046:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8003048:	b2d2      	uxtb	r2, r2
 800304a:	e7f7      	b.n	800303c <HAL_I2C_EV_IRQHandler+0x358>
        else if (hi2c->EventCount == 2U)
 800304c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800304e:	2a02      	cmp	r2, #2
 8003050:	f47f ae64 	bne.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
          if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003054:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003058:	2a22      	cmp	r2, #34	; 0x22
 800305a:	d104      	bne.n	8003066 <HAL_I2C_EV_IRQHandler+0x382>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003062:	601a      	str	r2, [r3, #0]
 8003064:	e65a      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
          else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003066:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800306a:	2a21      	cmp	r2, #33	; 0x21
 800306c:	f47f ae56 	bne.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003070:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003072:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003076:	6119      	str	r1, [r3, #16]
    hi2c->pBuffPtr++;
 8003078:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 800307a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800307c:	3b01      	subs	r3, #1
 800307e:	b29b      	uxth	r3, r3
 8003080:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003082:	e64b      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003084:	2900      	cmp	r1, #0
 8003086:	f43f ae49 	beq.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
 800308a:	0592      	lsls	r2, r2, #22
 800308c:	f57f ae46 	bpl.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003090:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003092:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003096:	2a21      	cmp	r2, #33	; 0x21
 8003098:	f47f ae40 	bne.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount != 0U)
 800309c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800309e:	b292      	uxth	r2, r2
 80030a0:	2a00      	cmp	r2, #0
 80030a2:	d1e5      	bne.n	8003070 <HAL_I2C_EV_IRQHandler+0x38c>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80030a4:	2908      	cmp	r1, #8
 80030a6:	d00d      	beq.n	80030c4 <HAL_I2C_EV_IRQHandler+0x3e0>
 80030a8:	2920      	cmp	r1, #32
 80030aa:	d00b      	beq.n	80030c4 <HAL_I2C_EV_IRQHandler+0x3e0>
 80030ac:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 80030b0:	d008      	beq.n	80030c4 <HAL_I2C_EV_IRQHandler+0x3e0>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80030b2:	6859      	ldr	r1, [r3, #4]
 80030b4:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80030b8:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80030ba:	2311      	movs	r3, #17
 80030bc:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80030be:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 80030c2:	e794      	b.n	8002fee <HAL_I2C_EV_IRQHandler+0x30a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80030c4:	685a      	ldr	r2, [r3, #4]
 80030c6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80030ca:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030d2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80030d4:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 80030d6:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80030d8:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80030da:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80030de:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030e2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80030e6:	2a40      	cmp	r2, #64	; 0x40
          HAL_I2C_MemTxCpltCallback(hi2c);
 80030e8:	4620      	mov	r0, r4
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80030ea:	d184      	bne.n	8002ff6 <HAL_I2C_EV_IRQHandler+0x312>
          HAL_I2C_MemTxCpltCallback(hi2c);
 80030ec:	f7ff fd18 	bl	8002b20 <HAL_I2C_MemTxCpltCallback>
 80030f0:	e614      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
 80030f2:	bf00      	nop
 80030f4:	00010014 	.word	0x00010014
 80030f8:	80008081 	.word	0x80008081
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80030fc:	0505      	lsls	r5, r0, #20
 80030fe:	f53f ae0d 	bmi.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003102:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003106:	f001 0104 	and.w	r1, r1, #4
 800310a:	d048      	beq.n	800319e <HAL_I2C_EV_IRQHandler+0x4ba>
 800310c:	0550      	lsls	r0, r2, #21
 800310e:	d546      	bpl.n	800319e <HAL_I2C_EV_IRQHandler+0x4ba>
 8003110:	2900      	cmp	r1, #0
 8003112:	d144      	bne.n	800319e <HAL_I2C_EV_IRQHandler+0x4ba>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003114:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003118:	2a22      	cmp	r2, #34	; 0x22
 800311a:	f47f adff 	bne.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
    tmp = hi2c->XferCount;
 800311e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003120:	b292      	uxth	r2, r2
    if (tmp > 3U)
 8003122:	2a03      	cmp	r2, #3
 8003124:	d914      	bls.n	8003150 <HAL_I2C_EV_IRQHandler+0x46c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003126:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 800312c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800312e:	3301      	adds	r3, #1
 8003130:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003132:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003134:	3b01      	subs	r3, #1
 8003136:	b29b      	uxth	r3, r3
 8003138:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 800313a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800313c:	b29b      	uxth	r3, r3
 800313e:	2b03      	cmp	r3, #3
 8003140:	f47f adec 	bne.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003144:	6822      	ldr	r2, [r4, #0]
 8003146:	6853      	ldr	r3, [r2, #4]
 8003148:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800314c:	6053      	str	r3, [r2, #4]
 800314e:	e5e5      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003150:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003152:	2802      	cmp	r0, #2
 8003154:	f43f ade2 	beq.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
 8003158:	2a01      	cmp	r2, #1
 800315a:	f63f addf 	bhi.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003164:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003166:	685a      	ldr	r2, [r3, #4]
 8003168:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800316c:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800316e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003174:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003176:	3301      	adds	r3, #1
 8003178:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800317a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800317c:	3b01      	subs	r3, #1
 800317e:	b29b      	uxth	r3, r3
 8003180:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8003182:	2320      	movs	r3, #32
 8003184:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003188:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800318c:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003190:	2b40      	cmp	r3, #64	; 0x40
 8003192:	d168      	bne.n	8003266 <HAL_I2C_EV_IRQHandler+0x582>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003194:	6321      	str	r1, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003196:	4620      	mov	r0, r4
 8003198:	f7ff fcc3 	bl	8002b22 <HAL_I2C_MemRxCpltCallback>
 800319c:	e5be      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800319e:	2900      	cmp	r1, #0
 80031a0:	f43f adbc 	beq.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
 80031a4:	0592      	lsls	r2, r2, #22
 80031a6:	f57f adb9 	bpl.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031aa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 80031ac:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80031ae:	b289      	uxth	r1, r1
 80031b0:	2904      	cmp	r1, #4
 80031b2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80031b4:	d109      	bne.n	80031ca <HAL_I2C_EV_IRQHandler+0x4e6>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031bc:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031be:	691b      	ldr	r3, [r3, #16]
 80031c0:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 80031c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80031c4:	3301      	adds	r3, #1
 80031c6:	6263      	str	r3, [r4, #36]	; 0x24
 80031c8:	e757      	b.n	800307a <HAL_I2C_EV_IRQHandler+0x396>
  else if (hi2c->XferCount == 3U)
 80031ca:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 80031cc:	b280      	uxth	r0, r0
 80031ce:	2803      	cmp	r0, #3
 80031d0:	d10c      	bne.n	80031ec <HAL_I2C_EV_IRQHandler+0x508>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80031d2:	6858      	ldr	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80031d4:	2a04      	cmp	r2, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80031d6:	f420 6080 	bic.w	r0, r0, #1024	; 0x400
 80031da:	6058      	str	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80031dc:	d0ef      	beq.n	80031be <HAL_I2C_EV_IRQHandler+0x4da>
 80031de:	2a02      	cmp	r2, #2
 80031e0:	d0ed      	beq.n	80031be <HAL_I2C_EV_IRQHandler+0x4da>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031e8:	601a      	str	r2, [r3, #0]
 80031ea:	e7e8      	b.n	80031be <HAL_I2C_EV_IRQHandler+0x4da>
  else if (hi2c->XferCount == 2U)
 80031ec:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 80031ee:	b280      	uxth	r0, r0
 80031f0:	2802      	cmp	r0, #2
 80031f2:	d1e4      	bne.n	80031be <HAL_I2C_EV_IRQHandler+0x4da>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80031f4:	2a01      	cmp	r2, #1
 80031f6:	d001      	beq.n	80031fc <HAL_I2C_EV_IRQHandler+0x518>
 80031f8:	2a10      	cmp	r2, #16
 80031fa:	d128      	bne.n	800324e <HAL_I2C_EV_IRQHandler+0x56a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003202:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8003208:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800320a:	1c53      	adds	r3, r2, #1
 800320c:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 800320e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003210:	3b01      	subs	r3, #1
 8003212:	b29b      	uxth	r3, r3
 8003214:	8563      	strh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003216:	6823      	ldr	r3, [r4, #0]
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	7053      	strb	r3, [r2, #1]
    hi2c->pBuffPtr++;
 800321c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800321e:	6822      	ldr	r2, [r4, #0]
    hi2c->pBuffPtr++;
 8003220:	3301      	adds	r3, #1
 8003222:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003224:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003226:	3b01      	subs	r3, #1
 8003228:	b29b      	uxth	r3, r3
 800322a:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800322c:	6853      	ldr	r3, [r2, #4]
 800322e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003232:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003234:	2320      	movs	r3, #32
 8003236:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800323a:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 800323e:	2b40      	cmp	r3, #64	; 0x40
 8003240:	f04f 0300 	mov.w	r3, #0
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003244:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003248:	d10d      	bne.n	8003266 <HAL_I2C_EV_IRQHandler+0x582>
      hi2c->PreviousState = I2C_STATE_NONE;
 800324a:	6323      	str	r3, [r4, #48]	; 0x30
 800324c:	e7a3      	b.n	8003196 <HAL_I2C_EV_IRQHandler+0x4b2>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800324e:	2a04      	cmp	r2, #4
 8003250:	d001      	beq.n	8003256 <HAL_I2C_EV_IRQHandler+0x572>
 8003252:	2a02      	cmp	r2, #2
 8003254:	d103      	bne.n	800325e <HAL_I2C_EV_IRQHandler+0x57a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800325c:	e7d1      	b.n	8003202 <HAL_I2C_EV_IRQHandler+0x51e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003264:	e7cd      	b.n	8003202 <HAL_I2C_EV_IRQHandler+0x51e>
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003266:	2312      	movs	r3, #18
 8003268:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800326a:	4620      	mov	r0, r4
 800326c:	f7ff fc53 	bl	8002b16 <HAL_I2C_MasterRxCpltCallback>
 8003270:	e554      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003272:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003274:	b321      	cbz	r1, 80032c0 <HAL_I2C_EV_IRQHandler+0x5dc>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003276:	6959      	ldr	r1, [r3, #20]
  uint32_t sr2itflags               = 0U;
 8003278:	2500      	movs	r5, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800327a:	f011 0f02 	tst.w	r1, #2
 800327e:	d029      	beq.n	80032d4 <HAL_I2C_EV_IRQHandler+0x5f0>
 8003280:	f412 7f00 	tst.w	r2, #512	; 0x200
 8003284:	d026      	beq.n	80032d4 <HAL_I2C_EV_IRQHandler+0x5f0>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003286:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003288:	b102      	cbz	r2, 800328c <HAL_I2C_EV_IRQHandler+0x5a8>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800328a:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800328c:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003290:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8003294:	2a28      	cmp	r2, #40	; 0x28
 8003296:	d116      	bne.n	80032c6 <HAL_I2C_EV_IRQHandler+0x5e2>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003298:	685a      	ldr	r2, [r3, #4]
 800329a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800329e:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80032a0:	f085 0104 	eor.w	r1, r5, #4
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80032a4:	062b      	lsls	r3, r5, #24
    __HAL_UNLOCK(hi2c);
 80032a6:	f04f 0300 	mov.w	r3, #0
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80032aa:	f3c1 0180 	ubfx	r1, r1, #2, #1
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80032ae:	bf54      	ite	pl
 80032b0:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80032b2:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 80032b4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80032b8:	4620      	mov	r0, r4
 80032ba:	f7ff fc2f 	bl	8002b1c <HAL_I2C_AddrCallback>
 80032be:	e52d      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80032c0:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80032c2:	6959      	ldr	r1, [r3, #20]
 80032c4:	e7d9      	b.n	800327a <HAL_I2C_EV_IRQHandler+0x596>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80032c6:	f06f 0202 	mvn.w	r2, #2
 80032ca:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 80032cc:	2300      	movs	r3, #0
 80032ce:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 80032d2:	e523      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032d4:	06cd      	lsls	r5, r1, #27
 80032d6:	f140 80af 	bpl.w	8003438 <HAL_I2C_EV_IRQHandler+0x754>
 80032da:	0595      	lsls	r5, r2, #22
 80032dc:	f140 80ac 	bpl.w	8003438 <HAL_I2C_EV_IRQHandler+0x754>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032e0:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80032e4:	685a      	ldr	r2, [r3, #4]
 80032e6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80032ea:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80032ec:	2200      	movs	r2, #0
 80032ee:	920b      	str	r2, [sp, #44]	; 0x2c
 80032f0:	695a      	ldr	r2, [r3, #20]
 80032f2:	920b      	str	r2, [sp, #44]	; 0x2c
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	f042 0201 	orr.w	r2, r2, #1
 80032fa:	601a      	str	r2, [r3, #0]
 80032fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003304:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003306:	685a      	ldr	r2, [r3, #4]
 8003308:	0511      	lsls	r1, r2, #20
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800330a:	b2ed      	uxtb	r5, r5
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800330c:	d520      	bpl.n	8003350 <HAL_I2C_EV_IRQHandler+0x66c>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800330e:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 8003312:	2a22      	cmp	r2, #34	; 0x22
 8003314:	d148      	bne.n	80033a8 <HAL_I2C_EV_IRQHandler+0x6c4>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003316:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003318:	6802      	ldr	r2, [r0, #0]
 800331a:	6852      	ldr	r2, [r2, #4]
 800331c:	b292      	uxth	r2, r2
 800331e:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8003320:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003322:	b292      	uxth	r2, r2
 8003324:	b11a      	cbz	r2, 800332e <HAL_I2C_EV_IRQHandler+0x64a>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003326:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003328:	f042 0204 	orr.w	r2, r2, #4
 800332c:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003334:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003336:	f7fe ff9f 	bl	8002278 <HAL_DMA_GetState>
 800333a:	2801      	cmp	r0, #1
 800333c:	d008      	beq.n	8003350 <HAL_I2C_EV_IRQHandler+0x66c>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800333e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003340:	4b78      	ldr	r3, [pc, #480]	; (8003524 <HAL_I2C_EV_IRQHandler+0x840>)
 8003342:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003344:	f7fe ff86 	bl	8002254 <HAL_DMA_Abort_IT>
 8003348:	b110      	cbz	r0, 8003350 <HAL_I2C_EV_IRQHandler+0x66c>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800334a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800334c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800334e:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8003350:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003352:	b29b      	uxth	r3, r3
 8003354:	b313      	cbz	r3, 800339c <HAL_I2C_EV_IRQHandler+0x6b8>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003356:	6823      	ldr	r3, [r4, #0]
 8003358:	695a      	ldr	r2, [r3, #20]
 800335a:	0752      	lsls	r2, r2, #29
 800335c:	d509      	bpl.n	8003372 <HAL_I2C_EV_IRQHandler+0x68e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800335e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003364:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003366:	3301      	adds	r3, #1
 8003368:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800336a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800336c:	3b01      	subs	r3, #1
 800336e:	b29b      	uxth	r3, r3
 8003370:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003372:	6823      	ldr	r3, [r4, #0]
 8003374:	695a      	ldr	r2, [r3, #20]
 8003376:	0650      	lsls	r0, r2, #25
 8003378:	d509      	bpl.n	800338e <HAL_I2C_EV_IRQHandler+0x6aa>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800337a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003380:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003382:	3301      	adds	r3, #1
 8003384:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003386:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003388:	3b01      	subs	r3, #1
 800338a:	b29b      	uxth	r3, r3
 800338c:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 800338e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003390:	b29b      	uxth	r3, r3
 8003392:	b11b      	cbz	r3, 800339c <HAL_I2C_EV_IRQHandler+0x6b8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003394:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003396:	f043 0304 	orr.w	r3, r3, #4
 800339a:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800339c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800339e:	b303      	cbz	r3, 80033e2 <HAL_I2C_EV_IRQHandler+0x6fe>
    I2C_ITError(hi2c);
 80033a0:	4620      	mov	r0, r4
 80033a2:	f7ff fbfd 	bl	8002ba0 <I2C_ITError>
 80033a6:	e4b9      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80033a8:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80033aa:	6802      	ldr	r2, [r0, #0]
 80033ac:	6852      	ldr	r2, [r2, #4]
 80033ae:	b292      	uxth	r2, r2
 80033b0:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 80033b2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80033b4:	b292      	uxth	r2, r2
 80033b6:	b11a      	cbz	r2, 80033c0 <HAL_I2C_EV_IRQHandler+0x6dc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80033b8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80033ba:	f042 0204 	orr.w	r2, r2, #4
 80033be:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80033c0:	685a      	ldr	r2, [r3, #4]
 80033c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033c6:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80033c8:	f7fe ff56 	bl	8002278 <HAL_DMA_GetState>
 80033cc:	2801      	cmp	r0, #1
 80033ce:	d0bf      	beq.n	8003350 <HAL_I2C_EV_IRQHandler+0x66c>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80033d0:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80033d2:	4b54      	ldr	r3, [pc, #336]	; (8003524 <HAL_I2C_EV_IRQHandler+0x840>)
 80033d4:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80033d6:	f7fe ff3d 	bl	8002254 <HAL_DMA_Abort_IT>
 80033da:	2800      	cmp	r0, #0
 80033dc:	d0b8      	beq.n	8003350 <HAL_I2C_EV_IRQHandler+0x66c>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80033de:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80033e0:	e7b4      	b.n	800334c <HAL_I2C_EV_IRQHandler+0x668>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80033e2:	2d2a      	cmp	r5, #42	; 0x2a
 80033e4:	d106      	bne.n	80033f4 <HAL_I2C_EV_IRQHandler+0x710>
      hi2c->PreviousState = I2C_STATE_NONE;
 80033e6:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80033e8:	2328      	movs	r3, #40	; 0x28
 80033ea:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80033ee:	4620      	mov	r0, r4
 80033f0:	f7ff fb93 	bl	8002b1a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80033f4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80033f8:	2b28      	cmp	r3, #40	; 0x28
 80033fa:	d10c      	bne.n	8003416 <HAL_I2C_EV_IRQHandler+0x732>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033fc:	4b4a      	ldr	r3, [pc, #296]	; (8003528 <HAL_I2C_EV_IRQHandler+0x844>)
 80033fe:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 8003400:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8003402:	2300      	movs	r3, #0
 8003404:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_ListenCpltCallback(hi2c);
 8003406:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 8003408:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800340c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003410:	f7ff fb85 	bl	8002b1e <HAL_I2C_ListenCpltCallback>
 8003414:	e482      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003416:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003418:	2b22      	cmp	r3, #34	; 0x22
 800341a:	d002      	beq.n	8003422 <HAL_I2C_EV_IRQHandler+0x73e>
 800341c:	2d22      	cmp	r5, #34	; 0x22
 800341e:	f47f ac7d 	bne.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003422:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8003424:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8003426:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003428:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800342c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003430:	4620      	mov	r0, r4
 8003432:	f7ff fb72 	bl	8002b1a <HAL_I2C_SlaveRxCpltCallback>
 8003436:	e471      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003438:	f000 00f7 	and.w	r0, r0, #247	; 0xf7
 800343c:	2821      	cmp	r0, #33	; 0x21
 800343e:	f001 0504 	and.w	r5, r1, #4
 8003442:	d135      	bne.n	80034b0 <HAL_I2C_EV_IRQHandler+0x7cc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003444:	0609      	lsls	r1, r1, #24
 8003446:	d527      	bpl.n	8003498 <HAL_I2C_EV_IRQHandler+0x7b4>
 8003448:	0551      	lsls	r1, r2, #21
 800344a:	d525      	bpl.n	8003498 <HAL_I2C_EV_IRQHandler+0x7b4>
 800344c:	bb25      	cbnz	r5, 8003498 <HAL_I2C_EV_IRQHandler+0x7b4>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800344e:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8003452:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003454:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003456:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 8003458:	2a00      	cmp	r2, #0
 800345a:	f43f ac5f 	beq.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800345e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003460:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003464:	611d      	str	r5, [r3, #16]
    hi2c->pBuffPtr++;
 8003466:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003468:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800346a:	3a01      	subs	r2, #1
 800346c:	b292      	uxth	r2, r2
 800346e:	8562      	strh	r2, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003470:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003472:	b292      	uxth	r2, r2
 8003474:	2a00      	cmp	r2, #0
 8003476:	f47f ac51 	bne.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
 800347a:	2929      	cmp	r1, #41	; 0x29
 800347c:	f47f ac4e 	bne.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003480:	685a      	ldr	r2, [r3, #4]
 8003482:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003486:	605a      	str	r2, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003488:	2328      	movs	r3, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800348a:	6320      	str	r0, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800348c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003490:	4620      	mov	r0, r4
 8003492:	f7ff fb41 	bl	8002b18 <HAL_I2C_SlaveTxCpltCallback>
 8003496:	e441      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003498:	2d00      	cmp	r5, #0
 800349a:	f43f ac3f 	beq.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
 800349e:	0595      	lsls	r5, r2, #22
 80034a0:	f57f ac3c 	bpl.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 80034a4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80034a6:	b292      	uxth	r2, r2
 80034a8:	2a00      	cmp	r2, #0
 80034aa:	f47f ade1 	bne.w	8003070 <HAL_I2C_EV_IRQHandler+0x38c>
 80034ae:	e435      	b.n	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80034b0:	0648      	lsls	r0, r1, #25
 80034b2:	d527      	bpl.n	8003504 <HAL_I2C_EV_IRQHandler+0x820>
 80034b4:	0551      	lsls	r1, r2, #21
 80034b6:	d525      	bpl.n	8003504 <HAL_I2C_EV_IRQHandler+0x820>
 80034b8:	bb25      	cbnz	r5, 8003504 <HAL_I2C_EV_IRQHandler+0x820>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034ba:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 80034be:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80034c0:	b289      	uxth	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034c2:	b2d2      	uxtb	r2, r2
  if (hi2c->XferCount != 0U)
 80034c4:	2900      	cmp	r1, #0
 80034c6:	f43f ac29 	beq.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034ca:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 80034d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80034d2:	3301      	adds	r3, #1
 80034d4:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80034d6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80034d8:	3b01      	subs	r3, #1
 80034da:	b29b      	uxth	r3, r3
 80034dc:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80034de:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	f47f ac1a 	bne.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
 80034e8:	2a2a      	cmp	r2, #42	; 0x2a
 80034ea:	f47f ac17 	bne.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80034ee:	6822      	ldr	r2, [r4, #0]
 80034f0:	6853      	ldr	r3, [r2, #4]
 80034f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80034f6:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80034f8:	2322      	movs	r3, #34	; 0x22
 80034fa:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80034fc:	2328      	movs	r3, #40	; 0x28
 80034fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8003502:	e795      	b.n	8003430 <HAL_I2C_EV_IRQHandler+0x74c>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003504:	2d00      	cmp	r5, #0
 8003506:	f43f ac09 	beq.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
 800350a:	0592      	lsls	r2, r2, #22
 800350c:	f57f ac06 	bpl.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 8003510:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003512:	b292      	uxth	r2, r2
 8003514:	2a00      	cmp	r2, #0
 8003516:	f43f ac01 	beq.w	8002d1c <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800351a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	7013      	strb	r3, [r2, #0]
 8003520:	e64f      	b.n	80031c2 <HAL_I2C_EV_IRQHandler+0x4de>
 8003522:	bf00      	nop
 8003524:	08002b29 	.word	0x08002b29
 8003528:	ffff0000 	.word	0xffff0000

0800352c <HAL_I2C_ER_IRQHandler>:
{
 800352c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800352e:	6803      	ldr	r3, [r0, #0]
 8003530:	695f      	ldr	r7, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003532:	685e      	ldr	r6, [r3, #4]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003534:	f417 7580 	ands.w	r5, r7, #256	; 0x100
{
 8003538:	4604      	mov	r4, r0
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800353a:	d006      	beq.n	800354a <HAL_I2C_ER_IRQHandler+0x1e>
 800353c:	f416 7580 	ands.w	r5, r6, #256	; 0x100
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003540:	bf1e      	ittt	ne
 8003542:	f46f 7280 	mvnne.w	r2, #256	; 0x100
 8003546:	615a      	strne	r2, [r3, #20]
    error |= HAL_I2C_ERROR_BERR;
 8003548:	2501      	movne	r5, #1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800354a:	05b9      	lsls	r1, r7, #22
 800354c:	d506      	bpl.n	800355c <HAL_I2C_ER_IRQHandler+0x30>
 800354e:	05f2      	lsls	r2, r6, #23
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003550:	bf42      	ittt	mi
 8003552:	f46f 7200 	mvnmi.w	r2, #512	; 0x200
    error |= HAL_I2C_ERROR_ARLO;
 8003556:	f045 0502 	orrmi.w	r5, r5, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800355a:	615a      	strmi	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800355c:	0578      	lsls	r0, r7, #21
 800355e:	d537      	bpl.n	80035d0 <HAL_I2C_ER_IRQHandler+0xa4>
 8003560:	05f1      	lsls	r1, r6, #23
 8003562:	d535      	bpl.n	80035d0 <HAL_I2C_ER_IRQHandler+0xa4>
    tmp1 = hi2c->Mode;
 8003564:	f894 e03e 	ldrb.w	lr, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 8003568:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 800356a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 800356e:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003570:	f1be 0f20 	cmp.w	lr, #32
    tmp2 = hi2c->XferCount;
 8003574:	b289      	uxth	r1, r1
    tmp3 = hi2c->State;
 8003576:	b2d2      	uxtb	r2, r2
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003578:	d15a      	bne.n	8003630 <HAL_I2C_ER_IRQHandler+0x104>
 800357a:	2900      	cmp	r1, #0
 800357c:	d158      	bne.n	8003630 <HAL_I2C_ER_IRQHandler+0x104>
 800357e:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 8003582:	2921      	cmp	r1, #33	; 0x21
 8003584:	d003      	beq.n	800358e <HAL_I2C_ER_IRQHandler+0x62>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003586:	2a28      	cmp	r2, #40	; 0x28
 8003588:	d152      	bne.n	8003630 <HAL_I2C_ER_IRQHandler+0x104>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800358a:	2821      	cmp	r0, #33	; 0x21
 800358c:	d150      	bne.n	8003630 <HAL_I2C_ER_IRQHandler+0x104>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800358e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003592:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003594:	2908      	cmp	r1, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003596:	b2d2      	uxtb	r2, r2
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003598:	d001      	beq.n	800359e <HAL_I2C_ER_IRQHandler+0x72>
 800359a:	2920      	cmp	r1, #32
 800359c:	d12a      	bne.n	80035f4 <HAL_I2C_ER_IRQHandler+0xc8>
 800359e:	2a28      	cmp	r2, #40	; 0x28
 80035a0:	d128      	bne.n	80035f4 <HAL_I2C_ER_IRQHandler+0xc8>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035a2:	4a2c      	ldr	r2, [pc, #176]	; (8003654 <HAL_I2C_ER_IRQHandler+0x128>)
 80035a4:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80035a6:	685a      	ldr	r2, [r3, #4]
 80035a8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80035ac:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80035b2:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035ba:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 80035bc:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 80035be:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 80035c0:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 80035c2:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 80035c4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80035c8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 80035cc:	f7ff faa7 	bl	8002b1e <HAL_I2C_ListenCpltCallback>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80035d0:	053a      	lsls	r2, r7, #20
 80035d2:	d53c      	bpl.n	800364e <HAL_I2C_ER_IRQHandler+0x122>
 80035d4:	05f3      	lsls	r3, r6, #23
 80035d6:	d53a      	bpl.n	800364e <HAL_I2C_ER_IRQHandler+0x122>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80035d8:	6823      	ldr	r3, [r4, #0]
 80035da:	f46f 6200 	mvn.w	r2, #2048	; 0x800
    error |= HAL_I2C_ERROR_OVR;
 80035de:	f045 0508 	orr.w	r5, r5, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80035e2:	615a      	str	r2, [r3, #20]
    hi2c->ErrorCode |= error;
 80035e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80035e6:	431d      	orrs	r5, r3
 80035e8:	6425      	str	r5, [r4, #64]	; 0x40
    I2C_ITError(hi2c);
 80035ea:	4620      	mov	r0, r4
}
 80035ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 80035f0:	f7ff bad6 	b.w	8002ba0 <I2C_ITError>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80035f4:	2a21      	cmp	r2, #33	; 0x21
 80035f6:	d117      	bne.n	8003628 <HAL_I2C_ER_IRQHandler+0xfc>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80035f8:	4916      	ldr	r1, [pc, #88]	; (8003654 <HAL_I2C_ER_IRQHandler+0x128>)
 80035fa:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80035fc:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80035fe:	2220      	movs	r2, #32
 8003600:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003604:	2200      	movs	r2, #0
 8003606:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003610:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003612:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003616:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800361e:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003620:	4620      	mov	r0, r4
 8003622:	f7ff fa79 	bl	8002b18 <HAL_I2C_SlaveTxCpltCallback>
 8003626:	e7d3      	b.n	80035d0 <HAL_I2C_ER_IRQHandler+0xa4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003628:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800362c:	615a      	str	r2, [r3, #20]
 800362e:	e7cf      	b.n	80035d0 <HAL_I2C_ER_IRQHandler+0xa4>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003630:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003634:	615a      	str	r2, [r3, #20]
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 8003636:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 800363a:	2a10      	cmp	r2, #16
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800363c:	bf04      	itt	eq
 800363e:	681a      	ldreq	r2, [r3, #0]
 8003640:	f442 7200 	orreq.w	r2, r2, #512	; 0x200
      error |= HAL_I2C_ERROR_AF;
 8003644:	f045 0504 	orr.w	r5, r5, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003648:	bf08      	it	eq
 800364a:	601a      	streq	r2, [r3, #0]
 800364c:	e7c0      	b.n	80035d0 <HAL_I2C_ER_IRQHandler+0xa4>
  if (error != HAL_I2C_ERROR_NONE)
 800364e:	2d00      	cmp	r5, #0
 8003650:	d1c8      	bne.n	80035e4 <HAL_I2C_ER_IRQHandler+0xb8>
 8003652:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003654:	ffff0000 	.word	0xffff0000

08003658 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003658:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800365a:	4a1b      	ldr	r2, [pc, #108]	; (80036c8 <HAL_I2CEx_ConfigAnalogFilter+0x70>)
 800365c:	6803      	ldr	r3, [r0, #0]
 800365e:	4293      	cmp	r3, r2
{
 8003660:	4604      	mov	r4, r0
 8003662:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003664:	d00b      	beq.n	800367e <HAL_I2CEx_ConfigAnalogFilter+0x26>
 8003666:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800366a:	4293      	cmp	r3, r2
 800366c:	d007      	beq.n	800367e <HAL_I2CEx_ConfigAnalogFilter+0x26>
 800366e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003672:	4293      	cmp	r3, r2
 8003674:	d003      	beq.n	800367e <HAL_I2CEx_ConfigAnalogFilter+0x26>
 8003676:	215c      	movs	r1, #92	; 0x5c
 8003678:	4814      	ldr	r0, [pc, #80]	; (80036cc <HAL_I2CEx_ConfigAnalogFilter+0x74>)
 800367a:	f7fe f815 	bl	80016a8 <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800367e:	f035 0310 	bics.w	r3, r5, #16
 8003682:	d003      	beq.n	800368c <HAL_I2CEx_ConfigAnalogFilter+0x34>
 8003684:	215d      	movs	r1, #93	; 0x5d
 8003686:	4811      	ldr	r0, [pc, #68]	; (80036cc <HAL_I2CEx_ConfigAnalogFilter+0x74>)
 8003688:	f7fe f80e 	bl	80016a8 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800368c:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003690:	b2d2      	uxtb	r2, r2
 8003692:	2a20      	cmp	r2, #32
 8003694:	d116      	bne.n	80036c4 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003696:	2324      	movs	r3, #36	; 0x24
 8003698:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800369c:	6823      	ldr	r3, [r4, #0]
 800369e:	6819      	ldr	r1, [r3, #0]
 80036a0:	f021 0101 	bic.w	r1, r1, #1
 80036a4:	6019      	str	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80036a6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80036a8:	f021 0110 	bic.w	r1, r1, #16
 80036ac:	6259      	str	r1, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80036ae:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80036b0:	430d      	orrs	r5, r1
 80036b2:	625d      	str	r5, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80036b4:	6819      	ldr	r1, [r3, #0]
 80036b6:	f041 0101 	orr.w	r1, r1, #1
 80036ba:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    return HAL_OK;
 80036bc:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80036be:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    return HAL_OK;
 80036c2:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return HAL_BUSY;
 80036c4:	2002      	movs	r0, #2
  }
}
 80036c6:	bd38      	pop	{r3, r4, r5, pc}
 80036c8:	40005400 	.word	0x40005400
 80036cc:	08007154 	.word	0x08007154

080036d0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80036d0:	b538      	push	{r3, r4, r5, lr}
  uint16_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80036d2:	4a1b      	ldr	r2, [pc, #108]	; (8003740 <HAL_I2CEx_ConfigDigitalFilter+0x70>)
 80036d4:	6803      	ldr	r3, [r0, #0]
 80036d6:	4293      	cmp	r3, r2
{
 80036d8:	4604      	mov	r4, r0
 80036da:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80036dc:	d00b      	beq.n	80036f6 <HAL_I2CEx_ConfigDigitalFilter+0x26>
 80036de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d007      	beq.n	80036f6 <HAL_I2CEx_ConfigDigitalFilter+0x26>
 80036e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d003      	beq.n	80036f6 <HAL_I2CEx_ConfigDigitalFilter+0x26>
 80036ee:	2184      	movs	r1, #132	; 0x84
 80036f0:	4814      	ldr	r0, [pc, #80]	; (8003744 <HAL_I2CEx_ConfigDigitalFilter+0x74>)
 80036f2:	f7fd ffd9 	bl	80016a8 <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 80036f6:	2d0f      	cmp	r5, #15
 80036f8:	d903      	bls.n	8003702 <HAL_I2CEx_ConfigDigitalFilter+0x32>
 80036fa:	2185      	movs	r1, #133	; 0x85
 80036fc:	4811      	ldr	r0, [pc, #68]	; (8003744 <HAL_I2CEx_ConfigDigitalFilter+0x74>)
 80036fe:	f7fd ffd3 	bl	80016a8 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003702:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003706:	b2d2      	uxtb	r2, r2
 8003708:	2a20      	cmp	r2, #32
 800370a:	d116      	bne.n	800373a <HAL_I2CEx_ConfigDigitalFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800370c:	2324      	movs	r3, #36	; 0x24
 800370e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003712:	6823      	ldr	r3, [r4, #0]
 8003714:	6819      	ldr	r1, [r3, #0]
 8003716:	f021 0101 	bic.w	r1, r1, #1
 800371a:	6019      	str	r1, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800371c:	6a58      	ldr	r0, [r3, #36]	; 0x24

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800371e:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 8003722:	4001      	ands	r1, r0

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003724:	4329      	orrs	r1, r5

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003726:	b289      	uxth	r1, r1
 8003728:	6259      	str	r1, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800372a:	6819      	ldr	r1, [r3, #0]
 800372c:	f041 0101 	orr.w	r1, r1, #1
 8003730:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    return HAL_OK;
 8003732:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8003734:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    return HAL_OK;
 8003738:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return HAL_BUSY;
 800373a:	2002      	movs	r0, #2
  }
}
 800373c:	bd38      	pop	{r3, r4, r5, pc}
 800373e:	bf00      	nop
 8003740:	40005400 	.word	0x40005400
 8003744:	08007154 	.word	0x08007154

08003748 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003748:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800374c:	4604      	mov	r4, r0
 800374e:	b918      	cbnz	r0, 8003758 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8003750:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8003752:	b002      	add	sp, #8
 8003754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003758:	6803      	ldr	r3, [r0, #0]
 800375a:	2b0f      	cmp	r3, #15
 800375c:	d903      	bls.n	8003766 <HAL_RCC_OscConfig+0x1e>
 800375e:	21e8      	movs	r1, #232	; 0xe8
 8003760:	48a2      	ldr	r0, [pc, #648]	; (80039ec <HAL_RCC_OscConfig+0x2a4>)
 8003762:	f7fd ffa1 	bl	80016a8 <assert_failed>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003766:	6823      	ldr	r3, [r4, #0]
 8003768:	07d8      	lsls	r0, r3, #31
 800376a:	d418      	bmi.n	800379e <HAL_RCC_OscConfig+0x56>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800376c:	6823      	ldr	r3, [r4, #0]
 800376e:	0799      	lsls	r1, r3, #30
 8003770:	d46b      	bmi.n	800384a <HAL_RCC_OscConfig+0x102>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003772:	6823      	ldr	r3, [r4, #0]
 8003774:	0719      	lsls	r1, r3, #28
 8003776:	f100 80be 	bmi.w	80038f6 <HAL_RCC_OscConfig+0x1ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800377a:	6823      	ldr	r3, [r4, #0]
 800377c:	075a      	lsls	r2, r3, #29
 800377e:	f100 80e4 	bmi.w	800394a <HAL_RCC_OscConfig+0x202>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003782:	69a3      	ldr	r3, [r4, #24]
 8003784:	2b02      	cmp	r3, #2
 8003786:	d904      	bls.n	8003792 <HAL_RCC_OscConfig+0x4a>
 8003788:	f240 11cf 	movw	r1, #463	; 0x1cf
 800378c:	4897      	ldr	r0, [pc, #604]	; (80039ec <HAL_RCC_OscConfig+0x2a4>)
 800378e:	f7fd ff8b 	bl	80016a8 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003792:	69a2      	ldr	r2, [r4, #24]
 8003794:	2a00      	cmp	r2, #0
 8003796:	f040 8151 	bne.w	8003a3c <HAL_RCC_OscConfig+0x2f4>
  return HAL_OK;
 800379a:	2000      	movs	r0, #0
 800379c:	e7d9      	b.n	8003752 <HAL_RCC_OscConfig+0xa>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800379e:	6863      	ldr	r3, [r4, #4]
 80037a0:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 80037a4:	d006      	beq.n	80037b4 <HAL_RCC_OscConfig+0x6c>
 80037a6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037aa:	d003      	beq.n	80037b4 <HAL_RCC_OscConfig+0x6c>
 80037ac:	21ed      	movs	r1, #237	; 0xed
 80037ae:	488f      	ldr	r0, [pc, #572]	; (80039ec <HAL_RCC_OscConfig+0x2a4>)
 80037b0:	f7fd ff7a 	bl	80016a8 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037b4:	4b8e      	ldr	r3, [pc, #568]	; (80039f0 <HAL_RCC_OscConfig+0x2a8>)
 80037b6:	689a      	ldr	r2, [r3, #8]
 80037b8:	f002 020c 	and.w	r2, r2, #12
 80037bc:	2a04      	cmp	r2, #4
 80037be:	d007      	beq.n	80037d0 <HAL_RCC_OscConfig+0x88>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037c0:	689a      	ldr	r2, [r3, #8]
 80037c2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037c6:	2a08      	cmp	r2, #8
 80037c8:	d10a      	bne.n	80037e0 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	025a      	lsls	r2, r3, #9
 80037ce:	d507      	bpl.n	80037e0 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d0:	4b87      	ldr	r3, [pc, #540]	; (80039f0 <HAL_RCC_OscConfig+0x2a8>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	039b      	lsls	r3, r3, #14
 80037d6:	d5c9      	bpl.n	800376c <HAL_RCC_OscConfig+0x24>
 80037d8:	6863      	ldr	r3, [r4, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1c6      	bne.n	800376c <HAL_RCC_OscConfig+0x24>
 80037de:	e7b7      	b.n	8003750 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037e0:	6863      	ldr	r3, [r4, #4]
 80037e2:	4d83      	ldr	r5, [pc, #524]	; (80039f0 <HAL_RCC_OscConfig+0x2a8>)
 80037e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037e8:	d111      	bne.n	800380e <HAL_RCC_OscConfig+0xc6>
 80037ea:	682b      	ldr	r3, [r5, #0]
 80037ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037f0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80037f2:	f7fe f9d7 	bl	8001ba4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037f6:	4d7e      	ldr	r5, [pc, #504]	; (80039f0 <HAL_RCC_OscConfig+0x2a8>)
        tickstart = HAL_GetTick();
 80037f8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037fa:	682b      	ldr	r3, [r5, #0]
 80037fc:	039f      	lsls	r7, r3, #14
 80037fe:	d4b5      	bmi.n	800376c <HAL_RCC_OscConfig+0x24>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003800:	f7fe f9d0 	bl	8001ba4 <HAL_GetTick>
 8003804:	1b80      	subs	r0, r0, r6
 8003806:	2864      	cmp	r0, #100	; 0x64
 8003808:	d9f7      	bls.n	80037fa <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 800380a:	2003      	movs	r0, #3
 800380c:	e7a1      	b.n	8003752 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800380e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003812:	d104      	bne.n	800381e <HAL_RCC_OscConfig+0xd6>
 8003814:	682b      	ldr	r3, [r5, #0]
 8003816:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800381a:	602b      	str	r3, [r5, #0]
 800381c:	e7e5      	b.n	80037ea <HAL_RCC_OscConfig+0xa2>
 800381e:	682a      	ldr	r2, [r5, #0]
 8003820:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003824:	602a      	str	r2, [r5, #0]
 8003826:	682a      	ldr	r2, [r5, #0]
 8003828:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800382c:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800382e:	2b00      	cmp	r3, #0
 8003830:	d1df      	bne.n	80037f2 <HAL_RCC_OscConfig+0xaa>
        tickstart = HAL_GetTick();
 8003832:	f7fe f9b7 	bl	8001ba4 <HAL_GetTick>
 8003836:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003838:	682b      	ldr	r3, [r5, #0]
 800383a:	0398      	lsls	r0, r3, #14
 800383c:	d596      	bpl.n	800376c <HAL_RCC_OscConfig+0x24>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800383e:	f7fe f9b1 	bl	8001ba4 <HAL_GetTick>
 8003842:	1b80      	subs	r0, r0, r6
 8003844:	2864      	cmp	r0, #100	; 0x64
 8003846:	d9f7      	bls.n	8003838 <HAL_RCC_OscConfig+0xf0>
 8003848:	e7df      	b.n	800380a <HAL_RCC_OscConfig+0xc2>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800384a:	68e3      	ldr	r3, [r4, #12]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d904      	bls.n	800385a <HAL_RCC_OscConfig+0x112>
 8003850:	f240 111f 	movw	r1, #287	; 0x11f
 8003854:	4865      	ldr	r0, [pc, #404]	; (80039ec <HAL_RCC_OscConfig+0x2a4>)
 8003856:	f7fd ff27 	bl	80016a8 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800385a:	6923      	ldr	r3, [r4, #16]
 800385c:	2b1f      	cmp	r3, #31
 800385e:	d904      	bls.n	800386a <HAL_RCC_OscConfig+0x122>
 8003860:	f44f 7190 	mov.w	r1, #288	; 0x120
 8003864:	4861      	ldr	r0, [pc, #388]	; (80039ec <HAL_RCC_OscConfig+0x2a4>)
 8003866:	f7fd ff1f 	bl	80016a8 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800386a:	4b61      	ldr	r3, [pc, #388]	; (80039f0 <HAL_RCC_OscConfig+0x2a8>)
 800386c:	689a      	ldr	r2, [r3, #8]
 800386e:	f012 0f0c 	tst.w	r2, #12
 8003872:	d007      	beq.n	8003884 <HAL_RCC_OscConfig+0x13c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003874:	689a      	ldr	r2, [r3, #8]
 8003876:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800387a:	2a08      	cmp	r2, #8
 800387c:	d112      	bne.n	80038a4 <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	0259      	lsls	r1, r3, #9
 8003882:	d40f      	bmi.n	80038a4 <HAL_RCC_OscConfig+0x15c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003884:	4b5a      	ldr	r3, [pc, #360]	; (80039f0 <HAL_RCC_OscConfig+0x2a8>)
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	0792      	lsls	r2, r2, #30
 800388a:	d503      	bpl.n	8003894 <HAL_RCC_OscConfig+0x14c>
 800388c:	68e2      	ldr	r2, [r4, #12]
 800388e:	2a01      	cmp	r2, #1
 8003890:	f47f af5e 	bne.w	8003750 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	6921      	ldr	r1, [r4, #16]
 8003898:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800389c:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80038a0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038a2:	e766      	b.n	8003772 <HAL_RCC_OscConfig+0x2a>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80038a4:	68e2      	ldr	r2, [r4, #12]
 80038a6:	4b53      	ldr	r3, [pc, #332]	; (80039f4 <HAL_RCC_OscConfig+0x2ac>)
 80038a8:	b1b2      	cbz	r2, 80038d8 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 80038aa:	2201      	movs	r2, #1
 80038ac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80038ae:	f7fe f979 	bl	8001ba4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038b2:	4d4f      	ldr	r5, [pc, #316]	; (80039f0 <HAL_RCC_OscConfig+0x2a8>)
        tickstart = HAL_GetTick();
 80038b4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038b6:	682b      	ldr	r3, [r5, #0]
 80038b8:	079f      	lsls	r7, r3, #30
 80038ba:	d507      	bpl.n	80038cc <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038bc:	682b      	ldr	r3, [r5, #0]
 80038be:	6922      	ldr	r2, [r4, #16]
 80038c0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80038c4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80038c8:	602b      	str	r3, [r5, #0]
 80038ca:	e752      	b.n	8003772 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038cc:	f7fe f96a 	bl	8001ba4 <HAL_GetTick>
 80038d0:	1b80      	subs	r0, r0, r6
 80038d2:	2802      	cmp	r0, #2
 80038d4:	d9ef      	bls.n	80038b6 <HAL_RCC_OscConfig+0x16e>
 80038d6:	e798      	b.n	800380a <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 80038d8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80038da:	f7fe f963 	bl	8001ba4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038de:	4d44      	ldr	r5, [pc, #272]	; (80039f0 <HAL_RCC_OscConfig+0x2a8>)
        tickstart = HAL_GetTick();
 80038e0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038e2:	682b      	ldr	r3, [r5, #0]
 80038e4:	0798      	lsls	r0, r3, #30
 80038e6:	f57f af44 	bpl.w	8003772 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038ea:	f7fe f95b 	bl	8001ba4 <HAL_GetTick>
 80038ee:	1b80      	subs	r0, r0, r6
 80038f0:	2802      	cmp	r0, #2
 80038f2:	d9f6      	bls.n	80038e2 <HAL_RCC_OscConfig+0x19a>
 80038f4:	e789      	b.n	800380a <HAL_RCC_OscConfig+0xc2>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80038f6:	6963      	ldr	r3, [r4, #20]
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d904      	bls.n	8003906 <HAL_RCC_OscConfig+0x1be>
 80038fc:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8003900:	483a      	ldr	r0, [pc, #232]	; (80039ec <HAL_RCC_OscConfig+0x2a4>)
 8003902:	f7fd fed1 	bl	80016a8 <assert_failed>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003906:	6962      	ldr	r2, [r4, #20]
 8003908:	4b3b      	ldr	r3, [pc, #236]	; (80039f8 <HAL_RCC_OscConfig+0x2b0>)
 800390a:	b17a      	cbz	r2, 800392c <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_LSI_ENABLE();
 800390c:	2201      	movs	r2, #1
 800390e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8003910:	f7fe f948 	bl	8001ba4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003914:	4d36      	ldr	r5, [pc, #216]	; (80039f0 <HAL_RCC_OscConfig+0x2a8>)
      tickstart = HAL_GetTick();
 8003916:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003918:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800391a:	079b      	lsls	r3, r3, #30
 800391c:	f53f af2d 	bmi.w	800377a <HAL_RCC_OscConfig+0x32>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003920:	f7fe f940 	bl	8001ba4 <HAL_GetTick>
 8003924:	1b80      	subs	r0, r0, r6
 8003926:	2802      	cmp	r0, #2
 8003928:	d9f6      	bls.n	8003918 <HAL_RCC_OscConfig+0x1d0>
 800392a:	e76e      	b.n	800380a <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 800392c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800392e:	f7fe f939 	bl	8001ba4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003932:	4d2f      	ldr	r5, [pc, #188]	; (80039f0 <HAL_RCC_OscConfig+0x2a8>)
      tickstart = HAL_GetTick();
 8003934:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003936:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8003938:	079f      	lsls	r7, r3, #30
 800393a:	f57f af1e 	bpl.w	800377a <HAL_RCC_OscConfig+0x32>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800393e:	f7fe f931 	bl	8001ba4 <HAL_GetTick>
 8003942:	1b80      	subs	r0, r0, r6
 8003944:	2802      	cmp	r0, #2
 8003946:	d9f6      	bls.n	8003936 <HAL_RCC_OscConfig+0x1ee>
 8003948:	e75f      	b.n	800380a <HAL_RCC_OscConfig+0xc2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800394a:	68a3      	ldr	r3, [r4, #8]
 800394c:	2b01      	cmp	r3, #1
 800394e:	d906      	bls.n	800395e <HAL_RCC_OscConfig+0x216>
 8003950:	2b05      	cmp	r3, #5
 8003952:	d004      	beq.n	800395e <HAL_RCC_OscConfig+0x216>
 8003954:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8003958:	4824      	ldr	r0, [pc, #144]	; (80039ec <HAL_RCC_OscConfig+0x2a4>)
 800395a:	f7fd fea5 	bl	80016a8 <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800395e:	4b24      	ldr	r3, [pc, #144]	; (80039f0 <HAL_RCC_OscConfig+0x2a8>)
 8003960:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003962:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8003966:	d128      	bne.n	80039ba <HAL_RCC_OscConfig+0x272>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003968:	9201      	str	r2, [sp, #4]
 800396a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800396c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003970:	641a      	str	r2, [r3, #64]	; 0x40
 8003972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003974:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003978:	9301      	str	r3, [sp, #4]
 800397a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800397c:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800397e:	4d1f      	ldr	r5, [pc, #124]	; (80039fc <HAL_RCC_OscConfig+0x2b4>)
 8003980:	682b      	ldr	r3, [r5, #0]
 8003982:	05d8      	lsls	r0, r3, #23
 8003984:	d51b      	bpl.n	80039be <HAL_RCC_OscConfig+0x276>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003986:	68a3      	ldr	r3, [r4, #8]
 8003988:	4d19      	ldr	r5, [pc, #100]	; (80039f0 <HAL_RCC_OscConfig+0x2a8>)
 800398a:	2b01      	cmp	r3, #1
 800398c:	d127      	bne.n	80039de <HAL_RCC_OscConfig+0x296>
 800398e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8003990:	f043 0301 	orr.w	r3, r3, #1
 8003994:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8003996:	f7fe f905 	bl	8001ba4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800399a:	4d15      	ldr	r5, [pc, #84]	; (80039f0 <HAL_RCC_OscConfig+0x2a8>)
      tickstart = HAL_GetTick();
 800399c:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800399e:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039a2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80039a4:	079a      	lsls	r2, r3, #30
 80039a6:	d543      	bpl.n	8003a30 <HAL_RCC_OscConfig+0x2e8>
    if(pwrclkchanged == SET)
 80039a8:	2e00      	cmp	r6, #0
 80039aa:	f43f aeea 	beq.w	8003782 <HAL_RCC_OscConfig+0x3a>
      __HAL_RCC_PWR_CLK_DISABLE();
 80039ae:	4a10      	ldr	r2, [pc, #64]	; (80039f0 <HAL_RCC_OscConfig+0x2a8>)
 80039b0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80039b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039b6:	6413      	str	r3, [r2, #64]	; 0x40
 80039b8:	e6e3      	b.n	8003782 <HAL_RCC_OscConfig+0x3a>
    FlagStatus       pwrclkchanged = RESET;
 80039ba:	2600      	movs	r6, #0
 80039bc:	e7df      	b.n	800397e <HAL_RCC_OscConfig+0x236>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039be:	682b      	ldr	r3, [r5, #0]
 80039c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039c4:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80039c6:	f7fe f8ed 	bl	8001ba4 <HAL_GetTick>
 80039ca:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039cc:	682b      	ldr	r3, [r5, #0]
 80039ce:	05d9      	lsls	r1, r3, #23
 80039d0:	d4d9      	bmi.n	8003986 <HAL_RCC_OscConfig+0x23e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039d2:	f7fe f8e7 	bl	8001ba4 <HAL_GetTick>
 80039d6:	1bc0      	subs	r0, r0, r7
 80039d8:	2802      	cmp	r0, #2
 80039da:	d9f7      	bls.n	80039cc <HAL_RCC_OscConfig+0x284>
 80039dc:	e715      	b.n	800380a <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039de:	2b05      	cmp	r3, #5
 80039e0:	d10e      	bne.n	8003a00 <HAL_RCC_OscConfig+0x2b8>
 80039e2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80039e4:	f043 0304 	orr.w	r3, r3, #4
 80039e8:	672b      	str	r3, [r5, #112]	; 0x70
 80039ea:	e7d0      	b.n	800398e <HAL_RCC_OscConfig+0x246>
 80039ec:	0800718f 	.word	0x0800718f
 80039f0:	40023800 	.word	0x40023800
 80039f4:	42470000 	.word	0x42470000
 80039f8:	42470e80 	.word	0x42470e80
 80039fc:	40007000 	.word	0x40007000
 8003a00:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8003a02:	f022 0201 	bic.w	r2, r2, #1
 8003a06:	672a      	str	r2, [r5, #112]	; 0x70
 8003a08:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8003a0a:	f022 0204 	bic.w	r2, r2, #4
 8003a0e:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d1c0      	bne.n	8003996 <HAL_RCC_OscConfig+0x24e>
      tickstart = HAL_GetTick();
 8003a14:	f7fe f8c6 	bl	8001ba4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a18:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8003a1c:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a1e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8003a20:	079b      	lsls	r3, r3, #30
 8003a22:	d5c1      	bpl.n	80039a8 <HAL_RCC_OscConfig+0x260>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a24:	f7fe f8be 	bl	8001ba4 <HAL_GetTick>
 8003a28:	1bc0      	subs	r0, r0, r7
 8003a2a:	4540      	cmp	r0, r8
 8003a2c:	d9f7      	bls.n	8003a1e <HAL_RCC_OscConfig+0x2d6>
 8003a2e:	e6ec      	b.n	800380a <HAL_RCC_OscConfig+0xc2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a30:	f7fe f8b8 	bl	8001ba4 <HAL_GetTick>
 8003a34:	1bc0      	subs	r0, r0, r7
 8003a36:	4540      	cmp	r0, r8
 8003a38:	d9b3      	bls.n	80039a2 <HAL_RCC_OscConfig+0x25a>
 8003a3a:	e6e6      	b.n	800380a <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a3c:	4e3b      	ldr	r6, [pc, #236]	; (8003b2c <HAL_RCC_OscConfig+0x3e4>)
 8003a3e:	68b3      	ldr	r3, [r6, #8]
 8003a40:	f003 030c 	and.w	r3, r3, #12
 8003a44:	2b08      	cmp	r3, #8
 8003a46:	f43f ae83 	beq.w	8003750 <HAL_RCC_OscConfig+0x8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a4a:	2a02      	cmp	r2, #2
 8003a4c:	4d38      	ldr	r5, [pc, #224]	; (8003b30 <HAL_RCC_OscConfig+0x3e8>)
 8003a4e:	d15e      	bne.n	8003b0e <HAL_RCC_OscConfig+0x3c6>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8003a50:	69e3      	ldr	r3, [r4, #28]
 8003a52:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8003a56:	d004      	beq.n	8003a62 <HAL_RCC_OscConfig+0x31a>
 8003a58:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8003a5c:	4835      	ldr	r0, [pc, #212]	; (8003b34 <HAL_RCC_OscConfig+0x3ec>)
 8003a5e:	f7fd fe23 	bl	80016a8 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8003a62:	6a23      	ldr	r3, [r4, #32]
 8003a64:	2b3f      	cmp	r3, #63	; 0x3f
 8003a66:	d904      	bls.n	8003a72 <HAL_RCC_OscConfig+0x32a>
 8003a68:	f240 11d9 	movw	r1, #473	; 0x1d9
 8003a6c:	4831      	ldr	r0, [pc, #196]	; (8003b34 <HAL_RCC_OscConfig+0x3ec>)
 8003a6e:	f7fd fe1b 	bl	80016a8 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8003a72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a74:	3b32      	subs	r3, #50	; 0x32
 8003a76:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 8003a7a:	d904      	bls.n	8003a86 <HAL_RCC_OscConfig+0x33e>
 8003a7c:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8003a80:	482c      	ldr	r0, [pc, #176]	; (8003b34 <HAL_RCC_OscConfig+0x3ec>)
 8003a82:	f7fd fe11 	bl	80016a8 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8003a86:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003a88:	2a08      	cmp	r2, #8
 8003a8a:	d804      	bhi.n	8003a96 <HAL_RCC_OscConfig+0x34e>
 8003a8c:	f44f 73aa 	mov.w	r3, #340	; 0x154
 8003a90:	40d3      	lsrs	r3, r2
 8003a92:	07d8      	lsls	r0, r3, #31
 8003a94:	d404      	bmi.n	8003aa0 <HAL_RCC_OscConfig+0x358>
 8003a96:	f240 11db 	movw	r1, #475	; 0x1db
 8003a9a:	4826      	ldr	r0, [pc, #152]	; (8003b34 <HAL_RCC_OscConfig+0x3ec>)
 8003a9c:	f7fd fe04 	bl	80016a8 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8003aa0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003aa2:	3b02      	subs	r3, #2
 8003aa4:	2b0d      	cmp	r3, #13
 8003aa6:	d904      	bls.n	8003ab2 <HAL_RCC_OscConfig+0x36a>
 8003aa8:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8003aac:	4821      	ldr	r0, [pc, #132]	; (8003b34 <HAL_RCC_OscConfig+0x3ec>)
 8003aae:	f7fd fdfb 	bl	80016a8 <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003ab6:	f7fe f875 	bl	8001ba4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aba:	4e1c      	ldr	r6, [pc, #112]	; (8003b2c <HAL_RCC_OscConfig+0x3e4>)
        tickstart = HAL_GetTick();
 8003abc:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003abe:	6833      	ldr	r3, [r6, #0]
 8003ac0:	0199      	lsls	r1, r3, #6
 8003ac2:	d41e      	bmi.n	8003b02 <HAL_RCC_OscConfig+0x3ba>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ac4:	6a22      	ldr	r2, [r4, #32]
 8003ac6:	69e3      	ldr	r3, [r4, #28]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003acc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003ad0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003ad2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003ad6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ad8:	4c14      	ldr	r4, [pc, #80]	; (8003b2c <HAL_RCC_OscConfig+0x3e4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ada:	0852      	lsrs	r2, r2, #1
 8003adc:	3a01      	subs	r2, #1
 8003ade:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003ae2:	6073      	str	r3, [r6, #4]
        __HAL_RCC_PLL_ENABLE();
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003ae8:	f7fe f85c 	bl	8001ba4 <HAL_GetTick>
 8003aec:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aee:	6823      	ldr	r3, [r4, #0]
 8003af0:	019a      	lsls	r2, r3, #6
 8003af2:	f53f ae52 	bmi.w	800379a <HAL_RCC_OscConfig+0x52>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003af6:	f7fe f855 	bl	8001ba4 <HAL_GetTick>
 8003afa:	1b40      	subs	r0, r0, r5
 8003afc:	2802      	cmp	r0, #2
 8003afe:	d9f6      	bls.n	8003aee <HAL_RCC_OscConfig+0x3a6>
 8003b00:	e683      	b.n	800380a <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b02:	f7fe f84f 	bl	8001ba4 <HAL_GetTick>
 8003b06:	1bc0      	subs	r0, r0, r7
 8003b08:	2802      	cmp	r0, #2
 8003b0a:	d9d8      	bls.n	8003abe <HAL_RCC_OscConfig+0x376>
 8003b0c:	e67d      	b.n	800380a <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_PLL_DISABLE();
 8003b0e:	2300      	movs	r3, #0
 8003b10:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003b12:	f7fe f847 	bl	8001ba4 <HAL_GetTick>
 8003b16:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b18:	6833      	ldr	r3, [r6, #0]
 8003b1a:	019b      	lsls	r3, r3, #6
 8003b1c:	f57f ae3d 	bpl.w	800379a <HAL_RCC_OscConfig+0x52>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b20:	f7fe f840 	bl	8001ba4 <HAL_GetTick>
 8003b24:	1b00      	subs	r0, r0, r4
 8003b26:	2802      	cmp	r0, #2
 8003b28:	d9f6      	bls.n	8003b18 <HAL_RCC_OscConfig+0x3d0>
 8003b2a:	e66e      	b.n	800380a <HAL_RCC_OscConfig+0xc2>
 8003b2c:	40023800 	.word	0x40023800
 8003b30:	42470060 	.word	0x42470060
 8003b34:	0800718f 	.word	0x0800718f

08003b38 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b38:	4913      	ldr	r1, [pc, #76]	; (8003b88 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8003b3a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b3c:	688b      	ldr	r3, [r1, #8]
 8003b3e:	f003 030c 	and.w	r3, r3, #12
 8003b42:	2b04      	cmp	r3, #4
 8003b44:	d003      	beq.n	8003b4e <HAL_RCC_GetSysClockFreq+0x16>
 8003b46:	2b08      	cmp	r3, #8
 8003b48:	d003      	beq.n	8003b52 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b4a:	4810      	ldr	r0, [pc, #64]	; (8003b8c <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003b4c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8003b4e:	4810      	ldr	r0, [pc, #64]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x58>)
 8003b50:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b52:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b54:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b56:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b58:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b5c:	bf14      	ite	ne
 8003b5e:	480c      	ldrne	r0, [pc, #48]	; (8003b90 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b60:	480a      	ldreq	r0, [pc, #40]	; (8003b8c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b62:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003b66:	bf18      	it	ne
 8003b68:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b6a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b6e:	fba1 0100 	umull	r0, r1, r1, r0
 8003b72:	f7fc ff87 	bl	8000a84 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003b76:	4b04      	ldr	r3, [pc, #16]	; (8003b88 <HAL_RCC_GetSysClockFreq+0x50>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003b7e:	3301      	adds	r3, #1
 8003b80:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8003b82:	fbb0 f0f3 	udiv	r0, r0, r3
 8003b86:	bd08      	pop	{r3, pc}
 8003b88:	40023800 	.word	0x40023800
 8003b8c:	00f42400 	.word	0x00f42400
 8003b90:	017d7840 	.word	0x017d7840

08003b94 <HAL_RCC_ClockConfig>:
{
 8003b94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b98:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8003b9a:	4604      	mov	r4, r0
 8003b9c:	b910      	cbnz	r0, 8003ba4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8003b9e:	2001      	movs	r0, #1
 8003ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003ba4:	6803      	ldr	r3, [r0, #0]
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	2b0e      	cmp	r3, #14
 8003baa:	d904      	bls.n	8003bb6 <HAL_RCC_ClockConfig+0x22>
 8003bac:	f44f 7110 	mov.w	r1, #576	; 0x240
 8003bb0:	486d      	ldr	r0, [pc, #436]	; (8003d68 <HAL_RCC_ClockConfig+0x1d4>)
 8003bb2:	f7fd fd79 	bl	80016a8 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003bb6:	2d0f      	cmp	r5, #15
 8003bb8:	d904      	bls.n	8003bc4 <HAL_RCC_ClockConfig+0x30>
 8003bba:	f240 2141 	movw	r1, #577	; 0x241
 8003bbe:	486a      	ldr	r0, [pc, #424]	; (8003d68 <HAL_RCC_ClockConfig+0x1d4>)
 8003bc0:	f7fd fd72 	bl	80016a8 <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bc4:	4b69      	ldr	r3, [pc, #420]	; (8003d6c <HAL_RCC_ClockConfig+0x1d8>)
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	f002 020f 	and.w	r2, r2, #15
 8003bcc:	4295      	cmp	r5, r2
 8003bce:	d83d      	bhi.n	8003c4c <HAL_RCC_ClockConfig+0xb8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bd0:	6822      	ldr	r2, [r4, #0]
 8003bd2:	0796      	lsls	r6, r2, #30
 8003bd4:	d442      	bmi.n	8003c5c <HAL_RCC_ClockConfig+0xc8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bd6:	6823      	ldr	r3, [r4, #0]
 8003bd8:	07d9      	lsls	r1, r3, #31
 8003bda:	d46c      	bmi.n	8003cb6 <HAL_RCC_ClockConfig+0x122>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bdc:	4b63      	ldr	r3, [pc, #396]	; (8003d6c <HAL_RCC_ClockConfig+0x1d8>)
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	f002 020f 	and.w	r2, r2, #15
 8003be4:	4295      	cmp	r5, r2
 8003be6:	f0c0 809c 	bcc.w	8003d22 <HAL_RCC_ClockConfig+0x18e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bea:	6823      	ldr	r3, [r4, #0]
 8003bec:	075a      	lsls	r2, r3, #29
 8003bee:	f100 80a1 	bmi.w	8003d34 <HAL_RCC_ClockConfig+0x1a0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bf2:	6823      	ldr	r3, [r4, #0]
 8003bf4:	071b      	lsls	r3, r3, #28
 8003bf6:	d518      	bpl.n	8003c2a <HAL_RCC_ClockConfig+0x96>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8003bf8:	6923      	ldr	r3, [r4, #16]
 8003bfa:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8003bfe:	d00c      	beq.n	8003c1a <HAL_RCC_ClockConfig+0x86>
 8003c00:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003c04:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8003c08:	d007      	beq.n	8003c1a <HAL_RCC_ClockConfig+0x86>
 8003c0a:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003c0e:	d004      	beq.n	8003c1a <HAL_RCC_ClockConfig+0x86>
 8003c10:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 8003c14:	4854      	ldr	r0, [pc, #336]	; (8003d68 <HAL_RCC_ClockConfig+0x1d4>)
 8003c16:	f7fd fd47 	bl	80016a8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c1a:	4a55      	ldr	r2, [pc, #340]	; (8003d70 <HAL_RCC_ClockConfig+0x1dc>)
 8003c1c:	6921      	ldr	r1, [r4, #16]
 8003c1e:	6893      	ldr	r3, [r2, #8]
 8003c20:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8003c24:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003c28:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c2a:	f7ff ff85 	bl	8003b38 <HAL_RCC_GetSysClockFreq>
 8003c2e:	4b50      	ldr	r3, [pc, #320]	; (8003d70 <HAL_RCC_ClockConfig+0x1dc>)
 8003c30:	4a50      	ldr	r2, [pc, #320]	; (8003d74 <HAL_RCC_ClockConfig+0x1e0>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003c38:	5cd3      	ldrb	r3, [r2, r3]
 8003c3a:	40d8      	lsrs	r0, r3
 8003c3c:	4b4e      	ldr	r3, [pc, #312]	; (8003d78 <HAL_RCC_ClockConfig+0x1e4>)
 8003c3e:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003c40:	2000      	movs	r0, #0
 8003c42:	f7fd ff65 	bl	8001b10 <HAL_InitTick>
  return HAL_OK;
 8003c46:	2000      	movs	r0, #0
 8003c48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c4c:	b2ea      	uxtb	r2, r5
 8003c4e:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 030f 	and.w	r3, r3, #15
 8003c56:	429d      	cmp	r5, r3
 8003c58:	d1a1      	bne.n	8003b9e <HAL_RCC_ClockConfig+0xa>
 8003c5a:	e7b9      	b.n	8003bd0 <HAL_RCC_ClockConfig+0x3c>
 8003c5c:	4b44      	ldr	r3, [pc, #272]	; (8003d70 <HAL_RCC_ClockConfig+0x1dc>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c5e:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c62:	bf1e      	ittt	ne
 8003c64:	6899      	ldrne	r1, [r3, #8]
 8003c66:	f441 51e0 	orrne.w	r1, r1, #7168	; 0x1c00
 8003c6a:	6099      	strne	r1, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c6c:	0710      	lsls	r0, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c6e:	bf42      	ittt	mi
 8003c70:	689a      	ldrmi	r2, [r3, #8]
 8003c72:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8003c76:	609a      	strmi	r2, [r3, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8003c78:	68a3      	ldr	r3, [r4, #8]
 8003c7a:	f033 0280 	bics.w	r2, r3, #128	; 0x80
 8003c7e:	d012      	beq.n	8003ca6 <HAL_RCC_ClockConfig+0x112>
 8003c80:	f023 0220 	bic.w	r2, r3, #32
 8003c84:	2a90      	cmp	r2, #144	; 0x90
 8003c86:	d00e      	beq.n	8003ca6 <HAL_RCC_ClockConfig+0x112>
 8003c88:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003c8c:	2aa0      	cmp	r2, #160	; 0xa0
 8003c8e:	d00a      	beq.n	8003ca6 <HAL_RCC_ClockConfig+0x112>
 8003c90:	f023 0210 	bic.w	r2, r3, #16
 8003c94:	2ac0      	cmp	r2, #192	; 0xc0
 8003c96:	d006      	beq.n	8003ca6 <HAL_RCC_ClockConfig+0x112>
 8003c98:	2bf0      	cmp	r3, #240	; 0xf0
 8003c9a:	d004      	beq.n	8003ca6 <HAL_RCC_ClockConfig+0x112>
 8003c9c:	f44f 7119 	mov.w	r1, #612	; 0x264
 8003ca0:	4831      	ldr	r0, [pc, #196]	; (8003d68 <HAL_RCC_ClockConfig+0x1d4>)
 8003ca2:	f7fd fd01 	bl	80016a8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ca6:	4a32      	ldr	r2, [pc, #200]	; (8003d70 <HAL_RCC_ClockConfig+0x1dc>)
 8003ca8:	68a1      	ldr	r1, [r4, #8]
 8003caa:	6893      	ldr	r3, [r2, #8]
 8003cac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003cb0:	430b      	orrs	r3, r1
 8003cb2:	6093      	str	r3, [r2, #8]
 8003cb4:	e78f      	b.n	8003bd6 <HAL_RCC_ClockConfig+0x42>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003cb6:	6863      	ldr	r3, [r4, #4]
 8003cb8:	2b03      	cmp	r3, #3
 8003cba:	d904      	bls.n	8003cc6 <HAL_RCC_ClockConfig+0x132>
 8003cbc:	f240 216b 	movw	r1, #619	; 0x26b
 8003cc0:	4829      	ldr	r0, [pc, #164]	; (8003d68 <HAL_RCC_ClockConfig+0x1d4>)
 8003cc2:	f7fd fcf1 	bl	80016a8 <assert_failed>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cc6:	6862      	ldr	r2, [r4, #4]
 8003cc8:	4b29      	ldr	r3, [pc, #164]	; (8003d70 <HAL_RCC_ClockConfig+0x1dc>)
 8003cca:	2a01      	cmp	r2, #1
 8003ccc:	d11f      	bne.n	8003d0e <HAL_RCC_ClockConfig+0x17a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd4:	f43f af63 	beq.w	8003b9e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cd8:	4e25      	ldr	r6, [pc, #148]	; (8003d70 <HAL_RCC_ClockConfig+0x1dc>)
 8003cda:	68b3      	ldr	r3, [r6, #8]
 8003cdc:	f023 0303 	bic.w	r3, r3, #3
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003ce4:	f7fd ff5e 	bl	8001ba4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ce8:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8003cec:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cee:	68b3      	ldr	r3, [r6, #8]
 8003cf0:	6862      	ldr	r2, [r4, #4]
 8003cf2:	f003 030c 	and.w	r3, r3, #12
 8003cf6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003cfa:	f43f af6f 	beq.w	8003bdc <HAL_RCC_ClockConfig+0x48>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cfe:	f7fd ff51 	bl	8001ba4 <HAL_GetTick>
 8003d02:	1bc0      	subs	r0, r0, r7
 8003d04:	4540      	cmp	r0, r8
 8003d06:	d9f2      	bls.n	8003cee <HAL_RCC_ClockConfig+0x15a>
        return HAL_TIMEOUT;
 8003d08:	2003      	movs	r0, #3
}
 8003d0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d0e:	1e91      	subs	r1, r2, #2
 8003d10:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d12:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d14:	d802      	bhi.n	8003d1c <HAL_RCC_ClockConfig+0x188>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d16:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003d1a:	e7db      	b.n	8003cd4 <HAL_RCC_ClockConfig+0x140>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d1c:	f013 0f02 	tst.w	r3, #2
 8003d20:	e7d8      	b.n	8003cd4 <HAL_RCC_ClockConfig+0x140>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d22:	b2ea      	uxtb	r2, r5
 8003d24:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 030f 	and.w	r3, r3, #15
 8003d2c:	429d      	cmp	r5, r3
 8003d2e:	f47f af36 	bne.w	8003b9e <HAL_RCC_ClockConfig+0xa>
 8003d32:	e75a      	b.n	8003bea <HAL_RCC_ClockConfig+0x56>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003d34:	68e3      	ldr	r3, [r4, #12]
 8003d36:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8003d3a:	d00c      	beq.n	8003d56 <HAL_RCC_ClockConfig+0x1c2>
 8003d3c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003d40:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8003d44:	d007      	beq.n	8003d56 <HAL_RCC_ClockConfig+0x1c2>
 8003d46:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003d4a:	d004      	beq.n	8003d56 <HAL_RCC_ClockConfig+0x1c2>
 8003d4c:	f240 21a9 	movw	r1, #681	; 0x2a9
 8003d50:	4805      	ldr	r0, [pc, #20]	; (8003d68 <HAL_RCC_ClockConfig+0x1d4>)
 8003d52:	f7fd fca9 	bl	80016a8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d56:	4a06      	ldr	r2, [pc, #24]	; (8003d70 <HAL_RCC_ClockConfig+0x1dc>)
 8003d58:	68e1      	ldr	r1, [r4, #12]
 8003d5a:	6893      	ldr	r3, [r2, #8]
 8003d5c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8003d60:	430b      	orrs	r3, r1
 8003d62:	6093      	str	r3, [r2, #8]
 8003d64:	e745      	b.n	8003bf2 <HAL_RCC_ClockConfig+0x5e>
 8003d66:	bf00      	nop
 8003d68:	0800718f 	.word	0x0800718f
 8003d6c:	40023c00 	.word	0x40023c00
 8003d70:	40023800 	.word	0x40023800
 8003d74:	08007058 	.word	0x08007058
 8003d78:	20000000 	.word	0x20000000

08003d7c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d7c:	4b04      	ldr	r3, [pc, #16]	; (8003d90 <HAL_RCC_GetPCLK1Freq+0x14>)
 8003d7e:	4a05      	ldr	r2, [pc, #20]	; (8003d94 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003d86:	5cd3      	ldrb	r3, [r2, r3]
 8003d88:	4a03      	ldr	r2, [pc, #12]	; (8003d98 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003d8a:	6810      	ldr	r0, [r2, #0]
}
 8003d8c:	40d8      	lsrs	r0, r3
 8003d8e:	4770      	bx	lr
 8003d90:	40023800 	.word	0x40023800
 8003d94:	08007068 	.word	0x08007068
 8003d98:	20000000 	.word	0x20000000

08003d9c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003d9c:	4b04      	ldr	r3, [pc, #16]	; (8003db0 <HAL_RCC_GetPCLK2Freq+0x14>)
 8003d9e:	4a05      	ldr	r2, [pc, #20]	; (8003db4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003da6:	5cd3      	ldrb	r3, [r2, r3]
 8003da8:	4a03      	ldr	r2, [pc, #12]	; (8003db8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003daa:	6810      	ldr	r0, [r2, #0]
}
 8003dac:	40d8      	lsrs	r0, r3
 8003dae:	4770      	bx	lr
 8003db0:	40023800 	.word	0x40023800
 8003db4:	08007068 	.word	0x08007068
 8003db8:	20000000 	.word	0x20000000

08003dbc <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dbc:	6a03      	ldr	r3, [r0, #32]
 8003dbe:	f023 0301 	bic.w	r3, r3, #1
{
 8003dc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dc6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dc8:	6a05      	ldr	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dca:	f8d0 8004 	ldr.w	r8, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003dce:	6986      	ldr	r6, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003dd0:	680b      	ldr	r3, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003dd2:	f026 0673 	bic.w	r6, r6, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003dd6:	431e      	orrs	r6, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003dd8:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8003dda:	f025 0502 	bic.w	r5, r5, #2
  tmpccer |= OC_Config->OCPolarity;
 8003dde:	431d      	orrs	r5, r3

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003de0:	4b1f      	ldr	r3, [pc, #124]	; (8003e60 <TIM_OC1_SetConfig+0xa4>)
 8003de2:	4298      	cmp	r0, r3
{
 8003de4:	4604      	mov	r4, r0
 8003de6:	460f      	mov	r7, r1
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003de8:	d003      	beq.n	8003df2 <TIM_OC1_SetConfig+0x36>
 8003dea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003dee:	4298      	cmp	r0, r3
 8003df0:	d12e      	bne.n	8003e50 <TIM_OC1_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f033 0308 	bics.w	r3, r3, #8
 8003df8:	d004      	beq.n	8003e04 <TIM_OC1_SetConfig+0x48>
 8003dfa:	f241 61ed 	movw	r1, #5869	; 0x16ed
 8003dfe:	4819      	ldr	r0, [pc, #100]	; (8003e64 <TIM_OC1_SetConfig+0xa8>)
 8003e00:	f7fd fc52 	bl	80016a8 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e04:	68fb      	ldr	r3, [r7, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e06:	f025 0508 	bic.w	r5, r5, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003e0a:	431d      	orrs	r5, r3
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e0c:	4b14      	ldr	r3, [pc, #80]	; (8003e60 <TIM_OC1_SetConfig+0xa4>)
 8003e0e:	429c      	cmp	r4, r3
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e10:	f025 0504 	bic.w	r5, r5, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e14:	d003      	beq.n	8003e1e <TIM_OC1_SetConfig+0x62>
 8003e16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003e1a:	429c      	cmp	r4, r3
 8003e1c:	d118      	bne.n	8003e50 <TIM_OC1_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8003e24:	d004      	beq.n	8003e30 <TIM_OC1_SetConfig+0x74>
 8003e26:	f241 61fa 	movw	r1, #5882	; 0x16fa
 8003e2a:	480e      	ldr	r0, [pc, #56]	; (8003e64 <TIM_OC1_SetConfig+0xa8>)
 8003e2c:	f7fd fc3c 	bl	80016a8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8003e36:	d004      	beq.n	8003e42 <TIM_OC1_SetConfig+0x86>
 8003e38:	f241 61fb 	movw	r1, #5883	; 0x16fb
 8003e3c:	4809      	ldr	r0, [pc, #36]	; (8003e64 <TIM_OC1_SetConfig+0xa8>)
 8003e3e:	f7fd fc33 	bl	80016a8 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e46:	f428 7840 	bic.w	r8, r8, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	ea43 0808 	orr.w	r8, r3, r8

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e50:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 8003e52:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003e56:	61a6      	str	r6, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003e58:	6363      	str	r3, [r4, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e5a:	6225      	str	r5, [r4, #32]
 8003e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e60:	40010000 	.word	0x40010000
 8003e64:	080071c7 	.word	0x080071c7

08003e68 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003e68:	6a03      	ldr	r3, [r0, #32]
 8003e6a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
{
 8003e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003e72:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e74:	6a05      	ldr	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e76:	f8d0 8004 	ldr.w	r8, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e7a:	69c6      	ldr	r6, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e7c:	680b      	ldr	r3, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003e7e:	f026 0673 	bic.w	r6, r6, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003e82:	431e      	orrs	r6, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003e84:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8003e86:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003e8a:	ea45 2503 	orr.w	r5, r5, r3, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003e8e:	4b20      	ldr	r3, [pc, #128]	; (8003f10 <TIM_OC3_SetConfig+0xa8>)
 8003e90:	4298      	cmp	r0, r3
{
 8003e92:	4604      	mov	r4, r0
 8003e94:	460f      	mov	r7, r1
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003e96:	d003      	beq.n	8003ea0 <TIM_OC3_SetConfig+0x38>
 8003e98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003e9c:	4298      	cmp	r0, r3
 8003e9e:	d12f      	bne.n	8003f00 <TIM_OC3_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f033 0308 	bics.w	r3, r3, #8
 8003ea6:	d004      	beq.n	8003eb2 <TIM_OC3_SetConfig+0x4a>
 8003ea8:	f241 7183 	movw	r1, #6019	; 0x1783
 8003eac:	4819      	ldr	r0, [pc, #100]	; (8003f14 <TIM_OC3_SetConfig+0xac>)
 8003eae:	f7fd fbfb 	bl	80016a8 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003eb4:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003eb8:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ebc:	4b14      	ldr	r3, [pc, #80]	; (8003f10 <TIM_OC3_SetConfig+0xa8>)
 8003ebe:	429c      	cmp	r4, r3
    tmpccer &= ~TIM_CCER_CC3NE;
 8003ec0:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ec4:	d003      	beq.n	8003ece <TIM_OC3_SetConfig+0x66>
 8003ec6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003eca:	429c      	cmp	r4, r3
 8003ecc:	d118      	bne.n	8003f00 <TIM_OC3_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8003ed4:	d004      	beq.n	8003ee0 <TIM_OC3_SetConfig+0x78>
 8003ed6:	f241 7190 	movw	r1, #6032	; 0x1790
 8003eda:	480e      	ldr	r0, [pc, #56]	; (8003f14 <TIM_OC3_SetConfig+0xac>)
 8003edc:	f7fd fbe4 	bl	80016a8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8003ee6:	d004      	beq.n	8003ef2 <TIM_OC3_SetConfig+0x8a>
 8003ee8:	f241 7191 	movw	r1, #6033	; 0x1791
 8003eec:	4809      	ldr	r0, [pc, #36]	; (8003f14 <TIM_OC3_SetConfig+0xac>)
 8003eee:	f7fd fbdb 	bl	80016a8 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003ef2:	697b      	ldr	r3, [r7, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003ef4:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ef6:	f428 5840 	bic.w	r8, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003efa:	4313      	orrs	r3, r2
 8003efc:	ea48 1803 	orr.w	r8, r8, r3, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f00:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 8003f02:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003f06:	61e6      	str	r6, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003f08:	63e3      	str	r3, [r4, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f0a:	6225      	str	r5, [r4, #32]
 8003f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f10:	40010000 	.word	0x40010000
 8003f14:	080071c7 	.word	0x080071c7

08003f18 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f18:	6a03      	ldr	r3, [r0, #32]
 8003f1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
{
 8003f1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f22:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f24:	6a05      	ldr	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f26:	f8d0 8004 	ldr.w	r8, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f2a:	69c7      	ldr	r7, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f2c:	680b      	ldr	r3, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003f2e:	f427 47e6 	bic.w	r7, r7, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f32:	ea47 2703 	orr.w	r7, r7, r3, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f36:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8003f38:	f425 5500 	bic.w	r5, r5, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f3c:	ea45 3503 	orr.w	r5, r5, r3, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f40:	4b0f      	ldr	r3, [pc, #60]	; (8003f80 <TIM_OC4_SetConfig+0x68>)
 8003f42:	4298      	cmp	r0, r3
{
 8003f44:	4604      	mov	r4, r0
 8003f46:	460e      	mov	r6, r1
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f48:	d003      	beq.n	8003f52 <TIM_OC4_SetConfig+0x3a>
 8003f4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f4e:	4298      	cmp	r0, r3
 8003f50:	d10d      	bne.n	8003f6e <TIM_OC4_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8003f52:	6973      	ldr	r3, [r6, #20]
 8003f54:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8003f58:	d004      	beq.n	8003f64 <TIM_OC4_SetConfig+0x4c>
 8003f5a:	f241 71cf 	movw	r1, #6095	; 0x17cf
 8003f5e:	4809      	ldr	r0, [pc, #36]	; (8003f84 <TIM_OC4_SetConfig+0x6c>)
 8003f60:	f7fd fba2 	bl	80016a8 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f64:	6973      	ldr	r3, [r6, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003f66:	f428 4880 	bic.w	r8, r8, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f6a:	ea48 1883 	orr.w	r8, r8, r3, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f6e:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 8003f70:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003f74:	61e7      	str	r7, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8003f76:	6423      	str	r3, [r4, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f78:	6225      	str	r5, [r4, #32]
 8003f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f7e:	bf00      	nop
 8003f80:	40010000 	.word	0x40010000
 8003f84:	080071c7 	.word	0x080071c7

08003f88 <HAL_TIM_Base_Start_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003f88:	6803      	ldr	r3, [r0, #0]
 8003f8a:	4a26      	ldr	r2, [pc, #152]	; (8004024 <HAL_TIM_Base_Start_IT+0x9c>)
 8003f8c:	4293      	cmp	r3, r2
{
 8003f8e:	b510      	push	{r4, lr}
 8003f90:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003f92:	d037      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x7c>
 8003f94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f98:	d034      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x7c>
 8003f9a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d030      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x7c>
 8003fa2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d02c      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x7c>
 8003faa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d028      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x7c>
 8003fb2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d024      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x7c>
 8003fba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d020      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x7c>
 8003fc2:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d01c      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x7c>
 8003fca:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d018      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x7c>
 8003fd2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d014      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x7c>
 8003fda:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d010      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x7c>
 8003fe2:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d00c      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x7c>
 8003fea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d008      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x7c>
 8003ff2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d004      	beq.n	8004004 <HAL_TIM_Base_Start_IT+0x7c>
 8003ffa:	f240 11b1 	movw	r1, #433	; 0x1b1
 8003ffe:	480a      	ldr	r0, [pc, #40]	; (8004028 <HAL_TIM_Base_Start_IT+0xa0>)
 8004000:	f7fd fb52 	bl	80016a8 <assert_failed>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004004:	6823      	ldr	r3, [r4, #0]
 8004006:	68da      	ldr	r2, [r3, #12]
 8004008:	f042 0201 	orr.w	r2, r2, #1
 800400c:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800400e:	689a      	ldr	r2, [r3, #8]
 8004010:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004014:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8004016:	bf1e      	ittt	ne
 8004018:	681a      	ldrne	r2, [r3, #0]
 800401a:	f042 0201 	orrne.w	r2, r2, #1
 800401e:	601a      	strne	r2, [r3, #0]
}
 8004020:	2000      	movs	r0, #0
 8004022:	bd10      	pop	{r4, pc}
 8004024:	40010000 	.word	0x40010000
 8004028:	080071c7 	.word	0x080071c7

0800402c <HAL_TIM_OC_MspInit>:
 800402c:	4770      	bx	lr

0800402e <HAL_TIM_PWM_MspInit>:
 800402e:	4770      	bx	lr

08004030 <HAL_TIM_OC_DelayElapsedCallback>:
 8004030:	4770      	bx	lr

08004032 <HAL_TIM_IC_CaptureCallback>:
 8004032:	4770      	bx	lr

08004034 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004034:	4770      	bx	lr

08004036 <HAL_TIM_TriggerCallback>:
 8004036:	4770      	bx	lr

08004038 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004038:	6803      	ldr	r3, [r0, #0]
 800403a:	691a      	ldr	r2, [r3, #16]
 800403c:	0791      	lsls	r1, r2, #30
{
 800403e:	b510      	push	{r4, lr}
 8004040:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004042:	d50e      	bpl.n	8004062 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004044:	68da      	ldr	r2, [r3, #12]
 8004046:	0792      	lsls	r2, r2, #30
 8004048:	d50b      	bpl.n	8004062 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800404a:	f06f 0202 	mvn.w	r2, #2
 800404e:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004050:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004052:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004054:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004056:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004058:	d077      	beq.n	800414a <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 800405a:	f7ff ffea 	bl	8004032 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800405e:	2300      	movs	r3, #0
 8004060:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004062:	6823      	ldr	r3, [r4, #0]
 8004064:	691a      	ldr	r2, [r3, #16]
 8004066:	0750      	lsls	r0, r2, #29
 8004068:	d510      	bpl.n	800408c <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800406a:	68da      	ldr	r2, [r3, #12]
 800406c:	0751      	lsls	r1, r2, #29
 800406e:	d50d      	bpl.n	800408c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004070:	f06f 0204 	mvn.w	r2, #4
 8004074:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004076:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004078:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800407a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800407e:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8004080:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004082:	d068      	beq.n	8004156 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8004084:	f7ff ffd5 	bl	8004032 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004088:	2300      	movs	r3, #0
 800408a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800408c:	6823      	ldr	r3, [r4, #0]
 800408e:	691a      	ldr	r2, [r3, #16]
 8004090:	0712      	lsls	r2, r2, #28
 8004092:	d50f      	bpl.n	80040b4 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004094:	68da      	ldr	r2, [r3, #12]
 8004096:	0710      	lsls	r0, r2, #28
 8004098:	d50c      	bpl.n	80040b4 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800409a:	f06f 0208 	mvn.w	r2, #8
 800409e:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040a0:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040a2:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040a4:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040a6:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80040a8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040aa:	d05a      	beq.n	8004162 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80040ac:	f7ff ffc1 	bl	8004032 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040b0:	2300      	movs	r3, #0
 80040b2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040b4:	6823      	ldr	r3, [r4, #0]
 80040b6:	691a      	ldr	r2, [r3, #16]
 80040b8:	06d2      	lsls	r2, r2, #27
 80040ba:	d510      	bpl.n	80040de <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040bc:	68da      	ldr	r2, [r3, #12]
 80040be:	06d0      	lsls	r0, r2, #27
 80040c0:	d50d      	bpl.n	80040de <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040c2:	f06f 0210 	mvn.w	r2, #16
 80040c6:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040c8:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040ca:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040cc:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040d0:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80040d2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040d4:	d04b      	beq.n	800416e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80040d6:	f7ff ffac 	bl	8004032 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040da:	2300      	movs	r3, #0
 80040dc:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040de:	6823      	ldr	r3, [r4, #0]
 80040e0:	691a      	ldr	r2, [r3, #16]
 80040e2:	07d1      	lsls	r1, r2, #31
 80040e4:	d508      	bpl.n	80040f8 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80040e6:	68da      	ldr	r2, [r3, #12]
 80040e8:	07d2      	lsls	r2, r2, #31
 80040ea:	d505      	bpl.n	80040f8 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80040ec:	f06f 0201 	mvn.w	r2, #1
 80040f0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80040f2:	4620      	mov	r0, r4
 80040f4:	f7fd fcc0 	bl	8001a78 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80040f8:	6823      	ldr	r3, [r4, #0]
 80040fa:	691a      	ldr	r2, [r3, #16]
 80040fc:	0610      	lsls	r0, r2, #24
 80040fe:	d508      	bpl.n	8004112 <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004100:	68da      	ldr	r2, [r3, #12]
 8004102:	0611      	lsls	r1, r2, #24
 8004104:	d505      	bpl.n	8004112 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004106:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800410a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800410c:	4620      	mov	r0, r4
 800410e:	f001 f86a 	bl	80051e6 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004112:	6823      	ldr	r3, [r4, #0]
 8004114:	691a      	ldr	r2, [r3, #16]
 8004116:	0652      	lsls	r2, r2, #25
 8004118:	d508      	bpl.n	800412c <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800411a:	68da      	ldr	r2, [r3, #12]
 800411c:	0650      	lsls	r0, r2, #25
 800411e:	d505      	bpl.n	800412c <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004120:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004124:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004126:	4620      	mov	r0, r4
 8004128:	f7ff ff85 	bl	8004036 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800412c:	6823      	ldr	r3, [r4, #0]
 800412e:	691a      	ldr	r2, [r3, #16]
 8004130:	0691      	lsls	r1, r2, #26
 8004132:	d522      	bpl.n	800417a <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004134:	68da      	ldr	r2, [r3, #12]
 8004136:	0692      	lsls	r2, r2, #26
 8004138:	d51f      	bpl.n	800417a <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800413a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800413e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004140:	611a      	str	r2, [r3, #16]
}
 8004142:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8004146:	f001 b84d 	b.w	80051e4 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800414a:	f7ff ff71 	bl	8004030 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800414e:	4620      	mov	r0, r4
 8004150:	f7ff ff70 	bl	8004034 <HAL_TIM_PWM_PulseFinishedCallback>
 8004154:	e783      	b.n	800405e <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004156:	f7ff ff6b 	bl	8004030 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800415a:	4620      	mov	r0, r4
 800415c:	f7ff ff6a 	bl	8004034 <HAL_TIM_PWM_PulseFinishedCallback>
 8004160:	e792      	b.n	8004088 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004162:	f7ff ff65 	bl	8004030 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004166:	4620      	mov	r0, r4
 8004168:	f7ff ff64 	bl	8004034 <HAL_TIM_PWM_PulseFinishedCallback>
 800416c:	e7a0      	b.n	80040b0 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800416e:	f7ff ff5f 	bl	8004030 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004172:	4620      	mov	r0, r4
 8004174:	f7ff ff5e 	bl	8004034 <HAL_TIM_PWM_PulseFinishedCallback>
 8004178:	e7af      	b.n	80040da <HAL_TIM_IRQHandler+0xa2>
 800417a:	bd10      	pop	{r4, pc}

0800417c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800417c:	4a30      	ldr	r2, [pc, #192]	; (8004240 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800417e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004180:	4290      	cmp	r0, r2
 8004182:	d012      	beq.n	80041aa <TIM_Base_SetConfig+0x2e>
 8004184:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004188:	d00f      	beq.n	80041aa <TIM_Base_SetConfig+0x2e>
 800418a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800418e:	4290      	cmp	r0, r2
 8004190:	d00b      	beq.n	80041aa <TIM_Base_SetConfig+0x2e>
 8004192:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004196:	4290      	cmp	r0, r2
 8004198:	d007      	beq.n	80041aa <TIM_Base_SetConfig+0x2e>
 800419a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800419e:	4290      	cmp	r0, r2
 80041a0:	d003      	beq.n	80041aa <TIM_Base_SetConfig+0x2e>
 80041a2:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80041a6:	4290      	cmp	r0, r2
 80041a8:	d119      	bne.n	80041de <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 80041aa:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80041b0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041b2:	4a23      	ldr	r2, [pc, #140]	; (8004240 <TIM_Base_SetConfig+0xc4>)
 80041b4:	4290      	cmp	r0, r2
 80041b6:	d029      	beq.n	800420c <TIM_Base_SetConfig+0x90>
 80041b8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80041bc:	d026      	beq.n	800420c <TIM_Base_SetConfig+0x90>
 80041be:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80041c2:	4290      	cmp	r0, r2
 80041c4:	d022      	beq.n	800420c <TIM_Base_SetConfig+0x90>
 80041c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80041ca:	4290      	cmp	r0, r2
 80041cc:	d01e      	beq.n	800420c <TIM_Base_SetConfig+0x90>
 80041ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80041d2:	4290      	cmp	r0, r2
 80041d4:	d01a      	beq.n	800420c <TIM_Base_SetConfig+0x90>
 80041d6:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80041da:	4290      	cmp	r0, r2
 80041dc:	d016      	beq.n	800420c <TIM_Base_SetConfig+0x90>
 80041de:	4a19      	ldr	r2, [pc, #100]	; (8004244 <TIM_Base_SetConfig+0xc8>)
 80041e0:	4290      	cmp	r0, r2
 80041e2:	d013      	beq.n	800420c <TIM_Base_SetConfig+0x90>
 80041e4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80041e8:	4290      	cmp	r0, r2
 80041ea:	d00f      	beq.n	800420c <TIM_Base_SetConfig+0x90>
 80041ec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80041f0:	4290      	cmp	r0, r2
 80041f2:	d00b      	beq.n	800420c <TIM_Base_SetConfig+0x90>
 80041f4:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80041f8:	4290      	cmp	r0, r2
 80041fa:	d007      	beq.n	800420c <TIM_Base_SetConfig+0x90>
 80041fc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004200:	4290      	cmp	r0, r2
 8004202:	d003      	beq.n	800420c <TIM_Base_SetConfig+0x90>
 8004204:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004208:	4290      	cmp	r0, r2
 800420a:	d103      	bne.n	8004214 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800420c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800420e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004212:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004214:	694a      	ldr	r2, [r1, #20]
 8004216:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800421a:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800421c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800421e:	688b      	ldr	r3, [r1, #8]
 8004220:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004222:	680b      	ldr	r3, [r1, #0]
 8004224:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004226:	4b06      	ldr	r3, [pc, #24]	; (8004240 <TIM_Base_SetConfig+0xc4>)
 8004228:	4298      	cmp	r0, r3
 800422a:	d003      	beq.n	8004234 <TIM_Base_SetConfig+0xb8>
 800422c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004230:	4298      	cmp	r0, r3
 8004232:	d101      	bne.n	8004238 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8004234:	690b      	ldr	r3, [r1, #16]
 8004236:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004238:	2301      	movs	r3, #1
 800423a:	6143      	str	r3, [r0, #20]
 800423c:	4770      	bx	lr
 800423e:	bf00      	nop
 8004240:	40010000 	.word	0x40010000
 8004244:	40014000 	.word	0x40014000

08004248 <HAL_TIM_Base_Init>:
{
 8004248:	b510      	push	{r4, lr}
  if (htim == NULL)
 800424a:	4604      	mov	r4, r0
 800424c:	2800      	cmp	r0, #0
 800424e:	d075      	beq.n	800433c <HAL_TIM_Base_Init+0xf4>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004250:	6803      	ldr	r3, [r0, #0]
 8004252:	4a3b      	ldr	r2, [pc, #236]	; (8004340 <HAL_TIM_Base_Init+0xf8>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d037      	beq.n	80042c8 <HAL_TIM_Base_Init+0x80>
 8004258:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800425c:	d034      	beq.n	80042c8 <HAL_TIM_Base_Init+0x80>
 800425e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004262:	4293      	cmp	r3, r2
 8004264:	d030      	beq.n	80042c8 <HAL_TIM_Base_Init+0x80>
 8004266:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800426a:	4293      	cmp	r3, r2
 800426c:	d02c      	beq.n	80042c8 <HAL_TIM_Base_Init+0x80>
 800426e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004272:	4293      	cmp	r3, r2
 8004274:	d028      	beq.n	80042c8 <HAL_TIM_Base_Init+0x80>
 8004276:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800427a:	4293      	cmp	r3, r2
 800427c:	d024      	beq.n	80042c8 <HAL_TIM_Base_Init+0x80>
 800427e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004282:	4293      	cmp	r3, r2
 8004284:	d020      	beq.n	80042c8 <HAL_TIM_Base_Init+0x80>
 8004286:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 800428a:	4293      	cmp	r3, r2
 800428c:	d01c      	beq.n	80042c8 <HAL_TIM_Base_Init+0x80>
 800428e:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8004292:	4293      	cmp	r3, r2
 8004294:	d018      	beq.n	80042c8 <HAL_TIM_Base_Init+0x80>
 8004296:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800429a:	4293      	cmp	r3, r2
 800429c:	d014      	beq.n	80042c8 <HAL_TIM_Base_Init+0x80>
 800429e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d010      	beq.n	80042c8 <HAL_TIM_Base_Init+0x80>
 80042a6:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d00c      	beq.n	80042c8 <HAL_TIM_Base_Init+0x80>
 80042ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d008      	beq.n	80042c8 <HAL_TIM_Base_Init+0x80>
 80042b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d004      	beq.n	80042c8 <HAL_TIM_Base_Init+0x80>
 80042be:	f44f 7185 	mov.w	r1, #266	; 0x10a
 80042c2:	4820      	ldr	r0, [pc, #128]	; (8004344 <HAL_TIM_Base_Init+0xfc>)
 80042c4:	f7fd f9f0 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80042c8:	68a3      	ldr	r3, [r4, #8]
 80042ca:	f033 0210 	bics.w	r2, r3, #16
 80042ce:	d00a      	beq.n	80042e6 <HAL_TIM_Base_Init+0x9e>
 80042d0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80042d4:	2a20      	cmp	r2, #32
 80042d6:	d006      	beq.n	80042e6 <HAL_TIM_Base_Init+0x9e>
 80042d8:	2b40      	cmp	r3, #64	; 0x40
 80042da:	d004      	beq.n	80042e6 <HAL_TIM_Base_Init+0x9e>
 80042dc:	f240 110b 	movw	r1, #267	; 0x10b
 80042e0:	4818      	ldr	r0, [pc, #96]	; (8004344 <HAL_TIM_Base_Init+0xfc>)
 80042e2:	f7fd f9e1 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80042e6:	6923      	ldr	r3, [r4, #16]
 80042e8:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80042ec:	d007      	beq.n	80042fe <HAL_TIM_Base_Init+0xb6>
 80042ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042f2:	d004      	beq.n	80042fe <HAL_TIM_Base_Init+0xb6>
 80042f4:	f44f 7186 	mov.w	r1, #268	; 0x10c
 80042f8:	4812      	ldr	r0, [pc, #72]	; (8004344 <HAL_TIM_Base_Init+0xfc>)
 80042fa:	f7fd f9d5 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80042fe:	69a3      	ldr	r3, [r4, #24]
 8004300:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8004304:	d004      	beq.n	8004310 <HAL_TIM_Base_Init+0xc8>
 8004306:	f240 110d 	movw	r1, #269	; 0x10d
 800430a:	480e      	ldr	r0, [pc, #56]	; (8004344 <HAL_TIM_Base_Init+0xfc>)
 800430c:	f7fd f9cc 	bl	80016a8 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004310:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004314:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004318:	b923      	cbnz	r3, 8004324 <HAL_TIM_Base_Init+0xdc>
    htim->Lock = HAL_UNLOCKED;
 800431a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800431e:	4620      	mov	r0, r4
 8004320:	f7fd fa8c 	bl	800183c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004324:	2302      	movs	r3, #2
 8004326:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800432a:	6820      	ldr	r0, [r4, #0]
 800432c:	1d21      	adds	r1, r4, #4
 800432e:	f7ff ff25 	bl	800417c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8004332:	2301      	movs	r3, #1
 8004334:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004338:	2000      	movs	r0, #0
 800433a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800433c:	2001      	movs	r0, #1
}
 800433e:	bd10      	pop	{r4, pc}
 8004340:	40010000 	.word	0x40010000
 8004344:	080071c7 	.word	0x080071c7

08004348 <HAL_TIM_OC_Init>:
{
 8004348:	b510      	push	{r4, lr}
  if (htim == NULL)
 800434a:	4604      	mov	r4, r0
 800434c:	2800      	cmp	r0, #0
 800434e:	d075      	beq.n	800443c <HAL_TIM_OC_Init+0xf4>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004350:	6803      	ldr	r3, [r0, #0]
 8004352:	4a3b      	ldr	r2, [pc, #236]	; (8004440 <HAL_TIM_OC_Init+0xf8>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d037      	beq.n	80043c8 <HAL_TIM_OC_Init+0x80>
 8004358:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800435c:	d034      	beq.n	80043c8 <HAL_TIM_OC_Init+0x80>
 800435e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004362:	4293      	cmp	r3, r2
 8004364:	d030      	beq.n	80043c8 <HAL_TIM_OC_Init+0x80>
 8004366:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800436a:	4293      	cmp	r3, r2
 800436c:	d02c      	beq.n	80043c8 <HAL_TIM_OC_Init+0x80>
 800436e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004372:	4293      	cmp	r3, r2
 8004374:	d028      	beq.n	80043c8 <HAL_TIM_OC_Init+0x80>
 8004376:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800437a:	4293      	cmp	r3, r2
 800437c:	d024      	beq.n	80043c8 <HAL_TIM_OC_Init+0x80>
 800437e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004382:	4293      	cmp	r3, r2
 8004384:	d020      	beq.n	80043c8 <HAL_TIM_OC_Init+0x80>
 8004386:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 800438a:	4293      	cmp	r3, r2
 800438c:	d01c      	beq.n	80043c8 <HAL_TIM_OC_Init+0x80>
 800438e:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8004392:	4293      	cmp	r3, r2
 8004394:	d018      	beq.n	80043c8 <HAL_TIM_OC_Init+0x80>
 8004396:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800439a:	4293      	cmp	r3, r2
 800439c:	d014      	beq.n	80043c8 <HAL_TIM_OC_Init+0x80>
 800439e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d010      	beq.n	80043c8 <HAL_TIM_OC_Init+0x80>
 80043a6:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d00c      	beq.n	80043c8 <HAL_TIM_OC_Init+0x80>
 80043ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d008      	beq.n	80043c8 <HAL_TIM_OC_Init+0x80>
 80043b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d004      	beq.n	80043c8 <HAL_TIM_OC_Init+0x80>
 80043be:	f240 2156 	movw	r1, #598	; 0x256
 80043c2:	4820      	ldr	r0, [pc, #128]	; (8004444 <HAL_TIM_OC_Init+0xfc>)
 80043c4:	f7fd f970 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80043c8:	68a3      	ldr	r3, [r4, #8]
 80043ca:	f033 0210 	bics.w	r2, r3, #16
 80043ce:	d00a      	beq.n	80043e6 <HAL_TIM_OC_Init+0x9e>
 80043d0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80043d4:	2a20      	cmp	r2, #32
 80043d6:	d006      	beq.n	80043e6 <HAL_TIM_OC_Init+0x9e>
 80043d8:	2b40      	cmp	r3, #64	; 0x40
 80043da:	d004      	beq.n	80043e6 <HAL_TIM_OC_Init+0x9e>
 80043dc:	f240 2157 	movw	r1, #599	; 0x257
 80043e0:	4818      	ldr	r0, [pc, #96]	; (8004444 <HAL_TIM_OC_Init+0xfc>)
 80043e2:	f7fd f961 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80043e6:	6923      	ldr	r3, [r4, #16]
 80043e8:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80043ec:	d007      	beq.n	80043fe <HAL_TIM_OC_Init+0xb6>
 80043ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043f2:	d004      	beq.n	80043fe <HAL_TIM_OC_Init+0xb6>
 80043f4:	f44f 7116 	mov.w	r1, #600	; 0x258
 80043f8:	4812      	ldr	r0, [pc, #72]	; (8004444 <HAL_TIM_OC_Init+0xfc>)
 80043fa:	f7fd f955 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80043fe:	69a3      	ldr	r3, [r4, #24]
 8004400:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8004404:	d004      	beq.n	8004410 <HAL_TIM_OC_Init+0xc8>
 8004406:	f240 2159 	movw	r1, #601	; 0x259
 800440a:	480e      	ldr	r0, [pc, #56]	; (8004444 <HAL_TIM_OC_Init+0xfc>)
 800440c:	f7fd f94c 	bl	80016a8 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004410:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004414:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004418:	b923      	cbnz	r3, 8004424 <HAL_TIM_OC_Init+0xdc>
    htim->Lock = HAL_UNLOCKED;
 800441a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 800441e:	4620      	mov	r0, r4
 8004420:	f7ff fe04 	bl	800402c <HAL_TIM_OC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004424:	2302      	movs	r3, #2
 8004426:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800442a:	6820      	ldr	r0, [r4, #0]
 800442c:	1d21      	adds	r1, r4, #4
 800442e:	f7ff fea5 	bl	800417c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8004432:	2301      	movs	r3, #1
 8004434:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004438:	2000      	movs	r0, #0
 800443a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800443c:	2001      	movs	r0, #1
}
 800443e:	bd10      	pop	{r4, pc}
 8004440:	40010000 	.word	0x40010000
 8004444:	080071c7 	.word	0x080071c7

08004448 <HAL_TIM_PWM_Init>:
{
 8004448:	b510      	push	{r4, lr}
  if (htim == NULL)
 800444a:	4604      	mov	r4, r0
 800444c:	2800      	cmp	r0, #0
 800444e:	d075      	beq.n	800453c <HAL_TIM_PWM_Init+0xf4>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004450:	6803      	ldr	r3, [r0, #0]
 8004452:	4a3b      	ldr	r2, [pc, #236]	; (8004540 <HAL_TIM_PWM_Init+0xf8>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d037      	beq.n	80044c8 <HAL_TIM_PWM_Init+0x80>
 8004458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800445c:	d034      	beq.n	80044c8 <HAL_TIM_PWM_Init+0x80>
 800445e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004462:	4293      	cmp	r3, r2
 8004464:	d030      	beq.n	80044c8 <HAL_TIM_PWM_Init+0x80>
 8004466:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800446a:	4293      	cmp	r3, r2
 800446c:	d02c      	beq.n	80044c8 <HAL_TIM_PWM_Init+0x80>
 800446e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004472:	4293      	cmp	r3, r2
 8004474:	d028      	beq.n	80044c8 <HAL_TIM_PWM_Init+0x80>
 8004476:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800447a:	4293      	cmp	r3, r2
 800447c:	d024      	beq.n	80044c8 <HAL_TIM_PWM_Init+0x80>
 800447e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004482:	4293      	cmp	r3, r2
 8004484:	d020      	beq.n	80044c8 <HAL_TIM_PWM_Init+0x80>
 8004486:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 800448a:	4293      	cmp	r3, r2
 800448c:	d01c      	beq.n	80044c8 <HAL_TIM_PWM_Init+0x80>
 800448e:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8004492:	4293      	cmp	r3, r2
 8004494:	d018      	beq.n	80044c8 <HAL_TIM_PWM_Init+0x80>
 8004496:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800449a:	4293      	cmp	r3, r2
 800449c:	d014      	beq.n	80044c8 <HAL_TIM_PWM_Init+0x80>
 800449e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d010      	beq.n	80044c8 <HAL_TIM_PWM_Init+0x80>
 80044a6:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d00c      	beq.n	80044c8 <HAL_TIM_PWM_Init+0x80>
 80044ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d008      	beq.n	80044c8 <HAL_TIM_PWM_Init+0x80>
 80044b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d004      	beq.n	80044c8 <HAL_TIM_PWM_Init+0x80>
 80044be:	f240 4193 	movw	r1, #1171	; 0x493
 80044c2:	4820      	ldr	r0, [pc, #128]	; (8004544 <HAL_TIM_PWM_Init+0xfc>)
 80044c4:	f7fd f8f0 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80044c8:	68a3      	ldr	r3, [r4, #8]
 80044ca:	f033 0210 	bics.w	r2, r3, #16
 80044ce:	d00a      	beq.n	80044e6 <HAL_TIM_PWM_Init+0x9e>
 80044d0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80044d4:	2a20      	cmp	r2, #32
 80044d6:	d006      	beq.n	80044e6 <HAL_TIM_PWM_Init+0x9e>
 80044d8:	2b40      	cmp	r3, #64	; 0x40
 80044da:	d004      	beq.n	80044e6 <HAL_TIM_PWM_Init+0x9e>
 80044dc:	f240 4194 	movw	r1, #1172	; 0x494
 80044e0:	4818      	ldr	r0, [pc, #96]	; (8004544 <HAL_TIM_PWM_Init+0xfc>)
 80044e2:	f7fd f8e1 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80044e6:	6923      	ldr	r3, [r4, #16]
 80044e8:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80044ec:	d007      	beq.n	80044fe <HAL_TIM_PWM_Init+0xb6>
 80044ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044f2:	d004      	beq.n	80044fe <HAL_TIM_PWM_Init+0xb6>
 80044f4:	f240 4195 	movw	r1, #1173	; 0x495
 80044f8:	4812      	ldr	r0, [pc, #72]	; (8004544 <HAL_TIM_PWM_Init+0xfc>)
 80044fa:	f7fd f8d5 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80044fe:	69a3      	ldr	r3, [r4, #24]
 8004500:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8004504:	d004      	beq.n	8004510 <HAL_TIM_PWM_Init+0xc8>
 8004506:	f240 4196 	movw	r1, #1174	; 0x496
 800450a:	480e      	ldr	r0, [pc, #56]	; (8004544 <HAL_TIM_PWM_Init+0xfc>)
 800450c:	f7fd f8cc 	bl	80016a8 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004510:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004514:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004518:	b923      	cbnz	r3, 8004524 <HAL_TIM_PWM_Init+0xdc>
    htim->Lock = HAL_UNLOCKED;
 800451a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800451e:	4620      	mov	r0, r4
 8004520:	f7ff fd85 	bl	800402e <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004524:	2302      	movs	r3, #2
 8004526:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800452a:	6820      	ldr	r0, [r4, #0]
 800452c:	1d21      	adds	r1, r4, #4
 800452e:	f7ff fe25 	bl	800417c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8004532:	2301      	movs	r3, #1
 8004534:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004538:	2000      	movs	r0, #0
 800453a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800453c:	2001      	movs	r0, #1
}
 800453e:	bd10      	pop	{r4, pc}
 8004540:	40010000 	.word	0x40010000
 8004544:	080071c7 	.word	0x080071c7

08004548 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004548:	6a03      	ldr	r3, [r0, #32]
 800454a:	f023 0310 	bic.w	r3, r3, #16
{
 800454e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004552:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8004554:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8004556:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800455a:	6986      	ldr	r6, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800455c:	680b      	ldr	r3, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800455e:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004562:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004566:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8004568:	f025 0520 	bic.w	r5, r5, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800456c:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004570:	4b20      	ldr	r3, [pc, #128]	; (80045f4 <TIM_OC2_SetConfig+0xac>)
 8004572:	4298      	cmp	r0, r3
{
 8004574:	4604      	mov	r4, r0
 8004576:	460f      	mov	r7, r1
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004578:	d003      	beq.n	8004582 <TIM_OC2_SetConfig+0x3a>
 800457a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800457e:	4298      	cmp	r0, r3
 8004580:	d12f      	bne.n	80045e2 <TIM_OC2_SetConfig+0x9a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f033 0308 	bics.w	r3, r3, #8
 8004588:	d004      	beq.n	8004594 <TIM_OC2_SetConfig+0x4c>
 800458a:	f241 7138 	movw	r1, #5944	; 0x1738
 800458e:	481a      	ldr	r0, [pc, #104]	; (80045f8 <TIM_OC2_SetConfig+0xb0>)
 8004590:	f7fd f88a 	bl	80016a8 <assert_failed>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004594:	68fb      	ldr	r3, [r7, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004596:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800459a:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800459e:	4b15      	ldr	r3, [pc, #84]	; (80045f4 <TIM_OC2_SetConfig+0xac>)
 80045a0:	429c      	cmp	r4, r3
    tmpccer &= ~TIM_CCER_CC2NE;
 80045a2:	f025 0540 	bic.w	r5, r5, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045a6:	d003      	beq.n	80045b0 <TIM_OC2_SetConfig+0x68>
 80045a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80045ac:	429c      	cmp	r4, r3
 80045ae:	d118      	bne.n	80045e2 <TIM_OC2_SetConfig+0x9a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 80045b6:	d004      	beq.n	80045c2 <TIM_OC2_SetConfig+0x7a>
 80045b8:	f241 7146 	movw	r1, #5958	; 0x1746
 80045bc:	480e      	ldr	r0, [pc, #56]	; (80045f8 <TIM_OC2_SetConfig+0xb0>)
 80045be:	f7fd f873 	bl	80016a8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 80045c8:	d004      	beq.n	80045d4 <TIM_OC2_SetConfig+0x8c>
 80045ca:	f241 7147 	movw	r1, #5959	; 0x1747
 80045ce:	480a      	ldr	r0, [pc, #40]	; (80045f8 <TIM_OC2_SetConfig+0xb0>)
 80045d0:	f7fd f86a 	bl	80016a8 <assert_failed>
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80045d4:	697b      	ldr	r3, [r7, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045d6:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045d8:	f428 6840 	bic.w	r8, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045dc:	4313      	orrs	r3, r2
 80045de:	ea48 0883 	orr.w	r8, r8, r3, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 80045e2:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 80045e4:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 80045e8:	61a6      	str	r6, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80045ea:	63a3      	str	r3, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80045ec:	6225      	str	r5, [r4, #32]
 80045ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045f2:	bf00      	nop
 80045f4:	40010000 	.word	0x40010000
 80045f8:	080071c7 	.word	0x080071c7

080045fc <HAL_TIM_OC_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 80045fc:	f032 030c 	bics.w	r3, r2, #12
{
 8004600:	b570      	push	{r4, r5, r6, lr}
 8004602:	4604      	mov	r4, r0
 8004604:	460d      	mov	r5, r1
 8004606:	4616      	mov	r6, r2
  assert_param(IS_TIM_CHANNELS(Channel));
 8004608:	d006      	beq.n	8004618 <HAL_TIM_OC_ConfigChannel+0x1c>
 800460a:	2a3c      	cmp	r2, #60	; 0x3c
 800460c:	d004      	beq.n	8004618 <HAL_TIM_OC_ConfigChannel+0x1c>
 800460e:	f640 5132 	movw	r1, #3378	; 0xd32
 8004612:	486c      	ldr	r0, [pc, #432]	; (80047c4 <HAL_TIM_OC_ConfigChannel+0x1c8>)
 8004614:	f7fd f848 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 8004618:	682b      	ldr	r3, [r5, #0]
 800461a:	f023 0210 	bic.w	r2, r3, #16
 800461e:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8004622:	d006      	beq.n	8004632 <HAL_TIM_OC_ConfigChannel+0x36>
 8004624:	2a40      	cmp	r2, #64	; 0x40
 8004626:	d004      	beq.n	8004632 <HAL_TIM_OC_ConfigChannel+0x36>
 8004628:	f640 5133 	movw	r1, #3379	; 0xd33
 800462c:	4865      	ldr	r0, [pc, #404]	; (80047c4 <HAL_TIM_OC_ConfigChannel+0x1c8>)
 800462e:	f7fd f83b 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8004632:	68ab      	ldr	r3, [r5, #8]
 8004634:	f033 0302 	bics.w	r3, r3, #2
 8004638:	d004      	beq.n	8004644 <HAL_TIM_OC_ConfigChannel+0x48>
 800463a:	f640 5134 	movw	r1, #3380	; 0xd34
 800463e:	4861      	ldr	r0, [pc, #388]	; (80047c4 <HAL_TIM_OC_ConfigChannel+0x1c8>)
 8004640:	f7fd f832 	bl	80016a8 <assert_failed>
  __HAL_LOCK(htim);
 8004644:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8004648:	2b01      	cmp	r3, #1
 800464a:	f04f 0002 	mov.w	r0, #2
 800464e:	d04d      	beq.n	80046ec <HAL_TIM_OC_ConfigChannel+0xf0>
 8004650:	2301      	movs	r3, #1
 8004652:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004656:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 800465a:	2e0c      	cmp	r6, #12
 800465c:	d840      	bhi.n	80046e0 <HAL_TIM_OC_ConfigChannel+0xe4>
 800465e:	e8df f006 	tbb	[pc, r6]
 8004662:	3f07      	.short	0x3f07
 8004664:	3f463f3f 	.word	0x3f463f3f
 8004668:	3f6f3f3f 	.word	0x3f6f3f3f
 800466c:	3f3f      	.short	0x3f3f
 800466e:	90          	.byte	0x90
 800466f:	00          	.byte	0x00
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8004670:	6823      	ldr	r3, [r4, #0]
 8004672:	4a55      	ldr	r2, [pc, #340]	; (80047c8 <HAL_TIM_OC_ConfigChannel+0x1cc>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d02f      	beq.n	80046d8 <HAL_TIM_OC_ConfigChannel+0xdc>
 8004678:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800467c:	d02c      	beq.n	80046d8 <HAL_TIM_OC_ConfigChannel+0xdc>
 800467e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004682:	4293      	cmp	r3, r2
 8004684:	d028      	beq.n	80046d8 <HAL_TIM_OC_ConfigChannel+0xdc>
 8004686:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800468a:	4293      	cmp	r3, r2
 800468c:	d024      	beq.n	80046d8 <HAL_TIM_OC_ConfigChannel+0xdc>
 800468e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004692:	4293      	cmp	r3, r2
 8004694:	d020      	beq.n	80046d8 <HAL_TIM_OC_ConfigChannel+0xdc>
 8004696:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800469a:	4293      	cmp	r3, r2
 800469c:	d01c      	beq.n	80046d8 <HAL_TIM_OC_ConfigChannel+0xdc>
 800469e:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d018      	beq.n	80046d8 <HAL_TIM_OC_ConfigChannel+0xdc>
 80046a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d014      	beq.n	80046d8 <HAL_TIM_OC_ConfigChannel+0xdc>
 80046ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d010      	beq.n	80046d8 <HAL_TIM_OC_ConfigChannel+0xdc>
 80046b6:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d00c      	beq.n	80046d8 <HAL_TIM_OC_ConfigChannel+0xdc>
 80046be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d008      	beq.n	80046d8 <HAL_TIM_OC_ConfigChannel+0xdc>
 80046c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d004      	beq.n	80046d8 <HAL_TIM_OC_ConfigChannel+0xdc>
 80046ce:	f44f 6154 	mov.w	r1, #3392	; 0xd40
 80046d2:	483c      	ldr	r0, [pc, #240]	; (80047c4 <HAL_TIM_OC_ConfigChannel+0x1c8>)
 80046d4:	f7fc ffe8 	bl	80016a8 <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046d8:	4629      	mov	r1, r5
 80046da:	6820      	ldr	r0, [r4, #0]
 80046dc:	f7ff fb6e 	bl	8003dbc <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80046e0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80046e2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80046e4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80046e8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80046ec:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80046ee:	6823      	ldr	r3, [r4, #0]
 80046f0:	4a35      	ldr	r2, [pc, #212]	; (80047c8 <HAL_TIM_OC_ConfigChannel+0x1cc>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d01f      	beq.n	8004736 <HAL_TIM_OC_ConfigChannel+0x13a>
 80046f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046fa:	d01c      	beq.n	8004736 <HAL_TIM_OC_ConfigChannel+0x13a>
 80046fc:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004700:	4293      	cmp	r3, r2
 8004702:	d018      	beq.n	8004736 <HAL_TIM_OC_ConfigChannel+0x13a>
 8004704:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004708:	4293      	cmp	r3, r2
 800470a:	d014      	beq.n	8004736 <HAL_TIM_OC_ConfigChannel+0x13a>
 800470c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004710:	4293      	cmp	r3, r2
 8004712:	d010      	beq.n	8004736 <HAL_TIM_OC_ConfigChannel+0x13a>
 8004714:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004718:	4293      	cmp	r3, r2
 800471a:	d00c      	beq.n	8004736 <HAL_TIM_OC_ConfigChannel+0x13a>
 800471c:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8004720:	4293      	cmp	r3, r2
 8004722:	d008      	beq.n	8004736 <HAL_TIM_OC_ConfigChannel+0x13a>
 8004724:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004728:	4293      	cmp	r3, r2
 800472a:	d004      	beq.n	8004736 <HAL_TIM_OC_ConfigChannel+0x13a>
 800472c:	f640 514a 	movw	r1, #3402	; 0xd4a
 8004730:	4824      	ldr	r0, [pc, #144]	; (80047c4 <HAL_TIM_OC_ConfigChannel+0x1c8>)
 8004732:	f7fc ffb9 	bl	80016a8 <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004736:	4629      	mov	r1, r5
 8004738:	6820      	ldr	r0, [r4, #0]
 800473a:	f7ff ff05 	bl	8004548 <TIM_OC2_SetConfig>
      break;
 800473e:	e7cf      	b.n	80046e0 <HAL_TIM_OC_ConfigChannel+0xe4>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8004740:	6823      	ldr	r3, [r4, #0]
 8004742:	4a21      	ldr	r2, [pc, #132]	; (80047c8 <HAL_TIM_OC_ConfigChannel+0x1cc>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d017      	beq.n	8004778 <HAL_TIM_OC_ConfigChannel+0x17c>
 8004748:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800474c:	d014      	beq.n	8004778 <HAL_TIM_OC_ConfigChannel+0x17c>
 800474e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004752:	4293      	cmp	r3, r2
 8004754:	d010      	beq.n	8004778 <HAL_TIM_OC_ConfigChannel+0x17c>
 8004756:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800475a:	4293      	cmp	r3, r2
 800475c:	d00c      	beq.n	8004778 <HAL_TIM_OC_ConfigChannel+0x17c>
 800475e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004762:	4293      	cmp	r3, r2
 8004764:	d008      	beq.n	8004778 <HAL_TIM_OC_ConfigChannel+0x17c>
 8004766:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800476a:	4293      	cmp	r3, r2
 800476c:	d004      	beq.n	8004778 <HAL_TIM_OC_ConfigChannel+0x17c>
 800476e:	f640 5154 	movw	r1, #3412	; 0xd54
 8004772:	4814      	ldr	r0, [pc, #80]	; (80047c4 <HAL_TIM_OC_ConfigChannel+0x1c8>)
 8004774:	f7fc ff98 	bl	80016a8 <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004778:	4629      	mov	r1, r5
 800477a:	6820      	ldr	r0, [r4, #0]
 800477c:	f7ff fb74 	bl	8003e68 <TIM_OC3_SetConfig>
      break;
 8004780:	e7ae      	b.n	80046e0 <HAL_TIM_OC_ConfigChannel+0xe4>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8004782:	6823      	ldr	r3, [r4, #0]
 8004784:	4a10      	ldr	r2, [pc, #64]	; (80047c8 <HAL_TIM_OC_ConfigChannel+0x1cc>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d017      	beq.n	80047ba <HAL_TIM_OC_ConfigChannel+0x1be>
 800478a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800478e:	d014      	beq.n	80047ba <HAL_TIM_OC_ConfigChannel+0x1be>
 8004790:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004794:	4293      	cmp	r3, r2
 8004796:	d010      	beq.n	80047ba <HAL_TIM_OC_ConfigChannel+0x1be>
 8004798:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800479c:	4293      	cmp	r3, r2
 800479e:	d00c      	beq.n	80047ba <HAL_TIM_OC_ConfigChannel+0x1be>
 80047a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d008      	beq.n	80047ba <HAL_TIM_OC_ConfigChannel+0x1be>
 80047a8:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d004      	beq.n	80047ba <HAL_TIM_OC_ConfigChannel+0x1be>
 80047b0:	f640 515e 	movw	r1, #3422	; 0xd5e
 80047b4:	4803      	ldr	r0, [pc, #12]	; (80047c4 <HAL_TIM_OC_ConfigChannel+0x1c8>)
 80047b6:	f7fc ff77 	bl	80016a8 <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80047ba:	4629      	mov	r1, r5
 80047bc:	6820      	ldr	r0, [r4, #0]
 80047be:	f7ff fbab 	bl	8003f18 <TIM_OC4_SetConfig>
      break;
 80047c2:	e78d      	b.n	80046e0 <HAL_TIM_OC_ConfigChannel+0xe4>
 80047c4:	080071c7 	.word	0x080071c7
 80047c8:	40010000 	.word	0x40010000

080047cc <HAL_TIM_PWM_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 80047cc:	f032 030c 	bics.w	r3, r2, #12
{
 80047d0:	b570      	push	{r4, r5, r6, lr}
 80047d2:	4604      	mov	r4, r0
 80047d4:	460d      	mov	r5, r1
 80047d6:	4616      	mov	r6, r2
  assert_param(IS_TIM_CHANNELS(Channel));
 80047d8:	d006      	beq.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x1c>
 80047da:	2a3c      	cmp	r2, #60	; 0x3c
 80047dc:	d004      	beq.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x1c>
 80047de:	f640 51e3 	movw	r1, #3555	; 0xde3
 80047e2:	4889      	ldr	r0, [pc, #548]	; (8004a08 <HAL_TIM_PWM_ConfigChannel+0x23c>)
 80047e4:	f7fc ff60 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 80047e8:	682b      	ldr	r3, [r5, #0]
 80047ea:	f023 0310 	bic.w	r3, r3, #16
 80047ee:	2b60      	cmp	r3, #96	; 0x60
 80047f0:	d004      	beq.n	80047fc <HAL_TIM_PWM_ConfigChannel+0x30>
 80047f2:	f640 51e4 	movw	r1, #3556	; 0xde4
 80047f6:	4884      	ldr	r0, [pc, #528]	; (8004a08 <HAL_TIM_PWM_ConfigChannel+0x23c>)
 80047f8:	f7fc ff56 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 80047fc:	68ab      	ldr	r3, [r5, #8]
 80047fe:	f033 0302 	bics.w	r3, r3, #2
 8004802:	d004      	beq.n	800480e <HAL_TIM_PWM_ConfigChannel+0x42>
 8004804:	f640 51e5 	movw	r1, #3557	; 0xde5
 8004808:	487f      	ldr	r0, [pc, #508]	; (8004a08 <HAL_TIM_PWM_ConfigChannel+0x23c>)
 800480a:	f7fc ff4d 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800480e:	692b      	ldr	r3, [r5, #16]
 8004810:	f033 0304 	bics.w	r3, r3, #4
 8004814:	d004      	beq.n	8004820 <HAL_TIM_PWM_ConfigChannel+0x54>
 8004816:	f640 51e6 	movw	r1, #3558	; 0xde6
 800481a:	487b      	ldr	r0, [pc, #492]	; (8004a08 <HAL_TIM_PWM_ConfigChannel+0x23c>)
 800481c:	f7fc ff44 	bl	80016a8 <assert_failed>
  __HAL_LOCK(htim);
 8004820:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8004824:	2b01      	cmp	r3, #1
 8004826:	f04f 0002 	mov.w	r0, #2
 800482a:	d05a      	beq.n	80048e2 <HAL_TIM_PWM_ConfigChannel+0x116>
 800482c:	2301      	movs	r3, #1
 800482e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004832:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8004836:	2e0c      	cmp	r6, #12
 8004838:	d84d      	bhi.n	80048d6 <HAL_TIM_PWM_ConfigChannel+0x10a>
 800483a:	e8df f006 	tbb	[pc, r6]
 800483e:	4c07      	.short	0x4c07
 8004840:	4c534c4c 	.word	0x4c534c4c
 8004844:	4c894c4c 	.word	0x4c894c4c
 8004848:	4c4c      	.short	0x4c4c
 800484a:	b7          	.byte	0xb7
 800484b:	00          	.byte	0x00
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800484c:	6823      	ldr	r3, [r4, #0]
 800484e:	4a6f      	ldr	r2, [pc, #444]	; (8004a0c <HAL_TIM_PWM_ConfigChannel+0x240>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d02f      	beq.n	80048b4 <HAL_TIM_PWM_ConfigChannel+0xe8>
 8004854:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004858:	d02c      	beq.n	80048b4 <HAL_TIM_PWM_ConfigChannel+0xe8>
 800485a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800485e:	4293      	cmp	r3, r2
 8004860:	d028      	beq.n	80048b4 <HAL_TIM_PWM_ConfigChannel+0xe8>
 8004862:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004866:	4293      	cmp	r3, r2
 8004868:	d024      	beq.n	80048b4 <HAL_TIM_PWM_ConfigChannel+0xe8>
 800486a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800486e:	4293      	cmp	r3, r2
 8004870:	d020      	beq.n	80048b4 <HAL_TIM_PWM_ConfigChannel+0xe8>
 8004872:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004876:	4293      	cmp	r3, r2
 8004878:	d01c      	beq.n	80048b4 <HAL_TIM_PWM_ConfigChannel+0xe8>
 800487a:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 800487e:	4293      	cmp	r3, r2
 8004880:	d018      	beq.n	80048b4 <HAL_TIM_PWM_ConfigChannel+0xe8>
 8004882:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004886:	4293      	cmp	r3, r2
 8004888:	d014      	beq.n	80048b4 <HAL_TIM_PWM_ConfigChannel+0xe8>
 800488a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800488e:	4293      	cmp	r3, r2
 8004890:	d010      	beq.n	80048b4 <HAL_TIM_PWM_ConfigChannel+0xe8>
 8004892:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8004896:	4293      	cmp	r3, r2
 8004898:	d00c      	beq.n	80048b4 <HAL_TIM_PWM_ConfigChannel+0xe8>
 800489a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800489e:	4293      	cmp	r3, r2
 80048a0:	d008      	beq.n	80048b4 <HAL_TIM_PWM_ConfigChannel+0xe8>
 80048a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d004      	beq.n	80048b4 <HAL_TIM_PWM_ConfigChannel+0xe8>
 80048aa:	f640 51f2 	movw	r1, #3570	; 0xdf2
 80048ae:	4856      	ldr	r0, [pc, #344]	; (8004a08 <HAL_TIM_PWM_ConfigChannel+0x23c>)
 80048b0:	f7fc fefa 	bl	80016a8 <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80048b4:	4629      	mov	r1, r5
 80048b6:	6820      	ldr	r0, [r4, #0]
 80048b8:	f7ff fa80 	bl	8003dbc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048bc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048be:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048c0:	699a      	ldr	r2, [r3, #24]
 80048c2:	f042 0208 	orr.w	r2, r2, #8
 80048c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80048c8:	699a      	ldr	r2, [r3, #24]
 80048ca:	f022 0204 	bic.w	r2, r2, #4
 80048ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048d0:	699a      	ldr	r2, [r3, #24]
 80048d2:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80048d4:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80048d6:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80048d8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80048da:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80048de:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80048e2:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80048e4:	6823      	ldr	r3, [r4, #0]
 80048e6:	4a49      	ldr	r2, [pc, #292]	; (8004a0c <HAL_TIM_PWM_ConfigChannel+0x240>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d01f      	beq.n	800492c <HAL_TIM_PWM_ConfigChannel+0x160>
 80048ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048f0:	d01c      	beq.n	800492c <HAL_TIM_PWM_ConfigChannel+0x160>
 80048f2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d018      	beq.n	800492c <HAL_TIM_PWM_ConfigChannel+0x160>
 80048fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80048fe:	4293      	cmp	r3, r2
 8004900:	d014      	beq.n	800492c <HAL_TIM_PWM_ConfigChannel+0x160>
 8004902:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004906:	4293      	cmp	r3, r2
 8004908:	d010      	beq.n	800492c <HAL_TIM_PWM_ConfigChannel+0x160>
 800490a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800490e:	4293      	cmp	r3, r2
 8004910:	d00c      	beq.n	800492c <HAL_TIM_PWM_ConfigChannel+0x160>
 8004912:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8004916:	4293      	cmp	r3, r2
 8004918:	d008      	beq.n	800492c <HAL_TIM_PWM_ConfigChannel+0x160>
 800491a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800491e:	4293      	cmp	r3, r2
 8004920:	d004      	beq.n	800492c <HAL_TIM_PWM_ConfigChannel+0x160>
 8004922:	f640 6103 	movw	r1, #3587	; 0xe03
 8004926:	4838      	ldr	r0, [pc, #224]	; (8004a08 <HAL_TIM_PWM_ConfigChannel+0x23c>)
 8004928:	f7fc febe 	bl	80016a8 <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800492c:	4629      	mov	r1, r5
 800492e:	6820      	ldr	r0, [r4, #0]
 8004930:	f7ff fe0a 	bl	8004548 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004934:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004936:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004938:	699a      	ldr	r2, [r3, #24]
 800493a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800493e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004940:	699a      	ldr	r2, [r3, #24]
 8004942:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004946:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004948:	699a      	ldr	r2, [r3, #24]
 800494a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800494e:	e7c1      	b.n	80048d4 <HAL_TIM_PWM_ConfigChannel+0x108>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8004950:	6823      	ldr	r3, [r4, #0]
 8004952:	4a2e      	ldr	r2, [pc, #184]	; (8004a0c <HAL_TIM_PWM_ConfigChannel+0x240>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d017      	beq.n	8004988 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 8004958:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800495c:	d014      	beq.n	8004988 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 800495e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004962:	4293      	cmp	r3, r2
 8004964:	d010      	beq.n	8004988 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 8004966:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800496a:	4293      	cmp	r3, r2
 800496c:	d00c      	beq.n	8004988 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 800496e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004972:	4293      	cmp	r3, r2
 8004974:	d008      	beq.n	8004988 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 8004976:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800497a:	4293      	cmp	r3, r2
 800497c:	d004      	beq.n	8004988 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 800497e:	f640 6114 	movw	r1, #3604	; 0xe14
 8004982:	4821      	ldr	r0, [pc, #132]	; (8004a08 <HAL_TIM_PWM_ConfigChannel+0x23c>)
 8004984:	f7fc fe90 	bl	80016a8 <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004988:	4629      	mov	r1, r5
 800498a:	6820      	ldr	r0, [r4, #0]
 800498c:	f7ff fa6c 	bl	8003e68 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004990:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004992:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004994:	69da      	ldr	r2, [r3, #28]
 8004996:	f042 0208 	orr.w	r2, r2, #8
 800499a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800499c:	69da      	ldr	r2, [r3, #28]
 800499e:	f022 0204 	bic.w	r2, r2, #4
 80049a2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049a4:	69da      	ldr	r2, [r3, #28]
 80049a6:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049a8:	61da      	str	r2, [r3, #28]
      break;
 80049aa:	e794      	b.n	80048d6 <HAL_TIM_PWM_ConfigChannel+0x10a>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80049ac:	6823      	ldr	r3, [r4, #0]
 80049ae:	4a17      	ldr	r2, [pc, #92]	; (8004a0c <HAL_TIM_PWM_ConfigChannel+0x240>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d017      	beq.n	80049e4 <HAL_TIM_PWM_ConfigChannel+0x218>
 80049b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049b8:	d014      	beq.n	80049e4 <HAL_TIM_PWM_ConfigChannel+0x218>
 80049ba:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80049be:	4293      	cmp	r3, r2
 80049c0:	d010      	beq.n	80049e4 <HAL_TIM_PWM_ConfigChannel+0x218>
 80049c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d00c      	beq.n	80049e4 <HAL_TIM_PWM_ConfigChannel+0x218>
 80049ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d008      	beq.n	80049e4 <HAL_TIM_PWM_ConfigChannel+0x218>
 80049d2:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d004      	beq.n	80049e4 <HAL_TIM_PWM_ConfigChannel+0x218>
 80049da:	f640 6125 	movw	r1, #3621	; 0xe25
 80049de:	480a      	ldr	r0, [pc, #40]	; (8004a08 <HAL_TIM_PWM_ConfigChannel+0x23c>)
 80049e0:	f7fc fe62 	bl	80016a8 <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049e4:	4629      	mov	r1, r5
 80049e6:	6820      	ldr	r0, [r4, #0]
 80049e8:	f7ff fa96 	bl	8003f18 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049ec:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049ee:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049f0:	69da      	ldr	r2, [r3, #28]
 80049f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049f6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049f8:	69da      	ldr	r2, [r3, #28]
 80049fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049fe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a00:	69da      	ldr	r2, [r3, #28]
 8004a02:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004a06:	e7cf      	b.n	80049a8 <HAL_TIM_PWM_ConfigChannel+0x1dc>
 8004a08:	080071c7 	.word	0x080071c7
 8004a0c:	40010000 	.word	0x40010000

08004a10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a10:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a12:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a14:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a16:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a1a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8004a1e:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a20:	6083      	str	r3, [r0, #8]
 8004a22:	bd10      	pop	{r4, pc}

08004a24 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004a24:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004a28:	2b01      	cmp	r3, #1
{
 8004a2a:	b570      	push	{r4, r5, r6, lr}
 8004a2c:	4605      	mov	r5, r0
 8004a2e:	460c      	mov	r4, r1
 8004a30:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8004a34:	d02b      	beq.n	8004a8e <HAL_TIM_ConfigClockSource+0x6a>
 8004a36:	2301      	movs	r3, #1
 8004a38:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8004a3c:	680b      	ldr	r3, [r1, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004a3e:	f885 003d 	strb.w	r0, [r5, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8004a42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a46:	d00c      	beq.n	8004a62 <HAL_TIM_ConfigClockSource+0x3e>
 8004a48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a4c:	d009      	beq.n	8004a62 <HAL_TIM_ConfigClockSource+0x3e>
 8004a4e:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8004a52:	d006      	beq.n	8004a62 <HAL_TIM_ConfigClockSource+0x3e>
 8004a54:	2b40      	cmp	r3, #64	; 0x40
 8004a56:	d004      	beq.n	8004a62 <HAL_TIM_ConfigClockSource+0x3e>
 8004a58:	f241 1177 	movw	r1, #4471	; 0x1177
 8004a5c:	489d      	ldr	r0, [pc, #628]	; (8004cd4 <HAL_TIM_ConfigClockSource+0x2b0>)
 8004a5e:	f7fc fe23 	bl	80016a8 <assert_failed>
  tmpsmcr = htim->Instance->SMCR;
 8004a62:	682b      	ldr	r3, [r5, #0]
 8004a64:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a66:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8004a6a:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004a6e:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8004a70:	6822      	ldr	r2, [r4, #0]
 8004a72:	2a40      	cmp	r2, #64	; 0x40
 8004a74:	f000 81d2 	beq.w	8004e1c <HAL_TIM_ConfigClockSource+0x3f8>
 8004a78:	d83b      	bhi.n	8004af2 <HAL_TIM_ConfigClockSource+0xce>
 8004a7a:	2a10      	cmp	r2, #16
 8004a7c:	d00c      	beq.n	8004a98 <HAL_TIM_ConfigClockSource+0x74>
 8004a7e:	d807      	bhi.n	8004a90 <HAL_TIM_ConfigClockSource+0x6c>
 8004a80:	b152      	cbz	r2, 8004a98 <HAL_TIM_ConfigClockSource+0x74>
  htim->State = HAL_TIM_STATE_READY;
 8004a82:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8004a84:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004a86:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004a8a:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
}
 8004a8e:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8004a90:	2a20      	cmp	r2, #32
 8004a92:	d001      	beq.n	8004a98 <HAL_TIM_ConfigClockSource+0x74>
 8004a94:	2a30      	cmp	r2, #48	; 0x30
 8004a96:	d1f4      	bne.n	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8004a98:	4a8f      	ldr	r2, [pc, #572]	; (8004cd8 <HAL_TIM_ConfigClockSource+0x2b4>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d01f      	beq.n	8004ade <HAL_TIM_ConfigClockSource+0xba>
 8004a9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004aa2:	d01c      	beq.n	8004ade <HAL_TIM_ConfigClockSource+0xba>
 8004aa4:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d018      	beq.n	8004ade <HAL_TIM_ConfigClockSource+0xba>
 8004aac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d014      	beq.n	8004ade <HAL_TIM_ConfigClockSource+0xba>
 8004ab4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d010      	beq.n	8004ade <HAL_TIM_ConfigClockSource+0xba>
 8004abc:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d00c      	beq.n	8004ade <HAL_TIM_ConfigClockSource+0xba>
 8004ac4:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d008      	beq.n	8004ade <HAL_TIM_ConfigClockSource+0xba>
 8004acc:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d004      	beq.n	8004ade <HAL_TIM_ConfigClockSource+0xba>
 8004ad4:	f241 11e9 	movw	r1, #4585	; 0x11e9
 8004ad8:	487e      	ldr	r0, [pc, #504]	; (8004cd4 <HAL_TIM_ConfigClockSource+0x2b0>)
 8004ada:	f7fc fde5 	bl	80016a8 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ade:	6829      	ldr	r1, [r5, #0]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ae0:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8004ae2:	688a      	ldr	r2, [r1, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ae4:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ae8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004aec:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8004aee:	608b      	str	r3, [r1, #8]
 8004af0:	e7c7      	b.n	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
  switch (sClockSourceConfig->ClockSource)
 8004af2:	2a70      	cmp	r2, #112	; 0x70
 8004af4:	f000 80f2 	beq.w	8004cdc <HAL_TIM_ConfigClockSource+0x2b8>
 8004af8:	d856      	bhi.n	8004ba8 <HAL_TIM_ConfigClockSource+0x184>
 8004afa:	2a50      	cmp	r2, #80	; 0x50
 8004afc:	f000 813c 	beq.w	8004d78 <HAL_TIM_ConfigClockSource+0x354>
 8004b00:	2a60      	cmp	r2, #96	; 0x60
 8004b02:	d1be      	bne.n	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004b04:	4a74      	ldr	r2, [pc, #464]	; (8004cd8 <HAL_TIM_ConfigClockSource+0x2b4>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d01f      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x126>
 8004b0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b0e:	d01c      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x126>
 8004b10:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d018      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x126>
 8004b18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d014      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x126>
 8004b20:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d010      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x126>
 8004b28:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d00c      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x126>
 8004b30:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d008      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x126>
 8004b38:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d004      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x126>
 8004b40:	f241 11c6 	movw	r1, #4550	; 0x11c6
 8004b44:	4863      	ldr	r0, [pc, #396]	; (8004cd4 <HAL_TIM_ConfigClockSource+0x2b0>)
 8004b46:	f7fc fdaf 	bl	80016a8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004b4a:	6863      	ldr	r3, [r4, #4]
 8004b4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b50:	d009      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0x142>
 8004b52:	f033 0202 	bics.w	r2, r3, #2
 8004b56:	d006      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0x142>
 8004b58:	2b0a      	cmp	r3, #10
 8004b5a:	d004      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0x142>
 8004b5c:	f241 11c9 	movw	r1, #4553	; 0x11c9
 8004b60:	485c      	ldr	r0, [pc, #368]	; (8004cd4 <HAL_TIM_ConfigClockSource+0x2b0>)
 8004b62:	f7fc fda1 	bl	80016a8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004b66:	68e3      	ldr	r3, [r4, #12]
 8004b68:	2b0f      	cmp	r3, #15
 8004b6a:	d904      	bls.n	8004b76 <HAL_TIM_ConfigClockSource+0x152>
 8004b6c:	f241 11ca 	movw	r1, #4554	; 0x11ca
 8004b70:	4858      	ldr	r0, [pc, #352]	; (8004cd4 <HAL_TIM_ConfigClockSource+0x2b0>)
 8004b72:	f7fc fd99 	bl	80016a8 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b76:	682b      	ldr	r3, [r5, #0]
 8004b78:	6866      	ldr	r6, [r4, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b7a:	6a18      	ldr	r0, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b7c:	68e4      	ldr	r4, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b7e:	f020 0010 	bic.w	r0, r0, #16
 8004b82:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b84:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8004b86:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b88:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b8c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b90:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b94:	ea41 3104 	orr.w	r1, r1, r4, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8004b98:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b9a:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8004b9c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b9e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ba2:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8004ba6:	e137      	b.n	8004e18 <HAL_TIM_ConfigClockSource+0x3f4>
  switch (sClockSourceConfig->ClockSource)
 8004ba8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8004bac:	d048      	beq.n	8004c40 <HAL_TIM_ConfigClockSource+0x21c>
 8004bae:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8004bb2:	f47f af66 	bne.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8004bb6:	4a48      	ldr	r2, [pc, #288]	; (8004cd8 <HAL_TIM_ConfigClockSource+0x2b4>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d017      	beq.n	8004bec <HAL_TIM_ConfigClockSource+0x1c8>
 8004bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bc0:	d014      	beq.n	8004bec <HAL_TIM_ConfigClockSource+0x1c8>
 8004bc2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d010      	beq.n	8004bec <HAL_TIM_ConfigClockSource+0x1c8>
 8004bca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d00c      	beq.n	8004bec <HAL_TIM_ConfigClockSource+0x1c8>
 8004bd2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d008      	beq.n	8004bec <HAL_TIM_ConfigClockSource+0x1c8>
 8004bda:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d004      	beq.n	8004bec <HAL_TIM_ConfigClockSource+0x1c8>
 8004be2:	f241 11a2 	movw	r1, #4514	; 0x11a2
 8004be6:	483b      	ldr	r0, [pc, #236]	; (8004cd4 <HAL_TIM_ConfigClockSource+0x2b0>)
 8004be8:	f7fc fd5e 	bl	80016a8 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8004bec:	68a3      	ldr	r3, [r4, #8]
 8004bee:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8004bf2:	d004      	beq.n	8004bfe <HAL_TIM_ConfigClockSource+0x1da>
 8004bf4:	f241 11a5 	movw	r1, #4517	; 0x11a5
 8004bf8:	4836      	ldr	r0, [pc, #216]	; (8004cd4 <HAL_TIM_ConfigClockSource+0x2b0>)
 8004bfa:	f7fc fd55 	bl	80016a8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004bfe:	6863      	ldr	r3, [r4, #4]
 8004c00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c04:	d009      	beq.n	8004c1a <HAL_TIM_ConfigClockSource+0x1f6>
 8004c06:	f033 0202 	bics.w	r2, r3, #2
 8004c0a:	d006      	beq.n	8004c1a <HAL_TIM_ConfigClockSource+0x1f6>
 8004c0c:	2b0a      	cmp	r3, #10
 8004c0e:	d004      	beq.n	8004c1a <HAL_TIM_ConfigClockSource+0x1f6>
 8004c10:	f241 11a6 	movw	r1, #4518	; 0x11a6
 8004c14:	482f      	ldr	r0, [pc, #188]	; (8004cd4 <HAL_TIM_ConfigClockSource+0x2b0>)
 8004c16:	f7fc fd47 	bl	80016a8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004c1a:	68e3      	ldr	r3, [r4, #12]
 8004c1c:	2b0f      	cmp	r3, #15
 8004c1e:	d904      	bls.n	8004c2a <HAL_TIM_ConfigClockSource+0x206>
 8004c20:	f241 11a7 	movw	r1, #4519	; 0x11a7
 8004c24:	482b      	ldr	r0, [pc, #172]	; (8004cd4 <HAL_TIM_ConfigClockSource+0x2b0>)
 8004c26:	f7fc fd3f 	bl	80016a8 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8004c2a:	68e3      	ldr	r3, [r4, #12]
 8004c2c:	6862      	ldr	r2, [r4, #4]
 8004c2e:	68a1      	ldr	r1, [r4, #8]
 8004c30:	6828      	ldr	r0, [r5, #0]
 8004c32:	f7ff feed 	bl	8004a10 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c36:	682a      	ldr	r2, [r5, #0]
 8004c38:	6893      	ldr	r3, [r2, #8]
 8004c3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c3e:	e099      	b.n	8004d74 <HAL_TIM_ConfigClockSource+0x350>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004c40:	4a25      	ldr	r2, [pc, #148]	; (8004cd8 <HAL_TIM_ConfigClockSource+0x2b4>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	f43f af1d 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004c48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c4c:	f43f af19 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004c50:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004c54:	4293      	cmp	r3, r2
 8004c56:	f43f af14 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004c5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	f43f af0f 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004c64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	f43f af0a 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004c6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c72:	4293      	cmp	r3, r2
 8004c74:	f43f af05 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004c78:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	f43f af00 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004c82:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 8004c86:	4293      	cmp	r3, r2
 8004c88:	f43f aefb 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004c8c:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8004c90:	4293      	cmp	r3, r2
 8004c92:	f43f aef6 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004c96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	f43f aef1 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004ca0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	f43f aeec 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004caa:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	f43f aee7 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004cb4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	f43f aee2 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004cbe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	f43f aedd 	beq.w	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004cc8:	f241 1183 	movw	r1, #4483	; 0x1183
 8004ccc:	4801      	ldr	r0, [pc, #4]	; (8004cd4 <HAL_TIM_ConfigClockSource+0x2b0>)
 8004cce:	f7fc fceb 	bl	80016a8 <assert_failed>
 8004cd2:	e6d6      	b.n	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
 8004cd4:	080071c7 	.word	0x080071c7
 8004cd8:	40010000 	.word	0x40010000
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8004cdc:	4a78      	ldr	r2, [pc, #480]	; (8004ec0 <HAL_TIM_ConfigClockSource+0x49c>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d01f      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x2fe>
 8004ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ce6:	d01c      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x2fe>
 8004ce8:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d018      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x2fe>
 8004cf0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d014      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x2fe>
 8004cf8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d010      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x2fe>
 8004d00:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d00c      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x2fe>
 8004d08:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d008      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x2fe>
 8004d10:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d004      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x2fe>
 8004d18:	f241 118a 	movw	r1, #4490	; 0x118a
 8004d1c:	4869      	ldr	r0, [pc, #420]	; (8004ec4 <HAL_TIM_ConfigClockSource+0x4a0>)
 8004d1e:	f7fc fcc3 	bl	80016a8 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8004d22:	68a3      	ldr	r3, [r4, #8]
 8004d24:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8004d28:	d004      	beq.n	8004d34 <HAL_TIM_ConfigClockSource+0x310>
 8004d2a:	f241 118d 	movw	r1, #4493	; 0x118d
 8004d2e:	4865      	ldr	r0, [pc, #404]	; (8004ec4 <HAL_TIM_ConfigClockSource+0x4a0>)
 8004d30:	f7fc fcba 	bl	80016a8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004d34:	6863      	ldr	r3, [r4, #4]
 8004d36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d3a:	d009      	beq.n	8004d50 <HAL_TIM_ConfigClockSource+0x32c>
 8004d3c:	f033 0202 	bics.w	r2, r3, #2
 8004d40:	d006      	beq.n	8004d50 <HAL_TIM_ConfigClockSource+0x32c>
 8004d42:	2b0a      	cmp	r3, #10
 8004d44:	d004      	beq.n	8004d50 <HAL_TIM_ConfigClockSource+0x32c>
 8004d46:	f241 118e 	movw	r1, #4494	; 0x118e
 8004d4a:	485e      	ldr	r0, [pc, #376]	; (8004ec4 <HAL_TIM_ConfigClockSource+0x4a0>)
 8004d4c:	f7fc fcac 	bl	80016a8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004d50:	68e3      	ldr	r3, [r4, #12]
 8004d52:	2b0f      	cmp	r3, #15
 8004d54:	d904      	bls.n	8004d60 <HAL_TIM_ConfigClockSource+0x33c>
 8004d56:	f241 118f 	movw	r1, #4495	; 0x118f
 8004d5a:	485a      	ldr	r0, [pc, #360]	; (8004ec4 <HAL_TIM_ConfigClockSource+0x4a0>)
 8004d5c:	f7fc fca4 	bl	80016a8 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8004d60:	68e3      	ldr	r3, [r4, #12]
 8004d62:	6862      	ldr	r2, [r4, #4]
 8004d64:	68a1      	ldr	r1, [r4, #8]
 8004d66:	6828      	ldr	r0, [r5, #0]
 8004d68:	f7ff fe52 	bl	8004a10 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004d6c:	682a      	ldr	r2, [r5, #0]
 8004d6e:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d70:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d74:	6093      	str	r3, [r2, #8]
      break;
 8004d76:	e684      	b.n	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004d78:	4a51      	ldr	r2, [pc, #324]	; (8004ec0 <HAL_TIM_ConfigClockSource+0x49c>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d01f      	beq.n	8004dbe <HAL_TIM_ConfigClockSource+0x39a>
 8004d7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d82:	d01c      	beq.n	8004dbe <HAL_TIM_ConfigClockSource+0x39a>
 8004d84:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d018      	beq.n	8004dbe <HAL_TIM_ConfigClockSource+0x39a>
 8004d8c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d014      	beq.n	8004dbe <HAL_TIM_ConfigClockSource+0x39a>
 8004d94:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d010      	beq.n	8004dbe <HAL_TIM_ConfigClockSource+0x39a>
 8004d9c:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d00c      	beq.n	8004dbe <HAL_TIM_ConfigClockSource+0x39a>
 8004da4:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d008      	beq.n	8004dbe <HAL_TIM_ConfigClockSource+0x39a>
 8004dac:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d004      	beq.n	8004dbe <HAL_TIM_ConfigClockSource+0x39a>
 8004db4:	f241 11b6 	movw	r1, #4534	; 0x11b6
 8004db8:	4842      	ldr	r0, [pc, #264]	; (8004ec4 <HAL_TIM_ConfigClockSource+0x4a0>)
 8004dba:	f7fc fc75 	bl	80016a8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004dbe:	6863      	ldr	r3, [r4, #4]
 8004dc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004dc4:	d009      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x3b6>
 8004dc6:	f033 0202 	bics.w	r2, r3, #2
 8004dca:	d006      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x3b6>
 8004dcc:	2b0a      	cmp	r3, #10
 8004dce:	d004      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x3b6>
 8004dd0:	f241 11b9 	movw	r1, #4537	; 0x11b9
 8004dd4:	483b      	ldr	r0, [pc, #236]	; (8004ec4 <HAL_TIM_ConfigClockSource+0x4a0>)
 8004dd6:	f7fc fc67 	bl	80016a8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004dda:	68e3      	ldr	r3, [r4, #12]
 8004ddc:	2b0f      	cmp	r3, #15
 8004dde:	d904      	bls.n	8004dea <HAL_TIM_ConfigClockSource+0x3c6>
 8004de0:	f241 11ba 	movw	r1, #4538	; 0x11ba
 8004de4:	4837      	ldr	r0, [pc, #220]	; (8004ec4 <HAL_TIM_ConfigClockSource+0x4a0>)
 8004de6:	f7fc fc5f 	bl	80016a8 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dea:	682b      	ldr	r3, [r5, #0]
 8004dec:	6861      	ldr	r1, [r4, #4]
  tmpccer = TIMx->CCER;
 8004dee:	6a18      	ldr	r0, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004df0:	68e6      	ldr	r6, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004df2:	6a1c      	ldr	r4, [r3, #32]
 8004df4:	f024 0401 	bic.w	r4, r4, #1
 8004df8:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dfa:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dfc:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e00:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e04:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004e08:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8004e0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e0c:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8004e0e:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e10:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e14:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8004e18:	609a      	str	r2, [r3, #8]
 8004e1a:	e632      	b.n	8004a82 <HAL_TIM_ConfigClockSource+0x5e>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004e1c:	4a28      	ldr	r2, [pc, #160]	; (8004ec0 <HAL_TIM_ConfigClockSource+0x49c>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d01f      	beq.n	8004e62 <HAL_TIM_ConfigClockSource+0x43e>
 8004e22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e26:	d01c      	beq.n	8004e62 <HAL_TIM_ConfigClockSource+0x43e>
 8004e28:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d018      	beq.n	8004e62 <HAL_TIM_ConfigClockSource+0x43e>
 8004e30:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d014      	beq.n	8004e62 <HAL_TIM_ConfigClockSource+0x43e>
 8004e38:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d010      	beq.n	8004e62 <HAL_TIM_ConfigClockSource+0x43e>
 8004e40:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d00c      	beq.n	8004e62 <HAL_TIM_ConfigClockSource+0x43e>
 8004e48:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d008      	beq.n	8004e62 <HAL_TIM_ConfigClockSource+0x43e>
 8004e50:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d004      	beq.n	8004e62 <HAL_TIM_ConfigClockSource+0x43e>
 8004e58:	f241 11d6 	movw	r1, #4566	; 0x11d6
 8004e5c:	4819      	ldr	r0, [pc, #100]	; (8004ec4 <HAL_TIM_ConfigClockSource+0x4a0>)
 8004e5e:	f7fc fc23 	bl	80016a8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004e62:	6863      	ldr	r3, [r4, #4]
 8004e64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e68:	d009      	beq.n	8004e7e <HAL_TIM_ConfigClockSource+0x45a>
 8004e6a:	f033 0202 	bics.w	r2, r3, #2
 8004e6e:	d006      	beq.n	8004e7e <HAL_TIM_ConfigClockSource+0x45a>
 8004e70:	2b0a      	cmp	r3, #10
 8004e72:	d004      	beq.n	8004e7e <HAL_TIM_ConfigClockSource+0x45a>
 8004e74:	f241 11d9 	movw	r1, #4569	; 0x11d9
 8004e78:	4812      	ldr	r0, [pc, #72]	; (8004ec4 <HAL_TIM_ConfigClockSource+0x4a0>)
 8004e7a:	f7fc fc15 	bl	80016a8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004e7e:	68e3      	ldr	r3, [r4, #12]
 8004e80:	2b0f      	cmp	r3, #15
 8004e82:	d904      	bls.n	8004e8e <HAL_TIM_ConfigClockSource+0x46a>
 8004e84:	f241 11da 	movw	r1, #4570	; 0x11da
 8004e88:	480e      	ldr	r0, [pc, #56]	; (8004ec4 <HAL_TIM_ConfigClockSource+0x4a0>)
 8004e8a:	f7fc fc0d 	bl	80016a8 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e8e:	682b      	ldr	r3, [r5, #0]
 8004e90:	6861      	ldr	r1, [r4, #4]
  tmpccer = TIMx->CCER;
 8004e92:	6a18      	ldr	r0, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e94:	68e6      	ldr	r6, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e96:	6a1c      	ldr	r4, [r3, #32]
 8004e98:	f024 0401 	bic.w	r4, r4, #1
 8004e9c:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e9e:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ea0:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ea4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ea8:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004eac:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8004eae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004eb0:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8004eb2:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004eb4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004eb8:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8004ebc:	e7ac      	b.n	8004e18 <HAL_TIM_ConfigClockSource+0x3f4>
 8004ebe:	bf00      	nop
 8004ec0:	40010000 	.word	0x40010000
 8004ec4:	080071c7 	.word	0x080071c7

08004ec8 <TIM_CCxChannelCmd>:
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8004ec8:	4b27      	ldr	r3, [pc, #156]	; (8004f68 <TIM_CCxChannelCmd+0xa0>)
 8004eca:	4298      	cmp	r0, r3
{
 8004ecc:	b570      	push	{r4, r5, r6, lr}
 8004ece:	4604      	mov	r4, r0
 8004ed0:	460d      	mov	r5, r1
 8004ed2:	4616      	mov	r6, r2
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8004ed4:	d02f      	beq.n	8004f36 <TIM_CCxChannelCmd+0x6e>
 8004ed6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004eda:	d02c      	beq.n	8004f36 <TIM_CCxChannelCmd+0x6e>
 8004edc:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8004ee0:	4298      	cmp	r0, r3
 8004ee2:	d028      	beq.n	8004f36 <TIM_CCxChannelCmd+0x6e>
 8004ee4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ee8:	4298      	cmp	r0, r3
 8004eea:	d024      	beq.n	8004f36 <TIM_CCxChannelCmd+0x6e>
 8004eec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ef0:	4298      	cmp	r0, r3
 8004ef2:	d020      	beq.n	8004f36 <TIM_CCxChannelCmd+0x6e>
 8004ef4:	f503 4378 	add.w	r3, r3, #63488	; 0xf800
 8004ef8:	4298      	cmp	r0, r3
 8004efa:	d01c      	beq.n	8004f36 <TIM_CCxChannelCmd+0x6e>
 8004efc:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 8004f00:	4298      	cmp	r0, r3
 8004f02:	d018      	beq.n	8004f36 <TIM_CCxChannelCmd+0x6e>
 8004f04:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f08:	4298      	cmp	r0, r3
 8004f0a:	d014      	beq.n	8004f36 <TIM_CCxChannelCmd+0x6e>
 8004f0c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f10:	4298      	cmp	r0, r3
 8004f12:	d010      	beq.n	8004f36 <TIM_CCxChannelCmd+0x6e>
 8004f14:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8004f18:	4298      	cmp	r0, r3
 8004f1a:	d00c      	beq.n	8004f36 <TIM_CCxChannelCmd+0x6e>
 8004f1c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f20:	4298      	cmp	r0, r3
 8004f22:	d008      	beq.n	8004f36 <TIM_CCxChannelCmd+0x6e>
 8004f24:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f28:	4298      	cmp	r0, r3
 8004f2a:	d004      	beq.n	8004f36 <TIM_CCxChannelCmd+0x6e>
 8004f2c:	f641 11b7 	movw	r1, #6583	; 0x19b7
 8004f30:	480e      	ldr	r0, [pc, #56]	; (8004f6c <TIM_CCxChannelCmd+0xa4>)
 8004f32:	f7fc fbb9 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8004f36:	f035 030c 	bics.w	r3, r5, #12
 8004f3a:	d006      	beq.n	8004f4a <TIM_CCxChannelCmd+0x82>
 8004f3c:	2d3c      	cmp	r5, #60	; 0x3c
 8004f3e:	d004      	beq.n	8004f4a <TIM_CCxChannelCmd+0x82>
 8004f40:	f641 11b8 	movw	r1, #6584	; 0x19b8
 8004f44:	4809      	ldr	r0, [pc, #36]	; (8004f6c <TIM_CCxChannelCmd+0xa4>)
 8004f46:	f7fc fbaf 	bl	80016a8 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f4a:	6a23      	ldr	r3, [r4, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f4c:	f005 051f 	and.w	r5, r5, #31
 8004f50:	2201      	movs	r2, #1
 8004f52:	40aa      	lsls	r2, r5
  TIMx->CCER &= ~tmp;
 8004f54:	ea23 0302 	bic.w	r3, r3, r2
 8004f58:	6223      	str	r3, [r4, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f5a:	6a23      	ldr	r3, [r4, #32]
 8004f5c:	fa06 f505 	lsl.w	r5, r6, r5
 8004f60:	431d      	orrs	r5, r3
 8004f62:	6225      	str	r5, [r4, #32]
 8004f64:	bd70      	pop	{r4, r5, r6, pc}
 8004f66:	bf00      	nop
 8004f68:	40010000 	.word	0x40010000
 8004f6c:	080071c7 	.word	0x080071c7

08004f70 <HAL_TIM_PWM_Start>:
{
 8004f70:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8004f72:	4a2d      	ldr	r2, [pc, #180]	; (8005028 <HAL_TIM_PWM_Start+0xb8>)
 8004f74:	6803      	ldr	r3, [r0, #0]
 8004f76:	4293      	cmp	r3, r2
{
 8004f78:	4605      	mov	r5, r0
 8004f7a:	460c      	mov	r4, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8004f7c:	d012      	beq.n	8004fa4 <HAL_TIM_PWM_Start+0x34>
 8004f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f82:	d00f      	beq.n	8004fa4 <HAL_TIM_PWM_Start+0x34>
 8004f84:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d00b      	beq.n	8004fa4 <HAL_TIM_PWM_Start+0x34>
 8004f8c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d007      	beq.n	8004fa4 <HAL_TIM_PWM_Start+0x34>
 8004f94:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d003      	beq.n	8004fa4 <HAL_TIM_PWM_Start+0x34>
 8004f9c:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d102      	bne.n	8004faa <HAL_TIM_PWM_Start+0x3a>
 8004fa4:	f034 020c 	bics.w	r2, r4, #12
 8004fa8:	d005      	beq.n	8004fb6 <HAL_TIM_PWM_Start+0x46>
 8004faa:	4a20      	ldr	r2, [pc, #128]	; (800502c <HAL_TIM_PWM_Start+0xbc>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d11a      	bne.n	8004fe6 <HAL_TIM_PWM_Start+0x76>
 8004fb0:	f034 0304 	bics.w	r3, r4, #4
 8004fb4:	d11c      	bne.n	8004ff0 <HAL_TIM_PWM_Start+0x80>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	4621      	mov	r1, r4
 8004fba:	6828      	ldr	r0, [r5, #0]
 8004fbc:	f7ff ff84 	bl	8004ec8 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fc0:	682b      	ldr	r3, [r5, #0]
 8004fc2:	4a19      	ldr	r2, [pc, #100]	; (8005028 <HAL_TIM_PWM_Start+0xb8>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d029      	beq.n	800501c <HAL_TIM_PWM_Start+0xac>
 8004fc8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d025      	beq.n	800501c <HAL_TIM_PWM_Start+0xac>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fd0:	689a      	ldr	r2, [r3, #8]
 8004fd2:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fd6:	2a06      	cmp	r2, #6
 8004fd8:	d003      	beq.n	8004fe2 <HAL_TIM_PWM_Start+0x72>
    __HAL_TIM_ENABLE(htim);
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	f042 0201 	orr.w	r2, r2, #1
 8004fe0:	601a      	str	r2, [r3, #0]
}
 8004fe2:	2000      	movs	r0, #0
 8004fe4:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8004fe6:	4a12      	ldr	r2, [pc, #72]	; (8005030 <HAL_TIM_PWM_Start+0xc0>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d107      	bne.n	8004ffc <HAL_TIM_PWM_Start+0x8c>
 8004fec:	2c00      	cmp	r4, #0
 8004fee:	d0e2      	beq.n	8004fb6 <HAL_TIM_PWM_Start+0x46>
 8004ff0:	f240 510b 	movw	r1, #1291	; 0x50b
 8004ff4:	480f      	ldr	r0, [pc, #60]	; (8005034 <HAL_TIM_PWM_Start+0xc4>)
 8004ff6:	f7fc fb57 	bl	80016a8 <assert_failed>
 8004ffa:	e7dc      	b.n	8004fb6 <HAL_TIM_PWM_Start+0x46>
 8004ffc:	4a0e      	ldr	r2, [pc, #56]	; (8005038 <HAL_TIM_PWM_Start+0xc8>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d0f4      	beq.n	8004fec <HAL_TIM_PWM_Start+0x7c>
 8005002:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8005006:	4293      	cmp	r3, r2
 8005008:	d0d2      	beq.n	8004fb0 <HAL_TIM_PWM_Start+0x40>
 800500a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800500e:	4293      	cmp	r3, r2
 8005010:	d0ec      	beq.n	8004fec <HAL_TIM_PWM_Start+0x7c>
 8005012:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005016:	4293      	cmp	r3, r2
 8005018:	d0e8      	beq.n	8004fec <HAL_TIM_PWM_Start+0x7c>
 800501a:	e7e9      	b.n	8004ff0 <HAL_TIM_PWM_Start+0x80>
    __HAL_TIM_MOE_ENABLE(htim);
 800501c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800501e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005022:	645a      	str	r2, [r3, #68]	; 0x44
 8005024:	e7d4      	b.n	8004fd0 <HAL_TIM_PWM_Start+0x60>
 8005026:	bf00      	nop
 8005028:	40010000 	.word	0x40010000
 800502c:	40014000 	.word	0x40014000
 8005030:	40014400 	.word	0x40014400
 8005034:	080071c7 	.word	0x080071c7
 8005038:	40014800 	.word	0x40014800

0800503c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800503c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
 800503e:	4a2b      	ldr	r2, [pc, #172]	; (80050ec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005040:	6803      	ldr	r3, [r0, #0]
 8005042:	4293      	cmp	r3, r2
{
 8005044:	4604      	mov	r4, r0
 8005046:	460d      	mov	r5, r1
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
 8005048:	d01f      	beq.n	800508a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800504a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800504e:	d01c      	beq.n	800508a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8005050:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005054:	4293      	cmp	r3, r2
 8005056:	d018      	beq.n	800508a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8005058:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800505c:	4293      	cmp	r3, r2
 800505e:	d014      	beq.n	800508a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8005060:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005064:	4293      	cmp	r3, r2
 8005066:	d010      	beq.n	800508a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8005068:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800506c:	4293      	cmp	r3, r2
 800506e:	d00c      	beq.n	800508a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8005070:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005074:	4293      	cmp	r3, r2
 8005076:	d008      	beq.n	800508a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8005078:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 800507c:	4293      	cmp	r3, r2
 800507e:	d004      	beq.n	800508a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8005080:	f240 6161 	movw	r1, #1633	; 0x661
 8005084:	481a      	ldr	r0, [pc, #104]	; (80050f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005086:	f7fc fb0f 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800508a:	682b      	ldr	r3, [r5, #0]
 800508c:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8005090:	d006      	beq.n	80050a0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8005092:	2b40      	cmp	r3, #64	; 0x40
 8005094:	d004      	beq.n	80050a0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8005096:	f240 6162 	movw	r1, #1634	; 0x662
 800509a:	4815      	ldr	r0, [pc, #84]	; (80050f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800509c:	f7fc fb04 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80050a0:	686b      	ldr	r3, [r5, #4]
 80050a2:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80050a6:	d004      	beq.n	80050b2 <HAL_TIMEx_MasterConfigSynchronization+0x76>
 80050a8:	f240 6163 	movw	r1, #1635	; 0x663
 80050ac:	4810      	ldr	r0, [pc, #64]	; (80050f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80050ae:	f7fc fafb 	bl	80016a8 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 80050b2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	f04f 0002 	mov.w	r0, #2
 80050bc:	d014      	beq.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0xac>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050be:	6821      	ldr	r1, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80050c0:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80050c4:	684a      	ldr	r2, [r1, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050c6:	6828      	ldr	r0, [r5, #0]
  tmpsmcr = htim->Instance->SMCR;
 80050c8:	688b      	ldr	r3, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80050ca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050ce:	4302      	orrs	r2, r0

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050d0:	6868      	ldr	r0, [r5, #4]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050d2:	604a      	str	r2, [r1, #4]
  tmpsmcr &= ~TIM_SMCR_MSM;
 80050d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050d8:	4303      	orrs	r3, r0

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80050da:	608b      	str	r3, [r1, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80050dc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80050de:	2301      	movs	r3, #1
 80050e0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80050e4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
}
 80050e8:	bd38      	pop	{r3, r4, r5, pc}
 80050ea:	bf00      	nop
 80050ec:	40010000 	.word	0x40010000
 80050f0:	080071ff 	.word	0x080071ff

080050f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80050f4:	b538      	push	{r3, r4, r5, lr}
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 80050f6:	4a39      	ldr	r2, [pc, #228]	; (80051dc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>)
 80050f8:	6803      	ldr	r3, [r0, #0]
 80050fa:	4293      	cmp	r3, r2
{
 80050fc:	4604      	mov	r4, r0
 80050fe:	460d      	mov	r5, r1
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8005100:	d008      	beq.n	8005114 <HAL_TIMEx_ConfigBreakDeadTime+0x20>
 8005102:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005106:	4293      	cmp	r3, r2
 8005108:	d004      	beq.n	8005114 <HAL_TIMEx_ConfigBreakDeadTime+0x20>
 800510a:	f44f 61d3 	mov.w	r1, #1688	; 0x698
 800510e:	4834      	ldr	r0, [pc, #208]	; (80051e0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005110:	f7fc faca 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8005114:	682b      	ldr	r3, [r5, #0]
 8005116:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800511a:	d004      	beq.n	8005126 <HAL_TIMEx_ConfigBreakDeadTime+0x32>
 800511c:	f240 6199 	movw	r1, #1689	; 0x699
 8005120:	482f      	ldr	r0, [pc, #188]	; (80051e0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005122:	f7fc fac1 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8005126:	686b      	ldr	r3, [r5, #4]
 8005128:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800512c:	d004      	beq.n	8005138 <HAL_TIMEx_ConfigBreakDeadTime+0x44>
 800512e:	f240 619a 	movw	r1, #1690	; 0x69a
 8005132:	482b      	ldr	r0, [pc, #172]	; (80051e0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005134:	f7fc fab8 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8005138:	68ab      	ldr	r3, [r5, #8]
 800513a:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800513e:	d004      	beq.n	800514a <HAL_TIMEx_ConfigBreakDeadTime+0x56>
 8005140:	f240 619b 	movw	r1, #1691	; 0x69b
 8005144:	4826      	ldr	r0, [pc, #152]	; (80051e0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005146:	f7fc faaf 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800514a:	68eb      	ldr	r3, [r5, #12]
 800514c:	2bff      	cmp	r3, #255	; 0xff
 800514e:	d904      	bls.n	800515a <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 8005150:	f240 619c 	movw	r1, #1692	; 0x69c
 8005154:	4822      	ldr	r0, [pc, #136]	; (80051e0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005156:	f7fc faa7 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800515a:	692b      	ldr	r3, [r5, #16]
 800515c:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8005160:	d004      	beq.n	800516c <HAL_TIMEx_ConfigBreakDeadTime+0x78>
 8005162:	f240 619d 	movw	r1, #1693	; 0x69d
 8005166:	481e      	ldr	r0, [pc, #120]	; (80051e0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005168:	f7fc fa9e 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800516c:	696b      	ldr	r3, [r5, #20]
 800516e:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8005172:	d004      	beq.n	800517e <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8005174:	f240 619e 	movw	r1, #1694	; 0x69e
 8005178:	4819      	ldr	r0, [pc, #100]	; (80051e0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800517a:	f7fc fa95 	bl	80016a8 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800517e:	69eb      	ldr	r3, [r5, #28]
 8005180:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8005184:	d004      	beq.n	8005190 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>
 8005186:	f240 619f 	movw	r1, #1695	; 0x69f
 800518a:	4815      	ldr	r0, [pc, #84]	; (80051e0 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800518c:	f7fc fa8c 	bl	80016a8 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8005190:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8005194:	2b01      	cmp	r3, #1
 8005196:	d01e      	beq.n	80051d6 <HAL_TIMEx_ConfigBreakDeadTime+0xe2>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005198:	68eb      	ldr	r3, [r5, #12]
 800519a:	68aa      	ldr	r2, [r5, #8]
 800519c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051a0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80051a2:	686a      	ldr	r2, [r5, #4]
 80051a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051a8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80051aa:	682a      	ldr	r2, [r5, #0]
 80051ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051b0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80051b2:	692a      	ldr	r2, [r5, #16]
 80051b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051b8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80051ba:	696a      	ldr	r2, [r5, #20]
 80051bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051c0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80051c2:	69ea      	ldr	r2, [r5, #28]
 80051c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80051c8:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80051ca:	6822      	ldr	r2, [r4, #0]

  __HAL_UNLOCK(htim);
 80051cc:	2000      	movs	r0, #0
  htim->Instance->BDTR = tmpbdtr;
 80051ce:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80051d0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
 80051d4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80051d6:	2002      	movs	r0, #2
}
 80051d8:	bd38      	pop	{r3, r4, r5, pc}
 80051da:	bf00      	nop
 80051dc:	40010000 	.word	0x40010000
 80051e0:	080071ff 	.word	0x080071ff

080051e4 <HAL_TIMEx_CommutCallback>:
 80051e4:	4770      	bx	lr

080051e6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051e6:	4770      	bx	lr

080051e8 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051e8:	6803      	ldr	r3, [r0, #0]
 80051ea:	68da      	ldr	r2, [r3, #12]
 80051ec:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80051f0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051f2:	695a      	ldr	r2, [r3, #20]
 80051f4:	f022 0201 	bic.w	r2, r2, #1
 80051f8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051fa:	2320      	movs	r3, #32
 80051fc:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8005200:	4770      	bx	lr
	...

08005204 <UART_SetConfig>:
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005204:	6842      	ldr	r2, [r0, #4]
 8005206:	4b9e      	ldr	r3, [pc, #632]	; (8005480 <UART_SetConfig+0x27c>)
 8005208:	429a      	cmp	r2, r3
{
 800520a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800520e:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005210:	d904      	bls.n	800521c <UART_SetConfig+0x18>
 8005212:	f640 31e5 	movw	r1, #3045	; 0xbe5
 8005216:	489b      	ldr	r0, [pc, #620]	; (8005484 <UART_SetConfig+0x280>)
 8005218:	f7fc fa46 	bl	80016a8 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800521c:	68e3      	ldr	r3, [r4, #12]
 800521e:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8005222:	d004      	beq.n	800522e <UART_SetConfig+0x2a>
 8005224:	f640 31e6 	movw	r1, #3046	; 0xbe6
 8005228:	4896      	ldr	r0, [pc, #600]	; (8005484 <UART_SetConfig+0x280>)
 800522a:	f7fc fa3d 	bl	80016a8 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800522e:	6923      	ldr	r3, [r4, #16]
 8005230:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8005234:	d007      	beq.n	8005246 <UART_SetConfig+0x42>
 8005236:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800523a:	d004      	beq.n	8005246 <UART_SetConfig+0x42>
 800523c:	f640 31e7 	movw	r1, #3047	; 0xbe7
 8005240:	4890      	ldr	r0, [pc, #576]	; (8005484 <UART_SetConfig+0x280>)
 8005242:	f7fc fa31 	bl	80016a8 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8005246:	6963      	ldr	r3, [r4, #20]
 8005248:	f64f 72f3 	movw	r2, #65523	; 0xfff3
 800524c:	4213      	tst	r3, r2
 800524e:	d100      	bne.n	8005252 <UART_SetConfig+0x4e>
 8005250:	b923      	cbnz	r3, 800525c <UART_SetConfig+0x58>
 8005252:	f640 31e8 	movw	r1, #3048	; 0xbe8
 8005256:	488b      	ldr	r0, [pc, #556]	; (8005484 <UART_SetConfig+0x280>)
 8005258:	f7fc fa26 	bl	80016a8 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800525c:	6826      	ldr	r6, [r4, #0]
 800525e:	68e2      	ldr	r2, [r4, #12]
 8005260:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005262:	6920      	ldr	r0, [r4, #16]
 8005264:	69e1      	ldr	r1, [r4, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005266:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800526a:	4313      	orrs	r3, r2
 800526c:	6133      	str	r3, [r6, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800526e:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005270:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005272:	4303      	orrs	r3, r0
 8005274:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8005276:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800527a:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 800527c:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005280:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8005282:	4313      	orrs	r3, r2
 8005284:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005286:	6973      	ldr	r3, [r6, #20]
 8005288:	69a2      	ldr	r2, [r4, #24]
 800528a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800528e:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005290:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005294:	6173      	str	r3, [r6, #20]
 8005296:	4b7c      	ldr	r3, [pc, #496]	; (8005488 <UART_SetConfig+0x284>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005298:	d17c      	bne.n	8005394 <UART_SetConfig+0x190>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800529a:	429e      	cmp	r6, r3
 800529c:	d003      	beq.n	80052a6 <UART_SetConfig+0xa2>
 800529e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052a2:	429e      	cmp	r6, r3
 80052a4:	d144      	bne.n	8005330 <UART_SetConfig+0x12c>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80052a6:	f7fe fd79 	bl	8003d9c <HAL_RCC_GetPCLK2Freq>
 80052aa:	2519      	movs	r5, #25
 80052ac:	fb05 f300 	mul.w	r3, r5, r0
 80052b0:	6860      	ldr	r0, [r4, #4]
 80052b2:	f04f 0964 	mov.w	r9, #100	; 0x64
 80052b6:	0040      	lsls	r0, r0, #1
 80052b8:	fbb3 f3f0 	udiv	r3, r3, r0
 80052bc:	fbb3 f3f9 	udiv	r3, r3, r9
 80052c0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80052c4:	f7fe fd6a 	bl	8003d9c <HAL_RCC_GetPCLK2Freq>
 80052c8:	6863      	ldr	r3, [r4, #4]
 80052ca:	4368      	muls	r0, r5
 80052cc:	005b      	lsls	r3, r3, #1
 80052ce:	fbb0 f7f3 	udiv	r7, r0, r3
 80052d2:	f7fe fd63 	bl	8003d9c <HAL_RCC_GetPCLK2Freq>
 80052d6:	6863      	ldr	r3, [r4, #4]
 80052d8:	4368      	muls	r0, r5
 80052da:	005b      	lsls	r3, r3, #1
 80052dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80052e0:	fbb3 f3f9 	udiv	r3, r3, r9
 80052e4:	fb09 7313 	mls	r3, r9, r3, r7
 80052e8:	00db      	lsls	r3, r3, #3
 80052ea:	3332      	adds	r3, #50	; 0x32
 80052ec:	fbb3 f3f9 	udiv	r3, r3, r9
 80052f0:	005b      	lsls	r3, r3, #1
 80052f2:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80052f6:	f7fe fd51 	bl	8003d9c <HAL_RCC_GetPCLK2Freq>
 80052fa:	6862      	ldr	r2, [r4, #4]
 80052fc:	4368      	muls	r0, r5
 80052fe:	0052      	lsls	r2, r2, #1
 8005300:	fbb0 faf2 	udiv	sl, r0, r2
 8005304:	f7fe fd4a 	bl	8003d9c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005308:	6863      	ldr	r3, [r4, #4]
 800530a:	4368      	muls	r0, r5
 800530c:	005b      	lsls	r3, r3, #1
 800530e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005312:	fbb3 f3f9 	udiv	r3, r3, r9
 8005316:	fb09 a313 	mls	r3, r9, r3, sl
 800531a:	00db      	lsls	r3, r3, #3
 800531c:	3332      	adds	r3, #50	; 0x32
 800531e:	fbb3 f3f9 	udiv	r3, r3, r9
 8005322:	f003 0307 	and.w	r3, r3, #7
 8005326:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005328:	443b      	add	r3, r7
 800532a:	60b3      	str	r3, [r6, #8]
 800532c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005330:	f7fe fd24 	bl	8003d7c <HAL_RCC_GetPCLK1Freq>
 8005334:	2519      	movs	r5, #25
 8005336:	fb05 f300 	mul.w	r3, r5, r0
 800533a:	6860      	ldr	r0, [r4, #4]
 800533c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8005340:	0040      	lsls	r0, r0, #1
 8005342:	fbb3 f3f0 	udiv	r3, r3, r0
 8005346:	fbb3 f3f9 	udiv	r3, r3, r9
 800534a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800534e:	f7fe fd15 	bl	8003d7c <HAL_RCC_GetPCLK1Freq>
 8005352:	6863      	ldr	r3, [r4, #4]
 8005354:	4368      	muls	r0, r5
 8005356:	005b      	lsls	r3, r3, #1
 8005358:	fbb0 f7f3 	udiv	r7, r0, r3
 800535c:	f7fe fd0e 	bl	8003d7c <HAL_RCC_GetPCLK1Freq>
 8005360:	6863      	ldr	r3, [r4, #4]
 8005362:	4368      	muls	r0, r5
 8005364:	005b      	lsls	r3, r3, #1
 8005366:	fbb0 f3f3 	udiv	r3, r0, r3
 800536a:	fbb3 f3f9 	udiv	r3, r3, r9
 800536e:	fb09 7313 	mls	r3, r9, r3, r7
 8005372:	00db      	lsls	r3, r3, #3
 8005374:	3332      	adds	r3, #50	; 0x32
 8005376:	fbb3 f3f9 	udiv	r3, r3, r9
 800537a:	005b      	lsls	r3, r3, #1
 800537c:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8005380:	f7fe fcfc 	bl	8003d7c <HAL_RCC_GetPCLK1Freq>
 8005384:	6862      	ldr	r2, [r4, #4]
 8005386:	4368      	muls	r0, r5
 8005388:	0052      	lsls	r2, r2, #1
 800538a:	fbb0 faf2 	udiv	sl, r0, r2
 800538e:	f7fe fcf5 	bl	8003d7c <HAL_RCC_GetPCLK1Freq>
 8005392:	e7b9      	b.n	8005308 <UART_SetConfig+0x104>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005394:	429e      	cmp	r6, r3
 8005396:	d002      	beq.n	800539e <UART_SetConfig+0x19a>
 8005398:	4b3c      	ldr	r3, [pc, #240]	; (800548c <UART_SetConfig+0x288>)
 800539a:	429e      	cmp	r6, r3
 800539c:	d140      	bne.n	8005420 <UART_SetConfig+0x21c>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800539e:	f7fe fcfd 	bl	8003d9c <HAL_RCC_GetPCLK2Freq>
 80053a2:	6867      	ldr	r7, [r4, #4]
 80053a4:	2519      	movs	r5, #25
 80053a6:	f04f 0964 	mov.w	r9, #100	; 0x64
 80053aa:	fb05 f300 	mul.w	r3, r5, r0
 80053ae:	00bf      	lsls	r7, r7, #2
 80053b0:	fbb3 f3f7 	udiv	r3, r3, r7
 80053b4:	fbb3 f3f9 	udiv	r3, r3, r9
 80053b8:	011f      	lsls	r7, r3, #4
 80053ba:	f7fe fcef 	bl	8003d9c <HAL_RCC_GetPCLK2Freq>
 80053be:	6863      	ldr	r3, [r4, #4]
 80053c0:	4368      	muls	r0, r5
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	fbb0 f8f3 	udiv	r8, r0, r3
 80053c8:	f7fe fce8 	bl	8003d9c <HAL_RCC_GetPCLK2Freq>
 80053cc:	6863      	ldr	r3, [r4, #4]
 80053ce:	4368      	muls	r0, r5
 80053d0:	009b      	lsls	r3, r3, #2
 80053d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80053d6:	fbb3 f3f9 	udiv	r3, r3, r9
 80053da:	fb09 8313 	mls	r3, r9, r3, r8
 80053de:	011b      	lsls	r3, r3, #4
 80053e0:	3332      	adds	r3, #50	; 0x32
 80053e2:	fbb3 f3f9 	udiv	r3, r3, r9
 80053e6:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80053ea:	f7fe fcd7 	bl	8003d9c <HAL_RCC_GetPCLK2Freq>
 80053ee:	6862      	ldr	r2, [r4, #4]
 80053f0:	4368      	muls	r0, r5
 80053f2:	0092      	lsls	r2, r2, #2
 80053f4:	fbb0 faf2 	udiv	sl, r0, r2
 80053f8:	f7fe fcd0 	bl	8003d9c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80053fc:	6863      	ldr	r3, [r4, #4]
 80053fe:	4368      	muls	r0, r5
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	fbb0 f3f3 	udiv	r3, r0, r3
 8005406:	fbb3 f3f9 	udiv	r3, r3, r9
 800540a:	fb09 a313 	mls	r3, r9, r3, sl
 800540e:	011b      	lsls	r3, r3, #4
 8005410:	3332      	adds	r3, #50	; 0x32
 8005412:	fbb3 f3f9 	udiv	r3, r3, r9
 8005416:	f003 030f 	and.w	r3, r3, #15
 800541a:	ea43 0308 	orr.w	r3, r3, r8
 800541e:	e783      	b.n	8005328 <UART_SetConfig+0x124>
 8005420:	f7fe fcac 	bl	8003d7c <HAL_RCC_GetPCLK1Freq>
 8005424:	6867      	ldr	r7, [r4, #4]
 8005426:	2519      	movs	r5, #25
 8005428:	f04f 0964 	mov.w	r9, #100	; 0x64
 800542c:	fb05 f300 	mul.w	r3, r5, r0
 8005430:	00bf      	lsls	r7, r7, #2
 8005432:	fbb3 f3f7 	udiv	r3, r3, r7
 8005436:	fbb3 f3f9 	udiv	r3, r3, r9
 800543a:	011f      	lsls	r7, r3, #4
 800543c:	f7fe fc9e 	bl	8003d7c <HAL_RCC_GetPCLK1Freq>
 8005440:	6863      	ldr	r3, [r4, #4]
 8005442:	4368      	muls	r0, r5
 8005444:	009b      	lsls	r3, r3, #2
 8005446:	fbb0 f8f3 	udiv	r8, r0, r3
 800544a:	f7fe fc97 	bl	8003d7c <HAL_RCC_GetPCLK1Freq>
 800544e:	6863      	ldr	r3, [r4, #4]
 8005450:	4368      	muls	r0, r5
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	fbb0 f3f3 	udiv	r3, r0, r3
 8005458:	fbb3 f3f9 	udiv	r3, r3, r9
 800545c:	fb09 8313 	mls	r3, r9, r3, r8
 8005460:	011b      	lsls	r3, r3, #4
 8005462:	3332      	adds	r3, #50	; 0x32
 8005464:	fbb3 f3f9 	udiv	r3, r3, r9
 8005468:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800546c:	f7fe fc86 	bl	8003d7c <HAL_RCC_GetPCLK1Freq>
 8005470:	6862      	ldr	r2, [r4, #4]
 8005472:	4368      	muls	r0, r5
 8005474:	0092      	lsls	r2, r2, #2
 8005476:	fbb0 faf2 	udiv	sl, r0, r2
 800547a:	f7fe fc7f 	bl	8003d7c <HAL_RCC_GetPCLK1Freq>
 800547e:	e7bd      	b.n	80053fc <UART_SetConfig+0x1f8>
 8005480:	00a037a0 	.word	0x00a037a0
 8005484:	0800723a 	.word	0x0800723a
 8005488:	40011000 	.word	0x40011000
 800548c:	40011400 	.word	0x40011400

08005490 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8005490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005492:	4604      	mov	r4, r0
 8005494:	460e      	mov	r6, r1
 8005496:	4617      	mov	r7, r2
 8005498:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800549a:	6821      	ldr	r1, [r4, #0]
 800549c:	680b      	ldr	r3, [r1, #0]
 800549e:	ea36 0303 	bics.w	r3, r6, r3
 80054a2:	d101      	bne.n	80054a8 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80054a4:	2000      	movs	r0, #0
}
 80054a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 80054a8:	1c6b      	adds	r3, r5, #1
 80054aa:	d0f7      	beq.n	800549c <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80054ac:	b995      	cbnz	r5, 80054d4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054ae:	6823      	ldr	r3, [r4, #0]
 80054b0:	68da      	ldr	r2, [r3, #12]
 80054b2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80054b6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054b8:	695a      	ldr	r2, [r3, #20]
 80054ba:	f022 0201 	bic.w	r2, r2, #1
 80054be:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80054c0:	2320      	movs	r3, #32
 80054c2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80054c6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80054ca:	2300      	movs	r3, #0
 80054cc:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80054d0:	2003      	movs	r0, #3
 80054d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80054d4:	f7fc fb66 	bl	8001ba4 <HAL_GetTick>
 80054d8:	1bc0      	subs	r0, r0, r7
 80054da:	4285      	cmp	r5, r0
 80054dc:	d2dd      	bcs.n	800549a <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80054de:	e7e6      	b.n	80054ae <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080054e0 <HAL_UART_Init>:
{
 80054e0:	b510      	push	{r4, lr}
  if (huart == NULL)
 80054e2:	4604      	mov	r4, r0
 80054e4:	2800      	cmp	r0, #0
 80054e6:	d07c      	beq.n	80055e2 <HAL_UART_Init+0x102>
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80054e8:	6981      	ldr	r1, [r0, #24]
 80054ea:	6803      	ldr	r3, [r0, #0]
 80054ec:	4a3e      	ldr	r2, [pc, #248]	; (80055e8 <HAL_UART_Init+0x108>)
 80054ee:	2900      	cmp	r1, #0
 80054f0:	d057      	beq.n	80055a2 <HAL_UART_Init+0xc2>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d010      	beq.n	8005518 <HAL_UART_Init+0x38>
 80054f6:	f5a2 424c 	sub.w	r2, r2, #52224	; 0xcc00
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d00c      	beq.n	8005518 <HAL_UART_Init+0x38>
 80054fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005502:	4293      	cmp	r3, r2
 8005504:	d008      	beq.n	8005518 <HAL_UART_Init+0x38>
 8005506:	f502 424c 	add.w	r2, r2, #52224	; 0xcc00
 800550a:	4293      	cmp	r3, r2
 800550c:	d004      	beq.n	8005518 <HAL_UART_Init+0x38>
 800550e:	f240 1149 	movw	r1, #329	; 0x149
 8005512:	4836      	ldr	r0, [pc, #216]	; (80055ec <HAL_UART_Init+0x10c>)
 8005514:	f7fc f8c8 	bl	80016a8 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8005518:	69a3      	ldr	r3, [r4, #24]
 800551a:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800551e:	d004      	beq.n	800552a <HAL_UART_Init+0x4a>
 8005520:	f44f 71a5 	mov.w	r1, #330	; 0x14a
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8005524:	4831      	ldr	r0, [pc, #196]	; (80055ec <HAL_UART_Init+0x10c>)
 8005526:	f7fc f8bf 	bl	80016a8 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800552a:	68a3      	ldr	r3, [r4, #8]
 800552c:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8005530:	d004      	beq.n	800553c <HAL_UART_Init+0x5c>
 8005532:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8005536:	482d      	ldr	r0, [pc, #180]	; (80055ec <HAL_UART_Init+0x10c>)
 8005538:	f7fc f8b6 	bl	80016a8 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800553c:	69e3      	ldr	r3, [r4, #28]
 800553e:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8005542:	d004      	beq.n	800554e <HAL_UART_Init+0x6e>
 8005544:	f240 1151 	movw	r1, #337	; 0x151
 8005548:	4828      	ldr	r0, [pc, #160]	; (80055ec <HAL_UART_Init+0x10c>)
 800554a:	f7fc f8ad 	bl	80016a8 <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
 800554e:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8005552:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005556:	b923      	cbnz	r3, 8005562 <HAL_UART_Init+0x82>
    huart->Lock = HAL_UNLOCKED;
 8005558:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800555c:	4620      	mov	r0, r4
 800555e:	f7fc f9c9 	bl	80018f4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8005562:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005564:	2324      	movs	r3, #36	; 0x24
 8005566:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800556a:	68d3      	ldr	r3, [r2, #12]
 800556c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005570:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8005572:	4620      	mov	r0, r4
 8005574:	f7ff fe46 	bl	8005204 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005578:	6823      	ldr	r3, [r4, #0]
 800557a:	691a      	ldr	r2, [r3, #16]
 800557c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005580:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005582:	695a      	ldr	r2, [r3, #20]
 8005584:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005588:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800558a:	68da      	ldr	r2, [r3, #12]
 800558c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005590:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005592:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8005594:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005596:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005598:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800559c:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80055a0:	bd10      	pop	{r4, pc}
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d0c1      	beq.n	800552a <HAL_UART_Init+0x4a>
 80055a6:	4a12      	ldr	r2, [pc, #72]	; (80055f0 <HAL_UART_Init+0x110>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d0be      	beq.n	800552a <HAL_UART_Init+0x4a>
 80055ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d0ba      	beq.n	800552a <HAL_UART_Init+0x4a>
 80055b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d0b6      	beq.n	800552a <HAL_UART_Init+0x4a>
 80055bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d0b2      	beq.n	800552a <HAL_UART_Init+0x4a>
 80055c4:	f502 4244 	add.w	r2, r2, #50176	; 0xc400
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d0ae      	beq.n	800552a <HAL_UART_Init+0x4a>
 80055cc:	f5a2 421c 	sub.w	r2, r2, #39936	; 0x9c00
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d0aa      	beq.n	800552a <HAL_UART_Init+0x4a>
 80055d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80055d8:	4293      	cmp	r3, r2
 80055da:	d0a6      	beq.n	800552a <HAL_UART_Init+0x4a>
 80055dc:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 80055e0:	e7a0      	b.n	8005524 <HAL_UART_Init+0x44>
    return HAL_ERROR;
 80055e2:	2001      	movs	r0, #1
}
 80055e4:	bd10      	pop	{r4, pc}
 80055e6:	bf00      	nop
 80055e8:	40011000 	.word	0x40011000
 80055ec:	0800723a 	.word	0x0800723a
 80055f0:	40004400 	.word	0x40004400

080055f4 <HAL_UART_Transmit>:
{
 80055f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055f8:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80055fa:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80055fe:	2b20      	cmp	r3, #32
{
 8005600:	4604      	mov	r4, r0
 8005602:	460d      	mov	r5, r1
 8005604:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8005606:	d14f      	bne.n	80056a8 <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 8005608:	2900      	cmp	r1, #0
 800560a:	d04a      	beq.n	80056a2 <HAL_UART_Transmit+0xae>
 800560c:	2a00      	cmp	r2, #0
 800560e:	d048      	beq.n	80056a2 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8005610:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8005614:	2b01      	cmp	r3, #1
 8005616:	d047      	beq.n	80056a8 <HAL_UART_Transmit+0xb4>
 8005618:	2301      	movs	r3, #1
 800561a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800561e:	2300      	movs	r3, #0
 8005620:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005622:	2321      	movs	r3, #33	; 0x21
 8005624:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8005628:	f7fc fabc 	bl	8001ba4 <HAL_GetTick>
    huart->TxXferSize = Size;
 800562c:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8005630:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8005632:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005636:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8005638:	b29b      	uxth	r3, r3
 800563a:	b96b      	cbnz	r3, 8005658 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800563c:	463b      	mov	r3, r7
 800563e:	4632      	mov	r2, r6
 8005640:	2140      	movs	r1, #64	; 0x40
 8005642:	4620      	mov	r0, r4
 8005644:	f7ff ff24 	bl	8005490 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8005648:	b9b0      	cbnz	r0, 8005678 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 800564a:	2320      	movs	r3, #32
 800564c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8005650:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8005654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8005658:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800565a:	3b01      	subs	r3, #1
 800565c:	b29b      	uxth	r3, r3
 800565e:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005660:	68a3      	ldr	r3, [r4, #8]
 8005662:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005666:	4632      	mov	r2, r6
 8005668:	463b      	mov	r3, r7
 800566a:	f04f 0180 	mov.w	r1, #128	; 0x80
 800566e:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005670:	d10e      	bne.n	8005690 <HAL_UART_Transmit+0x9c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005672:	f7ff ff0d 	bl	8005490 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8005676:	b110      	cbz	r0, 800567e <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8005678:	2003      	movs	r0, #3
 800567a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800567e:	882b      	ldrh	r3, [r5, #0]
 8005680:	6822      	ldr	r2, [r4, #0]
 8005682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005686:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005688:	6923      	ldr	r3, [r4, #16]
 800568a:	b943      	cbnz	r3, 800569e <HAL_UART_Transmit+0xaa>
          pData += 2U;
 800568c:	3502      	adds	r5, #2
 800568e:	e7d2      	b.n	8005636 <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005690:	f7ff fefe 	bl	8005490 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8005694:	2800      	cmp	r0, #0
 8005696:	d1ef      	bne.n	8005678 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005698:	6823      	ldr	r3, [r4, #0]
 800569a:	782a      	ldrb	r2, [r5, #0]
 800569c:	605a      	str	r2, [r3, #4]
 800569e:	3501      	adds	r5, #1
 80056a0:	e7c9      	b.n	8005636 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80056a2:	2001      	movs	r0, #1
 80056a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80056a8:	2002      	movs	r0, #2
}
 80056aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080056ae <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80056ae:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80056b2:	2b20      	cmp	r3, #32
 80056b4:	d120      	bne.n	80056f8 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 80056b6:	b1e9      	cbz	r1, 80056f4 <HAL_UART_Receive_IT+0x46>
 80056b8:	b1e2      	cbz	r2, 80056f4 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 80056ba:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d01a      	beq.n	80056f8 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 80056c2:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 80056c4:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056c6:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056c8:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ca:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056cc:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80056d0:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 80056d2:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80056d4:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 80056d6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80056da:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80056de:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80056e0:	6951      	ldr	r1, [r2, #20]
 80056e2:	f041 0101 	orr.w	r1, r1, #1
 80056e6:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80056e8:	68d1      	ldr	r1, [r2, #12]
 80056ea:	f041 0120 	orr.w	r1, r1, #32
 80056ee:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 80056f0:	4618      	mov	r0, r3
 80056f2:	4770      	bx	lr
      return HAL_ERROR;
 80056f4:	2001      	movs	r0, #1
 80056f6:	4770      	bx	lr
    return HAL_BUSY;
 80056f8:	2002      	movs	r0, #2
}
 80056fa:	4770      	bx	lr

080056fc <HAL_UART_TxCpltCallback>:
 80056fc:	4770      	bx	lr

080056fe <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80056fe:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8005702:	2b22      	cmp	r3, #34	; 0x22
{
 8005704:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005706:	d136      	bne.n	8005776 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005708:	6883      	ldr	r3, [r0, #8]
 800570a:	6901      	ldr	r1, [r0, #16]
 800570c:	6802      	ldr	r2, [r0, #0]
 800570e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005712:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005714:	d123      	bne.n	800575e <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005716:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005718:	b9e9      	cbnz	r1, 8005756 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800571a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800571e:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8005722:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8005724:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8005726:	3c01      	subs	r4, #1
 8005728:	b2a4      	uxth	r4, r4
 800572a:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800572c:	b98c      	cbnz	r4, 8005752 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800572e:	6803      	ldr	r3, [r0, #0]
 8005730:	68da      	ldr	r2, [r3, #12]
 8005732:	f022 0220 	bic.w	r2, r2, #32
 8005736:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005738:	68da      	ldr	r2, [r3, #12]
 800573a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800573e:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005740:	695a      	ldr	r2, [r3, #20]
 8005742:	f022 0201 	bic.w	r2, r2, #1
 8005746:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8005748:	2320      	movs	r3, #32
 800574a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 800574e:	f7fb fc61 	bl	8001014 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8005752:	2000      	movs	r0, #0
}
 8005754:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005756:	b2d2      	uxtb	r2, r2
 8005758:	f823 2b01 	strh.w	r2, [r3], #1
 800575c:	e7e1      	b.n	8005722 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 800575e:	b921      	cbnz	r1, 800576a <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005760:	1c59      	adds	r1, r3, #1
 8005762:	6852      	ldr	r2, [r2, #4]
 8005764:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005766:	701a      	strb	r2, [r3, #0]
 8005768:	e7dc      	b.n	8005724 <UART_Receive_IT+0x26>
 800576a:	6852      	ldr	r2, [r2, #4]
 800576c:	1c59      	adds	r1, r3, #1
 800576e:	6281      	str	r1, [r0, #40]	; 0x28
 8005770:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005774:	e7f7      	b.n	8005766 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8005776:	2002      	movs	r0, #2
 8005778:	bd10      	pop	{r4, pc}

0800577a <HAL_UART_ErrorCallback>:
 800577a:	4770      	bx	lr

0800577c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800577c:	6803      	ldr	r3, [r0, #0]
 800577e:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005780:	68d9      	ldr	r1, [r3, #12]
{
 8005782:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8005784:	0716      	lsls	r6, r2, #28
{
 8005786:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005788:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 800578a:	d107      	bne.n	800579c <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800578c:	0696      	lsls	r6, r2, #26
 800578e:	d55a      	bpl.n	8005846 <HAL_UART_IRQHandler+0xca>
 8005790:	068d      	lsls	r5, r1, #26
 8005792:	d558      	bpl.n	8005846 <HAL_UART_IRQHandler+0xca>
}
 8005794:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8005798:	f7ff bfb1 	b.w	80056fe <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800579c:	f015 0501 	ands.w	r5, r5, #1
 80057a0:	d102      	bne.n	80057a8 <HAL_UART_IRQHandler+0x2c>
 80057a2:	f411 7f90 	tst.w	r1, #288	; 0x120
 80057a6:	d04e      	beq.n	8005846 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80057a8:	07d3      	lsls	r3, r2, #31
 80057aa:	d505      	bpl.n	80057b8 <HAL_UART_IRQHandler+0x3c>
 80057ac:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80057ae:	bf42      	ittt	mi
 80057b0:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80057b2:	f043 0301 	orrmi.w	r3, r3, #1
 80057b6:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057b8:	0750      	lsls	r0, r2, #29
 80057ba:	d504      	bpl.n	80057c6 <HAL_UART_IRQHandler+0x4a>
 80057bc:	b11d      	cbz	r5, 80057c6 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057be:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80057c0:	f043 0302 	orr.w	r3, r3, #2
 80057c4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057c6:	0793      	lsls	r3, r2, #30
 80057c8:	d504      	bpl.n	80057d4 <HAL_UART_IRQHandler+0x58>
 80057ca:	b11d      	cbz	r5, 80057d4 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80057cc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80057ce:	f043 0304 	orr.w	r3, r3, #4
 80057d2:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057d4:	0716      	lsls	r6, r2, #28
 80057d6:	d504      	bpl.n	80057e2 <HAL_UART_IRQHandler+0x66>
 80057d8:	b11d      	cbz	r5, 80057e2 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80057da:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80057dc:	f043 0308 	orr.w	r3, r3, #8
 80057e0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057e2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d066      	beq.n	80058b6 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057e8:	0695      	lsls	r5, r2, #26
 80057ea:	d504      	bpl.n	80057f6 <HAL_UART_IRQHandler+0x7a>
 80057ec:	0688      	lsls	r0, r1, #26
 80057ee:	d502      	bpl.n	80057f6 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 80057f0:	4620      	mov	r0, r4
 80057f2:	f7ff ff84 	bl	80056fe <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057f6:	6823      	ldr	r3, [r4, #0]
 80057f8:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80057fa:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80057fc:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 80057fe:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005800:	d402      	bmi.n	8005808 <HAL_UART_IRQHandler+0x8c>
 8005802:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8005806:	d01a      	beq.n	800583e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8005808:	f7ff fcee 	bl	80051e8 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800580c:	6823      	ldr	r3, [r4, #0]
 800580e:	695a      	ldr	r2, [r3, #20]
 8005810:	0652      	lsls	r2, r2, #25
 8005812:	d510      	bpl.n	8005836 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005814:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8005816:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005818:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800581c:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800581e:	b150      	cbz	r0, 8005836 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005820:	4b25      	ldr	r3, [pc, #148]	; (80058b8 <HAL_UART_IRQHandler+0x13c>)
 8005822:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005824:	f7fc fd16 	bl	8002254 <HAL_DMA_Abort_IT>
 8005828:	2800      	cmp	r0, #0
 800582a:	d044      	beq.n	80058b6 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800582c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800582e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005832:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005834:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8005836:	4620      	mov	r0, r4
 8005838:	f7ff ff9f 	bl	800577a <HAL_UART_ErrorCallback>
 800583c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800583e:	f7ff ff9c 	bl	800577a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005842:	63e5      	str	r5, [r4, #60]	; 0x3c
 8005844:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005846:	0616      	lsls	r6, r2, #24
 8005848:	d527      	bpl.n	800589a <HAL_UART_IRQHandler+0x11e>
 800584a:	060d      	lsls	r5, r1, #24
 800584c:	d525      	bpl.n	800589a <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800584e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8005852:	2a21      	cmp	r2, #33	; 0x21
 8005854:	d12f      	bne.n	80058b6 <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005856:	68a2      	ldr	r2, [r4, #8]
 8005858:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800585c:	6a22      	ldr	r2, [r4, #32]
 800585e:	d117      	bne.n	8005890 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005860:	8811      	ldrh	r1, [r2, #0]
 8005862:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8005866:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005868:	6921      	ldr	r1, [r4, #16]
 800586a:	b979      	cbnz	r1, 800588c <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 800586c:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800586e:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8005870:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8005872:	3a01      	subs	r2, #1
 8005874:	b292      	uxth	r2, r2
 8005876:	84e2      	strh	r2, [r4, #38]	; 0x26
 8005878:	b9ea      	cbnz	r2, 80058b6 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800587a:	68da      	ldr	r2, [r3, #12]
 800587c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005880:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005882:	68da      	ldr	r2, [r3, #12]
 8005884:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005888:	60da      	str	r2, [r3, #12]
 800588a:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 800588c:	3201      	adds	r2, #1
 800588e:	e7ee      	b.n	800586e <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005890:	1c51      	adds	r1, r2, #1
 8005892:	6221      	str	r1, [r4, #32]
 8005894:	7812      	ldrb	r2, [r2, #0]
 8005896:	605a      	str	r2, [r3, #4]
 8005898:	e7ea      	b.n	8005870 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800589a:	0650      	lsls	r0, r2, #25
 800589c:	d50b      	bpl.n	80058b6 <HAL_UART_IRQHandler+0x13a>
 800589e:	064a      	lsls	r2, r1, #25
 80058a0:	d509      	bpl.n	80058b6 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80058a2:	68da      	ldr	r2, [r3, #12]
 80058a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058a8:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80058aa:	2320      	movs	r3, #32
 80058ac:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80058b0:	4620      	mov	r0, r4
 80058b2:	f7ff ff23 	bl	80056fc <HAL_UART_TxCpltCallback>
 80058b6:	bd70      	pop	{r4, r5, r6, pc}
 80058b8:	080058bd 	.word	0x080058bd

080058bc <UART_DMAAbortOnError>:
{
 80058bc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058be:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 80058c0:	2300      	movs	r3, #0
 80058c2:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80058c4:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80058c6:	f7ff ff58 	bl	800577a <HAL_UART_ErrorCallback>
 80058ca:	bd08      	pop	{r3, pc}

080058cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80058cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005904 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80058d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80058d2:	e003      	b.n	80058dc <LoopCopyDataInit>

080058d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80058d4:	4b0c      	ldr	r3, [pc, #48]	; (8005908 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80058d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80058d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80058da:	3104      	adds	r1, #4

080058dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80058dc:	480b      	ldr	r0, [pc, #44]	; (800590c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80058de:	4b0c      	ldr	r3, [pc, #48]	; (8005910 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80058e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80058e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80058e4:	d3f6      	bcc.n	80058d4 <CopyDataInit>
  ldr  r2, =_sbss
 80058e6:	4a0b      	ldr	r2, [pc, #44]	; (8005914 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80058e8:	e002      	b.n	80058f0 <LoopFillZerobss>

080058ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80058ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80058ec:	f842 3b04 	str.w	r3, [r2], #4

080058f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80058f0:	4b09      	ldr	r3, [pc, #36]	; (8005918 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80058f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80058f4:	d3f9      	bcc.n	80058ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80058f6:	f7fc f899 	bl	8001a2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80058fa:	f000 f81b 	bl	8005934 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80058fe:	f7fb fd29 	bl	8001354 <main>
  bx  lr    
 8005902:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8005904:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8005908:	08007428 	.word	0x08007428
  ldr  r0, =_sdata
 800590c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005910:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8005914:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8005918:	20000774 	.word	0x20000774

0800591c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800591c:	e7fe      	b.n	800591c <CAN1_RX0_IRQHandler>

0800591e <atoi>:
 800591e:	220a      	movs	r2, #10
 8005920:	2100      	movs	r1, #0
 8005922:	f000 ba67 	b.w	8005df4 <strtol>
	...

08005928 <__errno>:
 8005928:	4b01      	ldr	r3, [pc, #4]	; (8005930 <__errno+0x8>)
 800592a:	6818      	ldr	r0, [r3, #0]
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	2000000c 	.word	0x2000000c

08005934 <__libc_init_array>:
 8005934:	b570      	push	{r4, r5, r6, lr}
 8005936:	4e0d      	ldr	r6, [pc, #52]	; (800596c <__libc_init_array+0x38>)
 8005938:	4c0d      	ldr	r4, [pc, #52]	; (8005970 <__libc_init_array+0x3c>)
 800593a:	1ba4      	subs	r4, r4, r6
 800593c:	10a4      	asrs	r4, r4, #2
 800593e:	2500      	movs	r5, #0
 8005940:	42a5      	cmp	r5, r4
 8005942:	d109      	bne.n	8005958 <__libc_init_array+0x24>
 8005944:	4e0b      	ldr	r6, [pc, #44]	; (8005974 <__libc_init_array+0x40>)
 8005946:	4c0c      	ldr	r4, [pc, #48]	; (8005978 <__libc_init_array+0x44>)
 8005948:	f001 fb1a 	bl	8006f80 <_init>
 800594c:	1ba4      	subs	r4, r4, r6
 800594e:	10a4      	asrs	r4, r4, #2
 8005950:	2500      	movs	r5, #0
 8005952:	42a5      	cmp	r5, r4
 8005954:	d105      	bne.n	8005962 <__libc_init_array+0x2e>
 8005956:	bd70      	pop	{r4, r5, r6, pc}
 8005958:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800595c:	4798      	blx	r3
 800595e:	3501      	adds	r5, #1
 8005960:	e7ee      	b.n	8005940 <__libc_init_array+0xc>
 8005962:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005966:	4798      	blx	r3
 8005968:	3501      	adds	r5, #1
 800596a:	e7f2      	b.n	8005952 <__libc_init_array+0x1e>
 800596c:	08007420 	.word	0x08007420
 8005970:	08007420 	.word	0x08007420
 8005974:	08007420 	.word	0x08007420
 8005978:	08007424 	.word	0x08007424

0800597c <memset>:
 800597c:	4402      	add	r2, r0
 800597e:	4603      	mov	r3, r0
 8005980:	4293      	cmp	r3, r2
 8005982:	d100      	bne.n	8005986 <memset+0xa>
 8005984:	4770      	bx	lr
 8005986:	f803 1b01 	strb.w	r1, [r3], #1
 800598a:	e7f9      	b.n	8005980 <memset+0x4>

0800598c <iprintf>:
 800598c:	b40f      	push	{r0, r1, r2, r3}
 800598e:	4b0a      	ldr	r3, [pc, #40]	; (80059b8 <iprintf+0x2c>)
 8005990:	b513      	push	{r0, r1, r4, lr}
 8005992:	681c      	ldr	r4, [r3, #0]
 8005994:	b124      	cbz	r4, 80059a0 <iprintf+0x14>
 8005996:	69a3      	ldr	r3, [r4, #24]
 8005998:	b913      	cbnz	r3, 80059a0 <iprintf+0x14>
 800599a:	4620      	mov	r0, r4
 800599c:	f000 fbf2 	bl	8006184 <__sinit>
 80059a0:	ab05      	add	r3, sp, #20
 80059a2:	9a04      	ldr	r2, [sp, #16]
 80059a4:	68a1      	ldr	r1, [r4, #8]
 80059a6:	9301      	str	r3, [sp, #4]
 80059a8:	4620      	mov	r0, r4
 80059aa:	f000 ff1d 	bl	80067e8 <_vfiprintf_r>
 80059ae:	b002      	add	sp, #8
 80059b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059b4:	b004      	add	sp, #16
 80059b6:	4770      	bx	lr
 80059b8:	2000000c 	.word	0x2000000c

080059bc <_puts_r>:
 80059bc:	b570      	push	{r4, r5, r6, lr}
 80059be:	460e      	mov	r6, r1
 80059c0:	4605      	mov	r5, r0
 80059c2:	b118      	cbz	r0, 80059cc <_puts_r+0x10>
 80059c4:	6983      	ldr	r3, [r0, #24]
 80059c6:	b90b      	cbnz	r3, 80059cc <_puts_r+0x10>
 80059c8:	f000 fbdc 	bl	8006184 <__sinit>
 80059cc:	69ab      	ldr	r3, [r5, #24]
 80059ce:	68ac      	ldr	r4, [r5, #8]
 80059d0:	b913      	cbnz	r3, 80059d8 <_puts_r+0x1c>
 80059d2:	4628      	mov	r0, r5
 80059d4:	f000 fbd6 	bl	8006184 <__sinit>
 80059d8:	4b23      	ldr	r3, [pc, #140]	; (8005a68 <_puts_r+0xac>)
 80059da:	429c      	cmp	r4, r3
 80059dc:	d117      	bne.n	8005a0e <_puts_r+0x52>
 80059de:	686c      	ldr	r4, [r5, #4]
 80059e0:	89a3      	ldrh	r3, [r4, #12]
 80059e2:	071b      	lsls	r3, r3, #28
 80059e4:	d51d      	bpl.n	8005a22 <_puts_r+0x66>
 80059e6:	6923      	ldr	r3, [r4, #16]
 80059e8:	b1db      	cbz	r3, 8005a22 <_puts_r+0x66>
 80059ea:	3e01      	subs	r6, #1
 80059ec:	68a3      	ldr	r3, [r4, #8]
 80059ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80059f2:	3b01      	subs	r3, #1
 80059f4:	60a3      	str	r3, [r4, #8]
 80059f6:	b9e9      	cbnz	r1, 8005a34 <_puts_r+0x78>
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	da2e      	bge.n	8005a5a <_puts_r+0x9e>
 80059fc:	4622      	mov	r2, r4
 80059fe:	210a      	movs	r1, #10
 8005a00:	4628      	mov	r0, r5
 8005a02:	f000 fa0d 	bl	8005e20 <__swbuf_r>
 8005a06:	3001      	adds	r0, #1
 8005a08:	d011      	beq.n	8005a2e <_puts_r+0x72>
 8005a0a:	200a      	movs	r0, #10
 8005a0c:	bd70      	pop	{r4, r5, r6, pc}
 8005a0e:	4b17      	ldr	r3, [pc, #92]	; (8005a6c <_puts_r+0xb0>)
 8005a10:	429c      	cmp	r4, r3
 8005a12:	d101      	bne.n	8005a18 <_puts_r+0x5c>
 8005a14:	68ac      	ldr	r4, [r5, #8]
 8005a16:	e7e3      	b.n	80059e0 <_puts_r+0x24>
 8005a18:	4b15      	ldr	r3, [pc, #84]	; (8005a70 <_puts_r+0xb4>)
 8005a1a:	429c      	cmp	r4, r3
 8005a1c:	bf08      	it	eq
 8005a1e:	68ec      	ldreq	r4, [r5, #12]
 8005a20:	e7de      	b.n	80059e0 <_puts_r+0x24>
 8005a22:	4621      	mov	r1, r4
 8005a24:	4628      	mov	r0, r5
 8005a26:	f000 fa4d 	bl	8005ec4 <__swsetup_r>
 8005a2a:	2800      	cmp	r0, #0
 8005a2c:	d0dd      	beq.n	80059ea <_puts_r+0x2e>
 8005a2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005a32:	bd70      	pop	{r4, r5, r6, pc}
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	da04      	bge.n	8005a42 <_puts_r+0x86>
 8005a38:	69a2      	ldr	r2, [r4, #24]
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	db06      	blt.n	8005a4c <_puts_r+0x90>
 8005a3e:	290a      	cmp	r1, #10
 8005a40:	d004      	beq.n	8005a4c <_puts_r+0x90>
 8005a42:	6823      	ldr	r3, [r4, #0]
 8005a44:	1c5a      	adds	r2, r3, #1
 8005a46:	6022      	str	r2, [r4, #0]
 8005a48:	7019      	strb	r1, [r3, #0]
 8005a4a:	e7cf      	b.n	80059ec <_puts_r+0x30>
 8005a4c:	4622      	mov	r2, r4
 8005a4e:	4628      	mov	r0, r5
 8005a50:	f000 f9e6 	bl	8005e20 <__swbuf_r>
 8005a54:	3001      	adds	r0, #1
 8005a56:	d1c9      	bne.n	80059ec <_puts_r+0x30>
 8005a58:	e7e9      	b.n	8005a2e <_puts_r+0x72>
 8005a5a:	6823      	ldr	r3, [r4, #0]
 8005a5c:	200a      	movs	r0, #10
 8005a5e:	1c5a      	adds	r2, r3, #1
 8005a60:	6022      	str	r2, [r4, #0]
 8005a62:	7018      	strb	r0, [r3, #0]
 8005a64:	bd70      	pop	{r4, r5, r6, pc}
 8005a66:	bf00      	nop
 8005a68:	08007298 	.word	0x08007298
 8005a6c:	080072b8 	.word	0x080072b8
 8005a70:	08007278 	.word	0x08007278

08005a74 <puts>:
 8005a74:	4b02      	ldr	r3, [pc, #8]	; (8005a80 <puts+0xc>)
 8005a76:	4601      	mov	r1, r0
 8005a78:	6818      	ldr	r0, [r3, #0]
 8005a7a:	f7ff bf9f 	b.w	80059bc <_puts_r>
 8005a7e:	bf00      	nop
 8005a80:	2000000c 	.word	0x2000000c

08005a84 <setvbuf>:
 8005a84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005a88:	461d      	mov	r5, r3
 8005a8a:	4b51      	ldr	r3, [pc, #324]	; (8005bd0 <setvbuf+0x14c>)
 8005a8c:	681e      	ldr	r6, [r3, #0]
 8005a8e:	4604      	mov	r4, r0
 8005a90:	460f      	mov	r7, r1
 8005a92:	4690      	mov	r8, r2
 8005a94:	b126      	cbz	r6, 8005aa0 <setvbuf+0x1c>
 8005a96:	69b3      	ldr	r3, [r6, #24]
 8005a98:	b913      	cbnz	r3, 8005aa0 <setvbuf+0x1c>
 8005a9a:	4630      	mov	r0, r6
 8005a9c:	f000 fb72 	bl	8006184 <__sinit>
 8005aa0:	4b4c      	ldr	r3, [pc, #304]	; (8005bd4 <setvbuf+0x150>)
 8005aa2:	429c      	cmp	r4, r3
 8005aa4:	d152      	bne.n	8005b4c <setvbuf+0xc8>
 8005aa6:	6874      	ldr	r4, [r6, #4]
 8005aa8:	f1b8 0f02 	cmp.w	r8, #2
 8005aac:	d006      	beq.n	8005abc <setvbuf+0x38>
 8005aae:	f1b8 0f01 	cmp.w	r8, #1
 8005ab2:	f200 8089 	bhi.w	8005bc8 <setvbuf+0x144>
 8005ab6:	2d00      	cmp	r5, #0
 8005ab8:	f2c0 8086 	blt.w	8005bc8 <setvbuf+0x144>
 8005abc:	4621      	mov	r1, r4
 8005abe:	4630      	mov	r0, r6
 8005ac0:	f000 faf6 	bl	80060b0 <_fflush_r>
 8005ac4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ac6:	b141      	cbz	r1, 8005ada <setvbuf+0x56>
 8005ac8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005acc:	4299      	cmp	r1, r3
 8005ace:	d002      	beq.n	8005ad6 <setvbuf+0x52>
 8005ad0:	4630      	mov	r0, r6
 8005ad2:	f000 fc63 	bl	800639c <_free_r>
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	6363      	str	r3, [r4, #52]	; 0x34
 8005ada:	2300      	movs	r3, #0
 8005adc:	61a3      	str	r3, [r4, #24]
 8005ade:	6063      	str	r3, [r4, #4]
 8005ae0:	89a3      	ldrh	r3, [r4, #12]
 8005ae2:	061b      	lsls	r3, r3, #24
 8005ae4:	d503      	bpl.n	8005aee <setvbuf+0x6a>
 8005ae6:	6921      	ldr	r1, [r4, #16]
 8005ae8:	4630      	mov	r0, r6
 8005aea:	f000 fc57 	bl	800639c <_free_r>
 8005aee:	89a3      	ldrh	r3, [r4, #12]
 8005af0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005af4:	f023 0303 	bic.w	r3, r3, #3
 8005af8:	f1b8 0f02 	cmp.w	r8, #2
 8005afc:	81a3      	strh	r3, [r4, #12]
 8005afe:	d05d      	beq.n	8005bbc <setvbuf+0x138>
 8005b00:	ab01      	add	r3, sp, #4
 8005b02:	466a      	mov	r2, sp
 8005b04:	4621      	mov	r1, r4
 8005b06:	4630      	mov	r0, r6
 8005b08:	f000 fbc9 	bl	800629e <__swhatbuf_r>
 8005b0c:	89a3      	ldrh	r3, [r4, #12]
 8005b0e:	4318      	orrs	r0, r3
 8005b10:	81a0      	strh	r0, [r4, #12]
 8005b12:	bb2d      	cbnz	r5, 8005b60 <setvbuf+0xdc>
 8005b14:	9d00      	ldr	r5, [sp, #0]
 8005b16:	4628      	mov	r0, r5
 8005b18:	f000 fc26 	bl	8006368 <malloc>
 8005b1c:	4607      	mov	r7, r0
 8005b1e:	2800      	cmp	r0, #0
 8005b20:	d14e      	bne.n	8005bc0 <setvbuf+0x13c>
 8005b22:	f8dd 9000 	ldr.w	r9, [sp]
 8005b26:	45a9      	cmp	r9, r5
 8005b28:	d13c      	bne.n	8005ba4 <setvbuf+0x120>
 8005b2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b2e:	89a3      	ldrh	r3, [r4, #12]
 8005b30:	f043 0302 	orr.w	r3, r3, #2
 8005b34:	81a3      	strh	r3, [r4, #12]
 8005b36:	2300      	movs	r3, #0
 8005b38:	60a3      	str	r3, [r4, #8]
 8005b3a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005b3e:	6023      	str	r3, [r4, #0]
 8005b40:	6123      	str	r3, [r4, #16]
 8005b42:	2301      	movs	r3, #1
 8005b44:	6163      	str	r3, [r4, #20]
 8005b46:	b003      	add	sp, #12
 8005b48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005b4c:	4b22      	ldr	r3, [pc, #136]	; (8005bd8 <setvbuf+0x154>)
 8005b4e:	429c      	cmp	r4, r3
 8005b50:	d101      	bne.n	8005b56 <setvbuf+0xd2>
 8005b52:	68b4      	ldr	r4, [r6, #8]
 8005b54:	e7a8      	b.n	8005aa8 <setvbuf+0x24>
 8005b56:	4b21      	ldr	r3, [pc, #132]	; (8005bdc <setvbuf+0x158>)
 8005b58:	429c      	cmp	r4, r3
 8005b5a:	bf08      	it	eq
 8005b5c:	68f4      	ldreq	r4, [r6, #12]
 8005b5e:	e7a3      	b.n	8005aa8 <setvbuf+0x24>
 8005b60:	2f00      	cmp	r7, #0
 8005b62:	d0d8      	beq.n	8005b16 <setvbuf+0x92>
 8005b64:	69b3      	ldr	r3, [r6, #24]
 8005b66:	b913      	cbnz	r3, 8005b6e <setvbuf+0xea>
 8005b68:	4630      	mov	r0, r6
 8005b6a:	f000 fb0b 	bl	8006184 <__sinit>
 8005b6e:	f1b8 0f01 	cmp.w	r8, #1
 8005b72:	bf08      	it	eq
 8005b74:	89a3      	ldrheq	r3, [r4, #12]
 8005b76:	6027      	str	r7, [r4, #0]
 8005b78:	bf04      	itt	eq
 8005b7a:	f043 0301 	orreq.w	r3, r3, #1
 8005b7e:	81a3      	strheq	r3, [r4, #12]
 8005b80:	89a3      	ldrh	r3, [r4, #12]
 8005b82:	6127      	str	r7, [r4, #16]
 8005b84:	f013 0008 	ands.w	r0, r3, #8
 8005b88:	6165      	str	r5, [r4, #20]
 8005b8a:	d01b      	beq.n	8005bc4 <setvbuf+0x140>
 8005b8c:	f013 0001 	ands.w	r0, r3, #1
 8005b90:	bf18      	it	ne
 8005b92:	426d      	negne	r5, r5
 8005b94:	f04f 0300 	mov.w	r3, #0
 8005b98:	bf1d      	ittte	ne
 8005b9a:	60a3      	strne	r3, [r4, #8]
 8005b9c:	61a5      	strne	r5, [r4, #24]
 8005b9e:	4618      	movne	r0, r3
 8005ba0:	60a5      	streq	r5, [r4, #8]
 8005ba2:	e7d0      	b.n	8005b46 <setvbuf+0xc2>
 8005ba4:	4648      	mov	r0, r9
 8005ba6:	f000 fbdf 	bl	8006368 <malloc>
 8005baa:	4607      	mov	r7, r0
 8005bac:	2800      	cmp	r0, #0
 8005bae:	d0bc      	beq.n	8005b2a <setvbuf+0xa6>
 8005bb0:	89a3      	ldrh	r3, [r4, #12]
 8005bb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bb6:	81a3      	strh	r3, [r4, #12]
 8005bb8:	464d      	mov	r5, r9
 8005bba:	e7d3      	b.n	8005b64 <setvbuf+0xe0>
 8005bbc:	2000      	movs	r0, #0
 8005bbe:	e7b6      	b.n	8005b2e <setvbuf+0xaa>
 8005bc0:	46a9      	mov	r9, r5
 8005bc2:	e7f5      	b.n	8005bb0 <setvbuf+0x12c>
 8005bc4:	60a0      	str	r0, [r4, #8]
 8005bc6:	e7be      	b.n	8005b46 <setvbuf+0xc2>
 8005bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bcc:	e7bb      	b.n	8005b46 <setvbuf+0xc2>
 8005bce:	bf00      	nop
 8005bd0:	2000000c 	.word	0x2000000c
 8005bd4:	08007298 	.word	0x08007298
 8005bd8:	080072b8 	.word	0x080072b8
 8005bdc:	08007278 	.word	0x08007278

08005be0 <siprintf>:
 8005be0:	b40e      	push	{r1, r2, r3}
 8005be2:	b500      	push	{lr}
 8005be4:	b09c      	sub	sp, #112	; 0x70
 8005be6:	f44f 7102 	mov.w	r1, #520	; 0x208
 8005bea:	ab1d      	add	r3, sp, #116	; 0x74
 8005bec:	f8ad 1014 	strh.w	r1, [sp, #20]
 8005bf0:	9002      	str	r0, [sp, #8]
 8005bf2:	9006      	str	r0, [sp, #24]
 8005bf4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005bf8:	480a      	ldr	r0, [pc, #40]	; (8005c24 <siprintf+0x44>)
 8005bfa:	9104      	str	r1, [sp, #16]
 8005bfc:	9107      	str	r1, [sp, #28]
 8005bfe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005c02:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c06:	f8ad 1016 	strh.w	r1, [sp, #22]
 8005c0a:	6800      	ldr	r0, [r0, #0]
 8005c0c:	9301      	str	r3, [sp, #4]
 8005c0e:	a902      	add	r1, sp, #8
 8005c10:	f000 fccc 	bl	80065ac <_svfiprintf_r>
 8005c14:	9b02      	ldr	r3, [sp, #8]
 8005c16:	2200      	movs	r2, #0
 8005c18:	701a      	strb	r2, [r3, #0]
 8005c1a:	b01c      	add	sp, #112	; 0x70
 8005c1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c20:	b003      	add	sp, #12
 8005c22:	4770      	bx	lr
 8005c24:	2000000c 	.word	0x2000000c

08005c28 <strncmp>:
 8005c28:	b510      	push	{r4, lr}
 8005c2a:	b16a      	cbz	r2, 8005c48 <strncmp+0x20>
 8005c2c:	3901      	subs	r1, #1
 8005c2e:	1884      	adds	r4, r0, r2
 8005c30:	f810 3b01 	ldrb.w	r3, [r0], #1
 8005c34:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d103      	bne.n	8005c44 <strncmp+0x1c>
 8005c3c:	42a0      	cmp	r0, r4
 8005c3e:	d001      	beq.n	8005c44 <strncmp+0x1c>
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d1f5      	bne.n	8005c30 <strncmp+0x8>
 8005c44:	1a98      	subs	r0, r3, r2
 8005c46:	bd10      	pop	{r4, pc}
 8005c48:	4610      	mov	r0, r2
 8005c4a:	bd10      	pop	{r4, pc}

08005c4c <strtok>:
 8005c4c:	4b13      	ldr	r3, [pc, #76]	; (8005c9c <strtok+0x50>)
 8005c4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c52:	681d      	ldr	r5, [r3, #0]
 8005c54:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8005c56:	4606      	mov	r6, r0
 8005c58:	460f      	mov	r7, r1
 8005c5a:	b9b4      	cbnz	r4, 8005c8a <strtok+0x3e>
 8005c5c:	2050      	movs	r0, #80	; 0x50
 8005c5e:	f000 fb83 	bl	8006368 <malloc>
 8005c62:	65a8      	str	r0, [r5, #88]	; 0x58
 8005c64:	6004      	str	r4, [r0, #0]
 8005c66:	6044      	str	r4, [r0, #4]
 8005c68:	6084      	str	r4, [r0, #8]
 8005c6a:	60c4      	str	r4, [r0, #12]
 8005c6c:	6104      	str	r4, [r0, #16]
 8005c6e:	6144      	str	r4, [r0, #20]
 8005c70:	6184      	str	r4, [r0, #24]
 8005c72:	6284      	str	r4, [r0, #40]	; 0x28
 8005c74:	62c4      	str	r4, [r0, #44]	; 0x2c
 8005c76:	6304      	str	r4, [r0, #48]	; 0x30
 8005c78:	6344      	str	r4, [r0, #52]	; 0x34
 8005c7a:	6384      	str	r4, [r0, #56]	; 0x38
 8005c7c:	63c4      	str	r4, [r0, #60]	; 0x3c
 8005c7e:	6404      	str	r4, [r0, #64]	; 0x40
 8005c80:	6444      	str	r4, [r0, #68]	; 0x44
 8005c82:	6484      	str	r4, [r0, #72]	; 0x48
 8005c84:	64c4      	str	r4, [r0, #76]	; 0x4c
 8005c86:	7704      	strb	r4, [r0, #28]
 8005c88:	6244      	str	r4, [r0, #36]	; 0x24
 8005c8a:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8005c8c:	4639      	mov	r1, r7
 8005c8e:	4630      	mov	r0, r6
 8005c90:	2301      	movs	r3, #1
 8005c92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c96:	f000 b803 	b.w	8005ca0 <__strtok_r>
 8005c9a:	bf00      	nop
 8005c9c:	2000000c 	.word	0x2000000c

08005ca0 <__strtok_r>:
 8005ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ca2:	b918      	cbnz	r0, 8005cac <__strtok_r+0xc>
 8005ca4:	6810      	ldr	r0, [r2, #0]
 8005ca6:	b908      	cbnz	r0, 8005cac <__strtok_r+0xc>
 8005ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005caa:	4620      	mov	r0, r4
 8005cac:	4604      	mov	r4, r0
 8005cae:	460f      	mov	r7, r1
 8005cb0:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005cb4:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005cb8:	b91e      	cbnz	r6, 8005cc2 <__strtok_r+0x22>
 8005cba:	b965      	cbnz	r5, 8005cd6 <__strtok_r+0x36>
 8005cbc:	6015      	str	r5, [r2, #0]
 8005cbe:	4628      	mov	r0, r5
 8005cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cc2:	42b5      	cmp	r5, r6
 8005cc4:	d1f6      	bne.n	8005cb4 <__strtok_r+0x14>
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1ef      	bne.n	8005caa <__strtok_r+0xa>
 8005cca:	6014      	str	r4, [r2, #0]
 8005ccc:	7003      	strb	r3, [r0, #0]
 8005cce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cd0:	461c      	mov	r4, r3
 8005cd2:	e00c      	b.n	8005cee <__strtok_r+0x4e>
 8005cd4:	b915      	cbnz	r5, 8005cdc <__strtok_r+0x3c>
 8005cd6:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005cda:	460e      	mov	r6, r1
 8005cdc:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005ce0:	42ab      	cmp	r3, r5
 8005ce2:	d1f7      	bne.n	8005cd4 <__strtok_r+0x34>
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d0f3      	beq.n	8005cd0 <__strtok_r+0x30>
 8005ce8:	2300      	movs	r3, #0
 8005cea:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005cee:	6014      	str	r4, [r2, #0]
 8005cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005cf2 <_strtol_l.isra.0>:
 8005cf2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cf6:	4680      	mov	r8, r0
 8005cf8:	4689      	mov	r9, r1
 8005cfa:	4692      	mov	sl, r2
 8005cfc:	461f      	mov	r7, r3
 8005cfe:	468b      	mov	fp, r1
 8005d00:	465d      	mov	r5, fp
 8005d02:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005d04:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005d08:	f000 fac6 	bl	8006298 <__locale_ctype_ptr_l>
 8005d0c:	4420      	add	r0, r4
 8005d0e:	7846      	ldrb	r6, [r0, #1]
 8005d10:	f016 0608 	ands.w	r6, r6, #8
 8005d14:	d10b      	bne.n	8005d2e <_strtol_l.isra.0+0x3c>
 8005d16:	2c2d      	cmp	r4, #45	; 0x2d
 8005d18:	d10b      	bne.n	8005d32 <_strtol_l.isra.0+0x40>
 8005d1a:	782c      	ldrb	r4, [r5, #0]
 8005d1c:	2601      	movs	r6, #1
 8005d1e:	f10b 0502 	add.w	r5, fp, #2
 8005d22:	b167      	cbz	r7, 8005d3e <_strtol_l.isra.0+0x4c>
 8005d24:	2f10      	cmp	r7, #16
 8005d26:	d114      	bne.n	8005d52 <_strtol_l.isra.0+0x60>
 8005d28:	2c30      	cmp	r4, #48	; 0x30
 8005d2a:	d00a      	beq.n	8005d42 <_strtol_l.isra.0+0x50>
 8005d2c:	e011      	b.n	8005d52 <_strtol_l.isra.0+0x60>
 8005d2e:	46ab      	mov	fp, r5
 8005d30:	e7e6      	b.n	8005d00 <_strtol_l.isra.0+0xe>
 8005d32:	2c2b      	cmp	r4, #43	; 0x2b
 8005d34:	bf04      	itt	eq
 8005d36:	782c      	ldrbeq	r4, [r5, #0]
 8005d38:	f10b 0502 	addeq.w	r5, fp, #2
 8005d3c:	e7f1      	b.n	8005d22 <_strtol_l.isra.0+0x30>
 8005d3e:	2c30      	cmp	r4, #48	; 0x30
 8005d40:	d127      	bne.n	8005d92 <_strtol_l.isra.0+0xa0>
 8005d42:	782b      	ldrb	r3, [r5, #0]
 8005d44:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005d48:	2b58      	cmp	r3, #88	; 0x58
 8005d4a:	d14b      	bne.n	8005de4 <_strtol_l.isra.0+0xf2>
 8005d4c:	786c      	ldrb	r4, [r5, #1]
 8005d4e:	2710      	movs	r7, #16
 8005d50:	3502      	adds	r5, #2
 8005d52:	2e00      	cmp	r6, #0
 8005d54:	bf0c      	ite	eq
 8005d56:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8005d5a:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005d5e:	2200      	movs	r2, #0
 8005d60:	fbb1 fef7 	udiv	lr, r1, r7
 8005d64:	4610      	mov	r0, r2
 8005d66:	fb07 1c1e 	mls	ip, r7, lr, r1
 8005d6a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005d6e:	2b09      	cmp	r3, #9
 8005d70:	d811      	bhi.n	8005d96 <_strtol_l.isra.0+0xa4>
 8005d72:	461c      	mov	r4, r3
 8005d74:	42a7      	cmp	r7, r4
 8005d76:	dd1d      	ble.n	8005db4 <_strtol_l.isra.0+0xc2>
 8005d78:	1c53      	adds	r3, r2, #1
 8005d7a:	d007      	beq.n	8005d8c <_strtol_l.isra.0+0x9a>
 8005d7c:	4586      	cmp	lr, r0
 8005d7e:	d316      	bcc.n	8005dae <_strtol_l.isra.0+0xbc>
 8005d80:	d101      	bne.n	8005d86 <_strtol_l.isra.0+0x94>
 8005d82:	45a4      	cmp	ip, r4
 8005d84:	db13      	blt.n	8005dae <_strtol_l.isra.0+0xbc>
 8005d86:	fb00 4007 	mla	r0, r0, r7, r4
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005d90:	e7eb      	b.n	8005d6a <_strtol_l.isra.0+0x78>
 8005d92:	270a      	movs	r7, #10
 8005d94:	e7dd      	b.n	8005d52 <_strtol_l.isra.0+0x60>
 8005d96:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8005d9a:	2b19      	cmp	r3, #25
 8005d9c:	d801      	bhi.n	8005da2 <_strtol_l.isra.0+0xb0>
 8005d9e:	3c37      	subs	r4, #55	; 0x37
 8005da0:	e7e8      	b.n	8005d74 <_strtol_l.isra.0+0x82>
 8005da2:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005da6:	2b19      	cmp	r3, #25
 8005da8:	d804      	bhi.n	8005db4 <_strtol_l.isra.0+0xc2>
 8005daa:	3c57      	subs	r4, #87	; 0x57
 8005dac:	e7e2      	b.n	8005d74 <_strtol_l.isra.0+0x82>
 8005dae:	f04f 32ff 	mov.w	r2, #4294967295
 8005db2:	e7eb      	b.n	8005d8c <_strtol_l.isra.0+0x9a>
 8005db4:	1c53      	adds	r3, r2, #1
 8005db6:	d108      	bne.n	8005dca <_strtol_l.isra.0+0xd8>
 8005db8:	2322      	movs	r3, #34	; 0x22
 8005dba:	f8c8 3000 	str.w	r3, [r8]
 8005dbe:	4608      	mov	r0, r1
 8005dc0:	f1ba 0f00 	cmp.w	sl, #0
 8005dc4:	d107      	bne.n	8005dd6 <_strtol_l.isra.0+0xe4>
 8005dc6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dca:	b106      	cbz	r6, 8005dce <_strtol_l.isra.0+0xdc>
 8005dcc:	4240      	negs	r0, r0
 8005dce:	f1ba 0f00 	cmp.w	sl, #0
 8005dd2:	d00c      	beq.n	8005dee <_strtol_l.isra.0+0xfc>
 8005dd4:	b122      	cbz	r2, 8005de0 <_strtol_l.isra.0+0xee>
 8005dd6:	3d01      	subs	r5, #1
 8005dd8:	f8ca 5000 	str.w	r5, [sl]
 8005ddc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005de0:	464d      	mov	r5, r9
 8005de2:	e7f9      	b.n	8005dd8 <_strtol_l.isra.0+0xe6>
 8005de4:	2430      	movs	r4, #48	; 0x30
 8005de6:	2f00      	cmp	r7, #0
 8005de8:	d1b3      	bne.n	8005d52 <_strtol_l.isra.0+0x60>
 8005dea:	2708      	movs	r7, #8
 8005dec:	e7b1      	b.n	8005d52 <_strtol_l.isra.0+0x60>
 8005dee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08005df4 <strtol>:
 8005df4:	4b08      	ldr	r3, [pc, #32]	; (8005e18 <strtol+0x24>)
 8005df6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005df8:	681c      	ldr	r4, [r3, #0]
 8005dfa:	4d08      	ldr	r5, [pc, #32]	; (8005e1c <strtol+0x28>)
 8005dfc:	6a23      	ldr	r3, [r4, #32]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	bf08      	it	eq
 8005e02:	462b      	moveq	r3, r5
 8005e04:	9300      	str	r3, [sp, #0]
 8005e06:	4613      	mov	r3, r2
 8005e08:	460a      	mov	r2, r1
 8005e0a:	4601      	mov	r1, r0
 8005e0c:	4620      	mov	r0, r4
 8005e0e:	f7ff ff70 	bl	8005cf2 <_strtol_l.isra.0>
 8005e12:	b003      	add	sp, #12
 8005e14:	bd30      	pop	{r4, r5, pc}
 8005e16:	bf00      	nop
 8005e18:	2000000c 	.word	0x2000000c
 8005e1c:	20000070 	.word	0x20000070

08005e20 <__swbuf_r>:
 8005e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e22:	460e      	mov	r6, r1
 8005e24:	4614      	mov	r4, r2
 8005e26:	4605      	mov	r5, r0
 8005e28:	b118      	cbz	r0, 8005e32 <__swbuf_r+0x12>
 8005e2a:	6983      	ldr	r3, [r0, #24]
 8005e2c:	b90b      	cbnz	r3, 8005e32 <__swbuf_r+0x12>
 8005e2e:	f000 f9a9 	bl	8006184 <__sinit>
 8005e32:	4b21      	ldr	r3, [pc, #132]	; (8005eb8 <__swbuf_r+0x98>)
 8005e34:	429c      	cmp	r4, r3
 8005e36:	d12a      	bne.n	8005e8e <__swbuf_r+0x6e>
 8005e38:	686c      	ldr	r4, [r5, #4]
 8005e3a:	69a3      	ldr	r3, [r4, #24]
 8005e3c:	60a3      	str	r3, [r4, #8]
 8005e3e:	89a3      	ldrh	r3, [r4, #12]
 8005e40:	071a      	lsls	r2, r3, #28
 8005e42:	d52e      	bpl.n	8005ea2 <__swbuf_r+0x82>
 8005e44:	6923      	ldr	r3, [r4, #16]
 8005e46:	b363      	cbz	r3, 8005ea2 <__swbuf_r+0x82>
 8005e48:	6923      	ldr	r3, [r4, #16]
 8005e4a:	6820      	ldr	r0, [r4, #0]
 8005e4c:	1ac0      	subs	r0, r0, r3
 8005e4e:	6963      	ldr	r3, [r4, #20]
 8005e50:	b2f6      	uxtb	r6, r6
 8005e52:	4298      	cmp	r0, r3
 8005e54:	4637      	mov	r7, r6
 8005e56:	db04      	blt.n	8005e62 <__swbuf_r+0x42>
 8005e58:	4621      	mov	r1, r4
 8005e5a:	4628      	mov	r0, r5
 8005e5c:	f000 f928 	bl	80060b0 <_fflush_r>
 8005e60:	bb28      	cbnz	r0, 8005eae <__swbuf_r+0x8e>
 8005e62:	68a3      	ldr	r3, [r4, #8]
 8005e64:	3b01      	subs	r3, #1
 8005e66:	60a3      	str	r3, [r4, #8]
 8005e68:	6823      	ldr	r3, [r4, #0]
 8005e6a:	1c5a      	adds	r2, r3, #1
 8005e6c:	6022      	str	r2, [r4, #0]
 8005e6e:	701e      	strb	r6, [r3, #0]
 8005e70:	6963      	ldr	r3, [r4, #20]
 8005e72:	3001      	adds	r0, #1
 8005e74:	4298      	cmp	r0, r3
 8005e76:	d004      	beq.n	8005e82 <__swbuf_r+0x62>
 8005e78:	89a3      	ldrh	r3, [r4, #12]
 8005e7a:	07db      	lsls	r3, r3, #31
 8005e7c:	d519      	bpl.n	8005eb2 <__swbuf_r+0x92>
 8005e7e:	2e0a      	cmp	r6, #10
 8005e80:	d117      	bne.n	8005eb2 <__swbuf_r+0x92>
 8005e82:	4621      	mov	r1, r4
 8005e84:	4628      	mov	r0, r5
 8005e86:	f000 f913 	bl	80060b0 <_fflush_r>
 8005e8a:	b190      	cbz	r0, 8005eb2 <__swbuf_r+0x92>
 8005e8c:	e00f      	b.n	8005eae <__swbuf_r+0x8e>
 8005e8e:	4b0b      	ldr	r3, [pc, #44]	; (8005ebc <__swbuf_r+0x9c>)
 8005e90:	429c      	cmp	r4, r3
 8005e92:	d101      	bne.n	8005e98 <__swbuf_r+0x78>
 8005e94:	68ac      	ldr	r4, [r5, #8]
 8005e96:	e7d0      	b.n	8005e3a <__swbuf_r+0x1a>
 8005e98:	4b09      	ldr	r3, [pc, #36]	; (8005ec0 <__swbuf_r+0xa0>)
 8005e9a:	429c      	cmp	r4, r3
 8005e9c:	bf08      	it	eq
 8005e9e:	68ec      	ldreq	r4, [r5, #12]
 8005ea0:	e7cb      	b.n	8005e3a <__swbuf_r+0x1a>
 8005ea2:	4621      	mov	r1, r4
 8005ea4:	4628      	mov	r0, r5
 8005ea6:	f000 f80d 	bl	8005ec4 <__swsetup_r>
 8005eaa:	2800      	cmp	r0, #0
 8005eac:	d0cc      	beq.n	8005e48 <__swbuf_r+0x28>
 8005eae:	f04f 37ff 	mov.w	r7, #4294967295
 8005eb2:	4638      	mov	r0, r7
 8005eb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	08007298 	.word	0x08007298
 8005ebc:	080072b8 	.word	0x080072b8
 8005ec0:	08007278 	.word	0x08007278

08005ec4 <__swsetup_r>:
 8005ec4:	4b32      	ldr	r3, [pc, #200]	; (8005f90 <__swsetup_r+0xcc>)
 8005ec6:	b570      	push	{r4, r5, r6, lr}
 8005ec8:	681d      	ldr	r5, [r3, #0]
 8005eca:	4606      	mov	r6, r0
 8005ecc:	460c      	mov	r4, r1
 8005ece:	b125      	cbz	r5, 8005eda <__swsetup_r+0x16>
 8005ed0:	69ab      	ldr	r3, [r5, #24]
 8005ed2:	b913      	cbnz	r3, 8005eda <__swsetup_r+0x16>
 8005ed4:	4628      	mov	r0, r5
 8005ed6:	f000 f955 	bl	8006184 <__sinit>
 8005eda:	4b2e      	ldr	r3, [pc, #184]	; (8005f94 <__swsetup_r+0xd0>)
 8005edc:	429c      	cmp	r4, r3
 8005ede:	d10f      	bne.n	8005f00 <__swsetup_r+0x3c>
 8005ee0:	686c      	ldr	r4, [r5, #4]
 8005ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ee6:	b29a      	uxth	r2, r3
 8005ee8:	0715      	lsls	r5, r2, #28
 8005eea:	d42c      	bmi.n	8005f46 <__swsetup_r+0x82>
 8005eec:	06d0      	lsls	r0, r2, #27
 8005eee:	d411      	bmi.n	8005f14 <__swsetup_r+0x50>
 8005ef0:	2209      	movs	r2, #9
 8005ef2:	6032      	str	r2, [r6, #0]
 8005ef4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ef8:	81a3      	strh	r3, [r4, #12]
 8005efa:	f04f 30ff 	mov.w	r0, #4294967295
 8005efe:	bd70      	pop	{r4, r5, r6, pc}
 8005f00:	4b25      	ldr	r3, [pc, #148]	; (8005f98 <__swsetup_r+0xd4>)
 8005f02:	429c      	cmp	r4, r3
 8005f04:	d101      	bne.n	8005f0a <__swsetup_r+0x46>
 8005f06:	68ac      	ldr	r4, [r5, #8]
 8005f08:	e7eb      	b.n	8005ee2 <__swsetup_r+0x1e>
 8005f0a:	4b24      	ldr	r3, [pc, #144]	; (8005f9c <__swsetup_r+0xd8>)
 8005f0c:	429c      	cmp	r4, r3
 8005f0e:	bf08      	it	eq
 8005f10:	68ec      	ldreq	r4, [r5, #12]
 8005f12:	e7e6      	b.n	8005ee2 <__swsetup_r+0x1e>
 8005f14:	0751      	lsls	r1, r2, #29
 8005f16:	d512      	bpl.n	8005f3e <__swsetup_r+0x7a>
 8005f18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f1a:	b141      	cbz	r1, 8005f2e <__swsetup_r+0x6a>
 8005f1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f20:	4299      	cmp	r1, r3
 8005f22:	d002      	beq.n	8005f2a <__swsetup_r+0x66>
 8005f24:	4630      	mov	r0, r6
 8005f26:	f000 fa39 	bl	800639c <_free_r>
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	6363      	str	r3, [r4, #52]	; 0x34
 8005f2e:	89a3      	ldrh	r3, [r4, #12]
 8005f30:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005f34:	81a3      	strh	r3, [r4, #12]
 8005f36:	2300      	movs	r3, #0
 8005f38:	6063      	str	r3, [r4, #4]
 8005f3a:	6923      	ldr	r3, [r4, #16]
 8005f3c:	6023      	str	r3, [r4, #0]
 8005f3e:	89a3      	ldrh	r3, [r4, #12]
 8005f40:	f043 0308 	orr.w	r3, r3, #8
 8005f44:	81a3      	strh	r3, [r4, #12]
 8005f46:	6923      	ldr	r3, [r4, #16]
 8005f48:	b94b      	cbnz	r3, 8005f5e <__swsetup_r+0x9a>
 8005f4a:	89a3      	ldrh	r3, [r4, #12]
 8005f4c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005f50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f54:	d003      	beq.n	8005f5e <__swsetup_r+0x9a>
 8005f56:	4621      	mov	r1, r4
 8005f58:	4630      	mov	r0, r6
 8005f5a:	f000 f9c5 	bl	80062e8 <__smakebuf_r>
 8005f5e:	89a2      	ldrh	r2, [r4, #12]
 8005f60:	f012 0301 	ands.w	r3, r2, #1
 8005f64:	d00c      	beq.n	8005f80 <__swsetup_r+0xbc>
 8005f66:	2300      	movs	r3, #0
 8005f68:	60a3      	str	r3, [r4, #8]
 8005f6a:	6963      	ldr	r3, [r4, #20]
 8005f6c:	425b      	negs	r3, r3
 8005f6e:	61a3      	str	r3, [r4, #24]
 8005f70:	6923      	ldr	r3, [r4, #16]
 8005f72:	b953      	cbnz	r3, 8005f8a <__swsetup_r+0xc6>
 8005f74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f78:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005f7c:	d1ba      	bne.n	8005ef4 <__swsetup_r+0x30>
 8005f7e:	bd70      	pop	{r4, r5, r6, pc}
 8005f80:	0792      	lsls	r2, r2, #30
 8005f82:	bf58      	it	pl
 8005f84:	6963      	ldrpl	r3, [r4, #20]
 8005f86:	60a3      	str	r3, [r4, #8]
 8005f88:	e7f2      	b.n	8005f70 <__swsetup_r+0xac>
 8005f8a:	2000      	movs	r0, #0
 8005f8c:	e7f7      	b.n	8005f7e <__swsetup_r+0xba>
 8005f8e:	bf00      	nop
 8005f90:	2000000c 	.word	0x2000000c
 8005f94:	08007298 	.word	0x08007298
 8005f98:	080072b8 	.word	0x080072b8
 8005f9c:	08007278 	.word	0x08007278

08005fa0 <__sflush_r>:
 8005fa0:	898a      	ldrh	r2, [r1, #12]
 8005fa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fa6:	4605      	mov	r5, r0
 8005fa8:	0710      	lsls	r0, r2, #28
 8005faa:	460c      	mov	r4, r1
 8005fac:	d45a      	bmi.n	8006064 <__sflush_r+0xc4>
 8005fae:	684b      	ldr	r3, [r1, #4]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	dc05      	bgt.n	8005fc0 <__sflush_r+0x20>
 8005fb4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	dc02      	bgt.n	8005fc0 <__sflush_r+0x20>
 8005fba:	2000      	movs	r0, #0
 8005fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fc0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005fc2:	2e00      	cmp	r6, #0
 8005fc4:	d0f9      	beq.n	8005fba <__sflush_r+0x1a>
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005fcc:	682f      	ldr	r7, [r5, #0]
 8005fce:	602b      	str	r3, [r5, #0]
 8005fd0:	d033      	beq.n	800603a <__sflush_r+0x9a>
 8005fd2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005fd4:	89a3      	ldrh	r3, [r4, #12]
 8005fd6:	075a      	lsls	r2, r3, #29
 8005fd8:	d505      	bpl.n	8005fe6 <__sflush_r+0x46>
 8005fda:	6863      	ldr	r3, [r4, #4]
 8005fdc:	1ac0      	subs	r0, r0, r3
 8005fde:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005fe0:	b10b      	cbz	r3, 8005fe6 <__sflush_r+0x46>
 8005fe2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005fe4:	1ac0      	subs	r0, r0, r3
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	4602      	mov	r2, r0
 8005fea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005fec:	6a21      	ldr	r1, [r4, #32]
 8005fee:	4628      	mov	r0, r5
 8005ff0:	47b0      	blx	r6
 8005ff2:	1c43      	adds	r3, r0, #1
 8005ff4:	89a3      	ldrh	r3, [r4, #12]
 8005ff6:	d106      	bne.n	8006006 <__sflush_r+0x66>
 8005ff8:	6829      	ldr	r1, [r5, #0]
 8005ffa:	291d      	cmp	r1, #29
 8005ffc:	d84b      	bhi.n	8006096 <__sflush_r+0xf6>
 8005ffe:	4a2b      	ldr	r2, [pc, #172]	; (80060ac <__sflush_r+0x10c>)
 8006000:	40ca      	lsrs	r2, r1
 8006002:	07d6      	lsls	r6, r2, #31
 8006004:	d547      	bpl.n	8006096 <__sflush_r+0xf6>
 8006006:	2200      	movs	r2, #0
 8006008:	6062      	str	r2, [r4, #4]
 800600a:	04d9      	lsls	r1, r3, #19
 800600c:	6922      	ldr	r2, [r4, #16]
 800600e:	6022      	str	r2, [r4, #0]
 8006010:	d504      	bpl.n	800601c <__sflush_r+0x7c>
 8006012:	1c42      	adds	r2, r0, #1
 8006014:	d101      	bne.n	800601a <__sflush_r+0x7a>
 8006016:	682b      	ldr	r3, [r5, #0]
 8006018:	b903      	cbnz	r3, 800601c <__sflush_r+0x7c>
 800601a:	6560      	str	r0, [r4, #84]	; 0x54
 800601c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800601e:	602f      	str	r7, [r5, #0]
 8006020:	2900      	cmp	r1, #0
 8006022:	d0ca      	beq.n	8005fba <__sflush_r+0x1a>
 8006024:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006028:	4299      	cmp	r1, r3
 800602a:	d002      	beq.n	8006032 <__sflush_r+0x92>
 800602c:	4628      	mov	r0, r5
 800602e:	f000 f9b5 	bl	800639c <_free_r>
 8006032:	2000      	movs	r0, #0
 8006034:	6360      	str	r0, [r4, #52]	; 0x34
 8006036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800603a:	6a21      	ldr	r1, [r4, #32]
 800603c:	2301      	movs	r3, #1
 800603e:	4628      	mov	r0, r5
 8006040:	47b0      	blx	r6
 8006042:	1c41      	adds	r1, r0, #1
 8006044:	d1c6      	bne.n	8005fd4 <__sflush_r+0x34>
 8006046:	682b      	ldr	r3, [r5, #0]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d0c3      	beq.n	8005fd4 <__sflush_r+0x34>
 800604c:	2b1d      	cmp	r3, #29
 800604e:	d001      	beq.n	8006054 <__sflush_r+0xb4>
 8006050:	2b16      	cmp	r3, #22
 8006052:	d101      	bne.n	8006058 <__sflush_r+0xb8>
 8006054:	602f      	str	r7, [r5, #0]
 8006056:	e7b0      	b.n	8005fba <__sflush_r+0x1a>
 8006058:	89a3      	ldrh	r3, [r4, #12]
 800605a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800605e:	81a3      	strh	r3, [r4, #12]
 8006060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006064:	690f      	ldr	r7, [r1, #16]
 8006066:	2f00      	cmp	r7, #0
 8006068:	d0a7      	beq.n	8005fba <__sflush_r+0x1a>
 800606a:	0793      	lsls	r3, r2, #30
 800606c:	680e      	ldr	r6, [r1, #0]
 800606e:	bf08      	it	eq
 8006070:	694b      	ldreq	r3, [r1, #20]
 8006072:	600f      	str	r7, [r1, #0]
 8006074:	bf18      	it	ne
 8006076:	2300      	movne	r3, #0
 8006078:	eba6 0807 	sub.w	r8, r6, r7
 800607c:	608b      	str	r3, [r1, #8]
 800607e:	f1b8 0f00 	cmp.w	r8, #0
 8006082:	dd9a      	ble.n	8005fba <__sflush_r+0x1a>
 8006084:	4643      	mov	r3, r8
 8006086:	463a      	mov	r2, r7
 8006088:	6a21      	ldr	r1, [r4, #32]
 800608a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800608c:	4628      	mov	r0, r5
 800608e:	47b0      	blx	r6
 8006090:	2800      	cmp	r0, #0
 8006092:	dc07      	bgt.n	80060a4 <__sflush_r+0x104>
 8006094:	89a3      	ldrh	r3, [r4, #12]
 8006096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800609a:	81a3      	strh	r3, [r4, #12]
 800609c:	f04f 30ff 	mov.w	r0, #4294967295
 80060a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060a4:	4407      	add	r7, r0
 80060a6:	eba8 0800 	sub.w	r8, r8, r0
 80060aa:	e7e8      	b.n	800607e <__sflush_r+0xde>
 80060ac:	20400001 	.word	0x20400001

080060b0 <_fflush_r>:
 80060b0:	b538      	push	{r3, r4, r5, lr}
 80060b2:	690b      	ldr	r3, [r1, #16]
 80060b4:	4605      	mov	r5, r0
 80060b6:	460c      	mov	r4, r1
 80060b8:	b1db      	cbz	r3, 80060f2 <_fflush_r+0x42>
 80060ba:	b118      	cbz	r0, 80060c4 <_fflush_r+0x14>
 80060bc:	6983      	ldr	r3, [r0, #24]
 80060be:	b90b      	cbnz	r3, 80060c4 <_fflush_r+0x14>
 80060c0:	f000 f860 	bl	8006184 <__sinit>
 80060c4:	4b0c      	ldr	r3, [pc, #48]	; (80060f8 <_fflush_r+0x48>)
 80060c6:	429c      	cmp	r4, r3
 80060c8:	d109      	bne.n	80060de <_fflush_r+0x2e>
 80060ca:	686c      	ldr	r4, [r5, #4]
 80060cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060d0:	b17b      	cbz	r3, 80060f2 <_fflush_r+0x42>
 80060d2:	4621      	mov	r1, r4
 80060d4:	4628      	mov	r0, r5
 80060d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060da:	f7ff bf61 	b.w	8005fa0 <__sflush_r>
 80060de:	4b07      	ldr	r3, [pc, #28]	; (80060fc <_fflush_r+0x4c>)
 80060e0:	429c      	cmp	r4, r3
 80060e2:	d101      	bne.n	80060e8 <_fflush_r+0x38>
 80060e4:	68ac      	ldr	r4, [r5, #8]
 80060e6:	e7f1      	b.n	80060cc <_fflush_r+0x1c>
 80060e8:	4b05      	ldr	r3, [pc, #20]	; (8006100 <_fflush_r+0x50>)
 80060ea:	429c      	cmp	r4, r3
 80060ec:	bf08      	it	eq
 80060ee:	68ec      	ldreq	r4, [r5, #12]
 80060f0:	e7ec      	b.n	80060cc <_fflush_r+0x1c>
 80060f2:	2000      	movs	r0, #0
 80060f4:	bd38      	pop	{r3, r4, r5, pc}
 80060f6:	bf00      	nop
 80060f8:	08007298 	.word	0x08007298
 80060fc:	080072b8 	.word	0x080072b8
 8006100:	08007278 	.word	0x08007278

08006104 <_cleanup_r>:
 8006104:	4901      	ldr	r1, [pc, #4]	; (800610c <_cleanup_r+0x8>)
 8006106:	f000 b8a9 	b.w	800625c <_fwalk_reent>
 800610a:	bf00      	nop
 800610c:	080060b1 	.word	0x080060b1

08006110 <std.isra.0>:
 8006110:	2300      	movs	r3, #0
 8006112:	b510      	push	{r4, lr}
 8006114:	4604      	mov	r4, r0
 8006116:	6003      	str	r3, [r0, #0]
 8006118:	6043      	str	r3, [r0, #4]
 800611a:	6083      	str	r3, [r0, #8]
 800611c:	8181      	strh	r1, [r0, #12]
 800611e:	6643      	str	r3, [r0, #100]	; 0x64
 8006120:	81c2      	strh	r2, [r0, #14]
 8006122:	6103      	str	r3, [r0, #16]
 8006124:	6143      	str	r3, [r0, #20]
 8006126:	6183      	str	r3, [r0, #24]
 8006128:	4619      	mov	r1, r3
 800612a:	2208      	movs	r2, #8
 800612c:	305c      	adds	r0, #92	; 0x5c
 800612e:	f7ff fc25 	bl	800597c <memset>
 8006132:	4b05      	ldr	r3, [pc, #20]	; (8006148 <std.isra.0+0x38>)
 8006134:	6263      	str	r3, [r4, #36]	; 0x24
 8006136:	4b05      	ldr	r3, [pc, #20]	; (800614c <std.isra.0+0x3c>)
 8006138:	62a3      	str	r3, [r4, #40]	; 0x28
 800613a:	4b05      	ldr	r3, [pc, #20]	; (8006150 <std.isra.0+0x40>)
 800613c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800613e:	4b05      	ldr	r3, [pc, #20]	; (8006154 <std.isra.0+0x44>)
 8006140:	6224      	str	r4, [r4, #32]
 8006142:	6323      	str	r3, [r4, #48]	; 0x30
 8006144:	bd10      	pop	{r4, pc}
 8006146:	bf00      	nop
 8006148:	08006d61 	.word	0x08006d61
 800614c:	08006d83 	.word	0x08006d83
 8006150:	08006dbb 	.word	0x08006dbb
 8006154:	08006ddf 	.word	0x08006ddf

08006158 <__sfmoreglue>:
 8006158:	b570      	push	{r4, r5, r6, lr}
 800615a:	1e4a      	subs	r2, r1, #1
 800615c:	2568      	movs	r5, #104	; 0x68
 800615e:	4355      	muls	r5, r2
 8006160:	460e      	mov	r6, r1
 8006162:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006166:	f000 f967 	bl	8006438 <_malloc_r>
 800616a:	4604      	mov	r4, r0
 800616c:	b140      	cbz	r0, 8006180 <__sfmoreglue+0x28>
 800616e:	2100      	movs	r1, #0
 8006170:	e880 0042 	stmia.w	r0, {r1, r6}
 8006174:	300c      	adds	r0, #12
 8006176:	60a0      	str	r0, [r4, #8]
 8006178:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800617c:	f7ff fbfe 	bl	800597c <memset>
 8006180:	4620      	mov	r0, r4
 8006182:	bd70      	pop	{r4, r5, r6, pc}

08006184 <__sinit>:
 8006184:	6983      	ldr	r3, [r0, #24]
 8006186:	b510      	push	{r4, lr}
 8006188:	4604      	mov	r4, r0
 800618a:	bb33      	cbnz	r3, 80061da <__sinit+0x56>
 800618c:	6483      	str	r3, [r0, #72]	; 0x48
 800618e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8006190:	6503      	str	r3, [r0, #80]	; 0x50
 8006192:	4b12      	ldr	r3, [pc, #72]	; (80061dc <__sinit+0x58>)
 8006194:	4a12      	ldr	r2, [pc, #72]	; (80061e0 <__sinit+0x5c>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	6282      	str	r2, [r0, #40]	; 0x28
 800619a:	4298      	cmp	r0, r3
 800619c:	bf04      	itt	eq
 800619e:	2301      	moveq	r3, #1
 80061a0:	6183      	streq	r3, [r0, #24]
 80061a2:	f000 f81f 	bl	80061e4 <__sfp>
 80061a6:	6060      	str	r0, [r4, #4]
 80061a8:	4620      	mov	r0, r4
 80061aa:	f000 f81b 	bl	80061e4 <__sfp>
 80061ae:	60a0      	str	r0, [r4, #8]
 80061b0:	4620      	mov	r0, r4
 80061b2:	f000 f817 	bl	80061e4 <__sfp>
 80061b6:	2200      	movs	r2, #0
 80061b8:	60e0      	str	r0, [r4, #12]
 80061ba:	2104      	movs	r1, #4
 80061bc:	6860      	ldr	r0, [r4, #4]
 80061be:	f7ff ffa7 	bl	8006110 <std.isra.0>
 80061c2:	2201      	movs	r2, #1
 80061c4:	2109      	movs	r1, #9
 80061c6:	68a0      	ldr	r0, [r4, #8]
 80061c8:	f7ff ffa2 	bl	8006110 <std.isra.0>
 80061cc:	2202      	movs	r2, #2
 80061ce:	2112      	movs	r1, #18
 80061d0:	68e0      	ldr	r0, [r4, #12]
 80061d2:	f7ff ff9d 	bl	8006110 <std.isra.0>
 80061d6:	2301      	movs	r3, #1
 80061d8:	61a3      	str	r3, [r4, #24]
 80061da:	bd10      	pop	{r4, pc}
 80061dc:	08007274 	.word	0x08007274
 80061e0:	08006105 	.word	0x08006105

080061e4 <__sfp>:
 80061e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061e6:	4b1c      	ldr	r3, [pc, #112]	; (8006258 <__sfp+0x74>)
 80061e8:	681e      	ldr	r6, [r3, #0]
 80061ea:	69b3      	ldr	r3, [r6, #24]
 80061ec:	4607      	mov	r7, r0
 80061ee:	b913      	cbnz	r3, 80061f6 <__sfp+0x12>
 80061f0:	4630      	mov	r0, r6
 80061f2:	f7ff ffc7 	bl	8006184 <__sinit>
 80061f6:	3648      	adds	r6, #72	; 0x48
 80061f8:	68b4      	ldr	r4, [r6, #8]
 80061fa:	6873      	ldr	r3, [r6, #4]
 80061fc:	3b01      	subs	r3, #1
 80061fe:	d503      	bpl.n	8006208 <__sfp+0x24>
 8006200:	6833      	ldr	r3, [r6, #0]
 8006202:	b133      	cbz	r3, 8006212 <__sfp+0x2e>
 8006204:	6836      	ldr	r6, [r6, #0]
 8006206:	e7f7      	b.n	80061f8 <__sfp+0x14>
 8006208:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800620c:	b16d      	cbz	r5, 800622a <__sfp+0x46>
 800620e:	3468      	adds	r4, #104	; 0x68
 8006210:	e7f4      	b.n	80061fc <__sfp+0x18>
 8006212:	2104      	movs	r1, #4
 8006214:	4638      	mov	r0, r7
 8006216:	f7ff ff9f 	bl	8006158 <__sfmoreglue>
 800621a:	6030      	str	r0, [r6, #0]
 800621c:	2800      	cmp	r0, #0
 800621e:	d1f1      	bne.n	8006204 <__sfp+0x20>
 8006220:	230c      	movs	r3, #12
 8006222:	603b      	str	r3, [r7, #0]
 8006224:	4604      	mov	r4, r0
 8006226:	4620      	mov	r0, r4
 8006228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800622a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800622e:	81e3      	strh	r3, [r4, #14]
 8006230:	2301      	movs	r3, #1
 8006232:	81a3      	strh	r3, [r4, #12]
 8006234:	6665      	str	r5, [r4, #100]	; 0x64
 8006236:	6025      	str	r5, [r4, #0]
 8006238:	60a5      	str	r5, [r4, #8]
 800623a:	6065      	str	r5, [r4, #4]
 800623c:	6125      	str	r5, [r4, #16]
 800623e:	6165      	str	r5, [r4, #20]
 8006240:	61a5      	str	r5, [r4, #24]
 8006242:	2208      	movs	r2, #8
 8006244:	4629      	mov	r1, r5
 8006246:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800624a:	f7ff fb97 	bl	800597c <memset>
 800624e:	6365      	str	r5, [r4, #52]	; 0x34
 8006250:	63a5      	str	r5, [r4, #56]	; 0x38
 8006252:	64a5      	str	r5, [r4, #72]	; 0x48
 8006254:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006256:	e7e6      	b.n	8006226 <__sfp+0x42>
 8006258:	08007274 	.word	0x08007274

0800625c <_fwalk_reent>:
 800625c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006260:	4680      	mov	r8, r0
 8006262:	4689      	mov	r9, r1
 8006264:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006268:	2600      	movs	r6, #0
 800626a:	b914      	cbnz	r4, 8006272 <_fwalk_reent+0x16>
 800626c:	4630      	mov	r0, r6
 800626e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006272:	68a5      	ldr	r5, [r4, #8]
 8006274:	6867      	ldr	r7, [r4, #4]
 8006276:	3f01      	subs	r7, #1
 8006278:	d501      	bpl.n	800627e <_fwalk_reent+0x22>
 800627a:	6824      	ldr	r4, [r4, #0]
 800627c:	e7f5      	b.n	800626a <_fwalk_reent+0xe>
 800627e:	89ab      	ldrh	r3, [r5, #12]
 8006280:	2b01      	cmp	r3, #1
 8006282:	d907      	bls.n	8006294 <_fwalk_reent+0x38>
 8006284:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006288:	3301      	adds	r3, #1
 800628a:	d003      	beq.n	8006294 <_fwalk_reent+0x38>
 800628c:	4629      	mov	r1, r5
 800628e:	4640      	mov	r0, r8
 8006290:	47c8      	blx	r9
 8006292:	4306      	orrs	r6, r0
 8006294:	3568      	adds	r5, #104	; 0x68
 8006296:	e7ee      	b.n	8006276 <_fwalk_reent+0x1a>

08006298 <__locale_ctype_ptr_l>:
 8006298:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800629c:	4770      	bx	lr

0800629e <__swhatbuf_r>:
 800629e:	b570      	push	{r4, r5, r6, lr}
 80062a0:	460e      	mov	r6, r1
 80062a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062a6:	2900      	cmp	r1, #0
 80062a8:	b090      	sub	sp, #64	; 0x40
 80062aa:	4614      	mov	r4, r2
 80062ac:	461d      	mov	r5, r3
 80062ae:	da07      	bge.n	80062c0 <__swhatbuf_r+0x22>
 80062b0:	2300      	movs	r3, #0
 80062b2:	602b      	str	r3, [r5, #0]
 80062b4:	89b3      	ldrh	r3, [r6, #12]
 80062b6:	061a      	lsls	r2, r3, #24
 80062b8:	d410      	bmi.n	80062dc <__swhatbuf_r+0x3e>
 80062ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062be:	e00e      	b.n	80062de <__swhatbuf_r+0x40>
 80062c0:	aa01      	add	r2, sp, #4
 80062c2:	f000 fdbf 	bl	8006e44 <_fstat_r>
 80062c6:	2800      	cmp	r0, #0
 80062c8:	dbf2      	blt.n	80062b0 <__swhatbuf_r+0x12>
 80062ca:	9a02      	ldr	r2, [sp, #8]
 80062cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80062d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80062d4:	425a      	negs	r2, r3
 80062d6:	415a      	adcs	r2, r3
 80062d8:	602a      	str	r2, [r5, #0]
 80062da:	e7ee      	b.n	80062ba <__swhatbuf_r+0x1c>
 80062dc:	2340      	movs	r3, #64	; 0x40
 80062de:	2000      	movs	r0, #0
 80062e0:	6023      	str	r3, [r4, #0]
 80062e2:	b010      	add	sp, #64	; 0x40
 80062e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080062e8 <__smakebuf_r>:
 80062e8:	898b      	ldrh	r3, [r1, #12]
 80062ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80062ec:	079d      	lsls	r5, r3, #30
 80062ee:	4606      	mov	r6, r0
 80062f0:	460c      	mov	r4, r1
 80062f2:	d507      	bpl.n	8006304 <__smakebuf_r+0x1c>
 80062f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80062f8:	6023      	str	r3, [r4, #0]
 80062fa:	6123      	str	r3, [r4, #16]
 80062fc:	2301      	movs	r3, #1
 80062fe:	6163      	str	r3, [r4, #20]
 8006300:	b002      	add	sp, #8
 8006302:	bd70      	pop	{r4, r5, r6, pc}
 8006304:	ab01      	add	r3, sp, #4
 8006306:	466a      	mov	r2, sp
 8006308:	f7ff ffc9 	bl	800629e <__swhatbuf_r>
 800630c:	9900      	ldr	r1, [sp, #0]
 800630e:	4605      	mov	r5, r0
 8006310:	4630      	mov	r0, r6
 8006312:	f000 f891 	bl	8006438 <_malloc_r>
 8006316:	b948      	cbnz	r0, 800632c <__smakebuf_r+0x44>
 8006318:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800631c:	059a      	lsls	r2, r3, #22
 800631e:	d4ef      	bmi.n	8006300 <__smakebuf_r+0x18>
 8006320:	f023 0303 	bic.w	r3, r3, #3
 8006324:	f043 0302 	orr.w	r3, r3, #2
 8006328:	81a3      	strh	r3, [r4, #12]
 800632a:	e7e3      	b.n	80062f4 <__smakebuf_r+0xc>
 800632c:	4b0d      	ldr	r3, [pc, #52]	; (8006364 <__smakebuf_r+0x7c>)
 800632e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006330:	89a3      	ldrh	r3, [r4, #12]
 8006332:	6020      	str	r0, [r4, #0]
 8006334:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006338:	81a3      	strh	r3, [r4, #12]
 800633a:	9b00      	ldr	r3, [sp, #0]
 800633c:	6163      	str	r3, [r4, #20]
 800633e:	9b01      	ldr	r3, [sp, #4]
 8006340:	6120      	str	r0, [r4, #16]
 8006342:	b15b      	cbz	r3, 800635c <__smakebuf_r+0x74>
 8006344:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006348:	4630      	mov	r0, r6
 800634a:	f000 fd8d 	bl	8006e68 <_isatty_r>
 800634e:	b128      	cbz	r0, 800635c <__smakebuf_r+0x74>
 8006350:	89a3      	ldrh	r3, [r4, #12]
 8006352:	f023 0303 	bic.w	r3, r3, #3
 8006356:	f043 0301 	orr.w	r3, r3, #1
 800635a:	81a3      	strh	r3, [r4, #12]
 800635c:	89a3      	ldrh	r3, [r4, #12]
 800635e:	431d      	orrs	r5, r3
 8006360:	81a5      	strh	r5, [r4, #12]
 8006362:	e7cd      	b.n	8006300 <__smakebuf_r+0x18>
 8006364:	08006105 	.word	0x08006105

08006368 <malloc>:
 8006368:	4b02      	ldr	r3, [pc, #8]	; (8006374 <malloc+0xc>)
 800636a:	4601      	mov	r1, r0
 800636c:	6818      	ldr	r0, [r3, #0]
 800636e:	f000 b863 	b.w	8006438 <_malloc_r>
 8006372:	bf00      	nop
 8006374:	2000000c 	.word	0x2000000c

08006378 <__ascii_mbtowc>:
 8006378:	b082      	sub	sp, #8
 800637a:	b901      	cbnz	r1, 800637e <__ascii_mbtowc+0x6>
 800637c:	a901      	add	r1, sp, #4
 800637e:	b142      	cbz	r2, 8006392 <__ascii_mbtowc+0x1a>
 8006380:	b14b      	cbz	r3, 8006396 <__ascii_mbtowc+0x1e>
 8006382:	7813      	ldrb	r3, [r2, #0]
 8006384:	600b      	str	r3, [r1, #0]
 8006386:	7812      	ldrb	r2, [r2, #0]
 8006388:	1c10      	adds	r0, r2, #0
 800638a:	bf18      	it	ne
 800638c:	2001      	movne	r0, #1
 800638e:	b002      	add	sp, #8
 8006390:	4770      	bx	lr
 8006392:	4610      	mov	r0, r2
 8006394:	e7fb      	b.n	800638e <__ascii_mbtowc+0x16>
 8006396:	f06f 0001 	mvn.w	r0, #1
 800639a:	e7f8      	b.n	800638e <__ascii_mbtowc+0x16>

0800639c <_free_r>:
 800639c:	b538      	push	{r3, r4, r5, lr}
 800639e:	4605      	mov	r5, r0
 80063a0:	2900      	cmp	r1, #0
 80063a2:	d045      	beq.n	8006430 <_free_r+0x94>
 80063a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063a8:	1f0c      	subs	r4, r1, #4
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	bfb8      	it	lt
 80063ae:	18e4      	addlt	r4, r4, r3
 80063b0:	f000 fda1 	bl	8006ef6 <__malloc_lock>
 80063b4:	4a1f      	ldr	r2, [pc, #124]	; (8006434 <_free_r+0x98>)
 80063b6:	6813      	ldr	r3, [r2, #0]
 80063b8:	4610      	mov	r0, r2
 80063ba:	b933      	cbnz	r3, 80063ca <_free_r+0x2e>
 80063bc:	6063      	str	r3, [r4, #4]
 80063be:	6014      	str	r4, [r2, #0]
 80063c0:	4628      	mov	r0, r5
 80063c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063c6:	f000 bd97 	b.w	8006ef8 <__malloc_unlock>
 80063ca:	42a3      	cmp	r3, r4
 80063cc:	d90c      	bls.n	80063e8 <_free_r+0x4c>
 80063ce:	6821      	ldr	r1, [r4, #0]
 80063d0:	1862      	adds	r2, r4, r1
 80063d2:	4293      	cmp	r3, r2
 80063d4:	bf04      	itt	eq
 80063d6:	681a      	ldreq	r2, [r3, #0]
 80063d8:	685b      	ldreq	r3, [r3, #4]
 80063da:	6063      	str	r3, [r4, #4]
 80063dc:	bf04      	itt	eq
 80063de:	1852      	addeq	r2, r2, r1
 80063e0:	6022      	streq	r2, [r4, #0]
 80063e2:	6004      	str	r4, [r0, #0]
 80063e4:	e7ec      	b.n	80063c0 <_free_r+0x24>
 80063e6:	4613      	mov	r3, r2
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	b10a      	cbz	r2, 80063f0 <_free_r+0x54>
 80063ec:	42a2      	cmp	r2, r4
 80063ee:	d9fa      	bls.n	80063e6 <_free_r+0x4a>
 80063f0:	6819      	ldr	r1, [r3, #0]
 80063f2:	1858      	adds	r0, r3, r1
 80063f4:	42a0      	cmp	r0, r4
 80063f6:	d10b      	bne.n	8006410 <_free_r+0x74>
 80063f8:	6820      	ldr	r0, [r4, #0]
 80063fa:	4401      	add	r1, r0
 80063fc:	1858      	adds	r0, r3, r1
 80063fe:	4282      	cmp	r2, r0
 8006400:	6019      	str	r1, [r3, #0]
 8006402:	d1dd      	bne.n	80063c0 <_free_r+0x24>
 8006404:	6810      	ldr	r0, [r2, #0]
 8006406:	6852      	ldr	r2, [r2, #4]
 8006408:	605a      	str	r2, [r3, #4]
 800640a:	4401      	add	r1, r0
 800640c:	6019      	str	r1, [r3, #0]
 800640e:	e7d7      	b.n	80063c0 <_free_r+0x24>
 8006410:	d902      	bls.n	8006418 <_free_r+0x7c>
 8006412:	230c      	movs	r3, #12
 8006414:	602b      	str	r3, [r5, #0]
 8006416:	e7d3      	b.n	80063c0 <_free_r+0x24>
 8006418:	6820      	ldr	r0, [r4, #0]
 800641a:	1821      	adds	r1, r4, r0
 800641c:	428a      	cmp	r2, r1
 800641e:	bf04      	itt	eq
 8006420:	6811      	ldreq	r1, [r2, #0]
 8006422:	6852      	ldreq	r2, [r2, #4]
 8006424:	6062      	str	r2, [r4, #4]
 8006426:	bf04      	itt	eq
 8006428:	1809      	addeq	r1, r1, r0
 800642a:	6021      	streq	r1, [r4, #0]
 800642c:	605c      	str	r4, [r3, #4]
 800642e:	e7c7      	b.n	80063c0 <_free_r+0x24>
 8006430:	bd38      	pop	{r3, r4, r5, pc}
 8006432:	bf00      	nop
 8006434:	20000608 	.word	0x20000608

08006438 <_malloc_r>:
 8006438:	b570      	push	{r4, r5, r6, lr}
 800643a:	1ccd      	adds	r5, r1, #3
 800643c:	f025 0503 	bic.w	r5, r5, #3
 8006440:	3508      	adds	r5, #8
 8006442:	2d0c      	cmp	r5, #12
 8006444:	bf38      	it	cc
 8006446:	250c      	movcc	r5, #12
 8006448:	2d00      	cmp	r5, #0
 800644a:	4606      	mov	r6, r0
 800644c:	db01      	blt.n	8006452 <_malloc_r+0x1a>
 800644e:	42a9      	cmp	r1, r5
 8006450:	d903      	bls.n	800645a <_malloc_r+0x22>
 8006452:	230c      	movs	r3, #12
 8006454:	6033      	str	r3, [r6, #0]
 8006456:	2000      	movs	r0, #0
 8006458:	bd70      	pop	{r4, r5, r6, pc}
 800645a:	f000 fd4c 	bl	8006ef6 <__malloc_lock>
 800645e:	4a23      	ldr	r2, [pc, #140]	; (80064ec <_malloc_r+0xb4>)
 8006460:	6814      	ldr	r4, [r2, #0]
 8006462:	4621      	mov	r1, r4
 8006464:	b991      	cbnz	r1, 800648c <_malloc_r+0x54>
 8006466:	4c22      	ldr	r4, [pc, #136]	; (80064f0 <_malloc_r+0xb8>)
 8006468:	6823      	ldr	r3, [r4, #0]
 800646a:	b91b      	cbnz	r3, 8006474 <_malloc_r+0x3c>
 800646c:	4630      	mov	r0, r6
 800646e:	f000 fc67 	bl	8006d40 <_sbrk_r>
 8006472:	6020      	str	r0, [r4, #0]
 8006474:	4629      	mov	r1, r5
 8006476:	4630      	mov	r0, r6
 8006478:	f000 fc62 	bl	8006d40 <_sbrk_r>
 800647c:	1c43      	adds	r3, r0, #1
 800647e:	d126      	bne.n	80064ce <_malloc_r+0x96>
 8006480:	230c      	movs	r3, #12
 8006482:	6033      	str	r3, [r6, #0]
 8006484:	4630      	mov	r0, r6
 8006486:	f000 fd37 	bl	8006ef8 <__malloc_unlock>
 800648a:	e7e4      	b.n	8006456 <_malloc_r+0x1e>
 800648c:	680b      	ldr	r3, [r1, #0]
 800648e:	1b5b      	subs	r3, r3, r5
 8006490:	d41a      	bmi.n	80064c8 <_malloc_r+0x90>
 8006492:	2b0b      	cmp	r3, #11
 8006494:	d90f      	bls.n	80064b6 <_malloc_r+0x7e>
 8006496:	600b      	str	r3, [r1, #0]
 8006498:	50cd      	str	r5, [r1, r3]
 800649a:	18cc      	adds	r4, r1, r3
 800649c:	4630      	mov	r0, r6
 800649e:	f000 fd2b 	bl	8006ef8 <__malloc_unlock>
 80064a2:	f104 000b 	add.w	r0, r4, #11
 80064a6:	1d23      	adds	r3, r4, #4
 80064a8:	f020 0007 	bic.w	r0, r0, #7
 80064ac:	1ac3      	subs	r3, r0, r3
 80064ae:	d01b      	beq.n	80064e8 <_malloc_r+0xb0>
 80064b0:	425a      	negs	r2, r3
 80064b2:	50e2      	str	r2, [r4, r3]
 80064b4:	bd70      	pop	{r4, r5, r6, pc}
 80064b6:	428c      	cmp	r4, r1
 80064b8:	bf0d      	iteet	eq
 80064ba:	6863      	ldreq	r3, [r4, #4]
 80064bc:	684b      	ldrne	r3, [r1, #4]
 80064be:	6063      	strne	r3, [r4, #4]
 80064c0:	6013      	streq	r3, [r2, #0]
 80064c2:	bf18      	it	ne
 80064c4:	460c      	movne	r4, r1
 80064c6:	e7e9      	b.n	800649c <_malloc_r+0x64>
 80064c8:	460c      	mov	r4, r1
 80064ca:	6849      	ldr	r1, [r1, #4]
 80064cc:	e7ca      	b.n	8006464 <_malloc_r+0x2c>
 80064ce:	1cc4      	adds	r4, r0, #3
 80064d0:	f024 0403 	bic.w	r4, r4, #3
 80064d4:	42a0      	cmp	r0, r4
 80064d6:	d005      	beq.n	80064e4 <_malloc_r+0xac>
 80064d8:	1a21      	subs	r1, r4, r0
 80064da:	4630      	mov	r0, r6
 80064dc:	f000 fc30 	bl	8006d40 <_sbrk_r>
 80064e0:	3001      	adds	r0, #1
 80064e2:	d0cd      	beq.n	8006480 <_malloc_r+0x48>
 80064e4:	6025      	str	r5, [r4, #0]
 80064e6:	e7d9      	b.n	800649c <_malloc_r+0x64>
 80064e8:	bd70      	pop	{r4, r5, r6, pc}
 80064ea:	bf00      	nop
 80064ec:	20000608 	.word	0x20000608
 80064f0:	2000060c 	.word	0x2000060c

080064f4 <__ssputs_r>:
 80064f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064f8:	688e      	ldr	r6, [r1, #8]
 80064fa:	429e      	cmp	r6, r3
 80064fc:	4682      	mov	sl, r0
 80064fe:	460c      	mov	r4, r1
 8006500:	4691      	mov	r9, r2
 8006502:	4698      	mov	r8, r3
 8006504:	d835      	bhi.n	8006572 <__ssputs_r+0x7e>
 8006506:	898a      	ldrh	r2, [r1, #12]
 8006508:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800650c:	d031      	beq.n	8006572 <__ssputs_r+0x7e>
 800650e:	6825      	ldr	r5, [r4, #0]
 8006510:	6909      	ldr	r1, [r1, #16]
 8006512:	1a6f      	subs	r7, r5, r1
 8006514:	6965      	ldr	r5, [r4, #20]
 8006516:	2302      	movs	r3, #2
 8006518:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800651c:	fb95 f5f3 	sdiv	r5, r5, r3
 8006520:	f108 0301 	add.w	r3, r8, #1
 8006524:	443b      	add	r3, r7
 8006526:	429d      	cmp	r5, r3
 8006528:	bf38      	it	cc
 800652a:	461d      	movcc	r5, r3
 800652c:	0553      	lsls	r3, r2, #21
 800652e:	d531      	bpl.n	8006594 <__ssputs_r+0xa0>
 8006530:	4629      	mov	r1, r5
 8006532:	f7ff ff81 	bl	8006438 <_malloc_r>
 8006536:	4606      	mov	r6, r0
 8006538:	b950      	cbnz	r0, 8006550 <__ssputs_r+0x5c>
 800653a:	230c      	movs	r3, #12
 800653c:	f8ca 3000 	str.w	r3, [sl]
 8006540:	89a3      	ldrh	r3, [r4, #12]
 8006542:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006546:	81a3      	strh	r3, [r4, #12]
 8006548:	f04f 30ff 	mov.w	r0, #4294967295
 800654c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006550:	463a      	mov	r2, r7
 8006552:	6921      	ldr	r1, [r4, #16]
 8006554:	f000 fcaa 	bl	8006eac <memcpy>
 8006558:	89a3      	ldrh	r3, [r4, #12]
 800655a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800655e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006562:	81a3      	strh	r3, [r4, #12]
 8006564:	6126      	str	r6, [r4, #16]
 8006566:	6165      	str	r5, [r4, #20]
 8006568:	443e      	add	r6, r7
 800656a:	1bed      	subs	r5, r5, r7
 800656c:	6026      	str	r6, [r4, #0]
 800656e:	60a5      	str	r5, [r4, #8]
 8006570:	4646      	mov	r6, r8
 8006572:	4546      	cmp	r6, r8
 8006574:	bf28      	it	cs
 8006576:	4646      	movcs	r6, r8
 8006578:	4632      	mov	r2, r6
 800657a:	4649      	mov	r1, r9
 800657c:	6820      	ldr	r0, [r4, #0]
 800657e:	f000 fca0 	bl	8006ec2 <memmove>
 8006582:	68a3      	ldr	r3, [r4, #8]
 8006584:	1b9b      	subs	r3, r3, r6
 8006586:	60a3      	str	r3, [r4, #8]
 8006588:	6823      	ldr	r3, [r4, #0]
 800658a:	441e      	add	r6, r3
 800658c:	6026      	str	r6, [r4, #0]
 800658e:	2000      	movs	r0, #0
 8006590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006594:	462a      	mov	r2, r5
 8006596:	f000 fcb0 	bl	8006efa <_realloc_r>
 800659a:	4606      	mov	r6, r0
 800659c:	2800      	cmp	r0, #0
 800659e:	d1e1      	bne.n	8006564 <__ssputs_r+0x70>
 80065a0:	6921      	ldr	r1, [r4, #16]
 80065a2:	4650      	mov	r0, sl
 80065a4:	f7ff fefa 	bl	800639c <_free_r>
 80065a8:	e7c7      	b.n	800653a <__ssputs_r+0x46>
	...

080065ac <_svfiprintf_r>:
 80065ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065b0:	b09d      	sub	sp, #116	; 0x74
 80065b2:	4680      	mov	r8, r0
 80065b4:	9303      	str	r3, [sp, #12]
 80065b6:	898b      	ldrh	r3, [r1, #12]
 80065b8:	061c      	lsls	r4, r3, #24
 80065ba:	460d      	mov	r5, r1
 80065bc:	4616      	mov	r6, r2
 80065be:	d50f      	bpl.n	80065e0 <_svfiprintf_r+0x34>
 80065c0:	690b      	ldr	r3, [r1, #16]
 80065c2:	b96b      	cbnz	r3, 80065e0 <_svfiprintf_r+0x34>
 80065c4:	2140      	movs	r1, #64	; 0x40
 80065c6:	f7ff ff37 	bl	8006438 <_malloc_r>
 80065ca:	6028      	str	r0, [r5, #0]
 80065cc:	6128      	str	r0, [r5, #16]
 80065ce:	b928      	cbnz	r0, 80065dc <_svfiprintf_r+0x30>
 80065d0:	230c      	movs	r3, #12
 80065d2:	f8c8 3000 	str.w	r3, [r8]
 80065d6:	f04f 30ff 	mov.w	r0, #4294967295
 80065da:	e0c5      	b.n	8006768 <_svfiprintf_r+0x1bc>
 80065dc:	2340      	movs	r3, #64	; 0x40
 80065de:	616b      	str	r3, [r5, #20]
 80065e0:	2300      	movs	r3, #0
 80065e2:	9309      	str	r3, [sp, #36]	; 0x24
 80065e4:	2320      	movs	r3, #32
 80065e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80065ea:	2330      	movs	r3, #48	; 0x30
 80065ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80065f0:	f04f 0b01 	mov.w	fp, #1
 80065f4:	4637      	mov	r7, r6
 80065f6:	463c      	mov	r4, r7
 80065f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d13c      	bne.n	800667a <_svfiprintf_r+0xce>
 8006600:	ebb7 0a06 	subs.w	sl, r7, r6
 8006604:	d00b      	beq.n	800661e <_svfiprintf_r+0x72>
 8006606:	4653      	mov	r3, sl
 8006608:	4632      	mov	r2, r6
 800660a:	4629      	mov	r1, r5
 800660c:	4640      	mov	r0, r8
 800660e:	f7ff ff71 	bl	80064f4 <__ssputs_r>
 8006612:	3001      	adds	r0, #1
 8006614:	f000 80a3 	beq.w	800675e <_svfiprintf_r+0x1b2>
 8006618:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800661a:	4453      	add	r3, sl
 800661c:	9309      	str	r3, [sp, #36]	; 0x24
 800661e:	783b      	ldrb	r3, [r7, #0]
 8006620:	2b00      	cmp	r3, #0
 8006622:	f000 809c 	beq.w	800675e <_svfiprintf_r+0x1b2>
 8006626:	2300      	movs	r3, #0
 8006628:	f04f 32ff 	mov.w	r2, #4294967295
 800662c:	9304      	str	r3, [sp, #16]
 800662e:	9307      	str	r3, [sp, #28]
 8006630:	9205      	str	r2, [sp, #20]
 8006632:	9306      	str	r3, [sp, #24]
 8006634:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006638:	931a      	str	r3, [sp, #104]	; 0x68
 800663a:	2205      	movs	r2, #5
 800663c:	7821      	ldrb	r1, [r4, #0]
 800663e:	4850      	ldr	r0, [pc, #320]	; (8006780 <_svfiprintf_r+0x1d4>)
 8006640:	f7f9 fde6 	bl	8000210 <memchr>
 8006644:	1c67      	adds	r7, r4, #1
 8006646:	9b04      	ldr	r3, [sp, #16]
 8006648:	b9d8      	cbnz	r0, 8006682 <_svfiprintf_r+0xd6>
 800664a:	06d9      	lsls	r1, r3, #27
 800664c:	bf44      	itt	mi
 800664e:	2220      	movmi	r2, #32
 8006650:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006654:	071a      	lsls	r2, r3, #28
 8006656:	bf44      	itt	mi
 8006658:	222b      	movmi	r2, #43	; 0x2b
 800665a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800665e:	7822      	ldrb	r2, [r4, #0]
 8006660:	2a2a      	cmp	r2, #42	; 0x2a
 8006662:	d016      	beq.n	8006692 <_svfiprintf_r+0xe6>
 8006664:	9a07      	ldr	r2, [sp, #28]
 8006666:	2100      	movs	r1, #0
 8006668:	200a      	movs	r0, #10
 800666a:	4627      	mov	r7, r4
 800666c:	3401      	adds	r4, #1
 800666e:	783b      	ldrb	r3, [r7, #0]
 8006670:	3b30      	subs	r3, #48	; 0x30
 8006672:	2b09      	cmp	r3, #9
 8006674:	d951      	bls.n	800671a <_svfiprintf_r+0x16e>
 8006676:	b1c9      	cbz	r1, 80066ac <_svfiprintf_r+0x100>
 8006678:	e011      	b.n	800669e <_svfiprintf_r+0xf2>
 800667a:	2b25      	cmp	r3, #37	; 0x25
 800667c:	d0c0      	beq.n	8006600 <_svfiprintf_r+0x54>
 800667e:	4627      	mov	r7, r4
 8006680:	e7b9      	b.n	80065f6 <_svfiprintf_r+0x4a>
 8006682:	4a3f      	ldr	r2, [pc, #252]	; (8006780 <_svfiprintf_r+0x1d4>)
 8006684:	1a80      	subs	r0, r0, r2
 8006686:	fa0b f000 	lsl.w	r0, fp, r0
 800668a:	4318      	orrs	r0, r3
 800668c:	9004      	str	r0, [sp, #16]
 800668e:	463c      	mov	r4, r7
 8006690:	e7d3      	b.n	800663a <_svfiprintf_r+0x8e>
 8006692:	9a03      	ldr	r2, [sp, #12]
 8006694:	1d11      	adds	r1, r2, #4
 8006696:	6812      	ldr	r2, [r2, #0]
 8006698:	9103      	str	r1, [sp, #12]
 800669a:	2a00      	cmp	r2, #0
 800669c:	db01      	blt.n	80066a2 <_svfiprintf_r+0xf6>
 800669e:	9207      	str	r2, [sp, #28]
 80066a0:	e004      	b.n	80066ac <_svfiprintf_r+0x100>
 80066a2:	4252      	negs	r2, r2
 80066a4:	f043 0302 	orr.w	r3, r3, #2
 80066a8:	9207      	str	r2, [sp, #28]
 80066aa:	9304      	str	r3, [sp, #16]
 80066ac:	783b      	ldrb	r3, [r7, #0]
 80066ae:	2b2e      	cmp	r3, #46	; 0x2e
 80066b0:	d10e      	bne.n	80066d0 <_svfiprintf_r+0x124>
 80066b2:	787b      	ldrb	r3, [r7, #1]
 80066b4:	2b2a      	cmp	r3, #42	; 0x2a
 80066b6:	f107 0101 	add.w	r1, r7, #1
 80066ba:	d132      	bne.n	8006722 <_svfiprintf_r+0x176>
 80066bc:	9b03      	ldr	r3, [sp, #12]
 80066be:	1d1a      	adds	r2, r3, #4
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	9203      	str	r2, [sp, #12]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	bfb8      	it	lt
 80066c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80066cc:	3702      	adds	r7, #2
 80066ce:	9305      	str	r3, [sp, #20]
 80066d0:	4c2c      	ldr	r4, [pc, #176]	; (8006784 <_svfiprintf_r+0x1d8>)
 80066d2:	7839      	ldrb	r1, [r7, #0]
 80066d4:	2203      	movs	r2, #3
 80066d6:	4620      	mov	r0, r4
 80066d8:	f7f9 fd9a 	bl	8000210 <memchr>
 80066dc:	b138      	cbz	r0, 80066ee <_svfiprintf_r+0x142>
 80066de:	2340      	movs	r3, #64	; 0x40
 80066e0:	1b00      	subs	r0, r0, r4
 80066e2:	fa03 f000 	lsl.w	r0, r3, r0
 80066e6:	9b04      	ldr	r3, [sp, #16]
 80066e8:	4303      	orrs	r3, r0
 80066ea:	9304      	str	r3, [sp, #16]
 80066ec:	3701      	adds	r7, #1
 80066ee:	7839      	ldrb	r1, [r7, #0]
 80066f0:	4825      	ldr	r0, [pc, #148]	; (8006788 <_svfiprintf_r+0x1dc>)
 80066f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80066f6:	2206      	movs	r2, #6
 80066f8:	1c7e      	adds	r6, r7, #1
 80066fa:	f7f9 fd89 	bl	8000210 <memchr>
 80066fe:	2800      	cmp	r0, #0
 8006700:	d035      	beq.n	800676e <_svfiprintf_r+0x1c2>
 8006702:	4b22      	ldr	r3, [pc, #136]	; (800678c <_svfiprintf_r+0x1e0>)
 8006704:	b9fb      	cbnz	r3, 8006746 <_svfiprintf_r+0x19a>
 8006706:	9b03      	ldr	r3, [sp, #12]
 8006708:	3307      	adds	r3, #7
 800670a:	f023 0307 	bic.w	r3, r3, #7
 800670e:	3308      	adds	r3, #8
 8006710:	9303      	str	r3, [sp, #12]
 8006712:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006714:	444b      	add	r3, r9
 8006716:	9309      	str	r3, [sp, #36]	; 0x24
 8006718:	e76c      	b.n	80065f4 <_svfiprintf_r+0x48>
 800671a:	fb00 3202 	mla	r2, r0, r2, r3
 800671e:	2101      	movs	r1, #1
 8006720:	e7a3      	b.n	800666a <_svfiprintf_r+0xbe>
 8006722:	2300      	movs	r3, #0
 8006724:	9305      	str	r3, [sp, #20]
 8006726:	4618      	mov	r0, r3
 8006728:	240a      	movs	r4, #10
 800672a:	460f      	mov	r7, r1
 800672c:	3101      	adds	r1, #1
 800672e:	783a      	ldrb	r2, [r7, #0]
 8006730:	3a30      	subs	r2, #48	; 0x30
 8006732:	2a09      	cmp	r2, #9
 8006734:	d903      	bls.n	800673e <_svfiprintf_r+0x192>
 8006736:	2b00      	cmp	r3, #0
 8006738:	d0ca      	beq.n	80066d0 <_svfiprintf_r+0x124>
 800673a:	9005      	str	r0, [sp, #20]
 800673c:	e7c8      	b.n	80066d0 <_svfiprintf_r+0x124>
 800673e:	fb04 2000 	mla	r0, r4, r0, r2
 8006742:	2301      	movs	r3, #1
 8006744:	e7f1      	b.n	800672a <_svfiprintf_r+0x17e>
 8006746:	ab03      	add	r3, sp, #12
 8006748:	9300      	str	r3, [sp, #0]
 800674a:	462a      	mov	r2, r5
 800674c:	4b10      	ldr	r3, [pc, #64]	; (8006790 <_svfiprintf_r+0x1e4>)
 800674e:	a904      	add	r1, sp, #16
 8006750:	4640      	mov	r0, r8
 8006752:	f3af 8000 	nop.w
 8006756:	f1b0 3fff 	cmp.w	r0, #4294967295
 800675a:	4681      	mov	r9, r0
 800675c:	d1d9      	bne.n	8006712 <_svfiprintf_r+0x166>
 800675e:	89ab      	ldrh	r3, [r5, #12]
 8006760:	065b      	lsls	r3, r3, #25
 8006762:	f53f af38 	bmi.w	80065d6 <_svfiprintf_r+0x2a>
 8006766:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006768:	b01d      	add	sp, #116	; 0x74
 800676a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800676e:	ab03      	add	r3, sp, #12
 8006770:	9300      	str	r3, [sp, #0]
 8006772:	462a      	mov	r2, r5
 8006774:	4b06      	ldr	r3, [pc, #24]	; (8006790 <_svfiprintf_r+0x1e4>)
 8006776:	a904      	add	r1, sp, #16
 8006778:	4640      	mov	r0, r8
 800677a:	f000 f9c1 	bl	8006b00 <_printf_i>
 800677e:	e7ea      	b.n	8006756 <_svfiprintf_r+0x1aa>
 8006780:	080072e2 	.word	0x080072e2
 8006784:	080072e8 	.word	0x080072e8
 8006788:	080072ec 	.word	0x080072ec
 800678c:	00000000 	.word	0x00000000
 8006790:	080064f5 	.word	0x080064f5

08006794 <__sfputc_r>:
 8006794:	6893      	ldr	r3, [r2, #8]
 8006796:	3b01      	subs	r3, #1
 8006798:	2b00      	cmp	r3, #0
 800679a:	b410      	push	{r4}
 800679c:	6093      	str	r3, [r2, #8]
 800679e:	da09      	bge.n	80067b4 <__sfputc_r+0x20>
 80067a0:	6994      	ldr	r4, [r2, #24]
 80067a2:	42a3      	cmp	r3, r4
 80067a4:	db02      	blt.n	80067ac <__sfputc_r+0x18>
 80067a6:	b2cb      	uxtb	r3, r1
 80067a8:	2b0a      	cmp	r3, #10
 80067aa:	d103      	bne.n	80067b4 <__sfputc_r+0x20>
 80067ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067b0:	f7ff bb36 	b.w	8005e20 <__swbuf_r>
 80067b4:	6813      	ldr	r3, [r2, #0]
 80067b6:	1c58      	adds	r0, r3, #1
 80067b8:	6010      	str	r0, [r2, #0]
 80067ba:	7019      	strb	r1, [r3, #0]
 80067bc:	b2c8      	uxtb	r0, r1
 80067be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067c2:	4770      	bx	lr

080067c4 <__sfputs_r>:
 80067c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067c6:	4606      	mov	r6, r0
 80067c8:	460f      	mov	r7, r1
 80067ca:	4614      	mov	r4, r2
 80067cc:	18d5      	adds	r5, r2, r3
 80067ce:	42ac      	cmp	r4, r5
 80067d0:	d101      	bne.n	80067d6 <__sfputs_r+0x12>
 80067d2:	2000      	movs	r0, #0
 80067d4:	e007      	b.n	80067e6 <__sfputs_r+0x22>
 80067d6:	463a      	mov	r2, r7
 80067d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067dc:	4630      	mov	r0, r6
 80067de:	f7ff ffd9 	bl	8006794 <__sfputc_r>
 80067e2:	1c43      	adds	r3, r0, #1
 80067e4:	d1f3      	bne.n	80067ce <__sfputs_r+0xa>
 80067e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080067e8 <_vfiprintf_r>:
 80067e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ec:	b09d      	sub	sp, #116	; 0x74
 80067ee:	460c      	mov	r4, r1
 80067f0:	4617      	mov	r7, r2
 80067f2:	9303      	str	r3, [sp, #12]
 80067f4:	4606      	mov	r6, r0
 80067f6:	b118      	cbz	r0, 8006800 <_vfiprintf_r+0x18>
 80067f8:	6983      	ldr	r3, [r0, #24]
 80067fa:	b90b      	cbnz	r3, 8006800 <_vfiprintf_r+0x18>
 80067fc:	f7ff fcc2 	bl	8006184 <__sinit>
 8006800:	4b7c      	ldr	r3, [pc, #496]	; (80069f4 <_vfiprintf_r+0x20c>)
 8006802:	429c      	cmp	r4, r3
 8006804:	d157      	bne.n	80068b6 <_vfiprintf_r+0xce>
 8006806:	6874      	ldr	r4, [r6, #4]
 8006808:	89a3      	ldrh	r3, [r4, #12]
 800680a:	0718      	lsls	r0, r3, #28
 800680c:	d55d      	bpl.n	80068ca <_vfiprintf_r+0xe2>
 800680e:	6923      	ldr	r3, [r4, #16]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d05a      	beq.n	80068ca <_vfiprintf_r+0xe2>
 8006814:	2300      	movs	r3, #0
 8006816:	9309      	str	r3, [sp, #36]	; 0x24
 8006818:	2320      	movs	r3, #32
 800681a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800681e:	2330      	movs	r3, #48	; 0x30
 8006820:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006824:	f04f 0b01 	mov.w	fp, #1
 8006828:	46b8      	mov	r8, r7
 800682a:	4645      	mov	r5, r8
 800682c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006830:	2b00      	cmp	r3, #0
 8006832:	d155      	bne.n	80068e0 <_vfiprintf_r+0xf8>
 8006834:	ebb8 0a07 	subs.w	sl, r8, r7
 8006838:	d00b      	beq.n	8006852 <_vfiprintf_r+0x6a>
 800683a:	4653      	mov	r3, sl
 800683c:	463a      	mov	r2, r7
 800683e:	4621      	mov	r1, r4
 8006840:	4630      	mov	r0, r6
 8006842:	f7ff ffbf 	bl	80067c4 <__sfputs_r>
 8006846:	3001      	adds	r0, #1
 8006848:	f000 80c4 	beq.w	80069d4 <_vfiprintf_r+0x1ec>
 800684c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800684e:	4453      	add	r3, sl
 8006850:	9309      	str	r3, [sp, #36]	; 0x24
 8006852:	f898 3000 	ldrb.w	r3, [r8]
 8006856:	2b00      	cmp	r3, #0
 8006858:	f000 80bc 	beq.w	80069d4 <_vfiprintf_r+0x1ec>
 800685c:	2300      	movs	r3, #0
 800685e:	f04f 32ff 	mov.w	r2, #4294967295
 8006862:	9304      	str	r3, [sp, #16]
 8006864:	9307      	str	r3, [sp, #28]
 8006866:	9205      	str	r2, [sp, #20]
 8006868:	9306      	str	r3, [sp, #24]
 800686a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800686e:	931a      	str	r3, [sp, #104]	; 0x68
 8006870:	2205      	movs	r2, #5
 8006872:	7829      	ldrb	r1, [r5, #0]
 8006874:	4860      	ldr	r0, [pc, #384]	; (80069f8 <_vfiprintf_r+0x210>)
 8006876:	f7f9 fccb 	bl	8000210 <memchr>
 800687a:	f105 0801 	add.w	r8, r5, #1
 800687e:	9b04      	ldr	r3, [sp, #16]
 8006880:	2800      	cmp	r0, #0
 8006882:	d131      	bne.n	80068e8 <_vfiprintf_r+0x100>
 8006884:	06d9      	lsls	r1, r3, #27
 8006886:	bf44      	itt	mi
 8006888:	2220      	movmi	r2, #32
 800688a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800688e:	071a      	lsls	r2, r3, #28
 8006890:	bf44      	itt	mi
 8006892:	222b      	movmi	r2, #43	; 0x2b
 8006894:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006898:	782a      	ldrb	r2, [r5, #0]
 800689a:	2a2a      	cmp	r2, #42	; 0x2a
 800689c:	d02c      	beq.n	80068f8 <_vfiprintf_r+0x110>
 800689e:	9a07      	ldr	r2, [sp, #28]
 80068a0:	2100      	movs	r1, #0
 80068a2:	200a      	movs	r0, #10
 80068a4:	46a8      	mov	r8, r5
 80068a6:	3501      	adds	r5, #1
 80068a8:	f898 3000 	ldrb.w	r3, [r8]
 80068ac:	3b30      	subs	r3, #48	; 0x30
 80068ae:	2b09      	cmp	r3, #9
 80068b0:	d96d      	bls.n	800698e <_vfiprintf_r+0x1a6>
 80068b2:	b371      	cbz	r1, 8006912 <_vfiprintf_r+0x12a>
 80068b4:	e026      	b.n	8006904 <_vfiprintf_r+0x11c>
 80068b6:	4b51      	ldr	r3, [pc, #324]	; (80069fc <_vfiprintf_r+0x214>)
 80068b8:	429c      	cmp	r4, r3
 80068ba:	d101      	bne.n	80068c0 <_vfiprintf_r+0xd8>
 80068bc:	68b4      	ldr	r4, [r6, #8]
 80068be:	e7a3      	b.n	8006808 <_vfiprintf_r+0x20>
 80068c0:	4b4f      	ldr	r3, [pc, #316]	; (8006a00 <_vfiprintf_r+0x218>)
 80068c2:	429c      	cmp	r4, r3
 80068c4:	bf08      	it	eq
 80068c6:	68f4      	ldreq	r4, [r6, #12]
 80068c8:	e79e      	b.n	8006808 <_vfiprintf_r+0x20>
 80068ca:	4621      	mov	r1, r4
 80068cc:	4630      	mov	r0, r6
 80068ce:	f7ff faf9 	bl	8005ec4 <__swsetup_r>
 80068d2:	2800      	cmp	r0, #0
 80068d4:	d09e      	beq.n	8006814 <_vfiprintf_r+0x2c>
 80068d6:	f04f 30ff 	mov.w	r0, #4294967295
 80068da:	b01d      	add	sp, #116	; 0x74
 80068dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068e0:	2b25      	cmp	r3, #37	; 0x25
 80068e2:	d0a7      	beq.n	8006834 <_vfiprintf_r+0x4c>
 80068e4:	46a8      	mov	r8, r5
 80068e6:	e7a0      	b.n	800682a <_vfiprintf_r+0x42>
 80068e8:	4a43      	ldr	r2, [pc, #268]	; (80069f8 <_vfiprintf_r+0x210>)
 80068ea:	1a80      	subs	r0, r0, r2
 80068ec:	fa0b f000 	lsl.w	r0, fp, r0
 80068f0:	4318      	orrs	r0, r3
 80068f2:	9004      	str	r0, [sp, #16]
 80068f4:	4645      	mov	r5, r8
 80068f6:	e7bb      	b.n	8006870 <_vfiprintf_r+0x88>
 80068f8:	9a03      	ldr	r2, [sp, #12]
 80068fa:	1d11      	adds	r1, r2, #4
 80068fc:	6812      	ldr	r2, [r2, #0]
 80068fe:	9103      	str	r1, [sp, #12]
 8006900:	2a00      	cmp	r2, #0
 8006902:	db01      	blt.n	8006908 <_vfiprintf_r+0x120>
 8006904:	9207      	str	r2, [sp, #28]
 8006906:	e004      	b.n	8006912 <_vfiprintf_r+0x12a>
 8006908:	4252      	negs	r2, r2
 800690a:	f043 0302 	orr.w	r3, r3, #2
 800690e:	9207      	str	r2, [sp, #28]
 8006910:	9304      	str	r3, [sp, #16]
 8006912:	f898 3000 	ldrb.w	r3, [r8]
 8006916:	2b2e      	cmp	r3, #46	; 0x2e
 8006918:	d110      	bne.n	800693c <_vfiprintf_r+0x154>
 800691a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800691e:	2b2a      	cmp	r3, #42	; 0x2a
 8006920:	f108 0101 	add.w	r1, r8, #1
 8006924:	d137      	bne.n	8006996 <_vfiprintf_r+0x1ae>
 8006926:	9b03      	ldr	r3, [sp, #12]
 8006928:	1d1a      	adds	r2, r3, #4
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	9203      	str	r2, [sp, #12]
 800692e:	2b00      	cmp	r3, #0
 8006930:	bfb8      	it	lt
 8006932:	f04f 33ff 	movlt.w	r3, #4294967295
 8006936:	f108 0802 	add.w	r8, r8, #2
 800693a:	9305      	str	r3, [sp, #20]
 800693c:	4d31      	ldr	r5, [pc, #196]	; (8006a04 <_vfiprintf_r+0x21c>)
 800693e:	f898 1000 	ldrb.w	r1, [r8]
 8006942:	2203      	movs	r2, #3
 8006944:	4628      	mov	r0, r5
 8006946:	f7f9 fc63 	bl	8000210 <memchr>
 800694a:	b140      	cbz	r0, 800695e <_vfiprintf_r+0x176>
 800694c:	2340      	movs	r3, #64	; 0x40
 800694e:	1b40      	subs	r0, r0, r5
 8006950:	fa03 f000 	lsl.w	r0, r3, r0
 8006954:	9b04      	ldr	r3, [sp, #16]
 8006956:	4303      	orrs	r3, r0
 8006958:	9304      	str	r3, [sp, #16]
 800695a:	f108 0801 	add.w	r8, r8, #1
 800695e:	f898 1000 	ldrb.w	r1, [r8]
 8006962:	4829      	ldr	r0, [pc, #164]	; (8006a08 <_vfiprintf_r+0x220>)
 8006964:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006968:	2206      	movs	r2, #6
 800696a:	f108 0701 	add.w	r7, r8, #1
 800696e:	f7f9 fc4f 	bl	8000210 <memchr>
 8006972:	2800      	cmp	r0, #0
 8006974:	d034      	beq.n	80069e0 <_vfiprintf_r+0x1f8>
 8006976:	4b25      	ldr	r3, [pc, #148]	; (8006a0c <_vfiprintf_r+0x224>)
 8006978:	bb03      	cbnz	r3, 80069bc <_vfiprintf_r+0x1d4>
 800697a:	9b03      	ldr	r3, [sp, #12]
 800697c:	3307      	adds	r3, #7
 800697e:	f023 0307 	bic.w	r3, r3, #7
 8006982:	3308      	adds	r3, #8
 8006984:	9303      	str	r3, [sp, #12]
 8006986:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006988:	444b      	add	r3, r9
 800698a:	9309      	str	r3, [sp, #36]	; 0x24
 800698c:	e74c      	b.n	8006828 <_vfiprintf_r+0x40>
 800698e:	fb00 3202 	mla	r2, r0, r2, r3
 8006992:	2101      	movs	r1, #1
 8006994:	e786      	b.n	80068a4 <_vfiprintf_r+0xbc>
 8006996:	2300      	movs	r3, #0
 8006998:	9305      	str	r3, [sp, #20]
 800699a:	4618      	mov	r0, r3
 800699c:	250a      	movs	r5, #10
 800699e:	4688      	mov	r8, r1
 80069a0:	3101      	adds	r1, #1
 80069a2:	f898 2000 	ldrb.w	r2, [r8]
 80069a6:	3a30      	subs	r2, #48	; 0x30
 80069a8:	2a09      	cmp	r2, #9
 80069aa:	d903      	bls.n	80069b4 <_vfiprintf_r+0x1cc>
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d0c5      	beq.n	800693c <_vfiprintf_r+0x154>
 80069b0:	9005      	str	r0, [sp, #20]
 80069b2:	e7c3      	b.n	800693c <_vfiprintf_r+0x154>
 80069b4:	fb05 2000 	mla	r0, r5, r0, r2
 80069b8:	2301      	movs	r3, #1
 80069ba:	e7f0      	b.n	800699e <_vfiprintf_r+0x1b6>
 80069bc:	ab03      	add	r3, sp, #12
 80069be:	9300      	str	r3, [sp, #0]
 80069c0:	4622      	mov	r2, r4
 80069c2:	4b13      	ldr	r3, [pc, #76]	; (8006a10 <_vfiprintf_r+0x228>)
 80069c4:	a904      	add	r1, sp, #16
 80069c6:	4630      	mov	r0, r6
 80069c8:	f3af 8000 	nop.w
 80069cc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80069d0:	4681      	mov	r9, r0
 80069d2:	d1d8      	bne.n	8006986 <_vfiprintf_r+0x19e>
 80069d4:	89a3      	ldrh	r3, [r4, #12]
 80069d6:	065b      	lsls	r3, r3, #25
 80069d8:	f53f af7d 	bmi.w	80068d6 <_vfiprintf_r+0xee>
 80069dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80069de:	e77c      	b.n	80068da <_vfiprintf_r+0xf2>
 80069e0:	ab03      	add	r3, sp, #12
 80069e2:	9300      	str	r3, [sp, #0]
 80069e4:	4622      	mov	r2, r4
 80069e6:	4b0a      	ldr	r3, [pc, #40]	; (8006a10 <_vfiprintf_r+0x228>)
 80069e8:	a904      	add	r1, sp, #16
 80069ea:	4630      	mov	r0, r6
 80069ec:	f000 f888 	bl	8006b00 <_printf_i>
 80069f0:	e7ec      	b.n	80069cc <_vfiprintf_r+0x1e4>
 80069f2:	bf00      	nop
 80069f4:	08007298 	.word	0x08007298
 80069f8:	080072e2 	.word	0x080072e2
 80069fc:	080072b8 	.word	0x080072b8
 8006a00:	08007278 	.word	0x08007278
 8006a04:	080072e8 	.word	0x080072e8
 8006a08:	080072ec 	.word	0x080072ec
 8006a0c:	00000000 	.word	0x00000000
 8006a10:	080067c5 	.word	0x080067c5

08006a14 <_printf_common>:
 8006a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a18:	4691      	mov	r9, r2
 8006a1a:	461f      	mov	r7, r3
 8006a1c:	688a      	ldr	r2, [r1, #8]
 8006a1e:	690b      	ldr	r3, [r1, #16]
 8006a20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006a24:	4293      	cmp	r3, r2
 8006a26:	bfb8      	it	lt
 8006a28:	4613      	movlt	r3, r2
 8006a2a:	f8c9 3000 	str.w	r3, [r9]
 8006a2e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006a32:	4606      	mov	r6, r0
 8006a34:	460c      	mov	r4, r1
 8006a36:	b112      	cbz	r2, 8006a3e <_printf_common+0x2a>
 8006a38:	3301      	adds	r3, #1
 8006a3a:	f8c9 3000 	str.w	r3, [r9]
 8006a3e:	6823      	ldr	r3, [r4, #0]
 8006a40:	0699      	lsls	r1, r3, #26
 8006a42:	bf42      	ittt	mi
 8006a44:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006a48:	3302      	addmi	r3, #2
 8006a4a:	f8c9 3000 	strmi.w	r3, [r9]
 8006a4e:	6825      	ldr	r5, [r4, #0]
 8006a50:	f015 0506 	ands.w	r5, r5, #6
 8006a54:	d107      	bne.n	8006a66 <_printf_common+0x52>
 8006a56:	f104 0a19 	add.w	sl, r4, #25
 8006a5a:	68e3      	ldr	r3, [r4, #12]
 8006a5c:	f8d9 2000 	ldr.w	r2, [r9]
 8006a60:	1a9b      	subs	r3, r3, r2
 8006a62:	429d      	cmp	r5, r3
 8006a64:	db29      	blt.n	8006aba <_printf_common+0xa6>
 8006a66:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006a6a:	6822      	ldr	r2, [r4, #0]
 8006a6c:	3300      	adds	r3, #0
 8006a6e:	bf18      	it	ne
 8006a70:	2301      	movne	r3, #1
 8006a72:	0692      	lsls	r2, r2, #26
 8006a74:	d42e      	bmi.n	8006ad4 <_printf_common+0xc0>
 8006a76:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a7a:	4639      	mov	r1, r7
 8006a7c:	4630      	mov	r0, r6
 8006a7e:	47c0      	blx	r8
 8006a80:	3001      	adds	r0, #1
 8006a82:	d021      	beq.n	8006ac8 <_printf_common+0xb4>
 8006a84:	6823      	ldr	r3, [r4, #0]
 8006a86:	68e5      	ldr	r5, [r4, #12]
 8006a88:	f8d9 2000 	ldr.w	r2, [r9]
 8006a8c:	f003 0306 	and.w	r3, r3, #6
 8006a90:	2b04      	cmp	r3, #4
 8006a92:	bf08      	it	eq
 8006a94:	1aad      	subeq	r5, r5, r2
 8006a96:	68a3      	ldr	r3, [r4, #8]
 8006a98:	6922      	ldr	r2, [r4, #16]
 8006a9a:	bf0c      	ite	eq
 8006a9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006aa0:	2500      	movne	r5, #0
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	bfc4      	itt	gt
 8006aa6:	1a9b      	subgt	r3, r3, r2
 8006aa8:	18ed      	addgt	r5, r5, r3
 8006aaa:	f04f 0900 	mov.w	r9, #0
 8006aae:	341a      	adds	r4, #26
 8006ab0:	454d      	cmp	r5, r9
 8006ab2:	d11b      	bne.n	8006aec <_printf_common+0xd8>
 8006ab4:	2000      	movs	r0, #0
 8006ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aba:	2301      	movs	r3, #1
 8006abc:	4652      	mov	r2, sl
 8006abe:	4639      	mov	r1, r7
 8006ac0:	4630      	mov	r0, r6
 8006ac2:	47c0      	blx	r8
 8006ac4:	3001      	adds	r0, #1
 8006ac6:	d103      	bne.n	8006ad0 <_printf_common+0xbc>
 8006ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8006acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ad0:	3501      	adds	r5, #1
 8006ad2:	e7c2      	b.n	8006a5a <_printf_common+0x46>
 8006ad4:	18e1      	adds	r1, r4, r3
 8006ad6:	1c5a      	adds	r2, r3, #1
 8006ad8:	2030      	movs	r0, #48	; 0x30
 8006ada:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006ade:	4422      	add	r2, r4
 8006ae0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006ae4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ae8:	3302      	adds	r3, #2
 8006aea:	e7c4      	b.n	8006a76 <_printf_common+0x62>
 8006aec:	2301      	movs	r3, #1
 8006aee:	4622      	mov	r2, r4
 8006af0:	4639      	mov	r1, r7
 8006af2:	4630      	mov	r0, r6
 8006af4:	47c0      	blx	r8
 8006af6:	3001      	adds	r0, #1
 8006af8:	d0e6      	beq.n	8006ac8 <_printf_common+0xb4>
 8006afa:	f109 0901 	add.w	r9, r9, #1
 8006afe:	e7d7      	b.n	8006ab0 <_printf_common+0x9c>

08006b00 <_printf_i>:
 8006b00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006b04:	4617      	mov	r7, r2
 8006b06:	7e0a      	ldrb	r2, [r1, #24]
 8006b08:	b085      	sub	sp, #20
 8006b0a:	2a6e      	cmp	r2, #110	; 0x6e
 8006b0c:	4698      	mov	r8, r3
 8006b0e:	4606      	mov	r6, r0
 8006b10:	460c      	mov	r4, r1
 8006b12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b14:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006b18:	f000 80bc 	beq.w	8006c94 <_printf_i+0x194>
 8006b1c:	d81a      	bhi.n	8006b54 <_printf_i+0x54>
 8006b1e:	2a63      	cmp	r2, #99	; 0x63
 8006b20:	d02e      	beq.n	8006b80 <_printf_i+0x80>
 8006b22:	d80a      	bhi.n	8006b3a <_printf_i+0x3a>
 8006b24:	2a00      	cmp	r2, #0
 8006b26:	f000 80c8 	beq.w	8006cba <_printf_i+0x1ba>
 8006b2a:	2a58      	cmp	r2, #88	; 0x58
 8006b2c:	f000 808a 	beq.w	8006c44 <_printf_i+0x144>
 8006b30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b34:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006b38:	e02a      	b.n	8006b90 <_printf_i+0x90>
 8006b3a:	2a64      	cmp	r2, #100	; 0x64
 8006b3c:	d001      	beq.n	8006b42 <_printf_i+0x42>
 8006b3e:	2a69      	cmp	r2, #105	; 0x69
 8006b40:	d1f6      	bne.n	8006b30 <_printf_i+0x30>
 8006b42:	6821      	ldr	r1, [r4, #0]
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006b4a:	d023      	beq.n	8006b94 <_printf_i+0x94>
 8006b4c:	1d11      	adds	r1, r2, #4
 8006b4e:	6019      	str	r1, [r3, #0]
 8006b50:	6813      	ldr	r3, [r2, #0]
 8006b52:	e027      	b.n	8006ba4 <_printf_i+0xa4>
 8006b54:	2a73      	cmp	r2, #115	; 0x73
 8006b56:	f000 80b4 	beq.w	8006cc2 <_printf_i+0x1c2>
 8006b5a:	d808      	bhi.n	8006b6e <_printf_i+0x6e>
 8006b5c:	2a6f      	cmp	r2, #111	; 0x6f
 8006b5e:	d02a      	beq.n	8006bb6 <_printf_i+0xb6>
 8006b60:	2a70      	cmp	r2, #112	; 0x70
 8006b62:	d1e5      	bne.n	8006b30 <_printf_i+0x30>
 8006b64:	680a      	ldr	r2, [r1, #0]
 8006b66:	f042 0220 	orr.w	r2, r2, #32
 8006b6a:	600a      	str	r2, [r1, #0]
 8006b6c:	e003      	b.n	8006b76 <_printf_i+0x76>
 8006b6e:	2a75      	cmp	r2, #117	; 0x75
 8006b70:	d021      	beq.n	8006bb6 <_printf_i+0xb6>
 8006b72:	2a78      	cmp	r2, #120	; 0x78
 8006b74:	d1dc      	bne.n	8006b30 <_printf_i+0x30>
 8006b76:	2278      	movs	r2, #120	; 0x78
 8006b78:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8006b7c:	496e      	ldr	r1, [pc, #440]	; (8006d38 <_printf_i+0x238>)
 8006b7e:	e064      	b.n	8006c4a <_printf_i+0x14a>
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8006b86:	1d11      	adds	r1, r2, #4
 8006b88:	6019      	str	r1, [r3, #0]
 8006b8a:	6813      	ldr	r3, [r2, #0]
 8006b8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b90:	2301      	movs	r3, #1
 8006b92:	e0a3      	b.n	8006cdc <_printf_i+0x1dc>
 8006b94:	f011 0f40 	tst.w	r1, #64	; 0x40
 8006b98:	f102 0104 	add.w	r1, r2, #4
 8006b9c:	6019      	str	r1, [r3, #0]
 8006b9e:	d0d7      	beq.n	8006b50 <_printf_i+0x50>
 8006ba0:	f9b2 3000 	ldrsh.w	r3, [r2]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	da03      	bge.n	8006bb0 <_printf_i+0xb0>
 8006ba8:	222d      	movs	r2, #45	; 0x2d
 8006baa:	425b      	negs	r3, r3
 8006bac:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006bb0:	4962      	ldr	r1, [pc, #392]	; (8006d3c <_printf_i+0x23c>)
 8006bb2:	220a      	movs	r2, #10
 8006bb4:	e017      	b.n	8006be6 <_printf_i+0xe6>
 8006bb6:	6820      	ldr	r0, [r4, #0]
 8006bb8:	6819      	ldr	r1, [r3, #0]
 8006bba:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006bbe:	d003      	beq.n	8006bc8 <_printf_i+0xc8>
 8006bc0:	1d08      	adds	r0, r1, #4
 8006bc2:	6018      	str	r0, [r3, #0]
 8006bc4:	680b      	ldr	r3, [r1, #0]
 8006bc6:	e006      	b.n	8006bd6 <_printf_i+0xd6>
 8006bc8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006bcc:	f101 0004 	add.w	r0, r1, #4
 8006bd0:	6018      	str	r0, [r3, #0]
 8006bd2:	d0f7      	beq.n	8006bc4 <_printf_i+0xc4>
 8006bd4:	880b      	ldrh	r3, [r1, #0]
 8006bd6:	4959      	ldr	r1, [pc, #356]	; (8006d3c <_printf_i+0x23c>)
 8006bd8:	2a6f      	cmp	r2, #111	; 0x6f
 8006bda:	bf14      	ite	ne
 8006bdc:	220a      	movne	r2, #10
 8006bde:	2208      	moveq	r2, #8
 8006be0:	2000      	movs	r0, #0
 8006be2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8006be6:	6865      	ldr	r5, [r4, #4]
 8006be8:	60a5      	str	r5, [r4, #8]
 8006bea:	2d00      	cmp	r5, #0
 8006bec:	f2c0 809c 	blt.w	8006d28 <_printf_i+0x228>
 8006bf0:	6820      	ldr	r0, [r4, #0]
 8006bf2:	f020 0004 	bic.w	r0, r0, #4
 8006bf6:	6020      	str	r0, [r4, #0]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d13f      	bne.n	8006c7c <_printf_i+0x17c>
 8006bfc:	2d00      	cmp	r5, #0
 8006bfe:	f040 8095 	bne.w	8006d2c <_printf_i+0x22c>
 8006c02:	4675      	mov	r5, lr
 8006c04:	2a08      	cmp	r2, #8
 8006c06:	d10b      	bne.n	8006c20 <_printf_i+0x120>
 8006c08:	6823      	ldr	r3, [r4, #0]
 8006c0a:	07da      	lsls	r2, r3, #31
 8006c0c:	d508      	bpl.n	8006c20 <_printf_i+0x120>
 8006c0e:	6923      	ldr	r3, [r4, #16]
 8006c10:	6862      	ldr	r2, [r4, #4]
 8006c12:	429a      	cmp	r2, r3
 8006c14:	bfde      	ittt	le
 8006c16:	2330      	movle	r3, #48	; 0x30
 8006c18:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006c1c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006c20:	ebae 0305 	sub.w	r3, lr, r5
 8006c24:	6123      	str	r3, [r4, #16]
 8006c26:	f8cd 8000 	str.w	r8, [sp]
 8006c2a:	463b      	mov	r3, r7
 8006c2c:	aa03      	add	r2, sp, #12
 8006c2e:	4621      	mov	r1, r4
 8006c30:	4630      	mov	r0, r6
 8006c32:	f7ff feef 	bl	8006a14 <_printf_common>
 8006c36:	3001      	adds	r0, #1
 8006c38:	d155      	bne.n	8006ce6 <_printf_i+0x1e6>
 8006c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c3e:	b005      	add	sp, #20
 8006c40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c44:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006c48:	493c      	ldr	r1, [pc, #240]	; (8006d3c <_printf_i+0x23c>)
 8006c4a:	6822      	ldr	r2, [r4, #0]
 8006c4c:	6818      	ldr	r0, [r3, #0]
 8006c4e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006c52:	f100 0504 	add.w	r5, r0, #4
 8006c56:	601d      	str	r5, [r3, #0]
 8006c58:	d001      	beq.n	8006c5e <_printf_i+0x15e>
 8006c5a:	6803      	ldr	r3, [r0, #0]
 8006c5c:	e002      	b.n	8006c64 <_printf_i+0x164>
 8006c5e:	0655      	lsls	r5, r2, #25
 8006c60:	d5fb      	bpl.n	8006c5a <_printf_i+0x15a>
 8006c62:	8803      	ldrh	r3, [r0, #0]
 8006c64:	07d0      	lsls	r0, r2, #31
 8006c66:	bf44      	itt	mi
 8006c68:	f042 0220 	orrmi.w	r2, r2, #32
 8006c6c:	6022      	strmi	r2, [r4, #0]
 8006c6e:	b91b      	cbnz	r3, 8006c78 <_printf_i+0x178>
 8006c70:	6822      	ldr	r2, [r4, #0]
 8006c72:	f022 0220 	bic.w	r2, r2, #32
 8006c76:	6022      	str	r2, [r4, #0]
 8006c78:	2210      	movs	r2, #16
 8006c7a:	e7b1      	b.n	8006be0 <_printf_i+0xe0>
 8006c7c:	4675      	mov	r5, lr
 8006c7e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006c82:	fb02 3310 	mls	r3, r2, r0, r3
 8006c86:	5ccb      	ldrb	r3, [r1, r3]
 8006c88:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	2800      	cmp	r0, #0
 8006c90:	d1f5      	bne.n	8006c7e <_printf_i+0x17e>
 8006c92:	e7b7      	b.n	8006c04 <_printf_i+0x104>
 8006c94:	6808      	ldr	r0, [r1, #0]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	6949      	ldr	r1, [r1, #20]
 8006c9a:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006c9e:	d004      	beq.n	8006caa <_printf_i+0x1aa>
 8006ca0:	1d10      	adds	r0, r2, #4
 8006ca2:	6018      	str	r0, [r3, #0]
 8006ca4:	6813      	ldr	r3, [r2, #0]
 8006ca6:	6019      	str	r1, [r3, #0]
 8006ca8:	e007      	b.n	8006cba <_printf_i+0x1ba>
 8006caa:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006cae:	f102 0004 	add.w	r0, r2, #4
 8006cb2:	6018      	str	r0, [r3, #0]
 8006cb4:	6813      	ldr	r3, [r2, #0]
 8006cb6:	d0f6      	beq.n	8006ca6 <_printf_i+0x1a6>
 8006cb8:	8019      	strh	r1, [r3, #0]
 8006cba:	2300      	movs	r3, #0
 8006cbc:	6123      	str	r3, [r4, #16]
 8006cbe:	4675      	mov	r5, lr
 8006cc0:	e7b1      	b.n	8006c26 <_printf_i+0x126>
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	1d11      	adds	r1, r2, #4
 8006cc6:	6019      	str	r1, [r3, #0]
 8006cc8:	6815      	ldr	r5, [r2, #0]
 8006cca:	6862      	ldr	r2, [r4, #4]
 8006ccc:	2100      	movs	r1, #0
 8006cce:	4628      	mov	r0, r5
 8006cd0:	f7f9 fa9e 	bl	8000210 <memchr>
 8006cd4:	b108      	cbz	r0, 8006cda <_printf_i+0x1da>
 8006cd6:	1b40      	subs	r0, r0, r5
 8006cd8:	6060      	str	r0, [r4, #4]
 8006cda:	6863      	ldr	r3, [r4, #4]
 8006cdc:	6123      	str	r3, [r4, #16]
 8006cde:	2300      	movs	r3, #0
 8006ce0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ce4:	e79f      	b.n	8006c26 <_printf_i+0x126>
 8006ce6:	6923      	ldr	r3, [r4, #16]
 8006ce8:	462a      	mov	r2, r5
 8006cea:	4639      	mov	r1, r7
 8006cec:	4630      	mov	r0, r6
 8006cee:	47c0      	blx	r8
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	d0a2      	beq.n	8006c3a <_printf_i+0x13a>
 8006cf4:	6823      	ldr	r3, [r4, #0]
 8006cf6:	079b      	lsls	r3, r3, #30
 8006cf8:	d507      	bpl.n	8006d0a <_printf_i+0x20a>
 8006cfa:	2500      	movs	r5, #0
 8006cfc:	f104 0919 	add.w	r9, r4, #25
 8006d00:	68e3      	ldr	r3, [r4, #12]
 8006d02:	9a03      	ldr	r2, [sp, #12]
 8006d04:	1a9b      	subs	r3, r3, r2
 8006d06:	429d      	cmp	r5, r3
 8006d08:	db05      	blt.n	8006d16 <_printf_i+0x216>
 8006d0a:	68e0      	ldr	r0, [r4, #12]
 8006d0c:	9b03      	ldr	r3, [sp, #12]
 8006d0e:	4298      	cmp	r0, r3
 8006d10:	bfb8      	it	lt
 8006d12:	4618      	movlt	r0, r3
 8006d14:	e793      	b.n	8006c3e <_printf_i+0x13e>
 8006d16:	2301      	movs	r3, #1
 8006d18:	464a      	mov	r2, r9
 8006d1a:	4639      	mov	r1, r7
 8006d1c:	4630      	mov	r0, r6
 8006d1e:	47c0      	blx	r8
 8006d20:	3001      	adds	r0, #1
 8006d22:	d08a      	beq.n	8006c3a <_printf_i+0x13a>
 8006d24:	3501      	adds	r5, #1
 8006d26:	e7eb      	b.n	8006d00 <_printf_i+0x200>
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d1a7      	bne.n	8006c7c <_printf_i+0x17c>
 8006d2c:	780b      	ldrb	r3, [r1, #0]
 8006d2e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d32:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d36:	e765      	b.n	8006c04 <_printf_i+0x104>
 8006d38:	08007304 	.word	0x08007304
 8006d3c:	080072f3 	.word	0x080072f3

08006d40 <_sbrk_r>:
 8006d40:	b538      	push	{r3, r4, r5, lr}
 8006d42:	4c06      	ldr	r4, [pc, #24]	; (8006d5c <_sbrk_r+0x1c>)
 8006d44:	2300      	movs	r3, #0
 8006d46:	4605      	mov	r5, r0
 8006d48:	4608      	mov	r0, r1
 8006d4a:	6023      	str	r3, [r4, #0]
 8006d4c:	f7fa fe48 	bl	80019e0 <_sbrk>
 8006d50:	1c43      	adds	r3, r0, #1
 8006d52:	d102      	bne.n	8006d5a <_sbrk_r+0x1a>
 8006d54:	6823      	ldr	r3, [r4, #0]
 8006d56:	b103      	cbz	r3, 8006d5a <_sbrk_r+0x1a>
 8006d58:	602b      	str	r3, [r5, #0]
 8006d5a:	bd38      	pop	{r3, r4, r5, pc}
 8006d5c:	20000770 	.word	0x20000770

08006d60 <__sread>:
 8006d60:	b510      	push	{r4, lr}
 8006d62:	460c      	mov	r4, r1
 8006d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d68:	f000 f8ee 	bl	8006f48 <_read_r>
 8006d6c:	2800      	cmp	r0, #0
 8006d6e:	bfab      	itete	ge
 8006d70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006d72:	89a3      	ldrhlt	r3, [r4, #12]
 8006d74:	181b      	addge	r3, r3, r0
 8006d76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006d7a:	bfac      	ite	ge
 8006d7c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006d7e:	81a3      	strhlt	r3, [r4, #12]
 8006d80:	bd10      	pop	{r4, pc}

08006d82 <__swrite>:
 8006d82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d86:	461f      	mov	r7, r3
 8006d88:	898b      	ldrh	r3, [r1, #12]
 8006d8a:	05db      	lsls	r3, r3, #23
 8006d8c:	4605      	mov	r5, r0
 8006d8e:	460c      	mov	r4, r1
 8006d90:	4616      	mov	r6, r2
 8006d92:	d505      	bpl.n	8006da0 <__swrite+0x1e>
 8006d94:	2302      	movs	r3, #2
 8006d96:	2200      	movs	r2, #0
 8006d98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d9c:	f000 f874 	bl	8006e88 <_lseek_r>
 8006da0:	89a3      	ldrh	r3, [r4, #12]
 8006da2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006da6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006daa:	81a3      	strh	r3, [r4, #12]
 8006dac:	4632      	mov	r2, r6
 8006dae:	463b      	mov	r3, r7
 8006db0:	4628      	mov	r0, r5
 8006db2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006db6:	f000 b823 	b.w	8006e00 <_write_r>

08006dba <__sseek>:
 8006dba:	b510      	push	{r4, lr}
 8006dbc:	460c      	mov	r4, r1
 8006dbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dc2:	f000 f861 	bl	8006e88 <_lseek_r>
 8006dc6:	1c43      	adds	r3, r0, #1
 8006dc8:	89a3      	ldrh	r3, [r4, #12]
 8006dca:	bf15      	itete	ne
 8006dcc:	6560      	strne	r0, [r4, #84]	; 0x54
 8006dce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006dd2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006dd6:	81a3      	strheq	r3, [r4, #12]
 8006dd8:	bf18      	it	ne
 8006dda:	81a3      	strhne	r3, [r4, #12]
 8006ddc:	bd10      	pop	{r4, pc}

08006dde <__sclose>:
 8006dde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006de2:	f000 b81f 	b.w	8006e24 <_close_r>

08006de6 <__ascii_wctomb>:
 8006de6:	b149      	cbz	r1, 8006dfc <__ascii_wctomb+0x16>
 8006de8:	2aff      	cmp	r2, #255	; 0xff
 8006dea:	bf85      	ittet	hi
 8006dec:	238a      	movhi	r3, #138	; 0x8a
 8006dee:	6003      	strhi	r3, [r0, #0]
 8006df0:	700a      	strbls	r2, [r1, #0]
 8006df2:	f04f 30ff 	movhi.w	r0, #4294967295
 8006df6:	bf98      	it	ls
 8006df8:	2001      	movls	r0, #1
 8006dfa:	4770      	bx	lr
 8006dfc:	4608      	mov	r0, r1
 8006dfe:	4770      	bx	lr

08006e00 <_write_r>:
 8006e00:	b538      	push	{r3, r4, r5, lr}
 8006e02:	4c07      	ldr	r4, [pc, #28]	; (8006e20 <_write_r+0x20>)
 8006e04:	4605      	mov	r5, r0
 8006e06:	4608      	mov	r0, r1
 8006e08:	4611      	mov	r1, r2
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	6022      	str	r2, [r4, #0]
 8006e0e:	461a      	mov	r2, r3
 8006e10:	f7fa fc3e 	bl	8001690 <_write>
 8006e14:	1c43      	adds	r3, r0, #1
 8006e16:	d102      	bne.n	8006e1e <_write_r+0x1e>
 8006e18:	6823      	ldr	r3, [r4, #0]
 8006e1a:	b103      	cbz	r3, 8006e1e <_write_r+0x1e>
 8006e1c:	602b      	str	r3, [r5, #0]
 8006e1e:	bd38      	pop	{r3, r4, r5, pc}
 8006e20:	20000770 	.word	0x20000770

08006e24 <_close_r>:
 8006e24:	b538      	push	{r3, r4, r5, lr}
 8006e26:	4c06      	ldr	r4, [pc, #24]	; (8006e40 <_close_r+0x1c>)
 8006e28:	2300      	movs	r3, #0
 8006e2a:	4605      	mov	r5, r0
 8006e2c:	4608      	mov	r0, r1
 8006e2e:	6023      	str	r3, [r4, #0]
 8006e30:	f7fa fdf0 	bl	8001a14 <_close>
 8006e34:	1c43      	adds	r3, r0, #1
 8006e36:	d102      	bne.n	8006e3e <_close_r+0x1a>
 8006e38:	6823      	ldr	r3, [r4, #0]
 8006e3a:	b103      	cbz	r3, 8006e3e <_close_r+0x1a>
 8006e3c:	602b      	str	r3, [r5, #0]
 8006e3e:	bd38      	pop	{r3, r4, r5, pc}
 8006e40:	20000770 	.word	0x20000770

08006e44 <_fstat_r>:
 8006e44:	b538      	push	{r3, r4, r5, lr}
 8006e46:	4c07      	ldr	r4, [pc, #28]	; (8006e64 <_fstat_r+0x20>)
 8006e48:	2300      	movs	r3, #0
 8006e4a:	4605      	mov	r5, r0
 8006e4c:	4608      	mov	r0, r1
 8006e4e:	4611      	mov	r1, r2
 8006e50:	6023      	str	r3, [r4, #0]
 8006e52:	f7fa fde2 	bl	8001a1a <_fstat>
 8006e56:	1c43      	adds	r3, r0, #1
 8006e58:	d102      	bne.n	8006e60 <_fstat_r+0x1c>
 8006e5a:	6823      	ldr	r3, [r4, #0]
 8006e5c:	b103      	cbz	r3, 8006e60 <_fstat_r+0x1c>
 8006e5e:	602b      	str	r3, [r5, #0]
 8006e60:	bd38      	pop	{r3, r4, r5, pc}
 8006e62:	bf00      	nop
 8006e64:	20000770 	.word	0x20000770

08006e68 <_isatty_r>:
 8006e68:	b538      	push	{r3, r4, r5, lr}
 8006e6a:	4c06      	ldr	r4, [pc, #24]	; (8006e84 <_isatty_r+0x1c>)
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	4605      	mov	r5, r0
 8006e70:	4608      	mov	r0, r1
 8006e72:	6023      	str	r3, [r4, #0]
 8006e74:	f7fa fdd6 	bl	8001a24 <_isatty>
 8006e78:	1c43      	adds	r3, r0, #1
 8006e7a:	d102      	bne.n	8006e82 <_isatty_r+0x1a>
 8006e7c:	6823      	ldr	r3, [r4, #0]
 8006e7e:	b103      	cbz	r3, 8006e82 <_isatty_r+0x1a>
 8006e80:	602b      	str	r3, [r5, #0]
 8006e82:	bd38      	pop	{r3, r4, r5, pc}
 8006e84:	20000770 	.word	0x20000770

08006e88 <_lseek_r>:
 8006e88:	b538      	push	{r3, r4, r5, lr}
 8006e8a:	4c07      	ldr	r4, [pc, #28]	; (8006ea8 <_lseek_r+0x20>)
 8006e8c:	4605      	mov	r5, r0
 8006e8e:	4608      	mov	r0, r1
 8006e90:	4611      	mov	r1, r2
 8006e92:	2200      	movs	r2, #0
 8006e94:	6022      	str	r2, [r4, #0]
 8006e96:	461a      	mov	r2, r3
 8006e98:	f7fa fdc6 	bl	8001a28 <_lseek>
 8006e9c:	1c43      	adds	r3, r0, #1
 8006e9e:	d102      	bne.n	8006ea6 <_lseek_r+0x1e>
 8006ea0:	6823      	ldr	r3, [r4, #0]
 8006ea2:	b103      	cbz	r3, 8006ea6 <_lseek_r+0x1e>
 8006ea4:	602b      	str	r3, [r5, #0]
 8006ea6:	bd38      	pop	{r3, r4, r5, pc}
 8006ea8:	20000770 	.word	0x20000770

08006eac <memcpy>:
 8006eac:	b510      	push	{r4, lr}
 8006eae:	1e43      	subs	r3, r0, #1
 8006eb0:	440a      	add	r2, r1
 8006eb2:	4291      	cmp	r1, r2
 8006eb4:	d100      	bne.n	8006eb8 <memcpy+0xc>
 8006eb6:	bd10      	pop	{r4, pc}
 8006eb8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ebc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ec0:	e7f7      	b.n	8006eb2 <memcpy+0x6>

08006ec2 <memmove>:
 8006ec2:	4288      	cmp	r0, r1
 8006ec4:	b510      	push	{r4, lr}
 8006ec6:	eb01 0302 	add.w	r3, r1, r2
 8006eca:	d803      	bhi.n	8006ed4 <memmove+0x12>
 8006ecc:	1e42      	subs	r2, r0, #1
 8006ece:	4299      	cmp	r1, r3
 8006ed0:	d10c      	bne.n	8006eec <memmove+0x2a>
 8006ed2:	bd10      	pop	{r4, pc}
 8006ed4:	4298      	cmp	r0, r3
 8006ed6:	d2f9      	bcs.n	8006ecc <memmove+0xa>
 8006ed8:	1881      	adds	r1, r0, r2
 8006eda:	1ad2      	subs	r2, r2, r3
 8006edc:	42d3      	cmn	r3, r2
 8006ede:	d100      	bne.n	8006ee2 <memmove+0x20>
 8006ee0:	bd10      	pop	{r4, pc}
 8006ee2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ee6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006eea:	e7f7      	b.n	8006edc <memmove+0x1a>
 8006eec:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ef0:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006ef4:	e7eb      	b.n	8006ece <memmove+0xc>

08006ef6 <__malloc_lock>:
 8006ef6:	4770      	bx	lr

08006ef8 <__malloc_unlock>:
 8006ef8:	4770      	bx	lr

08006efa <_realloc_r>:
 8006efa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006efc:	4607      	mov	r7, r0
 8006efe:	4614      	mov	r4, r2
 8006f00:	460e      	mov	r6, r1
 8006f02:	b921      	cbnz	r1, 8006f0e <_realloc_r+0x14>
 8006f04:	4611      	mov	r1, r2
 8006f06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006f0a:	f7ff ba95 	b.w	8006438 <_malloc_r>
 8006f0e:	b922      	cbnz	r2, 8006f1a <_realloc_r+0x20>
 8006f10:	f7ff fa44 	bl	800639c <_free_r>
 8006f14:	4625      	mov	r5, r4
 8006f16:	4628      	mov	r0, r5
 8006f18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f1a:	f000 f827 	bl	8006f6c <_malloc_usable_size_r>
 8006f1e:	4284      	cmp	r4, r0
 8006f20:	d90f      	bls.n	8006f42 <_realloc_r+0x48>
 8006f22:	4621      	mov	r1, r4
 8006f24:	4638      	mov	r0, r7
 8006f26:	f7ff fa87 	bl	8006438 <_malloc_r>
 8006f2a:	4605      	mov	r5, r0
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	d0f2      	beq.n	8006f16 <_realloc_r+0x1c>
 8006f30:	4631      	mov	r1, r6
 8006f32:	4622      	mov	r2, r4
 8006f34:	f7ff ffba 	bl	8006eac <memcpy>
 8006f38:	4631      	mov	r1, r6
 8006f3a:	4638      	mov	r0, r7
 8006f3c:	f7ff fa2e 	bl	800639c <_free_r>
 8006f40:	e7e9      	b.n	8006f16 <_realloc_r+0x1c>
 8006f42:	4635      	mov	r5, r6
 8006f44:	e7e7      	b.n	8006f16 <_realloc_r+0x1c>
	...

08006f48 <_read_r>:
 8006f48:	b538      	push	{r3, r4, r5, lr}
 8006f4a:	4c07      	ldr	r4, [pc, #28]	; (8006f68 <_read_r+0x20>)
 8006f4c:	4605      	mov	r5, r0
 8006f4e:	4608      	mov	r0, r1
 8006f50:	4611      	mov	r1, r2
 8006f52:	2200      	movs	r2, #0
 8006f54:	6022      	str	r2, [r4, #0]
 8006f56:	461a      	mov	r2, r3
 8006f58:	f7fa fd34 	bl	80019c4 <_read>
 8006f5c:	1c43      	adds	r3, r0, #1
 8006f5e:	d102      	bne.n	8006f66 <_read_r+0x1e>
 8006f60:	6823      	ldr	r3, [r4, #0]
 8006f62:	b103      	cbz	r3, 8006f66 <_read_r+0x1e>
 8006f64:	602b      	str	r3, [r5, #0]
 8006f66:	bd38      	pop	{r3, r4, r5, pc}
 8006f68:	20000770 	.word	0x20000770

08006f6c <_malloc_usable_size_r>:
 8006f6c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8006f70:	2800      	cmp	r0, #0
 8006f72:	f1a0 0004 	sub.w	r0, r0, #4
 8006f76:	bfbc      	itt	lt
 8006f78:	580b      	ldrlt	r3, [r1, r0]
 8006f7a:	18c0      	addlt	r0, r0, r3
 8006f7c:	4770      	bx	lr
	...

08006f80 <_init>:
 8006f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f82:	bf00      	nop
 8006f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f86:	bc08      	pop	{r3}
 8006f88:	469e      	mov	lr, r3
 8006f8a:	4770      	bx	lr

08006f8c <_fini>:
 8006f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f8e:	bf00      	nop
 8006f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f92:	bc08      	pop	{r3}
 8006f94:	469e      	mov	lr, r3
 8006f96:	4770      	bx	lr
