m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_tx/simulation/modelsim
vtb
Z1 !s110 1753192146
!i10b 1
!s100 aJ675cBj;jBRZhYLL_`2W2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IN4GXakm`@DFl?=4i]kTLh0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1729761706
8/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_tx/.test/tb.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_tx/.test/tb.v
!i122 1
L0 3 132
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1753192146.000000
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_tx/.test/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_tx/.test|/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_tx/.test/tb.v|
!i113 1
Z6 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_tx/.test
Z7 tCvgOpt 0
vuart_tx
R1
!i10b 1
!s100 aj8CgE`B5@Hi=bX?i`6D_1
R2
I^g7AXK<=bK>TWJi0M=GjZ1
R3
R0
w1753192121
8/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_tx/code/uart_tx.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_tx/code/uart_tx.v
!i122 0
L0 29 145
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_tx/code/uart_tx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_tx/code|/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_tx/code/uart_tx.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t2a_uart/uart_tx/code
R7
