/* Generated by Yosys 0.10+16 (git sha1 d8f6d7b1, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module chal(G_HPBX0000, MIB_R0C60_PIOT0_JPADDIA_PIO, MIB_R0C40_PIOT0_PADDOA_PIO, MIB_R0C40_PIOT0_JPADDIB_PIO);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  input G_HPBX0000;
  input MIB_R0C40_PIOT0_JPADDIB_PIO;
  output MIB_R0C40_PIOT0_PADDOA_PIO;
  reg MIB_R0C40_PIOT0_PADDOA_PIO = 1'h1;
  input MIB_R0C60_PIOT0_JPADDIA_PIO;
  wire \R2C35_PLC2_inst.C2_SLICE ;
  wire \R2C35_PLC2_inst.CE1_SLICE ;
  wire \R2C35_PLC2_inst.D2_SLICE ;
  wire \R2C35_PLC2_inst.DI2_SLICE ;
  wire \R2C35_PLC2_inst.FXAD_SLICE ;
  reg \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  = 1'h0;
  wire \R2C36_PLC2_inst.B5_SLICE ;
  wire \R2C36_PLC2_inst.C5_SLICE ;
  wire \R2C36_PLC2_inst.CE2_SLICE ;
  wire \R2C36_PLC2_inst.DI0_SLICE ;
  wire \R2C36_PLC2_inst.DI1_SLICE ;
  wire \R2C36_PLC2_inst.DI2_SLICE ;
  wire \R2C36_PLC2_inst.DI4_SLICE ;
  wire \R2C36_PLC2_inst.DI5_SLICE ;
  wire \R2C36_PLC2_inst.F0_SLICE ;
  wire \R2C36_PLC2_inst.F1_SLICE ;
  wire \R2C36_PLC2_inst.F2_SLICE ;
  wire \R2C36_PLC2_inst.FXAD_SLICE ;
  reg \R2C36_PLC2_inst.sliceC_inst.ff_0.Q  = 1'h0;
  wire \R2C37_PLC2_inst.C5_SLICE ;
  wire \R2C37_PLC2_inst.D5_SLICE ;
  wire \R2C37_PLC2_inst.DI0_SLICE ;
  wire \R2C37_PLC2_inst.DI1_SLICE ;
  wire \R2C37_PLC2_inst.DI2_SLICE ;
  wire \R2C37_PLC2_inst.DI4_SLICE ;
  wire \R2C37_PLC2_inst.F0_SLICE ;
  wire \R2C37_PLC2_inst.F2_SLICE ;
  reg \R2C37_PLC2_inst.sliceC_inst.ff_0.Q  = 1'h0;
  wire \R2C39_PLC2_inst.CE3_SLICE ;
  reg \R2C39_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  reg \R2C40_PLC2_inst.sliceB_inst.ff_0.Q  = 1'h0;
  reg \R2C41_PLC2_inst.sliceA_inst.ff_0.Q  = 1'h1;
  reg \R2C41_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h1;
  reg \R2C42_PLC2_inst.sliceB_inst.ff_0.Q  = 1'h0;
  wire \R3C33_PLC2_inst.FXAD_SLICE ;
  wire \R3C34_PLC2_inst.C4_SLICE ;
  wire \R3C34_PLC2_inst.DI0_SLICE ;
  wire \R3C34_PLC2_inst.DI1_SLICE ;
  wire \R3C34_PLC2_inst.DI2_SLICE ;
  wire \R3C34_PLC2_inst.DI4_SLICE ;
  wire \R3C34_PLC2_inst.F0_SLICE ;
  wire \R3C34_PLC2_inst.F1_SLICE ;
  wire \R3C34_PLC2_inst.F2_SLICE ;
  reg \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  = 1'h0;
  wire \R3C35_PLC2_inst.C4_SLICE ;
  wire \R3C35_PLC2_inst.DI0_SLICE ;
  wire \R3C35_PLC2_inst.DI1_SLICE ;
  wire \R3C35_PLC2_inst.DI2_SLICE ;
  wire \R3C35_PLC2_inst.DI4_SLICE ;
  wire \R3C35_PLC2_inst.F1_SLICE ;
  wire \R3C35_PLC2_inst.F2_SLICE ;
  wire \R3C35_PLC2_inst.FXAD_SLICE ;
  reg \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  = 1'h0;
  wire \R3C36_PLC2_inst.C4_SLICE ;
  wire \R3C36_PLC2_inst.D4_SLICE ;
  wire \R3C36_PLC2_inst.DI0_SLICE ;
  wire \R3C36_PLC2_inst.DI1_SLICE ;
  wire \R3C36_PLC2_inst.DI2_SLICE ;
  wire \R3C36_PLC2_inst.DI4_SLICE ;
  wire \R3C36_PLC2_inst.DI5_SLICE ;
  wire \R3C36_PLC2_inst.DI6_SLICE ;
  wire \R3C36_PLC2_inst.F0_SLICE ;
  wire \R3C36_PLC2_inst.F1_SLICE ;
  wire \R3C36_PLC2_inst.F2_SLICE ;
  wire \R3C36_PLC2_inst.FXAD_SLICE ;
  reg \R3C36_PLC2_inst.sliceC_inst.ff_1.Q  = 1'h0;
  wire \R3C37_PLC2_inst.B5_SLICE ;
  wire \R3C37_PLC2_inst.C5_SLICE ;
  wire \R3C37_PLC2_inst.C7_SLICE ;
  wire \R3C37_PLC2_inst.D4_SLICE ;
  wire \R3C37_PLC2_inst.D6_SLICE ;
  wire \R3C37_PLC2_inst.DI0_SLICE ;
  wire \R3C37_PLC2_inst.DI1_SLICE ;
  wire \R3C37_PLC2_inst.DI2_SLICE ;
  wire \R3C37_PLC2_inst.DI4_SLICE ;
  wire \R3C37_PLC2_inst.DI6_SLICE ;
  wire \R3C37_PLC2_inst.DI7_SLICE ;
  wire \R3C37_PLC2_inst.F0_SLICE ;
  wire \R3C37_PLC2_inst.F1_SLICE ;
  wire \R3C37_PLC2_inst.F2_SLICE ;
  wire \R3C37_PLC2_inst.F6_SLICE ;
  reg \R3C37_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  wire \R3C38_PLC2_inst.D0_SLICE ;
  wire \R3C38_PLC2_inst.DI0_SLICE ;
  wire \R3C38_PLC2_inst.DI2_SLICE ;
  wire \R3C38_PLC2_inst.DI5_SLICE ;
  wire \R3C38_PLC2_inst.DI6_SLICE ;
  reg \R3C38_PLC2_inst.sliceA_inst.ff_0.Q  = 1'h0;
  reg \R3C38_PLC2_inst.sliceB_inst.ff_0.Q  = 1'h0;
  reg \R3C38_PLC2_inst.sliceC_inst.ff_1.Q  = 1'h0;
  reg \R3C38_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  wire \R3C39_PLC2_inst.CE3_SLICE ;
  wire \R3C39_PLC2_inst.FXAD_SLICE ;
  reg \R3C39_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  wire \R3C40_PLC2_inst.D1_SLICE ;
  wire \R3C40_PLC2_inst.D3_SLICE ;
  wire \R3C40_PLC2_inst.DI0_SLICE ;
  wire \R3C40_PLC2_inst.DI6_SLICE ;
  wire \R3C40_PLC2_inst.FXAD_SLICE ;
  reg \R3C40_PLC2_inst.sliceA_inst.ff_0.Q  = 1'h0;
  reg \R3C40_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  wire \R3C41_PLC2_inst.A6_SLICE ;
  wire \R3C41_PLC2_inst.B6_SLICE ;
  wire \R3C41_PLC2_inst.C6_SLICE ;
  wire \R3C41_PLC2_inst.D6_SLICE ;
  wire \R3C41_PLC2_inst.DI4_SLICE ;
  wire \R3C41_PLC2_inst.DI5_SLICE ;
  wire \R3C41_PLC2_inst.DI6_SLICE ;
  wire \R3C41_PLC2_inst.F6_SLICE ;
  wire \R3C41_PLC2_inst.FXAD_SLICE ;
  wire \R3C41_PLC2_inst.M1_SLICE ;
  wire \R3C41_PLC2_inst.M3_SLICE ;
  reg \R3C41_PLC2_inst.sliceB_inst.ff_1.Q  = 1'h0;
  wire \R3C42_PLC2_inst.A6_SLICE ;
  wire \R3C42_PLC2_inst.DI5_SLICE ;
  wire \R3C42_PLC2_inst.DI6_SLICE ;
  wire \R3C42_PLC2_inst.F6_SLICE ;
  reg \R3C42_PLC2_inst.sliceB_inst.ff_1.Q  = 1'h0;
  wire \R3C43_PLC2_inst.D1_SLICE ;
  wire \R4C33_PLC2_inst.FXAD_SLICE ;
  wire \R4C34_PLC2_inst.C3_SLICE ;
  wire \R4C34_PLC2_inst.DI2_SLICE ;
  reg \R4C34_PLC2_inst.sliceB_inst.ff_1.Q  = 1'h0;
  wire \R4C35_PLC2_inst.DI6_SLICE ;
  wire \R4C35_PLC2_inst.DI7_SLICE ;
  wire \R4C35_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R4C35_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  wire \R4C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R4C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  wire \R4C35_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R4C36_PLC2_inst.DI1_SLICE ;
  wire \R4C36_PLC2_inst.DI5_SLICE ;
  reg \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  = 1'h0;
  wire \R4C37_PLC2_inst.B3_SLICE ;
  wire \R4C37_PLC2_inst.C3_SLICE ;
  wire \R4C37_PLC2_inst.CE3_SLICE ;
  wire \R4C37_PLC2_inst.D5_SLICE ;
  wire \R4C37_PLC2_inst.DI4_SLICE ;
  wire \R4C37_PLC2_inst.DI7_SLICE ;
  reg \R4C37_PLC2_inst.sliceA_inst.ff_1.Q  = 1'h0;
  reg \R4C37_PLC2_inst.sliceC_inst.ff_0.Q  = 1'h0;
  reg \R4C37_PLC2_inst.sliceD_inst.ff_1.Q  = 1'h0;
  wire \R4C38_PLC2_inst.DI5_SLICE ;
  reg \R4C38_PLC2_inst.sliceC_inst.ff_1.Q  = 1'h0;
  reg \R4C39_PLC2_inst.sliceC_inst.ff_0.Q  = 1'h0;
  wire \R4C40_PLC2_inst.D4_SLICE ;
  wire \R4C40_PLC2_inst.DI4_SLICE ;
  wire \R4C40_PLC2_inst.DI5_SLICE ;
  wire \R4C40_PLC2_inst.FXAD_SLICE ;
  reg \R4C40_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  wire \R4C41_PLC2_inst.A6_SLICE ;
  wire \R4C41_PLC2_inst.B6_SLICE ;
  wire \R4C41_PLC2_inst.C0_SLICE ;
  wire \R4C41_PLC2_inst.C6_SLICE ;
  wire \R4C41_PLC2_inst.D0_SLICE ;
  wire \R4C41_PLC2_inst.D6_SLICE ;
  wire \R4C41_PLC2_inst.DI4_SLICE ;
  wire \R4C41_PLC2_inst.F4_SLICE ;
  wire \R4C41_PLC2_inst.F6_SLICE ;
  wire \R4C41_PLC2_inst.M6_SLICE ;
  reg \R4C41_PLC2_inst.sliceC_inst.ff_0.Q  = 1'h0;
  wire \R4C42_PLC2_inst.A4_SLICE ;
  wire \R4C42_PLC2_inst.DI0_SLICE ;
  wire \R4C42_PLC2_inst.DI1_SLICE ;
  wire \R4C42_PLC2_inst.DI4_SLICE ;
  wire \R4C42_PLC2_inst.DI7_SLICE ;
  wire \R4C42_PLC2_inst.F0_SLICE ;
  wire \R4C42_PLC2_inst.F1_SLICE ;
  wire \R4C42_PLC2_inst.F4_SLICE ;
  wire \R4C42_PLC2_inst.FXAD_SLICE ;
  reg \R4C42_PLC2_inst.sliceC_inst.ff_0.Q  = 1'h0;
  wire \R4C43_PLC2_inst.A4_SLICE ;
  wire \R4C43_PLC2_inst.C7_SLICE ;
  wire \R4C43_PLC2_inst.DI0_SLICE ;
  wire \R4C43_PLC2_inst.DI1_SLICE ;
  wire \R4C43_PLC2_inst.DI2_SLICE ;
  wire \R4C43_PLC2_inst.DI4_SLICE ;
  wire \R4C43_PLC2_inst.DI6_SLICE ;
  wire \R4C43_PLC2_inst.F0_SLICE ;
  wire \R4C43_PLC2_inst.F4_SLICE ;
  reg \R4C43_PLC2_inst.sliceC_inst.ff_0.Q  = 1'h0;
  wire \R4C44_PLC2_inst.D0_SLICE ;
  wire \R5C33_PLC2_inst.FXAD_SLICE ;
  wire \R5C34_PLC2_inst.DI0_SLICE ;
  wire \R5C34_PLC2_inst.DI1_SLICE ;
  wire \R5C34_PLC2_inst.DI2_SLICE ;
  wire \R5C34_PLC2_inst.F0_SLICE ;
  wire \R5C34_PLC2_inst.F1_SLICE ;
  wire \R5C34_PLC2_inst.F2_SLICE ;
  wire \R5C34_PLC2_inst.FXAD_SLICE ;
  wire \R5C35_PLC2_inst.DI2_SLICE ;
  wire \R5C35_PLC2_inst.DI4_SLICE ;
  wire \R5C35_PLC2_inst.DI5_SLICE ;
  wire \R5C35_PLC2_inst.DI6_SLICE ;
  wire \R5C35_PLC2_inst.DI7_SLICE ;
  wire \R5C35_PLC2_inst.LSR1_SLICE ;
  reg \R5C35_PLC2_inst.sliceB_inst.ff_0.Q  = 1'h0;
  reg \R5C35_PLC2_inst.sliceB_inst.ff_1.Q  = 1'h0;
  wire \R5C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R5C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  reg \R5C35_PLC2_inst.sliceC_inst.ff_0.Q  = 1'h0;
  reg \R5C35_PLC2_inst.sliceC_inst.ff_1.Q  = 1'h0;
  wire \R5C35_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT ;
  reg \R5C35_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  reg \R5C35_PLC2_inst.sliceD_inst.ff_1.Q  = 1'h0;
  wire \R5C35_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R5C36_PLC2_inst.DI0_SLICE ;
  wire \R5C36_PLC2_inst.DI1_SLICE ;
  wire \R5C36_PLC2_inst.FXAD_SLICE ;
  reg \R5C36_PLC2_inst.sliceA_inst.ff_0.Q  = 1'h0;
  reg \R5C36_PLC2_inst.sliceA_inst.ff_1.Q  = 1'h0;
  wire \R5C37_PLC2_inst.DI0_SLICE ;
  wire \R5C37_PLC2_inst.DI1_SLICE ;
  wire \R5C37_PLC2_inst.DI2_SLICE ;
  wire \R5C37_PLC2_inst.DI7_SLICE ;
  wire \R5C37_PLC2_inst.F0_SLICE ;
  wire \R5C37_PLC2_inst.F1_SLICE ;
  wire \R5C37_PLC2_inst.F2_SLICE ;
  reg \R5C37_PLC2_inst.sliceD_inst.ff_1.Q  = 1'h0;
  wire \R5C38_PLC2_inst.DI1_SLICE ;
  wire \R5C38_PLC2_inst.DI2_SLICE ;
  reg \R5C38_PLC2_inst.sliceA_inst.ff_1.Q  = 1'h0;
  reg \R5C38_PLC2_inst.sliceB_inst.ff_0.Q  = 1'h0;
  wire \R5C39_PLC2_inst.C0_SLICE ;
  wire \R5C39_PLC2_inst.D0_SLICE ;
  wire \R5C39_PLC2_inst.D2_SLICE ;
  wire \R5C39_PLC2_inst.DI0_SLICE ;
  wire \R5C39_PLC2_inst.DI1_SLICE ;
  wire \R5C39_PLC2_inst.DI2_SLICE ;
  wire \R5C39_PLC2_inst.F0_SLICE ;
  wire \R5C39_PLC2_inst.F2_SLICE ;
  reg \R5C39_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  wire \R5C40_PLC2_inst.DI0_SLICE ;
  wire \R5C40_PLC2_inst.DI1_SLICE ;
  wire \R5C40_PLC2_inst.DI4_SLICE ;
  wire \R5C40_PLC2_inst.DI5_SLICE ;
  wire \R5C40_PLC2_inst.F1_SLICE ;
  wire \R5C40_PLC2_inst.FXAD_SLICE ;
  reg \R5C40_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  wire \R5C41_PLC2_inst.B4_SLICE ;
  wire \R5C41_PLC2_inst.C4_SLICE ;
  wire \R5C41_PLC2_inst.C6_SLICE ;
  wire \R5C41_PLC2_inst.DI4_SLICE ;
  wire \R5C41_PLC2_inst.DI5_SLICE ;
  wire \R5C41_PLC2_inst.DI6_SLICE ;
  wire \R5C42_PLC2_inst.A1_SLICE ;
  wire \R5C42_PLC2_inst.A7_SLICE ;
  wire \R5C42_PLC2_inst.B0_SLICE ;
  wire \R5C42_PLC2_inst.C7_SLICE ;
  wire \R5C42_PLC2_inst.D6_SLICE ;
  wire \R5C42_PLC2_inst.D7_SLICE ;
  wire \R5C42_PLC2_inst.DI0_SLICE ;
  wire \R5C42_PLC2_inst.F0_SLICE ;
  wire \R5C42_PLC2_inst.F1_SLICE ;
  wire \R5C42_PLC2_inst.FXAD_SLICE ;
  wire \R5C42_PLC2_inst.M0_SLICE ;
  wire \R5C43_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R5C43_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  wire \R5C43_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R6C34_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R6C34_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R6C34_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  wire \R6C34_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_1 ;
  wire \R6C34_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R6C34_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  wire \R6C34_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.LUT4_1 ;
  wire \R6C34_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R6C34_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  wire \R6C34_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.LUT4_1 ;
  wire \R6C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R6C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  wire \R6C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_1 ;
  wire \R6C36_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R6C36_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  wire \R6C36_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.LUT4_1 ;
  wire \R6C36_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R6C36_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  wire \R6C36_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.LUT4_1 ;
  wire \R6C37_PLC2_inst.B5_SLICE ;
  wire \R6C37_PLC2_inst.C5_SLICE ;
  wire \R6C37_PLC2_inst.CE2_SLICE ;
  wire \R6C37_PLC2_inst.D5_SLICE ;
  wire \R6C37_PLC2_inst.DI5_SLICE ;
  reg \R6C37_PLC2_inst.sliceC_inst.ff_1.Q  = 1'h0;
  wire \R6C38_PLC2_inst.A2_SLICE ;
  wire \R6C38_PLC2_inst.B4_SLICE ;
  wire \R6C38_PLC2_inst.C0_SLICE ;
  wire \R6C38_PLC2_inst.C5_SLICE ;
  wire \R6C38_PLC2_inst.C6_SLICE ;
  wire \R6C38_PLC2_inst.D5_SLICE ;
  wire \R6C38_PLC2_inst.DI0_SLICE ;
  wire \R6C38_PLC2_inst.DI6_SLICE ;
  wire \R6C38_PLC2_inst.F2_SLICE ;
  wire \R6C38_PLC2_inst.FXAD_SLICE ;
  wire \R6C38_PLC2_inst.M2_SLICE ;
  reg \R6C38_PLC2_inst.sliceA_inst.ff_0.Q  = 1'h0;
  reg \R6C38_PLC2_inst.sliceB_inst.ff_0.Q  = 1'h0;
  reg \R6C38_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  wire \R6C39_PLC2_inst.FXAD_SLICE ;
  reg \R6C39_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  wire \R6C40_PLC2_inst.C2_SLICE ;
  wire \R6C40_PLC2_inst.CE0_SLICE ;
  wire \R6C40_PLC2_inst.D0_SLICE ;
  wire \R6C40_PLC2_inst.D6_SLICE ;
  wire \R6C40_PLC2_inst.DI0_SLICE ;
  wire \R6C40_PLC2_inst.DI2_SLICE ;
  wire \R6C40_PLC2_inst.DI4_SLICE ;
  wire \R6C40_PLC2_inst.DI5_SLICE ;
  wire \R6C40_PLC2_inst.DI6_SLICE ;
  wire \R6C40_PLC2_inst.F4_SLICE ;
  reg \R6C40_PLC2_inst.sliceA_inst.ff_0.Q  = 1'h0;
  reg \R6C40_PLC2_inst.sliceB_inst.ff_0.Q  = 1'h0;
  reg \R6C40_PLC2_inst.sliceC_inst.ff_0.Q  = 1'h0;
  reg \R6C40_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  wire \R6C41_PLC2_inst.DI5_SLICE ;
  wire \R6C41_PLC2_inst.DI6_SLICE ;
  wire \R6C41_PLC2_inst.DI7_SLICE ;
  wire \R6C41_PLC2_inst.F6_SLICE ;
  wire \R6C41_PLC2_inst.M0_SLICE ;
  wire \R6C41_PLC2_inst.M1_SLICE ;
  wire \R6C42_PLC2_inst.C1_SLICE ;
  wire \R6C42_PLC2_inst.C5_SLICE ;
  wire \R6C42_PLC2_inst.DI1_SLICE ;
  wire \R6C42_PLC2_inst.DI5_SLICE ;
  wire \R6C42_PLC2_inst.FXAD_SLICE ;
  wire \R6C43_PLC2_inst.A0_SLICE ;
  wire \R6C43_PLC2_inst.A3_SLICE ;
  wire \R6C43_PLC2_inst.DI0_SLICE ;
  wire \R6C43_PLC2_inst.F0_SLICE ;
  wire \R6C43_PLC2_inst.M0_SLICE ;
  reg \R6C43_PLC2_inst.sliceA_inst.ff_0.Q  = 1'h0;
  wire \R7C35_PLC2_inst.FXAD_SLICE ;
  wire \R7C36_PLC2_inst.DI2_SLICE ;
  wire \R7C36_PLC2_inst.DI5_SLICE ;
  wire \R7C36_PLC2_inst.DI6_SLICE ;
  wire \R7C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R7C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  wire \R7C36_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R7C36_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT ;
  wire \R7C37_PLC2_inst.DI0_SLICE ;
  wire \R7C37_PLC2_inst.DI5_SLICE ;
  wire \R7C37_PLC2_inst.DI7_SLICE ;
  wire \R7C37_PLC2_inst.FXAD_SLICE ;
  reg \R7C37_PLC2_inst.sliceC_inst.ff_1.Q  = 1'h0;
  reg \R7C37_PLC2_inst.sliceD_inst.ff_1.Q  = 1'h0;
  wire \R7C38_PLC2_inst.A3_SLICE ;
  wire \R7C38_PLC2_inst.C2_SLICE ;
  wire \R7C38_PLC2_inst.C3_SLICE ;
  wire \R7C38_PLC2_inst.D1_SLICE ;
  wire \R7C38_PLC2_inst.D3_SLICE ;
  wire \R7C38_PLC2_inst.DI0_SLICE ;
  wire \R7C38_PLC2_inst.DI2_SLICE ;
  wire \R7C38_PLC2_inst.DI4_SLICE ;
  wire \R7C38_PLC2_inst.DI5_SLICE ;
  wire \R7C38_PLC2_inst.DI6_SLICE ;
  reg \R7C38_PLC2_inst.sliceA_inst.ff_0.Q  = 1'h0;
  reg \R7C38_PLC2_inst.sliceB_inst.ff_1.Q  = 1'h0;
  reg \R7C38_PLC2_inst.sliceC_inst.ff_0.Q  = 1'h0;
  reg \R7C38_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  wire \R7C39_PLC2_inst.CE0_SLICE ;
  wire \R7C39_PLC2_inst.DI0_SLICE ;
  reg \R7C39_PLC2_inst.sliceA_inst.ff_0.Q  = 1'h0;
  wire \R7C40_PLC2_inst.CE1_SLICE ;
  wire \R7C40_PLC2_inst.D5_SLICE ;
  wire \R7C40_PLC2_inst.DI6_SLICE ;
  wire \R7C40_PLC2_inst.DI7_SLICE ;
  wire \R7C40_PLC2_inst.F6_SLICE ;
  wire \R7C40_PLC2_inst.FXAD_SLICE ;
  reg \R7C40_PLC2_inst.sliceA_inst.ff_1.Q  = 1'h0;
  reg \R7C40_PLC2_inst.sliceB_inst.ff_1.Q  = 1'h0;
  reg \R7C40_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  wire \R7C41_PLC2_inst.DI0_SLICE ;
  wire \R7C41_PLC2_inst.DI2_SLICE ;
  wire \R7C41_PLC2_inst.DI6_SLICE ;
  reg \R7C41_PLC2_inst.sliceA_inst.ff_0.Q  = 1'h0;
  reg \R7C41_PLC2_inst.sliceB_inst.ff_0.Q  = 1'h0;
  reg \R7C41_PLC2_inst.sliceD_inst.ff_0.Q  = 1'h0;
  wire \R7C42_PLC2_inst.DI0_SLICE ;
  wire \R7C42_PLC2_inst.DI4_SLICE ;
  wire \R7C42_PLC2_inst.F1_SLICE ;
  wire \R8C39_PLC2_inst.DI2_SLICE ;
  reg \R8C39_PLC2_inst.sliceB_inst.ff_0.Q  = 1'h0;
  wire \R8C40_PLC2_inst.DI0_SLICE ;
  reg \R8C40_PLC2_inst.sliceA_inst.ff_0.Q  = 1'h0;
  always @(posedge G_HPBX0000)
    if (\R6C38_PLC2_inst.M2_SLICE ) \R6C38_PLC2_inst.sliceB_inst.ff_0.Q  <= 1'h1;
    else \R6C38_PLC2_inst.sliceB_inst.ff_0.Q  <= \R6C38_PLC2_inst.F2_SLICE ;
  always @(posedge G_HPBX0000)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  <= 1'h0;
    else if (\R2C35_PLC2_inst.CE1_SLICE ) \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  <= \R2C35_PLC2_inst.DI2_SLICE ;
  assign \R2C35_PLC2_inst.DI2_SLICE  = \R2C35_PLC2_inst.C2_SLICE  & ~(\R2C35_PLC2_inst.D2_SLICE );
  assign _000_ = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  ? \R5C37_PLC2_inst.sliceD_inst.ff_1.Q  : \R4C34_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign _001_ = \R4C34_PLC2_inst.sliceB_inst.ff_1.Q  | \R5C37_PLC2_inst.sliceD_inst.ff_1.Q ;
  assign _002_ = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  ? _001_ : \R5C37_PLC2_inst.sliceD_inst.ff_1.Q ;
  assign \R2C36_PLC2_inst.F0_SLICE  = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  ? _002_ : _000_;
  assign \R2C36_PLC2_inst.F1_SLICE  = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  ? \R5C37_PLC2_inst.sliceD_inst.ff_1.Q  : _002_;
  assign \R2C36_PLC2_inst.DI0_SLICE  = \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  ? \R2C36_PLC2_inst.F1_SLICE  : \R2C36_PLC2_inst.F0_SLICE ;
  assign \R2C36_PLC2_inst.DI1_SLICE  = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  ? \R2C36_PLC2_inst.DI0_SLICE  : \R2C36_PLC2_inst.DI2_SLICE ;
  assign _004_ = ~(\R4C36_PLC2_inst.sliceC_inst.ff_1.Q  ^ \R5C37_PLC2_inst.sliceD_inst.ff_1.Q );
  assign \R2C36_PLC2_inst.F2_SLICE  = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  ? _003_ : _004_;
  assign _003_ = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  & \R5C37_PLC2_inst.sliceD_inst.ff_1.Q ;
  assign _005_ = \R4C34_PLC2_inst.sliceB_inst.ff_1.Q  & \R5C37_PLC2_inst.sliceD_inst.ff_1.Q ;
  assign _006_ = _005_ | \R4C36_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign \R2C35_PLC2_inst.FXAD_SLICE  = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  ? _006_ : _003_;
  assign \R2C36_PLC2_inst.DI2_SLICE  = \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  ? \R2C35_PLC2_inst.FXAD_SLICE  : \R2C36_PLC2_inst.F2_SLICE ;
  always @(posedge G_HPBX0000)
    if (\R2C36_PLC2_inst.DI5_SLICE ) \R2C36_PLC2_inst.sliceC_inst.ff_0.Q  <= 1'h0;
    else if (\R2C36_PLC2_inst.CE2_SLICE ) \R2C36_PLC2_inst.sliceC_inst.ff_0.Q  <= \R2C36_PLC2_inst.DI4_SLICE ;
  assign _007_ = \R3C36_PLC2_inst.sliceC_inst.ff_1.Q  & \R2C37_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign _008_ = ~(\R3C36_PLC2_inst.sliceC_inst.ff_1.Q  & \R2C37_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R2C36_PLC2_inst.DI4_SLICE  = \R2C36_PLC2_inst.sliceC_inst.ff_0.Q  ? _008_ : _007_;
  assign _009_ = \R2C36_PLC2_inst.C5_SLICE  & \R2C36_PLC2_inst.CE2_SLICE ;
  assign _010_ = \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  ? \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  : \R4C34_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign _011_ = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  | ~(\R4C34_PLC2_inst.sliceB_inst.ff_1.Q );
  assign \R2C37_PLC2_inst.F0_SLICE  = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  ? _011_ : _010_;
  assign \R2C37_PLC2_inst.DI0_SLICE  = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  ? 1'h1 : \R2C37_PLC2_inst.F0_SLICE ;
  assign \R2C37_PLC2_inst.DI1_SLICE  = \R5C37_PLC2_inst.sliceD_inst.ff_1.Q  ? \R2C37_PLC2_inst.DI0_SLICE  : \R2C37_PLC2_inst.DI2_SLICE ;
  assign _012_ = \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  & ~(\R4C34_PLC2_inst.sliceB_inst.ff_1.Q );
  assign _013_ = \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  ^ \R4C34_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign _014_ = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  ? _012_ : _013_;
  assign \R2C37_PLC2_inst.F2_SLICE  = _014_ | ~(\R2C35_PLC2_inst.sliceB_inst.ff_0.Q );
  assign _016_ = \R4C34_PLC2_inst.sliceB_inst.ff_1.Q  & ~(\R3C34_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _018_ = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  ? _017_ : _016_;
  assign _019_ = \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  | \R4C34_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign _015_ = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  ? _017_ : _019_;
  assign \R2C36_PLC2_inst.FXAD_SLICE  = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  ? _015_ : _018_;
  assign \R2C37_PLC2_inst.DI2_SLICE  = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  ? \R2C36_PLC2_inst.FXAD_SLICE  : \R2C37_PLC2_inst.F2_SLICE ;
  always @(posedge G_HPBX0000)
    if (\R2C36_PLC2_inst.DI5_SLICE ) \R2C37_PLC2_inst.sliceC_inst.ff_0.Q  <= 1'h0;
    else if (\R2C36_PLC2_inst.CE2_SLICE ) \R2C37_PLC2_inst.sliceC_inst.ff_0.Q  <= \R2C37_PLC2_inst.DI4_SLICE ;
  assign \R2C37_PLC2_inst.DI4_SLICE  = \R2C37_PLC2_inst.sliceC_inst.ff_0.Q  ^ \R3C36_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign \R2C36_PLC2_inst.CE2_SLICE  = \R2C36_PLC2_inst.B5_SLICE  ? _020_ : \R2C37_PLC2_inst.C5_SLICE ;
  assign \R2C36_PLC2_inst.DI5_SLICE  = \R2C36_PLC2_inst.B5_SLICE  ? _009_ : \R2C36_PLC2_inst.CE2_SLICE ;
  assign \R2C36_PLC2_inst.B5_SLICE  = _021_ & ~(\R3C37_PLC2_inst.sliceD_inst.ff_0.Q );
  always @(posedge G_HPBX0000, negedge MIB_R0C60_PIOT0_JPADDIA_PIO)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R2C39_PLC2_inst.sliceD_inst.ff_0.Q  <= 1'h0;
    else if (\R2C39_PLC2_inst.CE3_SLICE ) \R2C39_PLC2_inst.sliceD_inst.ff_0.Q  <= \R7C41_PLC2_inst.sliceD_inst.ff_0.Q ;
  always @(posedge G_HPBX0000, negedge MIB_R0C60_PIOT0_JPADDIA_PIO)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R2C40_PLC2_inst.sliceB_inst.ff_0.Q  <= 1'h0;
    else if (\R2C39_PLC2_inst.CE3_SLICE ) \R2C40_PLC2_inst.sliceB_inst.ff_0.Q  <= \R7C41_PLC2_inst.sliceA_inst.ff_0.Q ;
  always @(posedge G_HPBX0000)
    \R2C41_PLC2_inst.sliceA_inst.ff_0.Q  <= \R2C41_PLC2_inst.sliceD_inst.ff_0.Q ;
  always @(posedge G_HPBX0000)
    \R2C41_PLC2_inst.sliceD_inst.ff_0.Q  <= MIB_R0C40_PIOT0_JPADDIB_PIO;
  always @(posedge G_HPBX0000)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R2C42_PLC2_inst.sliceB_inst.ff_0.Q  <= 1'h0;
    else if (\R2C39_PLC2_inst.CE3_SLICE ) \R2C42_PLC2_inst.sliceB_inst.ff_0.Q  <= \R7C41_PLC2_inst.sliceB_inst.ff_0.Q ;
  assign _022_ = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  | ~(\R5C37_PLC2_inst.sliceD_inst.ff_1.Q );
  assign _023_ = ~(\R2C35_PLC2_inst.sliceB_inst.ff_0.Q  ^ \R5C37_PLC2_inst.sliceD_inst.ff_1.Q );
  assign _024_ = _023_ | \R3C35_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R3C34_PLC2_inst.F0_SLICE  = \R4C34_PLC2_inst.sliceB_inst.ff_1.Q  ? _024_ : _022_;
  assign _025_ = \R5C37_PLC2_inst.sliceD_inst.ff_1.Q  | ~(\R3C35_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R3C34_PLC2_inst.F1_SLICE  = _025_ | \R4C34_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign \R3C34_PLC2_inst.DI0_SLICE  = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  ? \R3C34_PLC2_inst.F1_SLICE  : \R3C34_PLC2_inst.F0_SLICE ;
  assign \R3C34_PLC2_inst.DI1_SLICE  = \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  ? \R3C34_PLC2_inst.DI0_SLICE  : \R3C34_PLC2_inst.DI2_SLICE ;
  assign \R3C34_PLC2_inst.F2_SLICE  = _026_ | \R4C34_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign _027_ = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  | \R5C37_PLC2_inst.sliceD_inst.ff_1.Q ;
  assign \R3C33_PLC2_inst.FXAD_SLICE  = _027_ | \R4C34_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign \R3C34_PLC2_inst.DI2_SLICE  = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  ? \R3C33_PLC2_inst.FXAD_SLICE  : \R3C34_PLC2_inst.F2_SLICE ;
  always @(posedge G_HPBX0000)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  <= 1'h0;
    else if (\R2C35_PLC2_inst.CE1_SLICE ) \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  <= \R3C34_PLC2_inst.DI4_SLICE ;
  assign \R3C34_PLC2_inst.DI4_SLICE  = \R3C34_PLC2_inst.C4_SLICE  & ~(\R2C35_PLC2_inst.D2_SLICE );
  assign _028_ = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  | \R4C34_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign _029_ = _028_ | \R3C34_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R3C35_PLC2_inst.F1_SLICE  = _029_ | \R2C35_PLC2_inst.sliceB_inst.ff_0.Q ;
  assign \R3C35_PLC2_inst.DI0_SLICE  = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  ? \R3C35_PLC2_inst.F1_SLICE  : \R4C36_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign \R3C35_PLC2_inst.DI1_SLICE  = \R5C37_PLC2_inst.sliceD_inst.ff_1.Q  ? \R3C35_PLC2_inst.DI0_SLICE  : \R3C35_PLC2_inst.DI2_SLICE ;
  assign _030_ = ~(_028_ | \R3C34_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R3C35_PLC2_inst.F2_SLICE  = _030_ & ~(\R2C35_PLC2_inst.sliceB_inst.ff_0.Q );
  assign \R3C35_PLC2_inst.DI2_SLICE  = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  ? 1'h0 : \R3C35_PLC2_inst.F2_SLICE ;
  always @(posedge G_HPBX0000)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  <= 1'h0;
    else if (\R2C35_PLC2_inst.CE1_SLICE ) \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  <= \R3C35_PLC2_inst.DI4_SLICE ;
  assign \R3C35_PLC2_inst.DI4_SLICE  = \R3C35_PLC2_inst.C4_SLICE  & ~(\R2C35_PLC2_inst.D2_SLICE );
  assign _032_ = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  ? _019_ : _031_;
  assign \R3C36_PLC2_inst.F0_SLICE  = _032_ | \R4C36_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign _033_ = \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  | ~(\R4C34_PLC2_inst.sliceB_inst.ff_1.Q );
  assign _034_ = _033_ | \R3C35_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R3C36_PLC2_inst.F1_SLICE  = _034_ | \R4C36_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign \R3C36_PLC2_inst.DI0_SLICE  = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  ? \R3C36_PLC2_inst.F1_SLICE  : \R3C36_PLC2_inst.F0_SLICE ;
  assign \R3C36_PLC2_inst.DI1_SLICE  = \R5C37_PLC2_inst.sliceD_inst.ff_1.Q  ? \R3C36_PLC2_inst.DI0_SLICE  : \R3C36_PLC2_inst.DI2_SLICE ;
  assign _038_ = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  ? _017_ : _037_;
  assign _031_ = ~(\R3C34_PLC2_inst.sliceC_inst.ff_0.Q  | \R4C34_PLC2_inst.sliceB_inst.ff_1.Q );
  assign _035_ = _036_ & ~(_031_);
  assign \R3C36_PLC2_inst.F2_SLICE  = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  ? _035_ : _038_;
  assign _039_ = ~(\R3C35_PLC2_inst.sliceC_inst.ff_0.Q  ^ \R4C34_PLC2_inst.sliceB_inst.ff_1.Q );
  assign _040_ = ~(\R3C34_PLC2_inst.sliceC_inst.ff_0.Q  | \R3C35_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R3C35_PLC2_inst.FXAD_SLICE  = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  ? _040_ : _039_;
  assign \R3C36_PLC2_inst.DI2_SLICE  = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  ? \R3C35_PLC2_inst.FXAD_SLICE  : \R3C36_PLC2_inst.F2_SLICE ;
  always @(posedge G_HPBX0000)
    if (\R3C36_PLC2_inst.DI6_SLICE ) \R3C36_PLC2_inst.sliceC_inst.ff_1.Q  <= 1'h0;
    else if (\R2C36_PLC2_inst.CE2_SLICE ) \R3C36_PLC2_inst.sliceC_inst.ff_1.Q  <= \R3C36_PLC2_inst.DI5_SLICE ;
  assign _041_ = \R3C36_PLC2_inst.C4_SLICE  | ~(\R2C37_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _042_ = \R3C36_PLC2_inst.D4_SLICE  | ~(\R2C37_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R3C36_PLC2_inst.DI4_SLICE  = \R3C36_PLC2_inst.sliceC_inst.ff_1.Q  ? _042_ : _041_;
  assign _043_ = \R2C36_PLC2_inst.CE2_SLICE  & ~(\R2C36_PLC2_inst.B5_SLICE );
  assign \R3C36_PLC2_inst.DI6_SLICE  = \R2C36_PLC2_inst.C5_SLICE  ? \R2C36_PLC2_inst.CE2_SLICE  : _043_;
  assign _044_ = ~(\R2C37_PLC2_inst.sliceC_inst.ff_0.Q  & \R2C36_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R2C36_PLC2_inst.C5_SLICE  = \R3C36_PLC2_inst.sliceC_inst.ff_1.Q  & ~(_044_);
  assign _045_ = ~\R3C34_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign _046_ = ~\R4C34_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign _047_ = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  ? _013_ : _046_;
  assign \R3C37_PLC2_inst.F0_SLICE  = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  ? _045_ : _047_;
  assign _048_ = _019_ | \R2C35_PLC2_inst.sliceB_inst.ff_0.Q ;
  assign \R3C37_PLC2_inst.F1_SLICE  = _048_ | \R4C36_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign \R3C37_PLC2_inst.DI0_SLICE  = \R5C37_PLC2_inst.sliceD_inst.ff_1.Q  ? \R3C37_PLC2_inst.F1_SLICE  : \R3C37_PLC2_inst.F0_SLICE ;
  assign \R3C37_PLC2_inst.DI1_SLICE  = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  ? \R3C37_PLC2_inst.DI0_SLICE  : \R3C37_PLC2_inst.DI2_SLICE ;
  assign _050_ = ~\R2C35_PLC2_inst.sliceB_inst.ff_0.Q ;
  assign _017_ = ~(\R3C34_PLC2_inst.sliceC_inst.ff_0.Q  ^ \R4C34_PLC2_inst.sliceB_inst.ff_1.Q );
  assign _051_ = _017_ | _050_;
  assign _049_ = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  ? _033_ : _019_;
  assign \R3C37_PLC2_inst.F2_SLICE  = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  ? _049_ : _051_;
  assign _052_ = \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  & \R4C34_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign _053_ = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  ? _052_ : _013_;
  assign \R3C36_PLC2_inst.FXAD_SLICE  = _053_ | \R4C36_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign \R3C37_PLC2_inst.DI2_SLICE  = \R5C37_PLC2_inst.sliceD_inst.ff_1.Q  ? \R3C36_PLC2_inst.FXAD_SLICE  : \R3C37_PLC2_inst.F2_SLICE ;
  always @(posedge G_HPBX0000)
    if (!\R4C37_PLC2_inst.sliceA_inst.ff_1.Q ) MIB_R0C40_PIOT0_PADDOA_PIO <= \R3C37_PLC2_inst.DI4_SLICE ;
  assign _054_ = ~(\R3C37_PLC2_inst.D4_SLICE  & \R4C37_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _055_ = _054_ & ~(\R4C37_PLC2_inst.sliceA_inst.ff_1.Q );
  assign _021_ = \R4C37_PLC2_inst.sliceC_inst.ff_0.Q  & ~(\R4C37_PLC2_inst.sliceA_inst.ff_1.Q );
  assign \R3C37_PLC2_inst.DI4_SLICE  = \R3C37_PLC2_inst.sliceD_inst.ff_0.Q  ? _021_ : _055_;
  assign _056_ = \R3C36_PLC2_inst.DI4_SLICE  & ~(\R3C37_PLC2_inst.C5_SLICE );
  assign _057_ = _056_ & ~(\R3C37_PLC2_inst.B5_SLICE );
  assign \R3C37_PLC2_inst.D4_SLICE  = \R2C37_PLC2_inst.sliceC_inst.ff_0.Q  ? \R3C36_PLC2_inst.DI4_SLICE  : _057_;
  always @(posedge G_HPBX0000)
    \R3C37_PLC2_inst.sliceD_inst.ff_0.Q  <= \R3C37_PLC2_inst.DI6_SLICE ;
  assign _058_ = \R2C36_PLC2_inst.B5_SLICE  | \R3C37_PLC2_inst.D6_SLICE ;
  assign \R3C37_PLC2_inst.F6_SLICE  = \R2C36_PLC2_inst.C5_SLICE  ? _058_ : \R3C37_PLC2_inst.D6_SLICE ;
  assign \R3C37_PLC2_inst.DI7_SLICE  = \R3C37_PLC2_inst.C7_SLICE  | \R3C37_PLC2_inst.D6_SLICE ;
  assign \R3C37_PLC2_inst.DI6_SLICE  = \R2C37_PLC2_inst.D5_SLICE  ? \R3C37_PLC2_inst.DI7_SLICE  : \R3C37_PLC2_inst.F6_SLICE ;
  always @(posedge G_HPBX0000)
    if (\R3C37_PLC2_inst.D6_SLICE ) \R3C38_PLC2_inst.sliceA_inst.ff_0.Q  <= \R3C38_PLC2_inst.DI0_SLICE ;
  assign _059_ = \R3C38_PLC2_inst.D0_SLICE  & ~(\R2C36_PLC2_inst.DI1_SLICE );
  assign _060_ = ~(\R2C36_PLC2_inst.DI1_SLICE  & \R3C38_PLC2_inst.D0_SLICE );
  assign _061_ = _060_ | \R3C35_PLC2_inst.DI1_SLICE ;
  assign \R3C38_PLC2_inst.DI0_SLICE  = \R4C40_PLC2_inst.sliceD_inst.ff_0.Q  ? _061_ : _059_;
  assign _062_ = ~\R3C38_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign _063_ = ~\R3C38_PLC2_inst.sliceB_inst.ff_0.Q ;
  assign \R3C36_PLC2_inst.C4_SLICE  = \R2C36_PLC2_inst.sliceC_inst.ff_0.Q  ? _062_ : _063_;
  always @(posedge G_HPBX0000)
    if (\R3C37_PLC2_inst.D6_SLICE ) \R3C38_PLC2_inst.sliceB_inst.ff_0.Q  <= \R3C38_PLC2_inst.DI2_SLICE ;
  assign _064_ = \R3C38_PLC2_inst.D0_SLICE  & ~(\R3C37_PLC2_inst.DI1_SLICE );
  assign _066_ = ~(_065_ & \R3C37_PLC2_inst.DI1_SLICE );
  assign \R3C38_PLC2_inst.DI2_SLICE  = \R2C40_PLC2_inst.sliceB_inst.ff_0.Q  ? _066_ : _064_;
  assign _067_ = \R2C37_PLC2_inst.C5_SLICE  & \R3C38_PLC2_inst.D0_SLICE ;
  assign \R3C37_PLC2_inst.D6_SLICE  = \R3C39_PLC2_inst.sliceD_inst.ff_0.Q  ? \R2C37_PLC2_inst.C5_SLICE  : _067_;
  always @(posedge G_HPBX0000)
    if (\R3C37_PLC2_inst.D6_SLICE ) \R3C38_PLC2_inst.sliceC_inst.ff_1.Q  <= \R3C38_PLC2_inst.DI5_SLICE ;
  assign _068_ = \R3C38_PLC2_inst.D0_SLICE  & ~(\R2C37_PLC2_inst.DI1_SLICE );
  assign _069_ = ~(\R2C37_PLC2_inst.DI1_SLICE  & \R3C38_PLC2_inst.D0_SLICE );
  assign _070_ = _069_ | \R3C35_PLC2_inst.DI1_SLICE ;
  assign \R3C38_PLC2_inst.DI5_SLICE  = \R2C39_PLC2_inst.sliceD_inst.ff_0.Q  ? _070_ : _068_;
  always @(posedge G_HPBX0000)
    if (\R3C37_PLC2_inst.D6_SLICE ) \R3C38_PLC2_inst.sliceD_inst.ff_0.Q  <= \R3C38_PLC2_inst.DI6_SLICE ;
  assign _071_ = \R3C38_PLC2_inst.D0_SLICE  & ~(\R3C36_PLC2_inst.DI1_SLICE );
  assign _072_ = ~(_065_ & \R3C36_PLC2_inst.DI1_SLICE );
  assign \R3C38_PLC2_inst.DI6_SLICE  = \R4C39_PLC2_inst.sliceC_inst.ff_0.Q  ? _072_ : _071_;
  assign _074_ = \R3C36_PLC2_inst.sliceC_inst.ff_1.Q  | ~(\R2C36_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _075_ = \R3C38_PLC2_inst.sliceD_inst.ff_0.Q  & ~(_074_);
  assign \R3C36_PLC2_inst.DI5_SLICE  = ~\R3C36_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign _076_ = ~(\R3C36_PLC2_inst.sliceC_inst.ff_1.Q  | \R2C36_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _073_ = \R3C38_PLC2_inst.sliceD_inst.ff_0.Q  ? \R3C36_PLC2_inst.DI5_SLICE  : _076_;
  assign \R3C37_PLC2_inst.B5_SLICE  = \R3C38_PLC2_inst.sliceC_inst.ff_1.Q  ? _073_ : _075_;
  always @(posedge G_HPBX0000)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R3C39_PLC2_inst.sliceD_inst.ff_0.Q  <= 1'h0;
    else if (\R3C39_PLC2_inst.CE3_SLICE ) \R3C39_PLC2_inst.sliceD_inst.ff_0.Q  <= \R2C39_PLC2_inst.CE3_SLICE ;
  assign \R2C39_PLC2_inst.CE3_SLICE  = \R7C40_PLC2_inst.sliceB_inst.ff_1.Q  & ~(\R3C38_PLC2_inst.D0_SLICE );
  always @(posedge G_HPBX0000)
    if (\R3C37_PLC2_inst.D6_SLICE ) \R3C40_PLC2_inst.sliceA_inst.ff_0.Q  <= \R3C40_PLC2_inst.DI0_SLICE ;
  assign _077_ = \R3C38_PLC2_inst.D0_SLICE  & ~(\R3C34_PLC2_inst.DI1_SLICE );
  assign _078_ = ~(\R3C34_PLC2_inst.DI1_SLICE  & \R3C38_PLC2_inst.D0_SLICE );
  assign _079_ = _078_ | \R3C35_PLC2_inst.DI1_SLICE ;
  assign \R3C40_PLC2_inst.DI0_SLICE  = \R2C42_PLC2_inst.sliceB_inst.ff_0.Q  ? _079_ : _077_;
  assign _080_ = \R4C41_PLC2_inst.sliceC_inst.ff_0.Q  | ~(\R3C40_PLC2_inst.D1_SLICE );
  assign \R3C38_PLC2_inst.D0_SLICE  = \R3C41_PLC2_inst.sliceB_inst.ff_1.Q  & ~(_080_);
  assign \R3C39_PLC2_inst.FXAD_SLICE  = \R3C42_PLC2_inst.sliceB_inst.ff_1.Q  & ~(_081_);
  always @(posedge G_HPBX0000)
    if (\R3C37_PLC2_inst.D6_SLICE ) \R3C40_PLC2_inst.sliceD_inst.ff_0.Q  <= \R3C40_PLC2_inst.DI6_SLICE ;
  assign \R3C40_PLC2_inst.DI6_SLICE  = \R5C39_PLC2_inst.sliceD_inst.ff_0.Q  & ~(_065_);
  assign _082_ = ~\R3C40_PLC2_inst.sliceD_inst.ff_0.Q ;
  assign _083_ = ~\R3C40_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign \R3C36_PLC2_inst.D4_SLICE  = \R2C36_PLC2_inst.sliceC_inst.ff_0.Q  ? _082_ : _083_;
  always @(posedge G_HPBX0000)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R3C41_PLC2_inst.sliceB_inst.ff_1.Q  <= 1'h0;
    else \R3C41_PLC2_inst.sliceB_inst.ff_1.Q  <= \R3C40_PLC2_inst.FXAD_SLICE ;
  assign \R3C40_PLC2_inst.FXAD_SLICE  = \R3C41_PLC2_inst.M3_SLICE  ? 1'h1 : \R3C41_PLC2_inst.DI5_SLICE ;
  assign \R3C41_PLC2_inst.DI4_SLICE  = ~\R3C38_PLC2_inst.D0_SLICE ;
  assign \R3C41_PLC2_inst.DI5_SLICE  = \R3C41_PLC2_inst.M1_SLICE  ? \R3C41_PLC2_inst.DI4_SLICE  : \R3C41_PLC2_inst.DI6_SLICE ;
  assign \R3C41_PLC2_inst.F6_SLICE  = \R3C41_PLC2_inst.A6_SLICE  & ~(_085_);
  assign \R3C41_PLC2_inst.DI6_SLICE  = \R3C38_PLC2_inst.D0_SLICE  ? 1'h0 : \R3C41_PLC2_inst.F6_SLICE ;
  always @(posedge G_HPBX0000, negedge MIB_R0C60_PIOT0_JPADDIA_PIO)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R3C42_PLC2_inst.sliceB_inst.ff_1.Q  <= 1'h0;
    else \R3C42_PLC2_inst.sliceB_inst.ff_1.Q  <= \R3C41_PLC2_inst.FXAD_SLICE ;
  assign \R3C41_PLC2_inst.FXAD_SLICE  = \R3C41_PLC2_inst.M3_SLICE  ? 1'h1 : \R3C42_PLC2_inst.DI5_SLICE ;
  assign \R3C42_PLC2_inst.DI5_SLICE  = \R3C39_PLC2_inst.FXAD_SLICE  ? \R3C41_PLC2_inst.DI4_SLICE  : \R3C42_PLC2_inst.DI6_SLICE ;
  assign \R3C42_PLC2_inst.F6_SLICE  = \R3C42_PLC2_inst.A6_SLICE  & ~(_087_);
  assign \R3C42_PLC2_inst.DI6_SLICE  = \R3C38_PLC2_inst.D0_SLICE  ? 1'h0 : \R3C42_PLC2_inst.F6_SLICE ;
  assign \R3C42_PLC2_inst.A6_SLICE  = \R3C43_PLC2_inst.D1_SLICE  & \R7C40_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign _088_ = \R6C43_PLC2_inst.sliceA_inst.ff_0.Q  | \R4C42_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign _089_ = _088_ | \R4C43_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R3C40_PLC2_inst.D1_SLICE  = \R3C42_PLC2_inst.sliceB_inst.ff_1.Q  & ~(_089_);
  always @(posedge G_HPBX0000, negedge MIB_R0C60_PIOT0_JPADDIA_PIO)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R4C34_PLC2_inst.sliceB_inst.ff_1.Q  <= 1'h0;
    else if (\R2C35_PLC2_inst.CE1_SLICE ) \R4C34_PLC2_inst.sliceB_inst.ff_1.Q  <= \R4C33_PLC2_inst.FXAD_SLICE ;
  assign _026_ = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  | ~(\R3C35_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _090_ = ~(_026_ | \R3C34_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R4C34_PLC2_inst.DI2_SLICE  = _090_ & ~(\R4C34_PLC2_inst.sliceB_inst.ff_1.Q );
  assign \R4C33_PLC2_inst.FXAD_SLICE  = \R4C34_PLC2_inst.C3_SLICE  & ~(\R2C35_PLC2_inst.D2_SLICE );
  assign \R4C34_PLC2_inst.C3_SLICE  = \R4C35_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.COUT  ^ \R4C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  assign _091_ = \R4C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0  ? \R4C35_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h1;
  assign \R3C34_PLC2_inst.C4_SLICE  = _091_ ^ \R3C34_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R4C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  = \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  ? _091_ : 1'h0;
  assign \R4C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0  = ~(\R4C34_PLC2_inst.sliceB_inst.ff_1.Q  & 1'h1);
  assign \R2C35_PLC2_inst.C2_SLICE  = \R4C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  ^ \R2C35_PLC2_inst.sliceB_inst.ff_0.Q ;
  assign _092_ = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  ? \R4C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h0;
  assign \R3C35_PLC2_inst.C4_SLICE  = _092_ ^ \R3C35_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R4C35_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  ? _092_ : 1'h0;
  assign \R4C35_PLC2_inst.DI6_SLICE  = \R4C35_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  ^ \R4C36_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign _093_ = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  ? \R4C35_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h0;
  assign \R4C35_PLC2_inst.DI7_SLICE  = _093_ ^ \R5C37_PLC2_inst.sliceD_inst.ff_1.Q ;
  always @(posedge G_HPBX0000)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  <= 1'h0;
    else if (\R2C35_PLC2_inst.CE1_SLICE ) \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  <= \R4C36_PLC2_inst.DI5_SLICE ;
  assign _094_ = \R4C34_PLC2_inst.DI2_SLICE  & \R5C37_PLC2_inst.sliceD_inst.ff_1.Q ;
  assign \R2C35_PLC2_inst.D2_SLICE  = _094_ & ~(\R4C36_PLC2_inst.sliceC_inst.ff_1.Q );
  assign \R4C36_PLC2_inst.DI5_SLICE  = \R4C35_PLC2_inst.DI6_SLICE  & ~(\R2C35_PLC2_inst.D2_SLICE );
  always @(posedge G_HPBX0000)
    \R4C37_PLC2_inst.sliceA_inst.ff_1.Q  <= \R4C37_PLC2_inst.D5_SLICE ;
  assign _095_ = \R2C37_PLC2_inst.D5_SLICE  | ~(\R3C37_PLC2_inst.C7_SLICE );
  assign \R4C37_PLC2_inst.D5_SLICE  = \R4C37_PLC2_inst.sliceC_inst.ff_0.Q  & ~(_095_);
  assign \R3C37_PLC2_inst.C7_SLICE  = \R3C37_PLC2_inst.sliceD_inst.ff_0.Q  & ~(\R4C37_PLC2_inst.sliceA_inst.ff_1.Q );
  assign _096_ = \R6C34_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT  & ~(\R4C37_PLC2_inst.C3_SLICE );
  assign \R2C37_PLC2_inst.D5_SLICE  = \R4C37_PLC2_inst.B3_SLICE  ? _096_ : \R6C34_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT ;
  always @(posedge G_HPBX0000)
    \R4C37_PLC2_inst.sliceC_inst.ff_0.Q  <= \R4C37_PLC2_inst.DI4_SLICE ;
  assign _097_ = \R2C37_PLC2_inst.D5_SLICE  | ~(\R3C37_PLC2_inst.sliceD_inst.ff_0.Q );
  assign _098_ = \R3C37_PLC2_inst.sliceD_inst.ff_0.Q  & ~(\R2C37_PLC2_inst.D5_SLICE );
  assign _099_ = \R4C37_PLC2_inst.sliceC_inst.ff_0.Q  ? _098_ : _097_;
  assign \R4C37_PLC2_inst.DI4_SLICE  = ~(_099_ | \R4C37_PLC2_inst.sliceA_inst.ff_1.Q );
  assign _100_ = \R4C37_PLC2_inst.D5_SLICE  | ~(\R3C37_PLC2_inst.sliceD_inst.ff_0.Q );
  assign \R4C37_PLC2_inst.CE3_SLICE  = \R4C37_PLC2_inst.sliceC_inst.ff_0.Q  ? \R4C37_PLC2_inst.D5_SLICE  : _100_;
  always @(posedge G_HPBX0000)
    if (\R4C37_PLC2_inst.CE3_SLICE ) \R4C37_PLC2_inst.sliceD_inst.ff_1.Q  <= \R4C37_PLC2_inst.DI7_SLICE ;
  assign _101_ = ~\R3C41_PLC2_inst.M3_SLICE ;
  assign _102_ = \R7C40_PLC2_inst.sliceB_inst.ff_1.Q  & ~(\R3C41_PLC2_inst.M3_SLICE );
  assign \R3C39_PLC2_inst.CE3_SLICE  = \R4C37_PLC2_inst.sliceD_inst.ff_1.Q  ? _101_ : _102_;
  assign _103_ = \R4C37_PLC2_inst.sliceC_inst.ff_0.Q  & \R3C37_PLC2_inst.sliceD_inst.ff_0.Q ;
  assign _104_ = ~(\R4C37_PLC2_inst.sliceC_inst.ff_0.Q  | \R3C37_PLC2_inst.sliceD_inst.ff_0.Q );
  assign \R4C37_PLC2_inst.DI7_SLICE  = \R4C37_PLC2_inst.sliceA_inst.ff_1.Q  ? _104_ : _103_;
  assign _105_ = \R3C38_PLC2_inst.D0_SLICE  & \R4C37_PLC2_inst.sliceD_inst.ff_1.Q ;
  assign \R2C35_PLC2_inst.CE1_SLICE  = _105_ & ~(\R4C38_PLC2_inst.sliceC_inst.ff_1.Q );
  assign _106_ = ~(\R3C37_PLC2_inst.sliceD_inst.ff_0.Q  | \R4C37_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R2C37_PLC2_inst.C5_SLICE  = _106_ & ~(\R4C37_PLC2_inst.sliceA_inst.ff_1.Q );
  always @(posedge G_HPBX0000, negedge MIB_R0C60_PIOT0_JPADDIA_PIO)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R4C38_PLC2_inst.sliceC_inst.ff_1.Q  <= 1'h0;
    else \R4C38_PLC2_inst.sliceC_inst.ff_1.Q  <= \R4C38_PLC2_inst.DI5_SLICE ;
  assign _107_ = \R3C38_PLC2_inst.D0_SLICE  & ~(\R2C35_PLC2_inst.D2_SLICE );
  assign _108_ = \R4C37_PLC2_inst.sliceD_inst.ff_1.Q  ? _107_ : \R3C38_PLC2_inst.D0_SLICE ;
  assign \R3C41_PLC2_inst.M3_SLICE  = \R4C38_PLC2_inst.sliceC_inst.ff_1.Q  ? \R3C38_PLC2_inst.D0_SLICE  : _108_;
  assign \R4C38_PLC2_inst.DI5_SLICE  = \R2C35_PLC2_inst.CE1_SLICE  & ~(\R2C35_PLC2_inst.D2_SLICE );
  always @(posedge G_HPBX0000)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R4C39_PLC2_inst.sliceC_inst.ff_0.Q  <= 1'h0;
    else if (\R2C39_PLC2_inst.CE3_SLICE ) \R4C39_PLC2_inst.sliceC_inst.ff_0.Q  <= \R6C40_PLC2_inst.sliceD_inst.ff_0.Q ;
  assign _081_ = \R7C40_PLC2_inst.sliceB_inst.ff_1.Q  & ~(\R3C40_PLC2_inst.D3_SLICE );
  assign \R3C41_PLC2_inst.M1_SLICE  = \R3C41_PLC2_inst.sliceB_inst.ff_1.Q  & ~(_081_);
  assign _110_ = \R3C41_PLC2_inst.sliceB_inst.ff_1.Q  ? _109_ : \R4C42_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R3C40_PLC2_inst.D3_SLICE  = \R4C41_PLC2_inst.sliceC_inst.ff_0.Q  ? _109_ : _110_;
  assign \R4C40_PLC2_inst.DI4_SLICE  = \R4C40_PLC2_inst.D4_SLICE  & \R7C40_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign \R4C40_PLC2_inst.DI5_SLICE  = \R4C41_PLC2_inst.sliceC_inst.ff_0.Q  & ~(_081_);
  always @(posedge G_HPBX0000, negedge MIB_R0C60_PIOT0_JPADDIA_PIO)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R4C40_PLC2_inst.sliceD_inst.ff_0.Q  <= 1'h0;
    else if (\R2C39_PLC2_inst.CE3_SLICE ) \R4C40_PLC2_inst.sliceD_inst.ff_0.Q  <= \R6C40_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign _111_ = \R4C41_PLC2_inst.D0_SLICE  & \R4C41_PLC2_inst.C0_SLICE ;
  assign _112_ = _111_ & \R7C41_PLC2_inst.sliceB_inst.ff_0.Q ;
  assign \R4C41_PLC2_inst.B6_SLICE  = _112_ & ~(\R7C41_PLC2_inst.sliceA_inst.ff_0.Q );
  assign _113_ = \R7C40_PLC2_inst.sliceD_inst.ff_0.Q  & \R6C43_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign _114_ = _113_ & \R7C41_PLC2_inst.sliceD_inst.ff_0.Q ;
  assign \R4C41_PLC2_inst.C0_SLICE  = _114_ & ~(\R4C43_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R4C40_PLC2_inst.FXAD_SLICE  = \R4C41_PLC2_inst.sliceC_inst.ff_0.Q  & ~(_115_);
  always @(posedge G_HPBX0000, negedge MIB_R0C60_PIOT0_JPADDIA_PIO)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R4C41_PLC2_inst.sliceC_inst.ff_0.Q  <= 1'h0;
    else \R4C41_PLC2_inst.sliceC_inst.ff_0.Q  <= \R4C41_PLC2_inst.DI4_SLICE ;
  assign _084_ = ~(\R3C41_PLC2_inst.D6_SLICE  & \R3C41_PLC2_inst.C6_SLICE );
  assign _085_ = \R3C41_PLC2_inst.B6_SLICE  & ~(_084_);
  assign \R4C41_PLC2_inst.F4_SLICE  = \R4C40_PLC2_inst.DI4_SLICE  & ~(_085_);
  assign \R4C41_PLC2_inst.DI4_SLICE  = \R4C40_PLC2_inst.DI5_SLICE  ? 1'h1 : \R4C41_PLC2_inst.F4_SLICE ;
  assign _116_ = \R4C41_PLC2_inst.D6_SLICE  | \R4C41_PLC2_inst.C6_SLICE ;
  assign _117_ = _116_ | \R4C41_PLC2_inst.B6_SLICE ;
  assign \R4C41_PLC2_inst.F6_SLICE  = ~(_117_ & \R4C41_PLC2_inst.A6_SLICE );
  assign \R3C41_PLC2_inst.B6_SLICE  = \R4C41_PLC2_inst.M6_SLICE  ? 1'h0 : \R4C41_PLC2_inst.F6_SLICE ;
  assign _118_ = ~(\R3C41_PLC2_inst.sliceB_inst.ff_1.Q  & \R4C41_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _119_ = ~(_118_ | \R3C42_PLC2_inst.sliceB_inst.ff_1.Q );
  assign \R4C42_PLC2_inst.F0_SLICE  = _119_ & ~(\R4C42_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _121_ = ~(_120_ | \R3C42_PLC2_inst.sliceB_inst.ff_1.Q );
  assign \R4C42_PLC2_inst.F1_SLICE  = _121_ & ~(\R4C42_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R4C42_PLC2_inst.DI0_SLICE  = \R6C43_PLC2_inst.sliceA_inst.ff_0.Q  ? \R4C42_PLC2_inst.F1_SLICE  : \R4C42_PLC2_inst.F0_SLICE ;
  assign \R4C42_PLC2_inst.DI1_SLICE  = \R4C43_PLC2_inst.sliceC_inst.ff_0.Q  ? \R4C42_PLC2_inst.DI0_SLICE  : 1'h0;
  always @(posedge G_HPBX0000)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R4C42_PLC2_inst.sliceC_inst.ff_0.Q  <= 1'h0;
    else \R4C42_PLC2_inst.sliceC_inst.ff_0.Q  <= \R4C42_PLC2_inst.DI4_SLICE ;
  assign \R4C42_PLC2_inst.F4_SLICE  = \R4C42_PLC2_inst.A4_SLICE  & ~(_087_);
  assign \R4C42_PLC2_inst.DI4_SLICE  = \R4C42_PLC2_inst.sliceC_inst.ff_0.Q  ? 1'h1 : \R4C42_PLC2_inst.F4_SLICE ;
  assign _122_ = \R6C42_PLC2_inst.C1_SLICE  & \R3C42_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign \R4C41_PLC2_inst.D0_SLICE  = _122_ & ~(\R4C42_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R4C42_PLC2_inst.DI7_SLICE  = \R4C43_PLC2_inst.sliceC_inst.ff_0.Q  & ~(\R6C43_PLC2_inst.sliceA_inst.ff_0.Q );
  assign _123_ = \R6C43_PLC2_inst.sliceA_inst.ff_0.Q  | \R3C41_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign _124_ = _123_ | \R4C42_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R4C43_PLC2_inst.F0_SLICE  = _124_ | \R4C43_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R4C43_PLC2_inst.DI0_SLICE  = \R4C41_PLC2_inst.sliceC_inst.ff_0.Q  ? 1'h1 : \R4C43_PLC2_inst.F0_SLICE ;
  assign \R4C43_PLC2_inst.DI1_SLICE  = \R3C42_PLC2_inst.sliceB_inst.ff_1.Q  ? \R4C43_PLC2_inst.DI0_SLICE  : \R4C43_PLC2_inst.DI2_SLICE ;
  assign _125_ = \R3C41_PLC2_inst.sliceB_inst.ff_1.Q  | ~(\R6C43_PLC2_inst.sliceA_inst.ff_0.Q );
  assign _126_ = ~(_125_ | \R4C42_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R4C42_PLC2_inst.FXAD_SLICE  = ~(_126_ & \R4C43_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R4C43_PLC2_inst.DI2_SLICE  = \R4C41_PLC2_inst.sliceC_inst.ff_0.Q  ? \R4C42_PLC2_inst.FXAD_SLICE  : 1'h1;
  always @(posedge G_HPBX0000, negedge MIB_R0C60_PIOT0_JPADDIA_PIO)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R4C43_PLC2_inst.sliceC_inst.ff_0.Q  <= 1'h0;
    else \R4C43_PLC2_inst.sliceC_inst.ff_0.Q  <= \R4C43_PLC2_inst.DI4_SLICE ;
  assign _087_ = \R3C41_PLC2_inst.C6_SLICE  & ~(_086_);
  assign \R4C43_PLC2_inst.F4_SLICE  = \R4C43_PLC2_inst.A4_SLICE  & ~(_087_);
  assign \R4C43_PLC2_inst.DI4_SLICE  = \R4C43_PLC2_inst.DI6_SLICE  ? 1'h1 : \R4C43_PLC2_inst.F4_SLICE ;
  assign \R4C43_PLC2_inst.DI6_SLICE  = \R4C43_PLC2_inst.sliceC_inst.ff_0.Q  & ~(_081_);
  assign \R4C43_PLC2_inst.A4_SLICE  = \R7C40_PLC2_inst.sliceB_inst.ff_1.Q  & \R4C43_PLC2_inst.C7_SLICE ;
  assign \R4C42_PLC2_inst.A4_SLICE  = \R4C44_PLC2_inst.D0_SLICE  & \R7C40_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign _128_ = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  | ~(\R4C36_PLC2_inst.sliceC_inst.ff_1.Q );
  assign _129_ = \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  & ~(_128_);
  assign _130_ = ~(\R4C36_PLC2_inst.sliceC_inst.ff_1.Q  & \R3C35_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _131_ = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  ^ \R3C35_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign _127_ = \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  ? _131_ : _130_;
  assign \R5C34_PLC2_inst.F0_SLICE  = \R4C34_PLC2_inst.sliceB_inst.ff_1.Q  ? _127_ : _129_;
  assign _132_ = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  | \R3C35_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R5C34_PLC2_inst.F1_SLICE  = _132_ | \R4C34_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign \R5C34_PLC2_inst.DI0_SLICE  = \R5C37_PLC2_inst.sliceD_inst.ff_1.Q  ? \R5C34_PLC2_inst.F1_SLICE  : \R5C34_PLC2_inst.F0_SLICE ;
  assign \R5C34_PLC2_inst.DI1_SLICE  = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  ? \R5C34_PLC2_inst.DI0_SLICE  : \R5C34_PLC2_inst.DI2_SLICE ;
  assign _036_ = ~\R3C35_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign _133_ = ~\R4C36_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign _134_ = \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  ? _036_ : _133_;
  assign _135_ = \R3C34_PLC2_inst.sliceC_inst.ff_0.Q  ? \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  : _133_;
  assign \R5C34_PLC2_inst.F2_SLICE  = \R4C34_PLC2_inst.sliceB_inst.ff_1.Q  ? _135_ : _134_;
  assign _136_ = ~(\R4C36_PLC2_inst.sliceC_inst.ff_1.Q  | \R3C35_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R5C33_PLC2_inst.FXAD_SLICE  = ~(_136_ & \R4C34_PLC2_inst.sliceB_inst.ff_1.Q );
  assign \R5C34_PLC2_inst.DI2_SLICE  = \R5C37_PLC2_inst.sliceD_inst.ff_1.Q  ? \R5C33_PLC2_inst.FXAD_SLICE  : \R5C34_PLC2_inst.F2_SLICE ;
  assign \R4C35_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.COUT  = \R4C35_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.LUT4_0  ? 1'hx : 1'h0;
  assign \R4C35_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.LUT4_0  = 1'h0 & ~(1'h1);
  always @(posedge G_HPBX0000)
    if (\R5C35_PLC2_inst.LSR1_SLICE ) \R5C35_PLC2_inst.sliceB_inst.ff_0.Q  <= 1'h0;
    else if (!\R4C37_PLC2_inst.sliceA_inst.ff_1.Q ) \R5C35_PLC2_inst.sliceB_inst.ff_0.Q  <= \R5C35_PLC2_inst.DI2_SLICE ;
  always @(posedge G_HPBX0000)
    if (\R5C35_PLC2_inst.LSR1_SLICE ) \R5C35_PLC2_inst.sliceB_inst.ff_1.Q  <= 1'h0;
    else if (!\R4C37_PLC2_inst.sliceA_inst.ff_1.Q ) \R5C35_PLC2_inst.sliceB_inst.ff_1.Q  <= \R5C34_PLC2_inst.FXAD_SLICE ;
  assign \R5C35_PLC2_inst.DI2_SLICE  = \R4C35_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.COUT  ^ \R5C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  assign _137_ = \R5C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0  ? \R4C35_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h1;
  assign \R5C34_PLC2_inst.FXAD_SLICE  = _137_ ^ \R5C35_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign \R5C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  = \R5C35_PLC2_inst.sliceB_inst.ff_1.Q  ? _137_ : 1'h0;
  assign \R5C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0  = ~(\R5C35_PLC2_inst.sliceB_inst.ff_0.Q  & 1'h1);
  always @(posedge G_HPBX0000)
    if (\R5C35_PLC2_inst.LSR1_SLICE ) \R5C35_PLC2_inst.sliceC_inst.ff_0.Q  <= 1'h0;
    else if (!\R4C37_PLC2_inst.sliceA_inst.ff_1.Q ) \R5C35_PLC2_inst.sliceC_inst.ff_0.Q  <= \R5C35_PLC2_inst.DI4_SLICE ;
  always @(posedge G_HPBX0000)
    if (\R5C35_PLC2_inst.LSR1_SLICE ) \R5C35_PLC2_inst.sliceC_inst.ff_1.Q  <= 1'h0;
    else if (!\R4C37_PLC2_inst.sliceA_inst.ff_1.Q ) \R5C35_PLC2_inst.sliceC_inst.ff_1.Q  <= \R5C35_PLC2_inst.DI5_SLICE ;
  assign \R5C35_PLC2_inst.DI4_SLICE  = \R5C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  ^ \R5C35_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign _138_ = \R5C35_PLC2_inst.sliceC_inst.ff_0.Q  ? \R5C35_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h0;
  assign \R5C35_PLC2_inst.DI5_SLICE  = _138_ ^ \R5C35_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign \R5C35_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  = \R5C35_PLC2_inst.sliceC_inst.ff_1.Q  ? _138_ : 1'h0;
  always @(posedge G_HPBX0000)
    if (\R5C35_PLC2_inst.LSR1_SLICE ) \R5C35_PLC2_inst.sliceD_inst.ff_0.Q  <= 1'h0;
    else if (!\R4C37_PLC2_inst.sliceA_inst.ff_1.Q ) \R5C35_PLC2_inst.sliceD_inst.ff_0.Q  <= \R5C35_PLC2_inst.DI6_SLICE ;
  always @(posedge G_HPBX0000)
    if (\R5C35_PLC2_inst.LSR1_SLICE ) \R5C35_PLC2_inst.sliceD_inst.ff_1.Q  <= 1'h0;
    else if (!\R4C37_PLC2_inst.sliceA_inst.ff_1.Q ) \R5C35_PLC2_inst.sliceD_inst.ff_1.Q  <= \R5C35_PLC2_inst.DI7_SLICE ;
  assign \R5C35_PLC2_inst.DI6_SLICE  = \R5C35_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  ^ \R5C35_PLC2_inst.sliceD_inst.ff_0.Q ;
  assign _139_ = \R5C35_PLC2_inst.sliceD_inst.ff_0.Q  ? \R5C35_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h0;
  assign \R5C35_PLC2_inst.DI7_SLICE  = _139_ ^ \R5C35_PLC2_inst.sliceD_inst.ff_1.Q ;
  assign \R5C35_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT  = \R5C35_PLC2_inst.sliceD_inst.ff_1.Q  ? _139_ : 1'h0;
  always @(posedge G_HPBX0000)
    if (\R5C35_PLC2_inst.LSR1_SLICE ) \R5C36_PLC2_inst.sliceA_inst.ff_0.Q  <= 1'h0;
    else if (!\R4C37_PLC2_inst.sliceA_inst.ff_1.Q ) \R5C36_PLC2_inst.sliceA_inst.ff_0.Q  <= \R5C36_PLC2_inst.DI0_SLICE ;
  always @(posedge G_HPBX0000)
    if (\R5C35_PLC2_inst.LSR1_SLICE ) \R5C36_PLC2_inst.sliceA_inst.ff_1.Q  <= 1'h0;
    else if (!\R4C37_PLC2_inst.sliceA_inst.ff_1.Q ) \R5C36_PLC2_inst.sliceA_inst.ff_1.Q  <= \R5C36_PLC2_inst.DI1_SLICE ;
  assign \R5C36_PLC2_inst.DI0_SLICE  = \R5C35_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT  ^ \R5C36_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign _140_ = \R5C36_PLC2_inst.sliceA_inst.ff_0.Q  ? \R5C35_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h0;
  assign \R5C36_PLC2_inst.DI1_SLICE  = _140_ ^ \R5C36_PLC2_inst.sliceA_inst.ff_1.Q ;
  assign \R4C36_PLC2_inst.DI1_SLICE  = 1'h1 & ~(1'h1);
  assign _141_ = \R5C35_PLC2_inst.sliceD_inst.ff_0.Q  | \R5C35_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign _142_ = ~(_141_ | \R5C35_PLC2_inst.sliceC_inst.ff_1.Q );
  assign \R4C37_PLC2_inst.B3_SLICE  = _142_ & ~(\R5C36_PLC2_inst.sliceA_inst.ff_1.Q );
  assign _143_ = \R5C35_PLC2_inst.sliceB_inst.ff_0.Q  & \R5C35_PLC2_inst.sliceD_inst.ff_1.Q ;
  assign _144_ = ~(_143_ & \R5C35_PLC2_inst.sliceB_inst.ff_1.Q );
  assign \R4C37_PLC2_inst.C3_SLICE  = \R5C36_PLC2_inst.sliceA_inst.ff_0.Q  & ~(_144_);
  assign _145_ = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  | ~(\R3C34_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _146_ = \R4C34_PLC2_inst.sliceB_inst.ff_1.Q  & ~(_145_);
  assign \R5C37_PLC2_inst.F0_SLICE  = _146_ | \R4C36_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign _147_ = \R2C35_PLC2_inst.sliceB_inst.ff_0.Q  | \R3C34_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign _148_ = _147_ | \R4C34_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign \R5C37_PLC2_inst.F1_SLICE  = _148_ | \R4C36_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign \R5C37_PLC2_inst.DI0_SLICE  = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  ? \R5C37_PLC2_inst.F1_SLICE  : \R5C37_PLC2_inst.F0_SLICE ;
  assign \R5C37_PLC2_inst.DI1_SLICE  = \R5C37_PLC2_inst.sliceD_inst.ff_1.Q  ? \R5C37_PLC2_inst.DI0_SLICE  : \R5C37_PLC2_inst.DI2_SLICE ;
  assign _149_ = ~(\R3C34_PLC2_inst.sliceC_inst.ff_0.Q  | \R2C35_PLC2_inst.sliceB_inst.ff_0.Q );
  assign _150_ = _149_ & ~(\R4C34_PLC2_inst.sliceB_inst.ff_1.Q );
  assign \R5C37_PLC2_inst.F2_SLICE  = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  ? _150_ : _149_;
  assign _037_ = \R4C34_PLC2_inst.sliceB_inst.ff_1.Q  | ~(\R3C34_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R5C36_PLC2_inst.FXAD_SLICE  = \R4C36_PLC2_inst.sliceC_inst.ff_1.Q  & ~(_037_);
  assign \R5C37_PLC2_inst.DI2_SLICE  = \R3C35_PLC2_inst.sliceC_inst.ff_0.Q  ? \R5C36_PLC2_inst.FXAD_SLICE  : \R5C37_PLC2_inst.F2_SLICE ;
  assign _020_ = \R2C37_PLC2_inst.C5_SLICE  | ~(\R2C37_PLC2_inst.D5_SLICE );
  assign \R5C35_PLC2_inst.LSR1_SLICE  = \R4C37_PLC2_inst.sliceA_inst.ff_1.Q  ? \R2C37_PLC2_inst.C5_SLICE  : _020_;
  always @(posedge G_HPBX0000, negedge MIB_R0C60_PIOT0_JPADDIA_PIO)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R5C37_PLC2_inst.sliceD_inst.ff_1.Q  <= 1'h0;
    else if (\R2C35_PLC2_inst.CE1_SLICE ) \R5C37_PLC2_inst.sliceD_inst.ff_1.Q  <= \R5C37_PLC2_inst.DI7_SLICE ;
  assign \R5C37_PLC2_inst.DI7_SLICE  = \R4C35_PLC2_inst.DI7_SLICE  & ~(\R2C35_PLC2_inst.D2_SLICE );
  always @(posedge G_HPBX0000)
    if (\R3C37_PLC2_inst.D6_SLICE ) \R5C38_PLC2_inst.sliceA_inst.ff_1.Q  <= \R5C38_PLC2_inst.DI1_SLICE ;
  assign _151_ = \R3C38_PLC2_inst.D0_SLICE  & ~(\R5C34_PLC2_inst.DI1_SLICE );
  assign _152_ = ~(_065_ & \R5C34_PLC2_inst.DI1_SLICE );
  assign \R5C38_PLC2_inst.DI1_SLICE  = \R5C40_PLC2_inst.sliceD_inst.ff_0.Q  ? _152_ : _151_;
  always @(posedge G_HPBX0000)
    if (\R3C37_PLC2_inst.D6_SLICE ) \R5C38_PLC2_inst.sliceB_inst.ff_0.Q  <= \R5C38_PLC2_inst.DI2_SLICE ;
  assign _153_ = \R3C38_PLC2_inst.D0_SLICE  & ~(\R5C37_PLC2_inst.DI1_SLICE );
  assign _065_ = \R3C38_PLC2_inst.D0_SLICE  & ~(\R3C35_PLC2_inst.DI1_SLICE );
  assign _154_ = ~(_065_ & \R5C37_PLC2_inst.DI1_SLICE );
  assign \R5C38_PLC2_inst.DI2_SLICE  = \R6C39_PLC2_inst.sliceD_inst.ff_0.Q  ? _154_ : _153_;
  assign _155_ = ~(\R3C36_PLC2_inst.sliceC_inst.ff_1.Q  & \R2C36_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _156_ = \R5C38_PLC2_inst.sliceB_inst.ff_0.Q  & ~(_155_);
  assign _157_ = \R3C36_PLC2_inst.sliceC_inst.ff_1.Q  & ~(\R2C36_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _158_ = \R5C38_PLC2_inst.sliceB_inst.ff_0.Q  ? \R3C36_PLC2_inst.sliceC_inst.ff_1.Q  : _157_;
  assign \R3C37_PLC2_inst.C5_SLICE  = \R5C38_PLC2_inst.sliceA_inst.ff_1.Q  ? _158_ : _156_;
  assign \R5C39_PLC2_inst.F0_SLICE  = ~(\R5C39_PLC2_inst.D0_SLICE  & \R5C39_PLC2_inst.C0_SLICE );
  assign \R5C39_PLC2_inst.DI0_SLICE  = \R6C43_PLC2_inst.sliceA_inst.ff_0.Q  ? 1'h1 : \R5C39_PLC2_inst.F0_SLICE ;
  assign \R5C39_PLC2_inst.DI1_SLICE  = \R4C43_PLC2_inst.sliceC_inst.ff_0.Q  ? \R5C39_PLC2_inst.DI0_SLICE  : \R5C39_PLC2_inst.DI2_SLICE ;
  assign \R5C39_PLC2_inst.F2_SLICE  = ~(\R5C39_PLC2_inst.D2_SLICE  & \R4C40_PLC2_inst.FXAD_SLICE );
  assign \R5C39_PLC2_inst.DI2_SLICE  = \R6C43_PLC2_inst.sliceA_inst.ff_0.Q  ? 1'h1 : \R5C39_PLC2_inst.F2_SLICE ;
  always @(posedge G_HPBX0000)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R5C39_PLC2_inst.sliceD_inst.ff_0.Q  <= 1'h0;
    else if (\R2C39_PLC2_inst.CE3_SLICE ) \R5C39_PLC2_inst.sliceD_inst.ff_0.Q  <= \R6C40_PLC2_inst.sliceB_inst.ff_0.Q ;
  assign _109_ = \R3C42_PLC2_inst.sliceB_inst.ff_1.Q  | \R4C42_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign _115_ = _109_ | \R3C41_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign \R5C40_PLC2_inst.F1_SLICE  = \R3C41_PLC2_inst.sliceB_inst.ff_1.Q  & ~(_109_);
  assign \R5C40_PLC2_inst.DI0_SLICE  = \R4C43_PLC2_inst.sliceC_inst.ff_0.Q  ? \R5C40_PLC2_inst.F1_SLICE  : \R4C40_PLC2_inst.FXAD_SLICE ;
  assign \R5C40_PLC2_inst.DI1_SLICE  = \R6C43_PLC2_inst.sliceA_inst.ff_0.Q  ? \R5C40_PLC2_inst.DI0_SLICE  : 1'h0;
  assign \R5C40_PLC2_inst.DI4_SLICE  = \R7C40_PLC2_inst.sliceD_inst.ff_0.Q  & ~(\R7C41_PLC2_inst.sliceD_inst.ff_0.Q );
  assign _159_ = \R6C40_PLC2_inst.sliceA_inst.ff_0.Q  & \R6C40_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign _160_ = _159_ & \R6C40_PLC2_inst.sliceD_inst.ff_0.Q ;
  assign \R5C40_PLC2_inst.DI5_SLICE  = _160_ & ~(\R6C40_PLC2_inst.sliceB_inst.ff_0.Q );
  always @(posedge G_HPBX0000, negedge MIB_R0C60_PIOT0_JPADDIA_PIO)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R5C40_PLC2_inst.sliceD_inst.ff_0.Q  <= 1'h0;
    else if (\R2C39_PLC2_inst.CE3_SLICE ) \R5C40_PLC2_inst.sliceD_inst.ff_0.Q  <= \R7C40_PLC2_inst.sliceD_inst.ff_0.Q ;
  assign _161_ = \R4C43_PLC2_inst.DI1_SLICE  | ~(\R5C39_PLC2_inst.D0_SLICE );
  assign \R4C41_PLC2_inst.M6_SLICE  = \R5C40_PLC2_inst.DI5_SLICE  & ~(_161_);
  assign _162_ = \R7C40_PLC2_inst.sliceD_inst.ff_0.Q  | \R7C41_PLC2_inst.sliceD_inst.ff_0.Q ;
  assign _163_ = ~(_162_ | \R7C41_PLC2_inst.sliceA_inst.ff_0.Q );
  assign \R5C39_PLC2_inst.D0_SLICE  = _163_ & ~(\R7C41_PLC2_inst.sliceB_inst.ff_0.Q );
  assign _164_ = ~(\R5C41_PLC2_inst.C6_SLICE  & \R4C41_PLC2_inst.D0_SLICE );
  assign _165_ = _164_ | \R7C40_PLC2_inst.sliceD_inst.ff_0.Q ;
  assign \R5C40_PLC2_inst.FXAD_SLICE  = \R7C41_PLC2_inst.sliceD_inst.ff_0.Q  & ~(_165_);
  assign \R4C41_PLC2_inst.C6_SLICE  = \R4C42_PLC2_inst.DI7_SLICE  ? \R5C40_PLC2_inst.FXAD_SLICE  : 1'h0;
  assign _166_ = ~(\R5C40_PLC2_inst.DI1_SLICE  & \R5C41_PLC2_inst.C4_SLICE );
  assign \R5C41_PLC2_inst.DI4_SLICE  = \R5C41_PLC2_inst.B4_SLICE  & ~(_166_);
  assign _167_ = \R4C41_PLC2_inst.D0_SLICE  & \R5C41_PLC2_inst.C4_SLICE ;
  assign _168_ = ~(_167_ & \R6C43_PLC2_inst.sliceA_inst.ff_0.Q );
  assign \R5C41_PLC2_inst.DI5_SLICE  = \R4C43_PLC2_inst.sliceC_inst.ff_0.Q  & ~(_168_);
  assign _169_ = \R4C41_PLC2_inst.C0_SLICE  & \R5C41_PLC2_inst.C6_SLICE ;
  assign _170_ = ~(_169_ & \R4C41_PLC2_inst.A6_SLICE );
  assign \R5C41_PLC2_inst.DI6_SLICE  = \R5C39_PLC2_inst.C0_SLICE  & ~(_170_);
  assign _171_ = ~(\R3C42_PLC2_inst.sliceB_inst.ff_1.Q  | \R4C42_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _172_ = _171_ & \R3C41_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign \R5C39_PLC2_inst.C0_SLICE  = _172_ & ~(\R4C41_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _173_ = ~(\R5C39_PLC2_inst.D2_SLICE  & \R5C42_PLC2_inst.A1_SLICE );
  assign \R5C42_PLC2_inst.F0_SLICE  = \R5C42_PLC2_inst.B0_SLICE  & ~(_173_);
  assign _174_ = \R5C39_PLC2_inst.D2_SLICE  | \R4C42_PLC2_inst.DI1_SLICE ;
  assign _175_ = \R5C42_PLC2_inst.B0_SLICE  ? _174_ : \R4C42_PLC2_inst.DI1_SLICE ;
  assign \R5C42_PLC2_inst.F1_SLICE  = \R5C42_PLC2_inst.A1_SLICE  ? _175_ : \R4C42_PLC2_inst.DI1_SLICE ;
  assign \R5C42_PLC2_inst.DI0_SLICE  = \R5C42_PLC2_inst.M0_SLICE  ? \R5C42_PLC2_inst.F1_SLICE  : \R5C42_PLC2_inst.F0_SLICE ;
  assign \R5C42_PLC2_inst.A7_SLICE  = \R4C41_PLC2_inst.A6_SLICE  ? \R5C42_PLC2_inst.DI0_SLICE  : 1'h0;
  assign _176_ = \R6C43_PLC2_inst.sliceA_inst.ff_0.Q  | \R4C43_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign _177_ = ~(_176_ | \R3C42_PLC2_inst.sliceB_inst.ff_1.Q );
  assign \R5C42_PLC2_inst.B0_SLICE  = _177_ & ~(\R4C42_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R5C42_PLC2_inst.A1_SLICE  = \R3C41_PLC2_inst.sliceB_inst.ff_1.Q  & \R4C41_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R3C41_PLC2_inst.A6_SLICE  = \R5C42_PLC2_inst.D6_SLICE  & \R7C40_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign _178_ = \R5C42_PLC2_inst.D7_SLICE  | \R5C42_PLC2_inst.C7_SLICE ;
  assign _179_ = ~(_178_ | \R5C41_PLC2_inst.DI4_SLICE );
  assign \R3C41_PLC2_inst.C6_SLICE  = _179_ & ~(\R5C42_PLC2_inst.A7_SLICE );
  assign \R4C43_PLC2_inst.C7_SLICE  = \R4C35_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.COUT  ^ \R5C43_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  assign _180_ = \R5C43_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0  ? \R4C35_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h1;
  assign \R5C42_PLC2_inst.FXAD_SLICE  = _180_ ^ \R6C43_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign \R5C43_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  = \R6C43_PLC2_inst.sliceA_inst.ff_0.Q  ? _180_ : 1'h0;
  assign \R5C43_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0  = ~(\R4C43_PLC2_inst.sliceC_inst.ff_0.Q  & 1'h1);
  assign \R5C42_PLC2_inst.D6_SLICE  = \R5C43_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  ^ \R3C41_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign _181_ = \R3C41_PLC2_inst.sliceB_inst.ff_1.Q  ? \R5C43_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h0;
  assign \R4C40_PLC2_inst.D4_SLICE  = _181_ ^ \R4C41_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R5C43_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  = \R4C41_PLC2_inst.sliceC_inst.ff_0.Q  ? _181_ : 1'h0;
  assign \R3C43_PLC2_inst.D1_SLICE  = \R5C43_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  ^ \R3C42_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign _182_ = \R3C42_PLC2_inst.sliceB_inst.ff_1.Q  ? \R5C43_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h0;
  assign \R4C44_PLC2_inst.D0_SLICE  = _182_ ^ \R4C42_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R6C34_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.COUT  = \R4C36_PLC2_inst.DI1_SLICE  ? 1'hx : 1'h1;
  assign _183_ = \R6C34_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0  ? \R6C34_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h0;
  assign \R6C34_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  = \R6C34_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_1  ? _183_ : 1'h0;
  assign \R6C34_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0  = \R5C35_PLC2_inst.sliceC_inst.ff_0.Q  ? \R4C36_PLC2_inst.DI1_SLICE  : 1'h1;
  assign \R6C34_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_1  = \R5C35_PLC2_inst.sliceC_inst.ff_1.Q  ? \R4C36_PLC2_inst.DI1_SLICE  : 1'h1;
  assign _184_ = \R6C34_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.LUT4_0  ? \R6C34_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h0;
  assign \R6C34_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  = \R6C34_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.LUT4_1  ? _184_ : 1'h1;
  assign \R6C34_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.LUT4_0  = \R5C35_PLC2_inst.sliceD_inst.ff_0.Q  ? \R4C36_PLC2_inst.DI1_SLICE  : 1'h1;
  assign \R6C34_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.LUT4_1  = \R5C35_PLC2_inst.sliceD_inst.ff_1.Q  ? _186_ : _185_;
  assign _187_ = \R6C34_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.LUT4_0  ? \R6C34_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h1;
  assign \R6C34_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT  = \R6C34_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.LUT4_1  ? _187_ : 1'h0;
  assign _185_ = ~(1'h1 & 1'h1);
  assign _186_ = 1'h1 | ~(1'h1);
  assign \R6C34_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.LUT4_0  = \R5C36_PLC2_inst.sliceA_inst.ff_0.Q  ? _186_ : _185_;
  assign \R6C34_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.LUT4_1  = \R5C36_PLC2_inst.sliceA_inst.ff_1.Q  ? \R4C36_PLC2_inst.DI1_SLICE  : 1'h1;
  assign _188_ = \R6C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0  ? \R6C34_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h0;
  assign \R6C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  = \R6C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_1  ? _188_ : 1'h0;
  assign \R6C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0  = \R6C37_PLC2_inst.sliceC_inst.ff_1.Q  ? \R4C36_PLC2_inst.DI1_SLICE  : 1'h1;
  assign \R6C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_1  = \R7C38_PLC2_inst.sliceA_inst.ff_0.Q  ? \R4C36_PLC2_inst.DI1_SLICE  : 1'h1;
  assign _189_ = \R6C36_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.LUT4_0  ? \R6C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h0;
  assign \R6C36_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  = \R6C36_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.LUT4_1  ? _189_ : 1'h1;
  assign \R6C36_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.LUT4_0  = \R7C38_PLC2_inst.sliceC_inst.ff_0.Q  ? \R4C36_PLC2_inst.DI1_SLICE  : 1'h1;
  assign \R6C36_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.LUT4_1  = \R6C38_PLC2_inst.sliceA_inst.ff_0.Q  ? _186_ : _185_;
  assign _190_ = \R6C36_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.LUT4_0  ? \R6C36_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h1;
  assign \R6C36_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT  = \R6C36_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.LUT4_1  ? _190_ : 1'h0;
  assign \R6C36_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.LUT4_0  = \R7C38_PLC2_inst.sliceD_inst.ff_0.Q  ? _186_ : _185_;
  assign \R6C36_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.LUT4_1  = \R6C38_PLC2_inst.sliceD_inst.ff_0.Q  ? \R4C36_PLC2_inst.DI1_SLICE  : 1'h1;
  always @(posedge G_HPBX0000)
    if (\R6C37_PLC2_inst.CE2_SLICE ) \R6C37_PLC2_inst.sliceC_inst.ff_1.Q  <= \R6C37_PLC2_inst.DI5_SLICE ;
  assign _191_ = ~(\R6C37_PLC2_inst.C5_SLICE  | \R6C37_PLC2_inst.D5_SLICE );
  assign \R6C37_PLC2_inst.DI5_SLICE  = \R6C37_PLC2_inst.B5_SLICE  & ~(_191_);
  always @(posedge G_HPBX0000)
    if (\R6C37_PLC2_inst.CE2_SLICE ) \R6C38_PLC2_inst.sliceA_inst.ff_0.Q  <= \R6C38_PLC2_inst.DI0_SLICE ;
  assign _192_ = \R6C38_PLC2_inst.C0_SLICE  & \R6C37_PLC2_inst.D5_SLICE ;
  assign \R6C38_PLC2_inst.DI0_SLICE  = \R6C37_PLC2_inst.C5_SLICE  ? \R6C38_PLC2_inst.C0_SLICE  : _192_;
  assign \R6C37_PLC2_inst.C5_SLICE  = \R6C38_PLC2_inst.A2_SLICE  & ~(\R6C38_PLC2_inst.B4_SLICE );
  assign _193_ = \R6C38_PLC2_inst.B4_SLICE  | \R6C37_PLC2_inst.D5_SLICE ;
  assign _194_ = \R2C41_PLC2_inst.sliceA_inst.ff_0.Q  ? \R6C37_PLC2_inst.D5_SLICE  : _193_;
  assign \R6C38_PLC2_inst.F2_SLICE  = \R6C38_PLC2_inst.A2_SLICE  ? _194_ : \R6C37_PLC2_inst.D5_SLICE ;
  assign _195_ = ~(\R2C41_PLC2_inst.sliceA_inst.ff_0.Q  & \R6C38_PLC2_inst.A2_SLICE );
  assign _196_ = _195_ | ~(\R6C38_PLC2_inst.B4_SLICE );
  assign \R6C37_PLC2_inst.CE2_SLICE  = _196_ & ~(\R7C40_PLC2_inst.sliceA_inst.ff_1.Q );
  assign \R6C38_PLC2_inst.B4_SLICE  = \R6C38_PLC2_inst.D5_SLICE  & \R6C38_PLC2_inst.C5_SLICE ;
  always @(posedge G_HPBX0000)
    if (\R6C37_PLC2_inst.CE2_SLICE ) \R6C38_PLC2_inst.sliceD_inst.ff_0.Q  <= \R6C38_PLC2_inst.DI6_SLICE ;
  assign _197_ = \R6C38_PLC2_inst.C6_SLICE  & \R6C37_PLC2_inst.D5_SLICE ;
  assign \R6C38_PLC2_inst.DI6_SLICE  = \R6C37_PLC2_inst.C5_SLICE  ? \R6C38_PLC2_inst.C6_SLICE  : _197_;
  assign _198_ = ~(\R7C38_PLC2_inst.sliceA_inst.ff_0.Q  | \R6C37_PLC2_inst.sliceC_inst.ff_1.Q );
  assign _199_ = _198_ & \R6C38_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign \R6C38_PLC2_inst.C5_SLICE  = _199_ & ~(\R6C38_PLC2_inst.sliceD_inst.ff_0.Q );
  assign _200_ = ~(\R2C41_PLC2_inst.sliceA_inst.ff_0.Q  & \R8C40_PLC2_inst.sliceA_inst.ff_0.Q );
  assign \R6C38_PLC2_inst.FXAD_SLICE  = \R8C39_PLC2_inst.sliceB_inst.ff_0.Q  & ~(_200_);
  assign _201_ = \R7C38_PLC2_inst.sliceB_inst.ff_1.Q  & ~(\R7C40_PLC2_inst.sliceA_inst.ff_1.Q );
  assign \R6C38_PLC2_inst.A2_SLICE  = _201_ & ~(\R6C38_PLC2_inst.sliceB_inst.ff_0.Q );
  assign _202_ = \R7C38_PLC2_inst.sliceB_inst.ff_1.Q  | \R7C40_PLC2_inst.sliceA_inst.ff_1.Q ;
  assign \R6C38_PLC2_inst.M2_SLICE  = \R6C38_PLC2_inst.sliceB_inst.ff_0.Q  & ~(_202_);
  always @(posedge G_HPBX0000, negedge MIB_R0C60_PIOT0_JPADDIA_PIO)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R6C39_PLC2_inst.sliceD_inst.ff_0.Q  <= 1'h0;
    else if (\R2C39_PLC2_inst.CE3_SLICE ) \R6C39_PLC2_inst.sliceD_inst.ff_0.Q  <= \R6C40_PLC2_inst.sliceC_inst.ff_0.Q ;
  always @(posedge G_HPBX0000)
    if (\R6C40_PLC2_inst.CE0_SLICE ) \R6C40_PLC2_inst.sliceA_inst.ff_0.Q  <= \R6C40_PLC2_inst.DI0_SLICE ;
  assign _203_ = ~(\R2C41_PLC2_inst.sliceA_inst.ff_0.Q  & \R6C40_PLC2_inst.D0_SLICE );
  assign _204_ = \R7C39_PLC2_inst.sliceA_inst.ff_0.Q  & ~(_203_);
  assign _205_ = \R6C40_PLC2_inst.D0_SLICE  & ~(\R2C41_PLC2_inst.sliceA_inst.ff_0.Q );
  assign _206_ = ~(_205_ & \R7C39_PLC2_inst.sliceA_inst.ff_0.Q );
  assign \R6C40_PLC2_inst.DI0_SLICE  = \R6C40_PLC2_inst.sliceA_inst.ff_0.Q  ? _206_ : _204_;
  assign _207_ = ~(\R6C40_PLC2_inst.sliceD_inst.ff_0.Q  & \R6C40_PLC2_inst.sliceA_inst.ff_0.Q );
  assign _208_ = ~(_207_ | \R6C40_PLC2_inst.sliceB_inst.ff_0.Q );
  assign \R5C41_PLC2_inst.B4_SLICE  = _208_ & ~(\R6C40_PLC2_inst.sliceC_inst.ff_0.Q );
  always @(posedge G_HPBX0000)
    if (\R6C40_PLC2_inst.CE0_SLICE ) \R6C40_PLC2_inst.sliceB_inst.ff_0.Q  <= \R6C40_PLC2_inst.DI2_SLICE ;
  assign _209_ = \R7C39_PLC2_inst.sliceA_inst.ff_0.Q  & \R6C38_PLC2_inst.FXAD_SLICE ;
  assign _210_ = \R6C40_PLC2_inst.C2_SLICE  & ~(\R6C38_PLC2_inst.FXAD_SLICE );
  assign _211_ = ~(_210_ & \R7C39_PLC2_inst.sliceA_inst.ff_0.Q );
  assign \R6C40_PLC2_inst.DI2_SLICE  = \R6C40_PLC2_inst.sliceB_inst.ff_0.Q  ? _211_ : _209_;
  assign _212_ = ~(\R6C40_PLC2_inst.sliceD_inst.ff_0.Q  & \R6C40_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _213_ = ~(_212_ | \R6C40_PLC2_inst.sliceB_inst.ff_0.Q );
  assign \R6C39_PLC2_inst.FXAD_SLICE  = _213_ & ~(\R6C40_PLC2_inst.sliceA_inst.ff_0.Q );
  always @(posedge G_HPBX0000)
    if (\R6C40_PLC2_inst.CE0_SLICE ) \R6C40_PLC2_inst.sliceC_inst.ff_0.Q  <= \R6C40_PLC2_inst.DI4_SLICE ;
  assign _214_ = \R2C41_PLC2_inst.sliceA_inst.ff_0.Q  & \R8C39_PLC2_inst.sliceB_inst.ff_0.Q ;
  assign _215_ = _214_ & \R7C39_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign \R6C40_PLC2_inst.F4_SLICE  = _215_ & ~(\R8C40_PLC2_inst.sliceA_inst.ff_0.Q );
  assign _216_ = \R8C39_PLC2_inst.sliceB_inst.ff_0.Q  & ~(\R2C41_PLC2_inst.sliceA_inst.ff_0.Q );
  assign _217_ = ~(_216_ & \R7C39_PLC2_inst.sliceA_inst.ff_0.Q );
  assign \R6C40_PLC2_inst.DI5_SLICE  = _217_ | \R8C40_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign \R6C40_PLC2_inst.DI4_SLICE  = \R6C40_PLC2_inst.sliceC_inst.ff_0.Q  ? \R6C40_PLC2_inst.DI5_SLICE  : \R6C40_PLC2_inst.F4_SLICE ;
  always @(posedge G_HPBX0000)
    if (\R6C40_PLC2_inst.CE0_SLICE ) \R6C40_PLC2_inst.sliceD_inst.ff_0.Q  <= \R6C40_PLC2_inst.DI6_SLICE ;
  assign _218_ = ~(\R2C41_PLC2_inst.sliceA_inst.ff_0.Q  & \R6C40_PLC2_inst.D6_SLICE );
  assign _219_ = \R7C39_PLC2_inst.sliceA_inst.ff_0.Q  & ~(_218_);
  assign _220_ = \R6C40_PLC2_inst.D6_SLICE  & ~(\R2C41_PLC2_inst.sliceA_inst.ff_0.Q );
  assign _221_ = ~(_220_ & \R7C39_PLC2_inst.sliceA_inst.ff_0.Q );
  assign \R6C40_PLC2_inst.DI6_SLICE  = \R6C40_PLC2_inst.sliceD_inst.ff_0.Q  ? _221_ : _219_;
  assign _222_ = ~(\R6C40_PLC2_inst.sliceA_inst.ff_0.Q  & \R6C40_PLC2_inst.sliceC_inst.ff_0.Q );
  assign _223_ = ~(_222_ | \R6C40_PLC2_inst.sliceB_inst.ff_0.Q );
  assign \R4C41_PLC2_inst.A6_SLICE  = _223_ & ~(\R6C40_PLC2_inst.sliceD_inst.ff_0.Q );
  assign \R3C41_PLC2_inst.D6_SLICE  = \R5C41_PLC2_inst.DI6_SLICE  ? 1'h0 : \R6C41_PLC2_inst.DI5_SLICE ;
  assign \R6C41_PLC2_inst.DI5_SLICE  = \R6C41_PLC2_inst.M1_SLICE  ? 1'h0 : \R6C41_PLC2_inst.DI6_SLICE ;
  assign _224_ = \R5C39_PLC2_inst.DI1_SLICE  | ~(\R6C39_PLC2_inst.FXAD_SLICE );
  assign _225_ = ~\R5C41_PLC2_inst.DI5_SLICE ;
  assign _226_ = \R5C39_PLC2_inst.DI1_SLICE  & ~(\R5C41_PLC2_inst.DI5_SLICE );
  assign _227_ = \R6C39_PLC2_inst.FXAD_SLICE  ? _226_ : _225_;
  assign \R6C41_PLC2_inst.F6_SLICE  = \R4C41_PLC2_inst.A6_SLICE  ? _227_ : _224_;
  assign \R6C41_PLC2_inst.DI7_SLICE  = _224_ & ~(\R4C41_PLC2_inst.A6_SLICE );
  assign \R6C41_PLC2_inst.DI6_SLICE  = \R6C41_PLC2_inst.M0_SLICE  ? \R6C41_PLC2_inst.DI7_SLICE  : \R6C41_PLC2_inst.F6_SLICE ;
  assign _228_ = \R5C40_PLC2_inst.DI4_SLICE  & \R6C42_PLC2_inst.C1_SLICE ;
  assign _229_ = ~(_228_ & \R5C42_PLC2_inst.B0_SLICE );
  assign \R6C42_PLC2_inst.DI1_SLICE  = \R5C41_PLC2_inst.C6_SLICE  & ~(_229_);
  assign \R6C41_PLC2_inst.M1_SLICE  = \R5C40_PLC2_inst.DI5_SLICE  ? \R6C42_PLC2_inst.DI1_SLICE  : 1'h0;
  assign _230_ = \R5C40_PLC2_inst.DI4_SLICE  & \R6C42_PLC2_inst.C5_SLICE ;
  assign _231_ = ~(_230_ & \R5C42_PLC2_inst.A1_SLICE );
  assign \R6C42_PLC2_inst.DI5_SLICE  = \R7C41_PLC2_inst.sliceB_inst.ff_0.Q  & ~(_231_);
  assign \R4C41_PLC2_inst.D6_SLICE  = \R7C41_PLC2_inst.sliceA_inst.ff_0.Q  ? \R6C42_PLC2_inst.DI5_SLICE  : 1'h0;
  assign \R6C42_PLC2_inst.C1_SLICE  = ~(\R3C41_PLC2_inst.sliceB_inst.ff_1.Q  | \R4C41_PLC2_inst.sliceC_inst.ff_0.Q );
  assign \R5C41_PLC2_inst.C6_SLICE  = \R7C41_PLC2_inst.sliceA_inst.ff_0.Q  & ~(\R7C41_PLC2_inst.sliceB_inst.ff_0.Q );
  always @(posedge G_HPBX0000, negedge MIB_R0C60_PIOT0_JPADDIA_PIO)
    if (!MIB_R0C60_PIOT0_JPADDIA_PIO) \R6C43_PLC2_inst.sliceA_inst.ff_0.Q  <= 1'h0;
    else \R6C43_PLC2_inst.sliceA_inst.ff_0.Q  <= \R6C43_PLC2_inst.DI0_SLICE ;
  assign _086_ = ~(\R3C41_PLC2_inst.D6_SLICE  & \R3C41_PLC2_inst.B6_SLICE );
  assign \R6C43_PLC2_inst.F0_SLICE  = \R6C43_PLC2_inst.A0_SLICE  & ~(_087_);
  assign \R6C43_PLC2_inst.DI0_SLICE  = \R6C43_PLC2_inst.M0_SLICE  ? 1'h1 : \R6C43_PLC2_inst.F0_SLICE ;
  assign _232_ = ~(_228_ & \R6C42_PLC2_inst.C5_SLICE );
  assign \R6C42_PLC2_inst.FXAD_SLICE  = \R6C43_PLC2_inst.A3_SLICE  & ~(_232_);
  assign \R5C42_PLC2_inst.D7_SLICE  = \R5C40_PLC2_inst.DI5_SLICE  ? \R6C42_PLC2_inst.FXAD_SLICE  : 1'h0;
  assign \R6C43_PLC2_inst.A3_SLICE  = ~(\R7C41_PLC2_inst.sliceA_inst.ff_0.Q  | \R7C41_PLC2_inst.sliceB_inst.ff_0.Q );
  assign _233_ = _109_ | \R4C43_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R6C42_PLC2_inst.C5_SLICE  = \R6C43_PLC2_inst.sliceA_inst.ff_0.Q  & ~(_233_);
  assign \R6C43_PLC2_inst.A0_SLICE  = \R5C42_PLC2_inst.FXAD_SLICE  & \R7C40_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign \R6C43_PLC2_inst.M0_SLICE  = \R6C43_PLC2_inst.sliceA_inst.ff_0.Q  & ~(_081_);
  assign \R7C36_PLC2_inst.DI2_SLICE  = \R4C35_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.COUT  ^ \R7C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0 ;
  assign _234_ = \R7C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0  ? \R4C35_PLC2_inst.sliceA_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h1;
  assign \R7C35_PLC2_inst.FXAD_SLICE  = _234_ ^ \R7C37_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign \R7C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  = \R7C37_PLC2_inst.sliceC_inst.ff_1.Q  ? _234_ : 1'h0;
  assign \R7C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.LUT4_0  = ~(\R7C37_PLC2_inst.sliceD_inst.ff_1.Q  & 1'h1);
  assign \R6C37_PLC2_inst.B5_SLICE  = \R7C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  ^ \R6C37_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign _235_ = \R6C37_PLC2_inst.sliceC_inst.ff_1.Q  ? \R7C36_PLC2_inst.sliceB_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h0;
  assign \R7C36_PLC2_inst.DI5_SLICE  = _235_ ^ \R7C38_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign \R7C36_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  = \R7C38_PLC2_inst.sliceA_inst.ff_0.Q  ? _235_ : 1'h0;
  assign \R7C36_PLC2_inst.DI6_SLICE  = \R7C36_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  ^ \R7C38_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign _236_ = \R7C38_PLC2_inst.sliceC_inst.ff_0.Q  ? \R7C36_PLC2_inst.sliceC_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h0;
  assign \R6C38_PLC2_inst.C0_SLICE  = _236_ ^ \R6C38_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign \R7C36_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT  = \R6C38_PLC2_inst.sliceA_inst.ff_0.Q  ? _236_ : 1'h0;
  assign \R7C37_PLC2_inst.DI0_SLICE  = \R7C36_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT  ^ \R7C38_PLC2_inst.sliceD_inst.ff_0.Q ;
  assign _237_ = \R7C38_PLC2_inst.sliceD_inst.ff_0.Q  ? \R7C36_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT  : 1'h0;
  assign \R6C38_PLC2_inst.C6_SLICE  = _237_ ^ \R6C38_PLC2_inst.sliceD_inst.ff_0.Q ;
  always @(posedge G_HPBX0000)
    if (\R6C37_PLC2_inst.CE2_SLICE ) \R7C37_PLC2_inst.sliceC_inst.ff_1.Q  <= \R7C37_PLC2_inst.DI5_SLICE ;
  assign \R7C37_PLC2_inst.DI5_SLICE  = \R7C35_PLC2_inst.FXAD_SLICE  & ~(_191_);
  always @(posedge G_HPBX0000)
    if (\R6C37_PLC2_inst.CE2_SLICE ) \R7C37_PLC2_inst.sliceD_inst.ff_1.Q  <= \R7C37_PLC2_inst.DI7_SLICE ;
  assign \R7C37_PLC2_inst.DI7_SLICE  = \R7C36_PLC2_inst.DI2_SLICE  & ~(_191_);
  always @(posedge G_HPBX0000)
    if (\R6C37_PLC2_inst.CE2_SLICE ) \R7C38_PLC2_inst.sliceA_inst.ff_0.Q  <= \R7C38_PLC2_inst.DI0_SLICE ;
  assign \R7C38_PLC2_inst.DI0_SLICE  = \R7C36_PLC2_inst.DI5_SLICE  & ~(_191_);
  assign _238_ = \R7C40_PLC2_inst.sliceA_inst.ff_1.Q  | ~(\R7C38_PLC2_inst.D1_SLICE );
  assign \R6C37_PLC2_inst.D5_SLICE  = \R6C38_PLC2_inst.sliceB_inst.ff_0.Q  & ~(_238_);
  always @(posedge G_HPBX0000)
    \R7C38_PLC2_inst.sliceB_inst.ff_1.Q  <= \R7C37_PLC2_inst.FXAD_SLICE ;
  assign _239_ = \R7C38_PLC2_inst.C3_SLICE  | ~(\R7C38_PLC2_inst.C2_SLICE );
  assign \R7C38_PLC2_inst.DI2_SLICE  = \R7C40_PLC2_inst.sliceA_inst.ff_1.Q  ? \R7C38_PLC2_inst.C3_SLICE  : _239_;
  assign _240_ = \R7C38_PLC2_inst.C3_SLICE  | \R7C38_PLC2_inst.D3_SLICE ;
  assign _241_ = _240_ | \R6C37_PLC2_inst.C5_SLICE ;
  assign \R7C37_PLC2_inst.FXAD_SLICE  = _241_ | \R7C38_PLC2_inst.A3_SLICE ;
  always @(posedge G_HPBX0000)
    if (\R6C37_PLC2_inst.CE2_SLICE ) \R7C38_PLC2_inst.sliceC_inst.ff_0.Q  <= \R7C38_PLC2_inst.DI4_SLICE ;
  assign \R7C38_PLC2_inst.DI4_SLICE  = \R7C36_PLC2_inst.DI6_SLICE  & ~(_191_);
  assign _242_ = \R7C37_PLC2_inst.sliceD_inst.ff_1.Q  & \R7C37_PLC2_inst.sliceC_inst.ff_1.Q ;
  assign _243_ = _242_ & \R7C38_PLC2_inst.sliceD_inst.ff_0.Q ;
  assign \R7C38_PLC2_inst.DI5_SLICE  = _243_ & ~(\R7C38_PLC2_inst.sliceC_inst.ff_0.Q );
  always @(posedge G_HPBX0000)
    if (\R6C37_PLC2_inst.CE2_SLICE ) \R7C38_PLC2_inst.sliceD_inst.ff_0.Q  <= \R7C38_PLC2_inst.DI6_SLICE ;
  assign \R7C38_PLC2_inst.DI6_SLICE  = \R7C37_PLC2_inst.DI0_SLICE  & ~(_191_);
  assign _244_ = \R7C37_PLC2_inst.sliceD_inst.ff_1.Q  & ~(\R7C37_PLC2_inst.sliceC_inst.ff_1.Q );
  assign _245_ = _244_ & \R7C38_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign \R6C38_PLC2_inst.D5_SLICE  = _245_ & ~(\R7C38_PLC2_inst.sliceD_inst.ff_0.Q );
  always @(posedge G_HPBX0000)
    if (\R7C38_PLC2_inst.DI2_SLICE ) \R7C39_PLC2_inst.sliceA_inst.ff_0.Q  <= 1'h0;
    else if (\R7C39_PLC2_inst.CE0_SLICE ) \R7C39_PLC2_inst.sliceA_inst.ff_0.Q  <= \R7C39_PLC2_inst.DI0_SLICE ;
  assign \R7C39_PLC2_inst.DI0_SLICE  = \R7C39_PLC2_inst.sliceA_inst.ff_0.Q  ^ \R6C40_PLC2_inst.C2_SLICE ;
  assign _246_ = ~(\R6C40_PLC2_inst.CE0_SLICE  & \R6C40_PLC2_inst.C2_SLICE );
  assign \R7C38_PLC2_inst.C3_SLICE  = \R7C39_PLC2_inst.sliceA_inst.ff_0.Q  & ~(_246_);
  assign _247_ = ~(\R7C38_PLC2_inst.C2_SLICE  | \R2C41_PLC2_inst.sliceA_inst.ff_0.Q );
  assign \R7C38_PLC2_inst.A3_SLICE  = _247_ & ~(\R7C40_PLC2_inst.sliceA_inst.ff_1.Q );
  assign _248_ = \R7C38_PLC2_inst.D1_SLICE  & \R6C38_PLC2_inst.sliceB_inst.ff_0.Q ;
  assign _249_ = _248_ & \R7C38_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign \R7C38_PLC2_inst.D3_SLICE  = _249_ & ~(\R7C40_PLC2_inst.sliceA_inst.ff_1.Q );
  assign _250_ = \R6C36_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT  & ~(\R6C38_PLC2_inst.C5_SLICE );
  assign \R7C38_PLC2_inst.D1_SLICE  = \R7C38_PLC2_inst.DI5_SLICE  ? _250_ : \R6C36_PLC2_inst.sliceD_inst.genblk9.genblk1.ccu2c_i.COUT ;
  assign _251_ = \R6C40_PLC2_inst.CE0_SLICE  | ~(\R7C38_PLC2_inst.C2_SLICE );
  assign \R7C39_PLC2_inst.CE0_SLICE  = \R7C40_PLC2_inst.sliceA_inst.ff_1.Q  ? \R6C40_PLC2_inst.CE0_SLICE  : _251_;
  assign \R6C40_PLC2_inst.CE0_SLICE  = \R6C38_PLC2_inst.M2_SLICE  & ~(\R7C38_PLC2_inst.D1_SLICE );
  always @(posedge G_HPBX0000)
    \R7C40_PLC2_inst.sliceA_inst.ff_1.Q  <= \R7C40_PLC2_inst.D5_SLICE ;
  assign _252_ = \R6C38_PLC2_inst.sliceB_inst.ff_0.Q  & ~(\R7C38_PLC2_inst.D1_SLICE );
  assign _253_ = _252_ & \R7C38_PLC2_inst.sliceB_inst.ff_1.Q ;
  assign \R7C40_PLC2_inst.D5_SLICE  = _253_ & ~(\R7C40_PLC2_inst.sliceA_inst.ff_1.Q );
  always @(posedge G_HPBX0000)
    if (\R7C40_PLC2_inst.CE1_SLICE ) \R7C40_PLC2_inst.sliceB_inst.ff_1.Q  <= \R7C38_PLC2_inst.C2_SLICE ;
  assign \R7C38_PLC2_inst.C2_SLICE  = \R7C38_PLC2_inst.sliceB_inst.ff_1.Q  | \R6C38_PLC2_inst.sliceB_inst.ff_0.Q ;
  assign \R7C40_PLC2_inst.CE1_SLICE  = \R7C40_PLC2_inst.D5_SLICE  | ~(\R7C38_PLC2_inst.C2_SLICE );
  always @(posedge G_HPBX0000)
    if (\R6C40_PLC2_inst.CE0_SLICE ) \R7C40_PLC2_inst.sliceD_inst.ff_0.Q  <= \R7C40_PLC2_inst.DI6_SLICE ;
  assign _254_ = ~(\R2C41_PLC2_inst.sliceA_inst.ff_0.Q  & \R8C39_PLC2_inst.sliceB_inst.ff_0.Q );
  assign _255_ = ~(_254_ | \R7C39_PLC2_inst.sliceA_inst.ff_0.Q );
  assign \R7C40_PLC2_inst.F6_SLICE  = _255_ & ~(\R8C40_PLC2_inst.sliceA_inst.ff_0.Q );
  assign _256_ = \R2C41_PLC2_inst.sliceA_inst.ff_0.Q  | ~(\R8C39_PLC2_inst.sliceB_inst.ff_0.Q );
  assign _257_ = _256_ | \R7C39_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign \R7C40_PLC2_inst.DI7_SLICE  = _257_ | \R8C40_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign \R7C40_PLC2_inst.DI6_SLICE  = \R7C40_PLC2_inst.sliceD_inst.ff_0.Q  ? \R7C40_PLC2_inst.DI7_SLICE  : \R7C40_PLC2_inst.F6_SLICE ;
  always @(posedge G_HPBX0000)
    if (\R6C40_PLC2_inst.CE0_SLICE ) \R7C41_PLC2_inst.sliceA_inst.ff_0.Q  <= \R7C41_PLC2_inst.DI0_SLICE ;
  assign _258_ = \R2C41_PLC2_inst.sliceA_inst.ff_0.Q  & \R6C40_PLC2_inst.D0_SLICE ;
  assign _259_ = _258_ & ~(\R7C39_PLC2_inst.sliceA_inst.ff_0.Q );
  assign _260_ = \R2C41_PLC2_inst.sliceA_inst.ff_0.Q  | ~(\R6C40_PLC2_inst.D0_SLICE );
  assign _261_ = _260_ | \R7C39_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign \R7C41_PLC2_inst.DI0_SLICE  = \R7C41_PLC2_inst.sliceA_inst.ff_0.Q  ? _261_ : _259_;
  assign _262_ = \R7C40_PLC2_inst.sliceD_inst.ff_0.Q  & \R7C41_PLC2_inst.sliceD_inst.ff_0.Q ;
  assign _263_ = ~(_262_ & \R7C41_PLC2_inst.sliceA_inst.ff_0.Q );
  assign \R5C41_PLC2_inst.C4_SLICE  = \R7C41_PLC2_inst.sliceB_inst.ff_0.Q  & ~(_263_);
  always @(posedge G_HPBX0000)
    if (\R6C40_PLC2_inst.CE0_SLICE ) \R7C41_PLC2_inst.sliceB_inst.ff_0.Q  <= \R7C41_PLC2_inst.DI2_SLICE ;
  assign _264_ = \R6C38_PLC2_inst.FXAD_SLICE  & ~(\R7C39_PLC2_inst.sliceA_inst.ff_0.Q );
  assign _265_ = \R6C38_PLC2_inst.FXAD_SLICE  | ~(\R6C40_PLC2_inst.C2_SLICE );
  assign _266_ = _265_ | \R7C39_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign \R7C41_PLC2_inst.DI2_SLICE  = \R7C41_PLC2_inst.sliceB_inst.ff_0.Q  ? _266_ : _264_;
  assign _267_ = ~(\R4C43_PLC2_inst.sliceC_inst.ff_0.Q  | \R6C43_PLC2_inst.sliceA_inst.ff_0.Q );
  assign _268_ = ~(_267_ & \R7C41_PLC2_inst.sliceA_inst.ff_0.Q );
  assign \R7C40_PLC2_inst.FXAD_SLICE  = \R7C41_PLC2_inst.sliceB_inst.ff_0.Q  & ~(_268_);
  always @(posedge G_HPBX0000)
    if (\R6C40_PLC2_inst.CE0_SLICE ) \R7C41_PLC2_inst.sliceD_inst.ff_0.Q  <= \R7C41_PLC2_inst.DI6_SLICE ;
  assign _269_ = \R2C41_PLC2_inst.sliceA_inst.ff_0.Q  & \R6C40_PLC2_inst.D6_SLICE ;
  assign _270_ = _269_ & ~(\R7C39_PLC2_inst.sliceA_inst.ff_0.Q );
  assign _271_ = \R2C41_PLC2_inst.sliceA_inst.ff_0.Q  | ~(\R6C40_PLC2_inst.D6_SLICE );
  assign _272_ = _271_ | \R7C39_PLC2_inst.sliceA_inst.ff_0.Q ;
  assign \R7C41_PLC2_inst.DI6_SLICE  = \R7C41_PLC2_inst.sliceD_inst.ff_0.Q  ? _272_ : _270_;
  assign _273_ = ~(\R7C40_PLC2_inst.FXAD_SLICE  & \R5C39_PLC2_inst.C0_SLICE );
  assign _274_ = ~(_273_ | \R7C40_PLC2_inst.sliceD_inst.ff_0.Q );
  assign \R6C41_PLC2_inst.M0_SLICE  = _274_ & ~(\R7C41_PLC2_inst.sliceD_inst.ff_0.Q );
  assign _275_ = \R4C40_PLC2_inst.FXAD_SLICE  & \R5C40_PLC2_inst.DI5_SLICE ;
  assign _276_ = _275_ | \R4C42_PLC2_inst.F1_SLICE ;
  assign \R7C42_PLC2_inst.F1_SLICE  = \R6C39_PLC2_inst.FXAD_SLICE  ? _276_ : _275_;
  assign \R7C42_PLC2_inst.DI0_SLICE  = \R7C42_PLC2_inst.DI4_SLICE  ? \R7C42_PLC2_inst.F1_SLICE  : 1'h0;
  assign \R5C42_PLC2_inst.C7_SLICE  = \R4C42_PLC2_inst.DI7_SLICE  ? \R7C42_PLC2_inst.DI0_SLICE  : 1'h0;
  assign _277_ = ~(\R7C40_PLC2_inst.sliceD_inst.ff_0.Q  & \R7C41_PLC2_inst.sliceD_inst.ff_0.Q );
  assign _278_ = ~(_277_ | \R7C41_PLC2_inst.sliceA_inst.ff_0.Q );
  assign \R7C42_PLC2_inst.DI4_SLICE  = _278_ & ~(\R7C41_PLC2_inst.sliceB_inst.ff_0.Q );
  assign _120_ = \R3C41_PLC2_inst.sliceB_inst.ff_1.Q  | \R4C41_PLC2_inst.sliceC_inst.ff_0.Q ;
  assign _279_ = \R7C41_PLC2_inst.sliceB_inst.ff_0.Q  & ~(\R7C40_PLC2_inst.sliceD_inst.ff_0.Q );
  assign _280_ = _279_ & \R7C41_PLC2_inst.sliceD_inst.ff_0.Q ;
  assign \R5C42_PLC2_inst.M0_SLICE  = _280_ & ~(\R7C41_PLC2_inst.sliceA_inst.ff_0.Q );
  assign _281_ = \R7C40_PLC2_inst.sliceD_inst.ff_0.Q  | ~(\R7C41_PLC2_inst.sliceD_inst.ff_0.Q );
  assign _282_ = ~(_281_ | \R7C41_PLC2_inst.sliceA_inst.ff_0.Q );
  assign \R5C39_PLC2_inst.D2_SLICE  = _282_ & ~(\R7C41_PLC2_inst.sliceB_inst.ff_0.Q );
  assign \R6C40_PLC2_inst.C2_SLICE  = \R8C40_PLC2_inst.sliceA_inst.ff_0.Q  & \R8C39_PLC2_inst.sliceB_inst.ff_0.Q ;
  always @(posedge G_HPBX0000)
    if (\R7C38_PLC2_inst.DI2_SLICE ) \R8C39_PLC2_inst.sliceB_inst.ff_0.Q  <= 1'h0;
    else if (\R7C39_PLC2_inst.CE0_SLICE ) \R8C39_PLC2_inst.sliceB_inst.ff_0.Q  <= \R8C39_PLC2_inst.DI2_SLICE ;
  assign \R8C39_PLC2_inst.DI2_SLICE  = ~\R8C39_PLC2_inst.sliceB_inst.ff_0.Q ;
  assign \R6C40_PLC2_inst.D0_SLICE  = \R8C40_PLC2_inst.sliceA_inst.ff_0.Q  & ~(\R8C39_PLC2_inst.sliceB_inst.ff_0.Q );
  always @(posedge G_HPBX0000)
    if (\R7C38_PLC2_inst.DI2_SLICE ) \R8C40_PLC2_inst.sliceA_inst.ff_0.Q  <= 1'h0;
    else if (\R7C39_PLC2_inst.CE0_SLICE ) \R8C40_PLC2_inst.sliceA_inst.ff_0.Q  <= \R8C40_PLC2_inst.DI0_SLICE ;
  assign \R8C40_PLC2_inst.DI0_SLICE  = \R8C40_PLC2_inst.sliceA_inst.ff_0.Q  ^ \R8C39_PLC2_inst.sliceB_inst.ff_0.Q ;
  assign \R6C40_PLC2_inst.D6_SLICE  = ~(\R8C39_PLC2_inst.sliceB_inst.ff_0.Q  | \R8C40_PLC2_inst.sliceA_inst.ff_0.Q );
endmodule
