============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:48:52 pm
  Module:                 proj_extender
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4516 ps) Late External Delay Assertion at pin out_gfm[0]
          Group: in2out
     Startpoint: (R) in_fragment[5]
          Clock: (R) clk
       Endpoint: (F) out_gfm[0]
          Clock: (R) clk

                        Capture       Launch     
           Path Delay:+    9000            -     
           Drv Adjust:+       0            8     
          Src Latency:+       0            0     
          Net Latency:+       0 (I)        0 (I) 
        Capture Clock:+       0                  
              Arrival:=    9000            8     
                                                 
         Output Delay:-    2000                  
          Uncertainty:-      50                  
        Required Time:=    6950                  
         Launch Clock:-       8                  
          Input Delay:-    2000                  
            Data Path:-     426                  
                Slack:=    4516                  

Exceptions/Constraints:
  max_delay                9000            proj.sdc_line_18      
  input_delay              2000            proj.sdc_line_15_10_1 
  output_delay             2000            proj.sdc_line_17_59_1 

#---------------------------------------------------------------------------------------------
#       Timing Point         Flags     Arc    Edge      Cell       Fanout Trans Delay Arrival 
#                                                                          (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------
  in_fragment[5]             (u)     -        R     (arrival)           1    42     0    2008 
  mux_in_fragment_53_24/g3/z (u)     data1->z R     unmapped_bmux3      3     0   127    2135 
  ctl_frag_part_58_23/g11/z  (u)     in_0->z  F     unmapped_not        2     0    48    2183 
  ctl_frag_part_58_23/g1/z   (u)     in_1->z  R     unmapped_nand2      1     0    52    2235 
  ctl_frag_part_58_23/g5/z   (u)     in_0->z  F     unmapped_not        4     0    68    2303 
  mux_out_gfm_58_23/g4/z     (u)     sel0->z  F     unmapped_mux8       1     0   131    2434 
  out_gfm[0]                 -       -        F     (port)              -     -     0    2434 
#---------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

