Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr<12 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_26_O
   UT<12 : 0> on block top is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 4316904 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design wrfifo.ngc ...
WARNING:NetListWriters:298 - No output is written to wrfifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file wrfifo.edif ...
ngc2edif: Total memory usage is 4315432 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rdfifo.ngc ...
WARNING:NetListWriters:298 - No output is written to rdfifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rdfifo.edif ...
ngc2edif: Total memory usage is 4316328 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr<12 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   u_sdram_top/u_sdram_controller/u_sdram_cmd/init_state[4]_PWR_16_o_select_26_O
   UT<12 : 0> on block top is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 4316328 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design wrfifo.ngc ...
WARNING:NetListWriters:298 - No output is written to wrfifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file wrfifo.edif ...
ngc2edif: Total memory usage is 4316200 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rdfifo.ngc ...
WARNING:NetListWriters:298 - No output is written to rdfifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rdfifo.edif ...
ngc2edif: Total memory usage is 4315688 kilobytes

