// Seed: 1330822108
module module_0 (
    input uwire id_0
);
  tri0 id_2, id_3, id_4;
  assign module_2.type_7 = 0;
  wire id_5;
  assign module_1.type_0 = 0;
  assign id_4 = -1;
endmodule
module module_0 (
    input  wand  id_0,
    output tri0  module_1,
    input  uwire id_2
);
  `define pp_4 0
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    output tri  id_0,
    input  tri  id_1,
    input  tri1 id_2,
    input  tri1 id_3,
    input  tri1 id_4
);
  module_0 modCall_1 (id_3);
endmodule
module module_3 (
    input uwire id_0,
    output wand id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wire id_4,
    output tri0 id_5
);
  wire id_7;
  timeunit 1ps;
  module_0 modCall_1 (id_3);
  wire id_8;
endmodule
