// Seed: 124658462
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic [7:0] id_3 = id_3;
  wire id_4;
  assign module_0 = id_2 && id_3[1];
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5, id_6, id_7;
  initial id_1 = 1;
  module_0(
      id_4, id_6
  );
  wire id_8;
  always @(1) force module_1 = (id_3);
endmodule
