<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.2" xml:lang="en-US">
  <compounddef id="arm__mpu__v8m_8h" kind="file" language="C++">
    <compoundname>arm_mpu_v8m.h</compoundname>
    <includes refid="cortex__m_2cmsis_8h" local="no">arch/arm/aarch32/cortex_m/cmsis.h</includes>
    <incdepgraph>
      <node id="2">
        <label>arch/arm/aarch32/cortex_m/cmsis.h</label>
        <link refid="cortex__m_2cmsis_8h"/>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="4" relation="include">
        </childnode>
      </node>
      <node id="4">
        <label>arch/arm/aarch32/cortex_m/nvic.h</label>
        <link refid="nvic_8h"/>
        <childnode refid="5" relation="include">
        </childnode>
      </node>
      <node id="1">
        <label>include/arch/arm/aarch32/mpu/arm_mpu_v8m.h</label>
        <link refid="arm__mpu__v8m_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
      <node id="5">
        <label>devicetree.h</label>
        <link refid="devicetree_8h"/>
        <childnode refid="6" relation="include">
        </childnode>
        <childnode refid="7" relation="include">
        </childnode>
        <childnode refid="8" relation="include">
        </childnode>
        <childnode refid="16" relation="include">
        </childnode>
        <childnode refid="17" relation="include">
        </childnode>
        <childnode refid="18" relation="include">
        </childnode>
        <childnode refid="19" relation="include">
        </childnode>
        <childnode refid="20" relation="include">
        </childnode>
        <childnode refid="21" relation="include">
        </childnode>
        <childnode refid="22" relation="include">
        </childnode>
        <childnode refid="23" relation="include">
        </childnode>
        <childnode refid="24" relation="include">
        </childnode>
        <childnode refid="25" relation="include">
        </childnode>
      </node>
      <node id="17">
        <label>devicetree/clocks.h</label>
        <link refid="clocks_8h"/>
      </node>
      <node id="20">
        <label>devicetree/dma.h</label>
        <link refid="devicetree_2dma_8h"/>
      </node>
      <node id="22">
        <label>devicetree/fixed-partitions.h</label>
        <link refid="fixed-partitions_8h"/>
      </node>
      <node id="18">
        <label>devicetree/gpio.h</label>
        <link refid="devicetree_2gpio_8h"/>
      </node>
      <node id="16">
        <label>devicetree/io-channels.h</label>
        <link refid="io-channels_8h"/>
      </node>
      <node id="24">
        <label>devicetree/ordinals.h</label>
        <link refid="ordinals_8h"/>
      </node>
      <node id="25">
        <label>devicetree/pinctrl.h</label>
        <link refid="devicetree_2pinctrl_8h"/>
      </node>
      <node id="21">
        <label>devicetree/pwms.h</label>
        <link refid="pwms_8h"/>
      </node>
      <node id="19">
        <label>devicetree/spi.h</label>
        <link refid="devicetree_2spi_8h"/>
      </node>
      <node id="23">
        <label>devicetree/zephyr.h</label>
        <link refid="devicetree_2zephyr_8h"/>
      </node>
      <node id="8">
        <label>sys/util.h</label>
        <link refid="util_8h"/>
        <childnode refid="9" relation="include">
        </childnode>
        <childnode refid="12" relation="include">
        </childnode>
        <childnode refid="13" relation="include">
        </childnode>
        <childnode refid="14" relation="include">
        </childnode>
      </node>
      <node id="10">
        <label>sys/util_internal.h</label>
        <link refid="util__internal_8h"/>
        <childnode refid="11" relation="include">
        </childnode>
      </node>
      <node id="11">
        <label>util_loops.h</label>
        <link refid="util__loops_8h"/>
      </node>
      <node id="9">
        <label>sys/util_macro.h</label>
        <link refid="util__macro_8h"/>
        <childnode refid="10" relation="include">
        </childnode>
      </node>
      <node id="13">
        <label>zephyr/types.h</label>
        <link refid="include_2zephyr_2types_8h"/>
        <childnode refid="14" relation="include">
        </childnode>
        <childnode refid="15" relation="include">
        </childnode>
      </node>
      <node id="12">
        <label>stdbool.h</label>
        <link refid="stdbool_8h"/>
      </node>
      <node id="15">
        <label>stdint.h</label>
        <link refid="stdint_8h"/>
      </node>
      <node id="7">
        <label>devicetree_fixups.h</label>
      </node>
      <node id="6">
        <label>devicetree_unfixed.h</label>
      </node>
      <node id="3">
        <label>soc.h</label>
      </node>
      <node id="14">
        <label>stddef.h</label>
      </node>
    </incdepgraph>
    <innerclass refid="structarm__mpu__region__attr" prot="public">arm_mpu_region_attr</innerclass>
    <innerclass refid="structk__mem__partition__attr__t" prot="public">k_mem_partition_attr_t</innerclass>
      <sectiondef kind="define">
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a6632f2c0eba4d5aee046a86258100215" prot="public" static="no">
        <name>P_RW_U_NA</name>
        <initializer>0x0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="24" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="24" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a8a5805b5b1a6ca5cf5f59b2874ec68d7" prot="public" static="no">
        <name>P_RW_U_NA_Msk</name>
        <initializer>((<ref refid="4_2cortex__r_2arm__mpu_8h_1a6632f2c0eba4d5aee046a86258100215" kindref="member">P_RW_U_NA</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a33723f1259fdb840b50a6e34786755aa" kindref="member">MPU_RBAR_AP_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1a76c759e3484530af0b2806ecf0018f75" kindref="member">MPU_RBAR_AP_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="25" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="25" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a8faee650ae8cc79e1d3605f251c3df34" prot="public" static="no">
        <name>P_RW_U_RW</name>
        <initializer>0x1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="30" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="30" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1adc9ba826d1bf9a013724b7a24e9535db" prot="public" static="no">
        <name>P_RW_U_RW_Msk</name>
        <initializer>((<ref refid="4_2cortex__r_2arm__mpu_8h_1a8faee650ae8cc79e1d3605f251c3df34" kindref="member">P_RW_U_RW</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a33723f1259fdb840b50a6e34786755aa" kindref="member">MPU_RBAR_AP_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1a76c759e3484530af0b2806ecf0018f75" kindref="member">MPU_RBAR_AP_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="31" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="31" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a4da15c917ab4e26cd3e5e39dbec83000" prot="public" static="no">
        <name>FULL_ACCESS</name>
        <initializer>0x1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="33" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="33" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a1da8e3113a0446b3d2acbe78b4e40b0c" prot="public" static="no">
        <name>FULL_ACCESS_Msk</name>
        <initializer>((<ref refid="arm__mpu__v8m_8h_1a4da15c917ab4e26cd3e5e39dbec83000" kindref="member">FULL_ACCESS</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a33723f1259fdb840b50a6e34786755aa" kindref="member">MPU_RBAR_AP_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1a76c759e3484530af0b2806ecf0018f75" kindref="member">MPU_RBAR_AP_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="34" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="34" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1ad3012e82dde223bbe84c9e4d7c46e7fd" prot="public" static="no">
        <name>P_RO_U_NA</name>
        <initializer>0x2</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="36" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="36" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1aeec24407a5fffaf967a841a26ccf46ed" prot="public" static="no">
        <name>P_RO_U_NA_Msk</name>
        <initializer>((<ref refid="4_2cortex__r_2arm__mpu_8h_1ad3012e82dde223bbe84c9e4d7c46e7fd" kindref="member">P_RO_U_NA</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a33723f1259fdb840b50a6e34786755aa" kindref="member">MPU_RBAR_AP_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1a76c759e3484530af0b2806ecf0018f75" kindref="member">MPU_RBAR_AP_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="37" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="37" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a75fd88fb93da28e84017d4ba6fcb4211" prot="public" static="no">
        <name>P_RO_U_RO</name>
        <initializer>0x3</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="39" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="39" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a4ec38b9015a95b2aafca5e9aa35f1f46" prot="public" static="no">
        <name>P_RO_U_RO_Msk</name>
        <initializer>((<ref refid="4_2cortex__r_2arm__mpu_8h_1a75fd88fb93da28e84017d4ba6fcb4211" kindref="member">P_RO_U_RO</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a33723f1259fdb840b50a6e34786755aa" kindref="member">MPU_RBAR_AP_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1a76c759e3484530af0b2806ecf0018f75" kindref="member">MPU_RBAR_AP_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="40" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="40" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a628642b04c07236ae1e986c248a79ae5" prot="public" static="no">
        <name>RO</name>
        <initializer>0x3</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="42" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="42" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a35e3f724856c6947c52885def2e3c0d6" prot="public" static="no">
        <name>RO_Msk</name>
        <initializer>((<ref refid="arm__mpu__v8m_8h_1a628642b04c07236ae1e986c248a79ae5" kindref="member">RO</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a33723f1259fdb840b50a6e34786755aa" kindref="member">MPU_RBAR_AP_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1a76c759e3484530af0b2806ecf0018f75" kindref="member">MPU_RBAR_AP_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="43" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="43" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" prot="public" static="no">
        <name>NOT_EXEC</name>
        <initializer><ref refid="4_2cortex__r_2arm__mpu_8h_1ae960690ad7849b21e6cd0c414075de1b" kindref="member">MPU_RBAR_XN_Msk</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="46" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="46" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1ad2047a4b8dae13c488a331b1691000b5" prot="public" static="no">
        <name>NON_SHAREABLE</name>
        <initializer>0x0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="49" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="49" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a5c302dfed348f344a036701d4b9c7ec8" prot="public" static="no">
        <name>NON_SHAREABLE_Msk</name>
        <initializer>	((<ref refid="4_2cortex__r_2arm__mpu_8h_1ad2047a4b8dae13c488a331b1691000b5" kindref="member">NON_SHAREABLE</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a3150317eff21434c7ca4b24516603615" kindref="member">MPU_RBAR_SH_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1aa014b1c92266313a3c1dc06e37e39aef" kindref="member">MPU_RBAR_SH_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="50" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="50" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a6d48175f63f47fcbe1fedbbdfcd56a85" prot="public" static="no">
        <name>OUTER_SHAREABLE</name>
        <initializer>0x2</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="52" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="52" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1aa4f924c424fc141ffa32a9b5c1180d56" prot="public" static="no">
        <name>OUTER_SHAREABLE_Msk</name>
        <initializer>	((<ref refid="4_2cortex__r_2arm__mpu_8h_1a6d48175f63f47fcbe1fedbbdfcd56a85" kindref="member">OUTER_SHAREABLE</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a3150317eff21434c7ca4b24516603615" kindref="member">MPU_RBAR_SH_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1aa014b1c92266313a3c1dc06e37e39aef" kindref="member">MPU_RBAR_SH_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="53" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="53" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a8c245b5c485b439790459255fc645131" prot="public" static="no">
        <name>INNER_SHAREABLE</name>
        <initializer>0x3</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="55" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="55" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1ab0d195350222b02d2d83ecd94a9ca395" prot="public" static="no">
        <name>INNER_SHAREABLE_Msk</name>
        <initializer>	((<ref refid="4_2cortex__r_2arm__mpu_8h_1a8c245b5c485b439790459255fc645131" kindref="member">INNER_SHAREABLE</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a3150317eff21434c7ca4b24516603615" kindref="member">MPU_RBAR_SH_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1aa014b1c92266313a3c1dc06e37e39aef" kindref="member">MPU_RBAR_SH_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="56" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="56" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1adc21e54d67b5ad7688c15784e8b0459c" prot="public" static="no">
        <name>REGION_LIMIT_ADDR</name>
        <param><defname>base</defname></param>
        <param><defname>size</defname></param>
        <initializer>	(((base &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1a57f2217a12342e8e43c7ad6949a9a65b" kindref="member">MPU_RBAR_BASE_Msk</ref>) + size - 1) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1a9612abff664c827b36844fe42d8ee5cb" kindref="member">MPU_RLAR_LIMIT_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="60" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="60" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a1160c997a66c9fd58dbc3dcfd65982a8" prot="public" static="no">
        <name>R_NON_W_NON</name>
        <initializer>0x0 /* Do not allocate Read/Write */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="67" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="67" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a0696dfbe29563622fe76970f9d146ff5" prot="public" static="no">
        <name>R_NON_W_ALLOC</name>
        <initializer>0x1 /* Do not allocate Read, Allocate Write */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="68" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="68" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a8476bb45227afc0236bc9f427793d6a9" prot="public" static="no">
        <name>R_ALLOC_W_NON</name>
        <initializer>0x2 /* Allocate Read, Do not allocate Write */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="69" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="69" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a1815e3622467845af3b3083fa76f3314" prot="public" static="no">
        <name>R_ALLOC_W_ALLOC</name>
        <initializer>0x3 /* Allocate Read/Write */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="70" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="70" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a4720c776e51ea52fc8cfa2c1dc935d47" prot="public" static="no">
        <name>NORMAL_O_WT_NT</name>
        <initializer>0x80 /* Normal, Outer Write-through non-transient */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="73" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="73" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a7d87ec111ffd79cddb9ce9f23e9f20d9" prot="public" static="no">
        <name>NORMAL_O_WB_NT</name>
        <initializer>0xC0 /* Normal, Outer Write-back non-transient */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="74" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="74" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1ae36bc21dc922e88f8d5d4ff0657d80b6" prot="public" static="no">
        <name>NORMAL_O_NON_C</name>
        <initializer>0x40 /* Normal, Outer Non-Cacheable  */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="75" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="75" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a2d60ab7f15ac71d451a73758315eff07" prot="public" static="no">
        <name>NORMAL_I_WT_NT</name>
        <initializer>0x08 /* Normal, Inner Write-through non-transient */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="77" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="77" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a28f31a1e2a47e2cafa7f41260780fd5f" prot="public" static="no">
        <name>NORMAL_I_WB_NT</name>
        <initializer>0x0C /* Normal, Inner Write-back non-transient */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="78" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="78" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a8dda4d3d5f372f8ef3070fb492448992" prot="public" static="no">
        <name>NORMAL_I_NON_C</name>
        <initializer>0x04 /* Normal, Inner Non-Cacheable  */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="79" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="79" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a08d01129e0f1606f274cccd64c8560ef" prot="public" static="no">
        <name>NORMAL_OUTER_INNER_WRITE_THROUGH_READ_ALLOCATE_NON_TRANS</name>
        <initializer>	((<ref refid="4_2cortex__r_2arm__mpu_8h_1a4720c776e51ea52fc8cfa2c1dc935d47" kindref="member">NORMAL_O_WT_NT</ref> | (<ref refid="4_2cortex__r_2arm__mpu_8h_1a8476bb45227afc0236bc9f427793d6a9" kindref="member">R_ALLOC_W_NON</ref> &lt;&lt; 4)) \
	 | \
	 (<ref refid="4_2cortex__r_2arm__mpu_8h_1a2d60ab7f15ac71d451a73758315eff07" kindref="member">NORMAL_I_WT_NT</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a8476bb45227afc0236bc9f427793d6a9" kindref="member">R_ALLOC_W_NON</ref>)) \</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="81" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="81" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1ad99764b02ad6122b1a952d0f4e79c37f" prot="public" static="no">
        <name>NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_TRANS</name>
        <initializer>	((<ref refid="4_2cortex__r_2arm__mpu_8h_1a7d87ec111ffd79cddb9ce9f23e9f20d9" kindref="member">NORMAL_O_WB_NT</ref> | (<ref refid="4_2cortex__r_2arm__mpu_8h_1a1815e3622467845af3b3083fa76f3314" kindref="member">R_ALLOC_W_ALLOC</ref> &lt;&lt; 4)) \
	 | \
	 (<ref refid="4_2cortex__r_2arm__mpu_8h_1a28f31a1e2a47e2cafa7f41260780fd5f" kindref="member">NORMAL_I_WB_NT</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a1815e3622467845af3b3083fa76f3314" kindref="member">R_ALLOC_W_ALLOC</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="86" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="86" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a45568f5e60950fbdb89b6e837b87aaac" prot="public" static="no">
        <name>NORMAL_OUTER_INNER_NON_CACHEABLE</name>
        <initializer>	((<ref refid="4_2cortex__r_2arm__mpu_8h_1ae36bc21dc922e88f8d5d4ff0657d80b6" kindref="member">NORMAL_O_NON_C</ref> | (<ref refid="4_2cortex__r_2arm__mpu_8h_1a1160c997a66c9fd58dbc3dcfd65982a8" kindref="member">R_NON_W_NON</ref> &lt;&lt; 4)) \
	 | \
	 (<ref refid="4_2cortex__r_2arm__mpu_8h_1a8dda4d3d5f372f8ef3070fb492448992" kindref="member">NORMAL_I_NON_C</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a1160c997a66c9fd58dbc3dcfd65982a8" kindref="member">R_NON_W_NON</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="91" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="91" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1acc7f5f300029c52f64a585be8c18876b" prot="public" static="no">
        <name>MPU_CACHE_ATTRIBUTES_FLASH</name>
        <initializer>	<ref refid="arm__mpu__v8m_8h_1a08d01129e0f1606f274cccd64c8560ef" kindref="member">NORMAL_OUTER_INNER_WRITE_THROUGH_READ_ALLOCATE_NON_TRANS</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="97" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="97" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1aaf4cfc11f9981eac67ea432c18edc384" prot="public" static="no">
        <name>MPU_CACHE_ATTRIBUTES_SRAM</name>
        <initializer>	<ref refid="arm__mpu__v8m_8h_1ad99764b02ad6122b1a952d0f4e79c37f" kindref="member">NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_TRANS</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="99" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="99" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a9637e9763b6b09741be5589eeceb3873" prot="public" static="no">
        <name>MPU_CACHE_ATTRIBUTES_SRAM_NOCACHE</name>
        <initializer>	<ref refid="arm__mpu__v8m_8h_1a45568f5e60950fbdb89b6e837b87aaac" kindref="member">NORMAL_OUTER_INNER_NON_CACHEABLE</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="101" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1ad384c906ae7e1f4841c8ea98754acc1c" prot="public" static="no">
        <name>MPU_MAIR_ATTR_FLASH</name>
        <initializer><ref refid="arm__mpu__v8m_8h_1acc7f5f300029c52f64a585be8c18876b" kindref="member">MPU_CACHE_ATTRIBUTES_FLASH</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="105" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="105" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1ab1521fd2deea0bd6b88c73aed7159f8a" prot="public" static="no">
        <name>MPU_MAIR_INDEX_FLASH</name>
        <initializer>0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="106" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="106" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1aca50d2bc85d65c0ad231ecd7deb40c50" prot="public" static="no">
        <name>MPU_MAIR_ATTR_SRAM</name>
        <initializer><ref refid="arm__mpu__v8m_8h_1aaf4cfc11f9981eac67ea432c18edc384" kindref="member">MPU_CACHE_ATTRIBUTES_SRAM</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="107" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="107" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a386bbcc650a8313774651212bda40d03" prot="public" static="no">
        <name>MPU_MAIR_INDEX_SRAM</name>
        <initializer>1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="108" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="108" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1ab6bce12dbd72d216cbb6bc748d801ce0" prot="public" static="no">
        <name>MPU_MAIR_ATTR_SRAM_NOCACHE</name>
        <initializer><ref refid="arm__mpu__v8m_8h_1a9637e9763b6b09741be5589eeceb3873" kindref="member">MPU_CACHE_ATTRIBUTES_SRAM_NOCACHE</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="109" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="109" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a03e37d7769647008655338fe8359d946" prot="public" static="no">
        <name>MPU_MAIR_INDEX_SRAM_NOCACHE</name>
        <initializer>2</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="110" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="110" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a6017a9ca9983921e946771ea57dc4201" prot="public" static="no">
        <name>REGION_RAM_ATTR</name>
        <param><defname>base</defname></param>
        <param><defname>size</defname></param>
        <initializer>	{\
		.rbar = <ref refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" kindref="member">NOT_EXEC</ref> | \
			<ref refid="4_2cortex__r_2arm__mpu_8h_1a8a5805b5b1a6ca5cf5f59b2874ec68d7" kindref="member">P_RW_U_NA_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a5c302dfed348f344a036701d4b9c7ec8" kindref="member">NON_SHAREABLE_Msk</ref>, /* AP, XN, SH */ \
		/* Cache-ability */ \
		.mair_idx = <ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref>, \
		.r_limit = <ref refid="arm__mpu__v8m_8h_1adc21e54d67b5ad7688c15784e8b0459c" kindref="member">REGION_LIMIT_ADDR</ref>(base, size),  /* Region Limit */ \
	}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="121" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a8b4189f8ce0221dc34b199f3961aaf66" prot="public" static="no">
        <name>REGION_RAM_NOCACHE_ATTR</name>
        <param><defname>base</defname></param>
        <param><defname>size</defname></param>
        <initializer>	{\
		.rbar = <ref refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" kindref="member">NOT_EXEC</ref> | \
			<ref refid="4_2cortex__r_2arm__mpu_8h_1a8a5805b5b1a6ca5cf5f59b2874ec68d7" kindref="member">P_RW_U_NA_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a5c302dfed348f344a036701d4b9c7ec8" kindref="member">NON_SHAREABLE_Msk</ref>, /* AP, XN, SH */ \
		/* Cache-ability */ \
		.mair_idx = <ref refid="4_2cortex__r_2arm__mpu_8h_1a03e37d7769647008655338fe8359d946" kindref="member">MPU_MAIR_INDEX_SRAM_NOCACHE</ref>, \
		.r_limit = <ref refid="arm__mpu__v8m_8h_1adc21e54d67b5ad7688c15784e8b0459c" kindref="member">REGION_LIMIT_ADDR</ref>(base, size),  /* Region Limit */ \
	}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="130" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="130" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a0293a2955ef2b9772d2ef4e1aaf9b24c" prot="public" static="no">
        <name>REGION_FLASH_ATTR</name>
        <param><defname>base</defname></param>
        <param><defname>size</defname></param>
        <initializer>	{\
		.rbar = <ref refid="arm__mpu__v8m_8h_1a35e3f724856c6947c52885def2e3c0d6" kindref="member">RO_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a5c302dfed348f344a036701d4b9c7ec8" kindref="member">NON_SHAREABLE_Msk</ref>, /* AP, XN, SH */ \
		/* Cache-ability */ \
		.mair_idx = <ref refid="4_2cortex__r_2arm__mpu_8h_1ab1521fd2deea0bd6b88c73aed7159f8a" kindref="member">MPU_MAIR_INDEX_FLASH</ref>, \
		.r_limit = <ref refid="arm__mpu__v8m_8h_1adc21e54d67b5ad7688c15784e8b0459c" kindref="member">REGION_LIMIT_ADDR</ref>(base, size),  /* Region Limit */ \
	}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="151" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="151" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a9b7cc3c51f518517031d76807470aa10" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RW_U_RW</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1adc9ba826d1bf9a013724b7a24e9535db" kindref="member">P_RW_U_RW_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" kindref="member">NOT_EXEC</ref>), <ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="190" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="190" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a3c52d13e42a66beb72d088ac56388951" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RW_U_NA</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1a8a5805b5b1a6ca5cf5f59b2874ec68d7" kindref="member">P_RW_U_NA_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" kindref="member">NOT_EXEC</ref>), <ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="192" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="192" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a708338371e91b5a3f2d44f9ae48849db" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RO_U_RO</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1a4ec38b9015a95b2aafca5e9aa35f1f46" kindref="member">P_RO_U_RO_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" kindref="member">NOT_EXEC</ref>), <ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="194" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="194" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a706eaa9c515f1cc859d97ef8455b2f2f" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RO_U_NA</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1aeec24407a5fffaf967a841a26ccf46ed" kindref="member">P_RO_U_NA_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" kindref="member">NOT_EXEC</ref>), <ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="196" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="196" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a29db5fb48087c0cae596ff212989ed24" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RWX_U_RWX</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1adc9ba826d1bf9a013724b7a24e9535db" kindref="member">P_RW_U_RW_Msk</ref>), <ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="200" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="200" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a78f9b21aa8b5c894db28328f5a1e2641" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RX_U_RX</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1a4ec38b9015a95b2aafca5e9aa35f1f46" kindref="member">P_RO_U_RO_Msk</ref>), <ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="202" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="202" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a7879968909ce2f0e33763ae1e2fc9d84" prot="public" static="no">
        <name>K_MEM_PARTITION_IS_WRITABLE</name>
        <param><defname>attr</defname></param>
        <initializer>	({ \
		int __is_writable__; \
		switch (attr.rbar &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1a76c759e3484530af0b2806ecf0018f75" kindref="member">MPU_RBAR_AP_Msk</ref>) { \
		case P_RW_U_RW_Msk: \
		case P_RW_U_NA_Msk: \
			__is_writable__ = 1; \
			break; \
		default: \
			__is_writable__ = 0; \
		} \
		__is_writable__; \
	})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="213" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="213" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1ab6fb9b9c6c1c968a11ae80bfd70fec26" prot="public" static="no">
        <name>K_MEM_PARTITION_IS_EXECUTABLE</name>
        <param><defname>attr</defname></param>
        <initializer>	(!((attr.rbar) &amp; (<ref refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" kindref="member">NOT_EXEC</ref>)))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="236" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="236" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1afb811f7933ed0147b255c170427e0fb6" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RW_U_RW_NOCACHE</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1adc9ba826d1bf9a013724b7a24e9535db" kindref="member">P_RW_U_RW_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" kindref="member">NOT_EXEC</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1aa4f924c424fc141ffa32a9b5c1180d56" kindref="member">OUTER_SHAREABLE_Msk</ref>), \
		<ref refid="4_2cortex__r_2arm__mpu_8h_1a03e37d7769647008655338fe8359d946" kindref="member">MPU_MAIR_INDEX_SRAM_NOCACHE</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="242" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="242" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a8c982ab9a12ea1da0b7505c915832e89" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RW_U_NA_NOCACHE</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1a8a5805b5b1a6ca5cf5f59b2874ec68d7" kindref="member">P_RW_U_NA_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" kindref="member">NOT_EXEC</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1aa4f924c424fc141ffa32a9b5c1180d56" kindref="member">OUTER_SHAREABLE_Msk</ref>), \
		<ref refid="4_2cortex__r_2arm__mpu_8h_1a03e37d7769647008655338fe8359d946" kindref="member">MPU_MAIR_INDEX_SRAM_NOCACHE</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="245" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="245" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a840d782e977d03ed4f9ca5858f61d1a5" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RO_U_RO_NOCACHE</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1a4ec38b9015a95b2aafca5e9aa35f1f46" kindref="member">P_RO_U_RO_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" kindref="member">NOT_EXEC</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1aa4f924c424fc141ffa32a9b5c1180d56" kindref="member">OUTER_SHAREABLE_Msk</ref>), \
		<ref refid="4_2cortex__r_2arm__mpu_8h_1a03e37d7769647008655338fe8359d946" kindref="member">MPU_MAIR_INDEX_SRAM_NOCACHE</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="248" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="248" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1ae47c158f93de002298e0c46a47c6337e" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RO_U_NA_NOCACHE</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1aeec24407a5fffaf967a841a26ccf46ed" kindref="member">P_RO_U_NA_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" kindref="member">NOT_EXEC</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1aa4f924c424fc141ffa32a9b5c1180d56" kindref="member">OUTER_SHAREABLE_Msk</ref>), \
		<ref refid="4_2cortex__r_2arm__mpu_8h_1a03e37d7769647008655338fe8359d946" kindref="member">MPU_MAIR_INDEX_SRAM_NOCACHE</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="251" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="251" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a5bcd5603dda3c2825a0eca8a7d994d83" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RWX_U_RWX_NOCACHE</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1adc9ba826d1bf9a013724b7a24e9535db" kindref="member">P_RW_U_RW_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1aa4f924c424fc141ffa32a9b5c1180d56" kindref="member">OUTER_SHAREABLE_Msk</ref>), <ref refid="4_2cortex__r_2arm__mpu_8h_1a03e37d7769647008655338fe8359d946" kindref="member">MPU_MAIR_INDEX_SRAM_NOCACHE</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="256" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="256" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arm__mpu__v8m_8h_1a0b22795be27057cc03e6f49d1e1e455d" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RX_U_RX_NOCACHE</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1a4ec38b9015a95b2aafca5e9aa35f1f46" kindref="member">P_RO_U_RO_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1aa4f924c424fc141ffa32a9b5c1180d56" kindref="member">OUTER_SHAREABLE_Msk</ref>), <ref refid="4_2cortex__r_2arm__mpu_8h_1a03e37d7769647008655338fe8359d946" kindref="member">MPU_MAIR_INDEX_SRAM_NOCACHE</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="258" column="9" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="258" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="typedef">
      <memberdef kind="typedef" id="arm__mpu__v8m_8h_1a1bf1c09c9012aa693f7ce40b7af2dae6" prot="public" static="no">
        <type>struct <ref refid="structarm__mpu__region__attr" kindref="compound">arm_mpu_region_attr</ref></type>
        <definition>typedef struct arm_mpu_region_attr arm_mpu_region_attr_t</definition>
        <argsstring></argsstring>
        <name>arm_mpu_region_attr_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" line="170" column="34" bodyfile="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h" bodystart="170" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2018<sp/>Linaro<sp/>Limited.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2018<sp/>Nordic<sp/>Semiconductor<sp/>ASA.</highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>SPDX-License-Identifier:<sp/>Apache-2.0</highlight></codeline>
<codeline lineno="6"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="7"><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>_ASMLANGUAGE</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight></codeline>
<codeline lineno="10"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;<ref refid="cortex__m_2cmsis_8h" kindref="compound">arch/arm/aarch32/cortex_m/cmsis.h</ref>&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="11"><highlight class="normal"></highlight></codeline>
<codeline lineno="12"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Convenience<sp/>macros<sp/>to<sp/>represent<sp/>the<sp/>ARMv8-M-specific</highlight></codeline>
<codeline lineno="13"><highlight class="comment"><sp/>*<sp/>configuration<sp/>for<sp/>memory<sp/>access<sp/>permission<sp/>and</highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/>cache-ability<sp/>attribution.</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="16"><highlight class="normal"></highlight></codeline>
<codeline lineno="17"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Privileged<sp/>No<sp/>Access,<sp/>Unprivileged<sp/>No<sp/>Access<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18"><highlight class="normal"></highlight><highlight class="comment">/*#define<sp/>NO_ACCESS<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="19"><highlight class="normal"></highlight><highlight class="comment">/*#define<sp/>NO_ACCESS_Msk<sp/><sp/><sp/>((NO_ACCESS<sp/>&lt;&lt;<sp/>MPU_RASR_AP_Pos)<sp/>&amp;<sp/>MPU_RASR_AP_Msk)<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="20"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Privileged<sp/>No<sp/>Access,<sp/>Unprivileged<sp/>No<sp/>Access<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21"><highlight class="normal"></highlight><highlight class="comment">/*#define<sp/>P_NA_U_NA<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="22"><highlight class="normal"></highlight><highlight class="comment">/*#define<sp/>P_NA_U_NA_Msk<sp/><sp/><sp/>((P_NA_U_NA<sp/>&lt;&lt;<sp/>MPU_RASR_AP_Pos)<sp/>&amp;<sp/>MPU_RASR_AP_Msk)<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="23"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Privileged<sp/>Read<sp/>Write,<sp/>Unprivileged<sp/>No<sp/>Access<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24" refid="arm__mpu__v8m_8h_1a6632f2c0eba4d5aee046a86258100215" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RW_U_NA<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25" refid="arm__mpu__v8m_8h_1a8a5805b5b1a6ca5cf5f59b2874ec68d7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RW_U_NA_Msk<sp/><sp/><sp/>((P_RW_U_NA<sp/>&lt;&lt;<sp/>MPU_RBAR_AP_Pos)<sp/>&amp;<sp/>MPU_RBAR_AP_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="26"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Privileged<sp/>Read<sp/>Write,<sp/>Unprivileged<sp/>Read<sp/>Only<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="27"><highlight class="normal"></highlight><highlight class="comment">/*#define<sp/>P_RW_U_RO<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="28"><highlight class="normal"></highlight><highlight class="comment">/*#define<sp/>P_RW_U_RO_Msk<sp/><sp/><sp/>((P_RW_U_RO<sp/>&lt;&lt;<sp/>MPU_RASR_AP_Pos)<sp/>&amp;<sp/>MPU_RASR_AP_Msk)*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="29"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Privileged<sp/>Read<sp/>Write,<sp/>Unprivileged<sp/>Read<sp/>Write<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30" refid="arm__mpu__v8m_8h_1a8faee650ae8cc79e1d3605f251c3df34" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RW_U_RW<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="31" refid="arm__mpu__v8m_8h_1adc9ba826d1bf9a013724b7a24e9535db" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RW_U_RW_Msk<sp/><sp/><sp/>((P_RW_U_RW<sp/>&lt;&lt;<sp/>MPU_RBAR_AP_Pos)<sp/>&amp;<sp/>MPU_RBAR_AP_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="32"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Privileged<sp/>Read<sp/>Write,<sp/>Unprivileged<sp/>Read<sp/>Write<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33" refid="arm__mpu__v8m_8h_1a4da15c917ab4e26cd3e5e39dbec83000" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>FULL_ACCESS<sp/><sp/><sp/><sp/><sp/>0x1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="34" refid="arm__mpu__v8m_8h_1a1da8e3113a0446b3d2acbe78b4e40b0c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>FULL_ACCESS_Msk<sp/>((FULL_ACCESS<sp/>&lt;&lt;<sp/>MPU_RBAR_AP_Pos)<sp/>&amp;<sp/>MPU_RBAR_AP_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="35"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Privileged<sp/>Read<sp/>Only,<sp/>Unprivileged<sp/>No<sp/>Access<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="36" refid="arm__mpu__v8m_8h_1ad3012e82dde223bbe84c9e4d7c46e7fd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RO_U_NA<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x2</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="37" refid="arm__mpu__v8m_8h_1aeec24407a5fffaf967a841a26ccf46ed" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RO_U_NA_Msk<sp/><sp/><sp/>((P_RO_U_NA<sp/>&lt;&lt;<sp/>MPU_RBAR_AP_Pos)<sp/>&amp;<sp/>MPU_RBAR_AP_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="38"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Privileged<sp/>Read<sp/>Only,<sp/>Unprivileged<sp/>Read<sp/>Only<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="39" refid="arm__mpu__v8m_8h_1a75fd88fb93da28e84017d4ba6fcb4211" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RO_U_RO<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x3</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40" refid="arm__mpu__v8m_8h_1a4ec38b9015a95b2aafca5e9aa35f1f46" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RO_U_RO_Msk<sp/><sp/><sp/>((P_RO_U_RO<sp/>&lt;&lt;<sp/>MPU_RBAR_AP_Pos)<sp/>&amp;<sp/>MPU_RBAR_AP_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Privileged<sp/>Read<sp/>Only,<sp/>Unprivileged<sp/>Read<sp/>Only<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42" refid="arm__mpu__v8m_8h_1a628642b04c07236ae1e986c248a79ae5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RO<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x3</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43" refid="arm__mpu__v8m_8h_1a35e3f724856c6947c52885def2e3c0d6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RO_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((RO<sp/>&lt;&lt;<sp/>MPU_RBAR_AP_Pos)<sp/>&amp;<sp/>MPU_RBAR_AP_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal"></highlight></codeline>
<codeline lineno="45"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Attribute<sp/>flag<sp/>for<sp/>not-allowing<sp/>execution<sp/>(eXecute<sp/>Never)<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="46" refid="arm__mpu__v8m_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NOT_EXEC<sp/>MPU_RBAR_XN_Msk</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="47"><highlight class="normal"></highlight></codeline>
<codeline lineno="48"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Attribute<sp/>flags<sp/>for<sp/>share-ability<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49" refid="arm__mpu__v8m_8h_1ad2047a4b8dae13c488a331b1691000b5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NON_SHAREABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50" refid="arm__mpu__v8m_8h_1a5c302dfed348f344a036701d4b9c7ec8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NON_SHAREABLE_Msk<sp/>\</highlight></codeline>
<codeline lineno="51"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((NON_SHAREABLE<sp/>&lt;&lt;<sp/>MPU_RBAR_SH_Pos)<sp/>&amp;<sp/>MPU_RBAR_SH_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="52" refid="arm__mpu__v8m_8h_1a6d48175f63f47fcbe1fedbbdfcd56a85" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OUTER_SHAREABLE<sp/>0x2</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53" refid="arm__mpu__v8m_8h_1aa4f924c424fc141ffa32a9b5c1180d56" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OUTER_SHAREABLE_Msk<sp/>\</highlight></codeline>
<codeline lineno="54"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((OUTER_SHAREABLE<sp/>&lt;&lt;<sp/>MPU_RBAR_SH_Pos)<sp/>&amp;<sp/>MPU_RBAR_SH_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="55" refid="arm__mpu__v8m_8h_1a8c245b5c485b439790459255fc645131" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>INNER_SHAREABLE<sp/>0x3</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="56" refid="arm__mpu__v8m_8h_1ab0d195350222b02d2d83ecd94a9ca395" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>INNER_SHAREABLE_Msk<sp/>\</highlight></codeline>
<codeline lineno="57"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((INNER_SHAREABLE<sp/>&lt;&lt;<sp/>MPU_RBAR_SH_Pos)<sp/>&amp;<sp/>MPU_RBAR_SH_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="58"><highlight class="normal"></highlight></codeline>
<codeline lineno="59"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Helper<sp/>define<sp/>to<sp/>calculate<sp/>the<sp/>region<sp/>limit<sp/>address.<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60" refid="arm__mpu__v8m_8h_1adc21e54d67b5ad7688c15784e8b0459c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>REGION_LIMIT_ADDR(base,<sp/>size)<sp/>\</highlight></codeline>
<codeline lineno="61"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((base<sp/>&amp;<sp/>MPU_RBAR_BASE_Msk)<sp/>+<sp/>size<sp/>-<sp/>1)<sp/>&amp;<sp/>MPU_RLAR_LIMIT_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="62"><highlight class="normal"></highlight></codeline>
<codeline lineno="63"><highlight class="normal"></highlight></codeline>
<codeline lineno="64"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Attribute<sp/>flags<sp/>for<sp/>cache-ability<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="65"><highlight class="normal"></highlight></codeline>
<codeline lineno="66"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Read/Write<sp/>Allocation<sp/>Configurations<sp/>for<sp/>Cacheable<sp/>Memory<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="67" refid="arm__mpu__v8m_8h_1a1160c997a66c9fd58dbc3dcfd65982a8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>R_NON_W_NON<sp/><sp/><sp/><sp/><sp/>0x0<sp/></highlight><highlight class="comment">/*<sp/>Do<sp/>not<sp/>allocate<sp/>Read/Write<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="68" refid="arm__mpu__v8m_8h_1a0696dfbe29563622fe76970f9d146ff5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>R_NON_W_ALLOC<sp/><sp/><sp/>0x1<sp/></highlight><highlight class="comment">/*<sp/>Do<sp/>not<sp/>allocate<sp/>Read,<sp/>Allocate<sp/>Write<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69" refid="arm__mpu__v8m_8h_1a8476bb45227afc0236bc9f427793d6a9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>R_ALLOC_W_NON<sp/><sp/><sp/>0x2<sp/></highlight><highlight class="comment">/*<sp/>Allocate<sp/>Read,<sp/>Do<sp/>not<sp/>allocate<sp/>Write<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="70" refid="arm__mpu__v8m_8h_1a1815e3622467845af3b3083fa76f3314" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>R_ALLOC_W_ALLOC<sp/>0x3<sp/></highlight><highlight class="comment">/*<sp/>Allocate<sp/>Read/Write<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="71"><highlight class="normal"></highlight></codeline>
<codeline lineno="72"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Memory<sp/>Attributes<sp/>for<sp/>Normal<sp/>Memory<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="73" refid="arm__mpu__v8m_8h_1a4720c776e51ea52fc8cfa2c1dc935d47" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_O_WT_NT<sp/><sp/>0x80<sp/></highlight><highlight class="comment">/*<sp/>Normal,<sp/>Outer<sp/>Write-through<sp/>non-transient<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="74" refid="arm__mpu__v8m_8h_1a7d87ec111ffd79cddb9ce9f23e9f20d9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_O_WB_NT<sp/><sp/>0xC0<sp/></highlight><highlight class="comment">/*<sp/>Normal,<sp/>Outer<sp/>Write-back<sp/>non-transient<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="75" refid="arm__mpu__v8m_8h_1ae36bc21dc922e88f8d5d4ff0657d80b6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_O_NON_C<sp/><sp/>0x40<sp/></highlight><highlight class="comment">/*<sp/>Normal,<sp/>Outer<sp/>Non-Cacheable<sp/><sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="76"><highlight class="normal"></highlight></codeline>
<codeline lineno="77" refid="arm__mpu__v8m_8h_1a2d60ab7f15ac71d451a73758315eff07" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_I_WT_NT<sp/><sp/>0x08<sp/></highlight><highlight class="comment">/*<sp/>Normal,<sp/>Inner<sp/>Write-through<sp/>non-transient<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="78" refid="arm__mpu__v8m_8h_1a28f31a1e2a47e2cafa7f41260780fd5f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_I_WB_NT<sp/><sp/>0x0C<sp/></highlight><highlight class="comment">/*<sp/>Normal,<sp/>Inner<sp/>Write-back<sp/>non-transient<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="79" refid="arm__mpu__v8m_8h_1a8dda4d3d5f372f8ef3070fb492448992" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_I_NON_C<sp/><sp/>0x04<sp/></highlight><highlight class="comment">/*<sp/>Normal,<sp/>Inner<sp/>Non-Cacheable<sp/><sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="80"><highlight class="normal"></highlight></codeline>
<codeline lineno="81" refid="arm__mpu__v8m_8h_1a08d01129e0f1606f274cccd64c8560ef" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_OUTER_INNER_WRITE_THROUGH_READ_ALLOCATE_NON_TRANS<sp/>\</highlight></codeline>
<codeline lineno="82"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((NORMAL_O_WT_NT<sp/>|<sp/>(R_ALLOC_W_NON<sp/>&lt;&lt;<sp/>4))<sp/>\</highlight></codeline>
<codeline lineno="83"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|<sp/>\</highlight></codeline>
<codeline lineno="84"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(NORMAL_I_WT_NT<sp/>|<sp/>R_ALLOC_W_NON))<sp/>\</highlight></codeline>
<codeline lineno="85"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="86" refid="arm__mpu__v8m_8h_1ad99764b02ad6122b1a952d0f4e79c37f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_TRANS<sp/>\</highlight></codeline>
<codeline lineno="87"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((NORMAL_O_WB_NT<sp/>|<sp/>(R_ALLOC_W_ALLOC<sp/>&lt;&lt;<sp/>4))<sp/>\</highlight></codeline>
<codeline lineno="88"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|<sp/>\</highlight></codeline>
<codeline lineno="89"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(NORMAL_I_WB_NT<sp/>|<sp/>R_ALLOC_W_ALLOC))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="90"><highlight class="normal"></highlight></codeline>
<codeline lineno="91" refid="arm__mpu__v8m_8h_1a45568f5e60950fbdb89b6e837b87aaac" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_OUTER_INNER_NON_CACHEABLE<sp/>\</highlight></codeline>
<codeline lineno="92"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((NORMAL_O_NON_C<sp/>|<sp/>(R_NON_W_NON<sp/>&lt;&lt;<sp/>4))<sp/>\</highlight></codeline>
<codeline lineno="93"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|<sp/>\</highlight></codeline>
<codeline lineno="94"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(NORMAL_I_NON_C<sp/>|<sp/>R_NON_W_NON))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="95"><highlight class="normal"></highlight></codeline>
<codeline lineno="96"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Common<sp/>cache-ability<sp/>configuration<sp/>for<sp/>Flash,<sp/>SRAM<sp/>regions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="97" refid="arm__mpu__v8m_8h_1acc7f5f300029c52f64a585be8c18876b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_CACHE_ATTRIBUTES_FLASH<sp/>\</highlight></codeline>
<codeline lineno="98"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>NORMAL_OUTER_INNER_WRITE_THROUGH_READ_ALLOCATE_NON_TRANS</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="99" refid="arm__mpu__v8m_8h_1aaf4cfc11f9981eac67ea432c18edc384" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_CACHE_ATTRIBUTES_SRAM<sp/>\</highlight></codeline>
<codeline lineno="100"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_TRANS</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="101" refid="arm__mpu__v8m_8h_1a9637e9763b6b09741be5589eeceb3873" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_CACHE_ATTRIBUTES_SRAM_NOCACHE<sp/>\</highlight></codeline>
<codeline lineno="102"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>NORMAL_OUTER_INNER_NON_CACHEABLE</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="103"><highlight class="normal"></highlight></codeline>
<codeline lineno="104"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Global<sp/>MAIR<sp/>configurations<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="105" refid="arm__mpu__v8m_8h_1ad384c906ae7e1f4841c8ea98754acc1c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_ATTR_FLASH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>MPU_CACHE_ATTRIBUTES_FLASH</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="106" refid="arm__mpu__v8m_8h_1ab1521fd2deea0bd6b88c73aed7159f8a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_INDEX_FLASH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="107" refid="arm__mpu__v8m_8h_1aca50d2bc85d65c0ad231ecd7deb40c50" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_ATTR_SRAM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>MPU_CACHE_ATTRIBUTES_SRAM</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="108" refid="arm__mpu__v8m_8h_1a386bbcc650a8313774651212bda40d03" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_INDEX_SRAM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="109" refid="arm__mpu__v8m_8h_1ab6bce12dbd72d216cbb6bc748d801ce0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_ATTR_SRAM_NOCACHE<sp/><sp/>MPU_CACHE_ATTRIBUTES_SRAM_NOCACHE</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="110" refid="arm__mpu__v8m_8h_1a03e37d7769647008655338fe8359d946" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_INDEX_SRAM_NOCACHE<sp/>2</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="111"><highlight class="normal"></highlight></codeline>
<codeline lineno="112"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Some<sp/>helper<sp/>defines<sp/>for<sp/>common<sp/>regions.</highlight></codeline>
<codeline lineno="113"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="114"><highlight class="comment"><sp/>*<sp/>Note<sp/>that<sp/>the<sp/>ARMv8-M<sp/>MPU<sp/>architecture<sp/>requires<sp/>that<sp/>the</highlight></codeline>
<codeline lineno="115"><highlight class="comment"><sp/>*<sp/>enabled<sp/>MPU<sp/>regions<sp/>are<sp/>non-overlapping.<sp/>Therefore,<sp/>it<sp/>is</highlight></codeline>
<codeline lineno="116"><highlight class="comment"><sp/>*<sp/>recommended<sp/>to<sp/>use<sp/>these<sp/>helper<sp/>defines<sp/>only<sp/>for<sp/>configuring</highlight></codeline>
<codeline lineno="117"><highlight class="comment"><sp/>*<sp/>fixed<sp/>MPU<sp/>regions<sp/>at<sp/>build-time<sp/>(i.e.<sp/>regions<sp/>that<sp/>are<sp/>not</highlight></codeline>
<codeline lineno="118"><highlight class="comment"><sp/>*<sp/>expected<sp/>to<sp/>be<sp/>re-programmed<sp/>or<sp/>re-adjusted<sp/>at<sp/>run-time<sp/>so</highlight></codeline>
<codeline lineno="119"><highlight class="comment"><sp/>*<sp/>that<sp/>they<sp/>do<sp/>not<sp/>overlap<sp/>with<sp/>other<sp/>MPU<sp/>regions).</highlight></codeline>
<codeline lineno="120"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="121" refid="arm__mpu__v8m_8h_1a6017a9ca9983921e946771ea57dc4201" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>REGION_RAM_ATTR(base,<sp/>size)<sp/>\</highlight></codeline>
<codeline lineno="122"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{\</highlight></codeline>
<codeline lineno="123"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.rbar<sp/>=<sp/>NOT_EXEC<sp/>|<sp/>\</highlight></codeline>
<codeline lineno="124"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>P_RW_U_NA_Msk<sp/>|<sp/>NON_SHAREABLE_Msk,<sp/></highlight><highlight class="comment">/*<sp/>AP,<sp/>XN,<sp/>SH<sp/>*/</highlight><highlight class="preprocessor"><sp/>\</highlight></codeline>
<codeline lineno="125"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Cache-ability<sp/>*/</highlight><highlight class="preprocessor"><sp/>\</highlight></codeline>
<codeline lineno="126"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.mair_idx<sp/>=<sp/>MPU_MAIR_INDEX_SRAM,<sp/>\</highlight></codeline>
<codeline lineno="127"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.r_limit<sp/>=<sp/>REGION_LIMIT_ADDR(base,<sp/>size),<sp/><sp/></highlight><highlight class="comment">/*<sp/>Region<sp/>Limit<sp/>*/</highlight><highlight class="preprocessor"><sp/>\</highlight></codeline>
<codeline lineno="128"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="129"><highlight class="normal"></highlight></codeline>
<codeline lineno="130" refid="arm__mpu__v8m_8h_1a8b4189f8ce0221dc34b199f3961aaf66" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>REGION_RAM_NOCACHE_ATTR(base,<sp/>size)<sp/>\</highlight></codeline>
<codeline lineno="131"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{\</highlight></codeline>
<codeline lineno="132"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.rbar<sp/>=<sp/>NOT_EXEC<sp/>|<sp/>\</highlight></codeline>
<codeline lineno="133"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>P_RW_U_NA_Msk<sp/>|<sp/>NON_SHAREABLE_Msk,<sp/></highlight><highlight class="comment">/*<sp/>AP,<sp/>XN,<sp/>SH<sp/>*/</highlight><highlight class="preprocessor"><sp/>\</highlight></codeline>
<codeline lineno="134"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Cache-ability<sp/>*/</highlight><highlight class="preprocessor"><sp/>\</highlight></codeline>
<codeline lineno="135"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.mair_idx<sp/>=<sp/>MPU_MAIR_INDEX_SRAM_NOCACHE,<sp/>\</highlight></codeline>
<codeline lineno="136"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.r_limit<sp/>=<sp/>REGION_LIMIT_ADDR(base,<sp/>size),<sp/><sp/></highlight><highlight class="comment">/*<sp/>Region<sp/>Limit<sp/>*/</highlight><highlight class="preprocessor"><sp/>\</highlight></codeline>
<codeline lineno="137"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="138"><highlight class="normal"></highlight></codeline>
<codeline lineno="139"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(CONFIG_MPU_ALLOW_FLASH_WRITE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="140"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Note<sp/>that<sp/>the<sp/>access<sp/>permissions<sp/>allow<sp/>for<sp/>un-privileged<sp/>writes,<sp/>contrary</highlight></codeline>
<codeline lineno="141"><highlight class="comment"><sp/>*<sp/>to<sp/>ARMv7-M<sp/>where<sp/>un-privileged<sp/>code<sp/>has<sp/>Read-Only<sp/>permissions.</highlight></codeline>
<codeline lineno="142"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="143"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>REGION_FLASH_ATTR(base,<sp/>size)<sp/>\</highlight></codeline>
<codeline lineno="144"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{\</highlight></codeline>
<codeline lineno="145"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.rbar<sp/>=<sp/>P_RW_U_RW_Msk<sp/>|<sp/>NON_SHAREABLE_Msk,<sp/></highlight><highlight class="comment">/*<sp/>AP,<sp/>XN,<sp/>SH<sp/>*/</highlight><highlight class="preprocessor"><sp/>\</highlight></codeline>
<codeline lineno="146"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Cache-ability<sp/>*/</highlight><highlight class="preprocessor"><sp/>\</highlight></codeline>
<codeline lineno="147"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.mair_idx<sp/>=<sp/>MPU_MAIR_INDEX_FLASH,<sp/>\</highlight></codeline>
<codeline lineno="148"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.r_limit<sp/>=<sp/>REGION_LIMIT_ADDR(base,<sp/>size),<sp/><sp/></highlight><highlight class="comment">/*<sp/>Region<sp/>Limit<sp/>*/</highlight><highlight class="preprocessor"><sp/>\</highlight></codeline>
<codeline lineno="149"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="150"><highlight class="normal"></highlight><highlight class="preprocessor">#else<sp/></highlight><highlight class="comment">/*<sp/>CONFIG_MPU_ALLOW_FLASH_WRITE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="151" refid="arm__mpu__v8m_8h_1a0293a2955ef2b9772d2ef4e1aaf9b24c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>REGION_FLASH_ATTR(base,<sp/>size)<sp/>\</highlight></codeline>
<codeline lineno="152"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{\</highlight></codeline>
<codeline lineno="153"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.rbar<sp/>=<sp/>RO_Msk<sp/>|<sp/>NON_SHAREABLE_Msk,<sp/></highlight><highlight class="comment">/*<sp/>AP,<sp/>XN,<sp/>SH<sp/>*/</highlight><highlight class="preprocessor"><sp/>\</highlight></codeline>
<codeline lineno="154"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Cache-ability<sp/>*/</highlight><highlight class="preprocessor"><sp/>\</highlight></codeline>
<codeline lineno="155"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.mair_idx<sp/>=<sp/>MPU_MAIR_INDEX_FLASH,<sp/>\</highlight></codeline>
<codeline lineno="156"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.r_limit<sp/>=<sp/>REGION_LIMIT_ADDR(base,<sp/>size),<sp/><sp/></highlight><highlight class="comment">/*<sp/>Region<sp/>Limit<sp/>*/</highlight><highlight class="preprocessor"><sp/>\</highlight></codeline>
<codeline lineno="157"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="158"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>CONFIG_MPU_ALLOW_FLASH_WRITE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="159"><highlight class="normal"></highlight></codeline>
<codeline lineno="160"><highlight class="normal"></highlight></codeline>
<codeline lineno="161"><highlight class="normal"></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structarm__mpu__region__attr" kindref="compound">arm_mpu_region_attr</ref><sp/>{</highlight></codeline>
<codeline lineno="162"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Attributes<sp/>belonging<sp/>to<sp/>RBAR<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="163" refid="structarm__mpu__region__attr_1a02565921f84b5f03f9f86c67a935b17a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a3cb4a16b0e8d6af0af86d4fd6ba5fd9d" kindref="member">uint8_t</ref><sp/><ref refid="structarm__mpu__region__attr_1a02565921f84b5f03f9f86c67a935b17a" kindref="member">rbar</ref>:<sp/>5;</highlight></codeline>
<codeline lineno="164"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>MAIR<sp/>index<sp/>for<sp/>attribute<sp/>indirection<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="165" refid="structarm__mpu__region__attr_1a791b4f41df0ed0cb3eb5e69d944f038e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a3cb4a16b0e8d6af0af86d4fd6ba5fd9d" kindref="member">uint8_t</ref><sp/><ref refid="structarm__mpu__region__attr_1a791b4f41df0ed0cb3eb5e69d944f038e" kindref="member">mair_idx</ref>:<sp/>3;</highlight></codeline>
<codeline lineno="166"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Region<sp/>Limit<sp/>Address<sp/>value<sp/>to<sp/>be<sp/>written<sp/>to<sp/>the<sp/>RLAR<sp/>register.<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="167" refid="structarm__mpu__region__attr_1a77b05b42da47d398373dd747112def37" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a0a8582351ac627ee8bde2973c825e47f" kindref="member">uint32_t</ref><sp/><ref refid="structarm__mpu__region__attr_1a77b05b42da47d398373dd747112def37" kindref="member">r_limit</ref>;</highlight></codeline>
<codeline lineno="168"><highlight class="normal">};</highlight></codeline>
<codeline lineno="169"><highlight class="normal"></highlight></codeline>
<codeline lineno="170" refid="arm__mpu__v8m_8h_1a1bf1c09c9012aa693f7ce40b7af2dae6" refkind="member"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structarm__mpu__region__attr" kindref="compound">arm_mpu_region_attr</ref><sp/><ref refid="structarm__mpu__region__attr" kindref="compound">arm_mpu_region_attr_t</ref>;</highlight></codeline>
<codeline lineno="171"><highlight class="normal"></highlight></codeline>
<codeline lineno="172"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Typedef<sp/>for<sp/>the<sp/>k_mem_partition<sp/>attribute<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="173"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="174" refid="structk__mem__partition__attr__t_1a015f590fd186c7042386cbcce25b134f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a5debae8b2a1ec20a6694c0c443ee399e" kindref="member">uint16_t</ref><sp/><ref refid="structk__mem__partition__attr__t_1a015f590fd186c7042386cbcce25b134f" kindref="member">rbar</ref>;</highlight></codeline>
<codeline lineno="175" refid="structk__mem__partition__attr__t_1acf7bbe6773a1273b29df31618602ed3c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a5debae8b2a1ec20a6694c0c443ee399e" kindref="member">uint16_t</ref><sp/><ref refid="structk__mem__partition__attr__t_1acf7bbe6773a1273b29df31618602ed3c" kindref="member">mair_idx</ref>;</highlight></codeline>
<codeline lineno="176"><highlight class="normal">}<sp/><ref refid="arc_2arch_8h_1a58f790e348e5e1c4a3962a134cfb505f" kindref="member">k_mem_partition_attr_t</ref>;</highlight></codeline>
<codeline lineno="177"><highlight class="normal"></highlight></codeline>
<codeline lineno="178"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Kernel<sp/>macros<sp/>for<sp/>memory<sp/>attribution</highlight></codeline>
<codeline lineno="179"><highlight class="comment"><sp/>*<sp/>(access<sp/>permissions<sp/>and<sp/>cache-ability).</highlight></codeline>
<codeline lineno="180"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="181"><highlight class="comment"><sp/>*<sp/>The<sp/>macros<sp/>are<sp/>to<sp/>be<sp/>stored<sp/>in<sp/>k_mem_partition_attr_t</highlight></codeline>
<codeline lineno="182"><highlight class="comment"><sp/>*<sp/>objects.<sp/>The<sp/>format<sp/>of<sp/>a<sp/>k_mem_partition_attr_t<sp/>object</highlight></codeline>
<codeline lineno="183"><highlight class="comment"><sp/>*<sp/>is<sp/>as<sp/>follows:<sp/>field<sp/>&lt;rbar&gt;<sp/>contains<sp/>a<sp/>direct<sp/>mapping</highlight></codeline>
<codeline lineno="184"><highlight class="comment"><sp/>*<sp/>of<sp/>the<sp/>&lt;XN&gt;<sp/>and<sp/>&lt;AP&gt;<sp/>bit-fields<sp/>of<sp/>the<sp/>RBAR<sp/>register;</highlight></codeline>
<codeline lineno="185"><highlight class="comment"><sp/>*<sp/>field<sp/>&lt;mair_idx&gt;<sp/>contains<sp/>a<sp/>direct<sp/>mapping<sp/>of<sp/>AttrIdx</highlight></codeline>
<codeline lineno="186"><highlight class="comment"><sp/>*<sp/>bit-field,<sp/>stored<sp/>in<sp/>RLAR<sp/>register.</highlight></codeline>
<codeline lineno="187"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="188"><highlight class="normal"></highlight></codeline>
<codeline lineno="189"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Read-Write<sp/>access<sp/>permission<sp/>attributes<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="190" refid="arm__mpu__v8m_8h_1a9b7cc3c51f518517031d76807470aa10" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RW_U_RW<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="191"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RW_U_RW_Msk<sp/>|<sp/>NOT_EXEC),<sp/>MPU_MAIR_INDEX_SRAM})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="192" refid="arm__mpu__v8m_8h_1a3c52d13e42a66beb72d088ac56388951" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RW_U_NA<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="193"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RW_U_NA_Msk<sp/>|<sp/>NOT_EXEC),<sp/>MPU_MAIR_INDEX_SRAM})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="194" refid="arm__mpu__v8m_8h_1a708338371e91b5a3f2d44f9ae48849db" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RO_U_RO<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="195"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RO_U_RO_Msk<sp/>|<sp/>NOT_EXEC),<sp/>MPU_MAIR_INDEX_SRAM})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="196" refid="arm__mpu__v8m_8h_1a706eaa9c515f1cc859d97ef8455b2f2f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RO_U_NA<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="197"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RO_U_NA_Msk<sp/>|<sp/>NOT_EXEC),<sp/>MPU_MAIR_INDEX_SRAM})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="198"><highlight class="normal"></highlight></codeline>
<codeline lineno="199"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Execution-allowed<sp/>attributes<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="200" refid="arm__mpu__v8m_8h_1a29db5fb48087c0cae596ff212989ed24" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RWX_U_RWX<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="201"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RW_U_RW_Msk),<sp/>MPU_MAIR_INDEX_SRAM})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="202" refid="arm__mpu__v8m_8h_1a78f9b21aa8b5c894db28328f5a1e2641" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RX_U_RX<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="203"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RO_U_RO_Msk),<sp/>MPU_MAIR_INDEX_SRAM})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="204"><highlight class="normal"></highlight></codeline>
<codeline lineno="205"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="206"><highlight class="comment"><sp/>*<sp/>@brief<sp/>Evaluate<sp/>Write-ability</highlight></codeline>
<codeline lineno="207"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="208"><highlight class="comment"><sp/>*<sp/>Evaluate<sp/>whether<sp/>the<sp/>access<sp/>permissions<sp/>include<sp/>write-ability.</highlight></codeline>
<codeline lineno="209"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="210"><highlight class="comment"><sp/>*<sp/>@param<sp/>attr<sp/>The<sp/>k_mem_partition_attr_t<sp/>object<sp/>holding<sp/>the</highlight></codeline>
<codeline lineno="211"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>MPU<sp/>attributes<sp/>to<sp/>be<sp/>checked<sp/>against<sp/>write-ability.</highlight></codeline>
<codeline lineno="212"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="213" refid="arm__mpu__v8m_8h_1a7879968909ce2f0e33763ae1e2fc9d84" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_IS_WRITABLE(attr)<sp/>\</highlight></codeline>
<codeline lineno="214"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>({<sp/>\</highlight></codeline>
<codeline lineno="215"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>int<sp/>__is_writable__;<sp/>\</highlight></codeline>
<codeline lineno="216"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>switch<sp/>(attr.rbar<sp/>&amp;<sp/>MPU_RBAR_AP_Msk)<sp/>{<sp/>\</highlight></codeline>
<codeline lineno="217"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>case<sp/>P_RW_U_RW_Msk:<sp/>\</highlight></codeline>
<codeline lineno="218"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>case<sp/>P_RW_U_NA_Msk:<sp/>\</highlight></codeline>
<codeline lineno="219"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__is_writable__<sp/>=<sp/>1;<sp/>\</highlight></codeline>
<codeline lineno="220"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>break;<sp/>\</highlight></codeline>
<codeline lineno="221"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>default:<sp/>\</highlight></codeline>
<codeline lineno="222"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__is_writable__<sp/>=<sp/>0;<sp/>\</highlight></codeline>
<codeline lineno="223"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/>\</highlight></codeline>
<codeline lineno="224"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>__is_writable__;<sp/>\</highlight></codeline>
<codeline lineno="225"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="226"><highlight class="normal"></highlight></codeline>
<codeline lineno="227"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="228"><highlight class="comment"><sp/>*<sp/>@brief<sp/>Evaluate<sp/>Execution<sp/>allowance</highlight></codeline>
<codeline lineno="229"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="230"><highlight class="comment"><sp/>*<sp/>Evaluate<sp/>whether<sp/>the<sp/>access<sp/>permissions<sp/>include<sp/>execution.</highlight></codeline>
<codeline lineno="231"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="232"><highlight class="comment"><sp/>*<sp/>@param<sp/>attr<sp/>The<sp/>k_mem_partition_attr_t<sp/>object<sp/>holding<sp/>the</highlight></codeline>
<codeline lineno="233"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>MPU<sp/>attributes<sp/>to<sp/>be<sp/>checked<sp/>against<sp/>execution</highlight></codeline>
<codeline lineno="234"><highlight class="comment"><sp/>*<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>allowance.</highlight></codeline>
<codeline lineno="235"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="236" refid="arm__mpu__v8m_8h_1ab6fb9b9c6c1c968a11ae80bfd70fec26" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_IS_EXECUTABLE(attr)<sp/>\</highlight></codeline>
<codeline lineno="237"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(!((attr.rbar)<sp/>&amp;<sp/>(NOT_EXEC)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="238"><highlight class="normal"></highlight></codeline>
<codeline lineno="239"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Attributes<sp/>for<sp/>no-cache<sp/>enabling<sp/>(share-ability<sp/>is<sp/>selected<sp/>by<sp/>default)<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="240"><highlight class="normal"></highlight></codeline>
<codeline lineno="241"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Read-Write<sp/>access<sp/>permission<sp/>attributes<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="242" refid="arm__mpu__v8m_8h_1afb811f7933ed0147b255c170427e0fb6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RW_U_RW_NOCACHE<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="243"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RW_U_RW_Msk<sp/>|<sp/>NOT_EXEC<sp/>|<sp/>OUTER_SHAREABLE_Msk),<sp/>\</highlight></codeline>
<codeline lineno="244"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>MPU_MAIR_INDEX_SRAM_NOCACHE})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="245" refid="arm__mpu__v8m_8h_1a8c982ab9a12ea1da0b7505c915832e89" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RW_U_NA_NOCACHE<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="246"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RW_U_NA_Msk<sp/>|<sp/>NOT_EXEC<sp/>|<sp/>OUTER_SHAREABLE_Msk),<sp/>\</highlight></codeline>
<codeline lineno="247"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>MPU_MAIR_INDEX_SRAM_NOCACHE})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="248" refid="arm__mpu__v8m_8h_1a840d782e977d03ed4f9ca5858f61d1a5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RO_U_RO_NOCACHE<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="249"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RO_U_RO_Msk<sp/>|<sp/>NOT_EXEC<sp/>|<sp/>OUTER_SHAREABLE_Msk),<sp/>\</highlight></codeline>
<codeline lineno="250"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>MPU_MAIR_INDEX_SRAM_NOCACHE})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="251" refid="arm__mpu__v8m_8h_1ae47c158f93de002298e0c46a47c6337e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RO_U_NA_NOCACHE<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="252"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RO_U_NA_Msk<sp/>|<sp/>NOT_EXEC<sp/>|<sp/>OUTER_SHAREABLE_Msk),<sp/>\</highlight></codeline>
<codeline lineno="253"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>MPU_MAIR_INDEX_SRAM_NOCACHE})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="254"><highlight class="normal"></highlight></codeline>
<codeline lineno="255"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Execution-allowed<sp/>attributes<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="256" refid="arm__mpu__v8m_8h_1a5bcd5603dda3c2825a0eca8a7d994d83" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RWX_U_RWX_NOCACHE<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="257"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RW_U_RW_Msk<sp/>|<sp/>OUTER_SHAREABLE_Msk),<sp/>MPU_MAIR_INDEX_SRAM_NOCACHE})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="258" refid="arm__mpu__v8m_8h_1a0b22795be27057cc03e6f49d1e1e455d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RX_U_RX_NOCACHE<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="259"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RO_U_RO_Msk<sp/>|<sp/>OUTER_SHAREABLE_Msk),<sp/>MPU_MAIR_INDEX_SRAM_NOCACHE})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="260"><highlight class="normal"></highlight></codeline>
<codeline lineno="261"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>_ASMLANGUAGE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="262"><highlight class="normal"></highlight></codeline>
<codeline lineno="263"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>_ARCH_MEM_PARTITION_ALIGN_CHECK(start,<sp/>size)<sp/>\</highlight></codeline>
<codeline lineno="264"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BUILD_ASSERT((size<sp/>&gt;<sp/>0)<sp/>&amp;&amp;<sp/>((uint32_t)start<sp/>%<sp/>\</highlight></codeline>
<codeline lineno="265"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE<sp/>==<sp/>0U)<sp/>&amp;&amp;<sp/>\</highlight></codeline>
<codeline lineno="266"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((size)<sp/>%<sp/>CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE<sp/>==<sp/>0),<sp/>\</highlight></codeline>
<codeline lineno="267"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>&quot;<sp/>the<sp/>start<sp/>and<sp/>size<sp/>of<sp/>the<sp/>partition<sp/>must<sp/>align<sp/>&quot;</highlight><highlight class="normal"><sp/>\</highlight></codeline>
<codeline lineno="268"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>&quot;with<sp/>the<sp/>minimum<sp/>MPU<sp/>region<sp/>size.&quot;)</highlight></codeline>
    </programlisting>
    <location file="include/arch/arm/aarch32/mpu/arm_mpu_v8m.h"/>
  </compounddef>
</doxygen>
