{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604012780516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604012780521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 20:06:20 2020 " "Processing started: Thu Oct 29 20:06:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604012780521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604012780521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula2910 -c aula2910 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula2910 -c aula2910" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604012780521 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604012781012 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "aula2910_qsys.qsys " "Elaborating Qsys system entity \"aula2910_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012781121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:22 Progress: Loading aula2910/aula2910_qsys.qsys " "2020.10.29.21:06:22 Progress: Loading aula2910/aula2910_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012782074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:22 Progress: Reading input file " "2020.10.29.21:06:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012782308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:22 Progress: Adding clk_avsb \[clock_source 13.0\] " "2020.10.29.21:06:22 Progress: Adding clk_avsb \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012782355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:22 Progress: Parameterizing module clk_avsb " "2020.10.29.21:06:22 Progress: Parameterizing module clk_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012782558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:22 Progress: Adding nios2_qsys_avsb \[altera_nios2_qsys 13.0\] " "2020.10.29.21:06:22 Progress: Adding nios2_qsys_avsb \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012782558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:23 Progress: Parameterizing module nios2_qsys_avsb " "2020.10.29.21:06:23 Progress: Parameterizing module nios2_qsys_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012783543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:23 Progress: Adding onchip_memory2_avsb \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2020.10.29.21:06:23 Progress: Adding onchip_memory2_avsb \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012783558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:23 Progress: Parameterizing module onchip_memory2_avsb " "2020.10.29.21:06:23 Progress: Parameterizing module onchip_memory2_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012783636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:23 Progress: Adding jtag_uart_avsb \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2020.10.29.21:06:23 Progress: Adding jtag_uart_avsb \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012783636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:23 Progress: Parameterizing module jtag_uart_avsb " "2020.10.29.21:06:23 Progress: Parameterizing module jtag_uart_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012783714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:23 Progress: Adding SW_avsb \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.29.21:06:23 Progress: Adding SW_avsb \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012783714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:23 Progress: Parameterizing module SW_avsb " "2020.10.29.21:06:23 Progress: Parameterizing module SW_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012783777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:23 Progress: Adding key_avsb \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.29.21:06:23 Progress: Adding key_avsb \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012783777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:23 Progress: Parameterizing module key_avsb " "2020.10.29.21:06:23 Progress: Parameterizing module key_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012783777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:23 Progress: Adding ledr_avsb \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.29.21:06:23 Progress: Adding ledr_avsb \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012783777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:23 Progress: Parameterizing module ledr_avsb " "2020.10.29.21:06:23 Progress: Parameterizing module ledr_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012783777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:23 Progress: Adding hex0_avsb \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.29.21:06:23 Progress: Adding hex0_avsb \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012783777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:23 Progress: Parameterizing module hex0_avsb " "2020.10.29.21:06:23 Progress: Parameterizing module hex0_avsb" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012783777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:23 Progress: Building connections " "2020.10.29.21:06:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012783777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:24 Progress: Parameterizing connections " "2020.10.29.21:06:24 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012784168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:24 Progress: Validating " "2020.10.29.21:06:24 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012784168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.29.21:06:24 Progress: Done reading input file " "2020.10.29.21:06:24 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012784855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula2910_qsys.SW_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Aula2910_qsys.SW_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012785168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula2910_qsys.key_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Aula2910_qsys.key_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012785168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula2910_qsys: Generating aula2910_qsys \"aula2910_qsys\" for QUARTUS_SYNTH " "Aula2910_qsys: Generating aula2910_qsys \"aula2910_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012785933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 8 modules, 29 connections " "Pipeline_bridge_swap_transform: After transform: 8 modules, 29 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012786150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012786156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 17 modules, 56 connections " "Merlin_translator_transform: After transform: 17 modules, 56 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012786830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 34 modules, 140 connections " "Merlin_domain_transform: After transform: 34 modules, 140 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012787663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 43 modules, 167 connections " "Merlin_router_transform: After transform: 43 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012787928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 44 modules, 169 connections " "Reset_adaptation_transform: After transform: 44 modules, 169 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012788027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 61 modules, 215 connections " "Merlin_network_to_switch_transform: After transform: 61 modules, 215 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012788223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 61 modules, 215 connections " "Merlin_mm_transform: After transform: 61 modules, 215 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012788300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 62 modules, 218 connections " "Merlin_interrupt_mapper_transform: After transform: 62 modules, 218 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012788338 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789061 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Aula2910_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: Starting RTL generation for module 'aula2910_qsys_nios2_qsys_avsb' " "Nios2_qsys_avsb: Starting RTL generation for module 'aula2910_qsys_nios2_qsys_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula2910_qsys_nios2_qsys_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0001_nios2_qsys_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0001_nios2_qsys_avsb_gen//aula2910_qsys_nios2_qsys_avsb_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula2910_qsys_nios2_qsys_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0001_nios2_qsys_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0001_nios2_qsys_avsb_gen//aula2910_qsys_nios2_qsys_avsb_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012789467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*) Starting Nios II generation " "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   Checking for plaintext license. " "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   Plaintext license not found. " "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   Elaborating CPU configuration settings " "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   Creating all objects for CPU " "Nios2_qsys_avsb: # 2020.10.29 20:06:30 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:06:31 (*)   Generating RTL from CPU objects " "Nios2_qsys_avsb: # 2020.10.29 20:06:31 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:06:31 (*)   Creating plain-text RTL " "Nios2_qsys_avsb: # 2020.10.29 20:06:31 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: # 2020.10.29 20:06:34 (*) Done Nios II generation " "Nios2_qsys_avsb: # 2020.10.29 20:06:34 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: Done RTL generation for module 'aula2910_qsys_nios2_qsys_avsb' " "Nios2_qsys_avsb: Done RTL generation for module 'aula2910_qsys_nios2_qsys_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb: \"aula2910_qsys\" instantiated altera_nios2_qsys \"nios2_qsys_avsb\" " "Nios2_qsys_avsb: \"aula2910_qsys\" instantiated altera_nios2_qsys \"nios2_qsys_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_avsb: Starting RTL generation for module 'aula2910_qsys_onchip_memory2_avsb' " "Onchip_memory2_avsb: Starting RTL generation for module 'aula2910_qsys_onchip_memory2_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula2910_qsys_onchip_memory2_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0002_onchip_memory2_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0002_onchip_memory2_avsb_gen//aula2910_qsys_onchip_memory2_avsb_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula2910_qsys_onchip_memory2_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0002_onchip_memory2_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0002_onchip_memory2_avsb_gen//aula2910_qsys_onchip_memory2_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012794560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_avsb: Done RTL generation for module 'aula2910_qsys_onchip_memory2_avsb' " "Onchip_memory2_avsb: Done RTL generation for module 'aula2910_qsys_onchip_memory2_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012795080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_avsb: \"aula2910_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_avsb\" " "Onchip_memory2_avsb: \"aula2910_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012795096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avsb: Starting RTL generation for module 'aula2910_qsys_jtag_uart_avsb' " "Jtag_uart_avsb: Starting RTL generation for module 'aula2910_qsys_jtag_uart_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012795111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula2910_qsys_jtag_uart_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0003_jtag_uart_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0003_jtag_uart_avsb_gen//aula2910_qsys_jtag_uart_avsb_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula2910_qsys_jtag_uart_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0003_jtag_uart_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0003_jtag_uart_avsb_gen//aula2910_qsys_jtag_uart_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012795111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avsb: Done RTL generation for module 'aula2910_qsys_jtag_uart_avsb' " "Jtag_uart_avsb: Done RTL generation for module 'aula2910_qsys_jtag_uart_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012795533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avsb: \"aula2910_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_avsb\" " "Jtag_uart_avsb: \"aula2910_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012795549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_avsb: Starting RTL generation for module 'aula2910_qsys_SW_avsb' " "SW_avsb: Starting RTL generation for module 'aula2910_qsys_SW_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012795549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_SW_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0004_SW_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0004_SW_avsb_gen//aula2910_qsys_SW_avsb_component_configuration.pl  --do_build_sim=0  \] " "SW_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_SW_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0004_SW_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0004_SW_avsb_gen//aula2910_qsys_SW_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012795549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_avsb: Done RTL generation for module 'aula2910_qsys_SW_avsb' " "SW_avsb: Done RTL generation for module 'aula2910_qsys_SW_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012795893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"SW_avsb\" " "SW_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"SW_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012795908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_avsb: Starting RTL generation for module 'aula2910_qsys_key_avsb' " "Key_avsb: Starting RTL generation for module 'aula2910_qsys_key_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012795908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_key_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0005_key_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0005_key_avsb_gen//aula2910_qsys_key_avsb_component_configuration.pl  --do_build_sim=0  \] " "Key_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_key_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0005_key_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0005_key_avsb_gen//aula2910_qsys_key_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012795908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_avsb: Done RTL generation for module 'aula2910_qsys_key_avsb' " "Key_avsb: Done RTL generation for module 'aula2910_qsys_key_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"key_avsb\" " "Key_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"key_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr_avsb: Starting RTL generation for module 'aula2910_qsys_ledr_avsb' " "Ledr_avsb: Starting RTL generation for module 'aula2910_qsys_ledr_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_ledr_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0006_ledr_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0006_ledr_avsb_gen//aula2910_qsys_ledr_avsb_component_configuration.pl  --do_build_sim=0  \] " "Ledr_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_ledr_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0006_ledr_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0006_ledr_avsb_gen//aula2910_qsys_ledr_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr_avsb: Done RTL generation for module 'aula2910_qsys_ledr_avsb' " "Ledr_avsb: Done RTL generation for module 'aula2910_qsys_ledr_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"ledr_avsb\" " "Ledr_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"ledr_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_avsb: Starting RTL generation for module 'aula2910_qsys_hex0_avsb' " "Hex0_avsb: Starting RTL generation for module 'aula2910_qsys_hex0_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_hex0_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0007_hex0_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0007_hex0_avsb_gen//aula2910_qsys_hex0_avsb_component_configuration.pl  --do_build_sim=0  \] " "Hex0_avsb:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_hex0_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0007_hex0_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_5916775075265877717.dir/0007_hex0_avsb_gen//aula2910_qsys_hex0_avsb_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_avsb: Done RTL generation for module 'aula2910_qsys_hex0_avsb' " "Hex0_avsb: Done RTL generation for module 'aula2910_qsys_hex0_avsb'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"hex0_avsb\" " "Hex0_avsb: \"aula2910_qsys\" instantiated altera_avalon_pio \"hex0_avsb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_instruction_master_translator: \"aula2910_qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_avsb_instruction_master_translator\" " "Nios2_qsys_avsb_instruction_master_translator: \"aula2910_qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_avsb_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_jtag_debug_module_translator: \"aula2910_qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_avsb_jtag_debug_module_translator\" " "Nios2_qsys_avsb_jtag_debug_module_translator: \"aula2910_qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_avsb_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent: \"aula2910_qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent: \"aula2910_qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"aula2910_qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"aula2910_qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"aula2910_qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"aula2910_qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"aula2910_qsys\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"aula2910_qsys\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"aula2910_qsys\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"aula2910_qsys\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"aula2910_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"aula2910_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"aula2910_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"aula2910_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"aula2910_qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"aula2910_qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"aula2910_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"aula2910_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"aula2910_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"aula2910_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"aula2910_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"aula2910_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Aula2910_qsys: Done aula2910_qsys\" with 21 modules, 89 files, 1863646 bytes " "Aula2910_qsys: Done aula2910_qsys\" with 21 modules, 89 files, 1863646 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1604012796971 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "aula2910_qsys.qsys " "Finished elaborating Qsys system entity \"aula2910_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012797905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_sw_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_sw_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_SW_avsb " "Found entity 1: aula2910_qsys_SW_avsb" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_SW_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_SW_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012797936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012797936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_rsp_xbar_mux " "Found entity 1: aula2910_qsys_rsp_xbar_mux" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_mux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012797952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012797952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_rsp_xbar_demux " "Found entity 1: aula2910_qsys_rsp_xbar_demux" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_demux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012797967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012797967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_onchip_memory2_avsb " "Found entity 1: aula2910_qsys_onchip_memory2_avsb" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012797967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012797967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_test_bench " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_test_bench" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012797983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012797983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_oci_test_bench " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_oci_test_bench" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012797999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012797999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v 21 21 " "Found 21 design units, including 21 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_register_bank_a_module " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_register_bank_a_module" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_nios2_qsys_avsb_register_bank_b_module " "Found entity 2: aula2910_qsys_nios2_qsys_avsb_register_bank_b_module" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug " "Found entity 3: aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module " "Found entity 4: aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula2910_qsys_nios2_qsys_avsb_nios2_ocimem " "Found entity 5: aula2910_qsys_nios2_qsys_avsb_nios2_ocimem" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "6 aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg " "Found entity 6: aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "7 aula2910_qsys_nios2_qsys_avsb_nios2_oci_break " "Found entity 7: aula2910_qsys_nios2_qsys_avsb_nios2_oci_break" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "8 aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk " "Found entity 8: aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "9 aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk " "Found entity 9: aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "10 aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace " "Found entity 10: aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "11 aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode " "Found entity 11: aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "12 aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace " "Found entity 12: aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "13 aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count " "Found entity 13: aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "14 aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc " "Found entity 14: aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "15 aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc " "Found entity 15: aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "16 aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo " "Found entity 16: aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "17 aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib " "Found entity 17: aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "18 aula2910_qsys_nios2_qsys_avsb_nios2_oci_im " "Found entity 18: aula2910_qsys_nios2_qsys_avsb_nios2_oci_im" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "19 aula2910_qsys_nios2_qsys_avsb_nios2_performance_monitors " "Found entity 19: aula2910_qsys_nios2_qsys_avsb_nios2_performance_monitors" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "20 aula2910_qsys_nios2_qsys_avsb_nios2_oci " "Found entity 20: aula2910_qsys_nios2_qsys_avsb_nios2_oci" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""} { "Info" "ISGN_ENTITY_NAME" "21 aula2910_qsys_nios2_qsys_avsb " "Found entity 21: aula2910_qsys_nios2_qsys_avsb" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_ledr_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_ledr_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_ledr_avsb " "Found entity 1: aula2910_qsys_ledr_avsb" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_ledr_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_ledr_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_key_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_key_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_key_avsb " "Found entity 1: aula2910_qsys_key_avsb" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_key_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_key_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v 5 5 " "Found 5 design units, including 5 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_jtag_uart_avsb_sim_scfifo_w " "Found entity 1: aula2910_qsys_jtag_uart_avsb_sim_scfifo_w" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798108 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_jtag_uart_avsb_scfifo_w " "Found entity 2: aula2910_qsys_jtag_uart_avsb_scfifo_w" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798108 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula2910_qsys_jtag_uart_avsb_sim_scfifo_r " "Found entity 3: aula2910_qsys_jtag_uart_avsb_sim_scfifo_r" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798108 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula2910_qsys_jtag_uart_avsb_scfifo_r " "Found entity 4: aula2910_qsys_jtag_uart_avsb_scfifo_r" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798108 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula2910_qsys_jtag_uart_avsb " "Found entity 5: aula2910_qsys_jtag_uart_avsb" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_irq_mapper " "Found entity 1: aula2910_qsys_irq_mapper" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_irq_mapper.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula2910_qsys_id_router.sv(48) " "Verilog HDL Declaration information at aula2910_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012798124 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula2910_qsys_id_router.sv(49) " "Verilog HDL Declaration information at aula2910_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012798124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_id_router_default_decode " "Found entity 1: aula2910_qsys_id_router_default_decode" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798124 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_id_router " "Found entity 2: aula2910_qsys_id_router" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_hex0_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_hex0_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_hex0_avsb " "Found entity 1: aula2910_qsys_hex0_avsb" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_hex0_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_hex0_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_cmd_xbar_mux " "Found entity 1: aula2910_qsys_cmd_xbar_mux" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_mux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_cmd_xbar_demux " "Found entity 1: aula2910_qsys_cmd_xbar_demux" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_demux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula2910_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at aula2910_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012798155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula2910_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at aula2910_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012798155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_addr_router_default_decode " "Found entity 1: aula2910_qsys_addr_router_default_decode" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798171 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_addr_router " "Found entity 2: aula2910_qsys_addr_router" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "aula2910_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "aula2910_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798264 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file aula2910_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "aula2910_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys_sw_avsb_s1_translator-rtl " "Found design unit 1: aula2910_qsys_sw_avsb_s1_translator-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798842 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_sw_avsb_s1_translator " "Found entity 1: aula2910_qsys_sw_avsb_s1_translator" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys_onchip_memory2_avsb_s1_translator-rtl " "Found design unit 1: aula2910_qsys_onchip_memory2_avsb_s1_translator-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798842 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_onchip_memory2_avsb_s1_translator " "Found entity 1: aula2910_qsys_onchip_memory2_avsb_s1_translator" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator-rtl " "Found design unit 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798858 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys_nios2_qsys_avsb_instruction_master_translator-rtl " "Found design unit 1: aula2910_qsys_nios2_qsys_avsb_instruction_master_translator-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798874 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_instruction_master_translator " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_instruction_master_translator" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys_nios2_qsys_avsb_data_master_translator-rtl " "Found design unit 1: aula2910_qsys_nios2_qsys_avsb_data_master_translator-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798889 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_data_master_translator " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_data_master_translator" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys_ledr_avsb_s1_translator-rtl " "Found design unit 1: aula2910_qsys_ledr_avsb_s1_translator-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798905 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_ledr_avsb_s1_translator " "Found entity 1: aula2910_qsys_ledr_avsb_s1_translator" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator-rtl " "Found design unit 1: aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798921 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator " "Found entity 1: aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910_qsys/synthesis/aula2910_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910_qsys/synthesis/aula2910_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910_qsys-rtl " "Found design unit 1: aula2910_qsys-rtl" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798936 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys " "Found entity 1: aula2910_qsys" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2910.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2910.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2910-c_aula2910 " "Found design unit 1: aula2910-c_aula2910" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798936 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2910 " "Found entity 1: aula2910" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/aula2910_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/aula2910_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys " "Found entity 1: aula2910_qsys" {  } { { "db/ip/aula2910_qsys/aula2910_qsys.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/aula2910_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/aula2910_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798999 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012798999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012798999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/aula2910_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/aula2910_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/aula2910_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/aula2910_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/aula2910_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/aula2910_qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/aula2910_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_sw_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_sw_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_SW_avsb " "Found entity 1: aula2910_qsys_SW_avsb" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_SW_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_SW_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula2910_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at aula2910_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012799108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula2910_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at aula2910_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012799108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_addr_router_default_decode " "Found entity 1: aula2910_qsys_addr_router_default_decode" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799108 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_addr_router " "Found entity 2: aula2910_qsys_addr_router" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_cmd_xbar_demux " "Found entity 1: aula2910_qsys_cmd_xbar_demux" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_demux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_cmd_xbar_mux " "Found entity 1: aula2910_qsys_cmd_xbar_mux" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_mux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_hex0_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_hex0_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_hex0_avsb " "Found entity 1: aula2910_qsys_hex0_avsb" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_hex0_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_hex0_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aula2910_qsys_id_router.sv(48) " "Verilog HDL Declaration information at aula2910_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012799155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aula2910_qsys_id_router.sv(49) " "Verilog HDL Declaration information at aula2910_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604012799155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_id_router_default_decode " "Found entity 1: aula2910_qsys_id_router_default_decode" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799155 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_id_router " "Found entity 2: aula2910_qsys_id_router" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_irq_mapper " "Found entity 1: aula2910_qsys_irq_mapper" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_irq_mapper.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_jtag_uart_avsb_sim_scfifo_w " "Found entity 1: aula2910_qsys_jtag_uart_avsb_sim_scfifo_w" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799171 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_jtag_uart_avsb_scfifo_w " "Found entity 2: aula2910_qsys_jtag_uart_avsb_scfifo_w" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799171 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula2910_qsys_jtag_uart_avsb_sim_scfifo_r " "Found entity 3: aula2910_qsys_jtag_uart_avsb_sim_scfifo_r" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799171 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula2910_qsys_jtag_uart_avsb_scfifo_r " "Found entity 4: aula2910_qsys_jtag_uart_avsb_scfifo_r" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799171 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula2910_qsys_jtag_uart_avsb " "Found entity 5: aula2910_qsys_jtag_uart_avsb" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_jtag_uart_avsb.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_key_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_key_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_key_avsb " "Found entity 1: aula2910_qsys_key_avsb" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_key_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_key_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_ledr_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_ledr_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_ledr_avsb " "Found entity 1: aula2910_qsys_ledr_avsb" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_ledr_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_ledr_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_register_bank_a_module " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_register_bank_a_module" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "2 aula2910_qsys_nios2_qsys_avsb_register_bank_b_module " "Found entity 2: aula2910_qsys_nios2_qsys_avsb_register_bank_b_module" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "3 aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug " "Found entity 3: aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "4 aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module " "Found entity 4: aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "5 aula2910_qsys_nios2_qsys_avsb_nios2_ocimem " "Found entity 5: aula2910_qsys_nios2_qsys_avsb_nios2_ocimem" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "6 aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg " "Found entity 6: aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "7 aula2910_qsys_nios2_qsys_avsb_nios2_oci_break " "Found entity 7: aula2910_qsys_nios2_qsys_avsb_nios2_oci_break" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "8 aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk " "Found entity 8: aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "9 aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk " "Found entity 9: aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "10 aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace " "Found entity 10: aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "11 aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode " "Found entity 11: aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "12 aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace " "Found entity 12: aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "13 aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count " "Found entity 13: aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "14 aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc " "Found entity 14: aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "15 aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc " "Found entity 15: aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "16 aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo " "Found entity 16: aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "17 aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib " "Found entity 17: aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "18 aula2910_qsys_nios2_qsys_avsb_nios2_oci_im " "Found entity 18: aula2910_qsys_nios2_qsys_avsb_nios2_oci_im" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "19 aula2910_qsys_nios2_qsys_avsb_nios2_performance_monitors " "Found entity 19: aula2910_qsys_nios2_qsys_avsb_nios2_performance_monitors" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "20 aula2910_qsys_nios2_qsys_avsb_nios2_oci " "Found entity 20: aula2910_qsys_nios2_qsys_avsb_nios2_oci" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""} { "Info" "ISGN_ENTITY_NAME" "21 aula2910_qsys_nios2_qsys_avsb " "Found entity 21: aula2910_qsys_nios2_qsys_avsb" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_oci_test_bench " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_oci_test_bench" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_nios2_qsys_avsb_test_bench " "Found entity 1: aula2910_qsys_nios2_qsys_avsb_test_bench" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_onchip_memory2_avsb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_onchip_memory2_avsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_onchip_memory2_avsb " "Found entity 1: aula2910_qsys_onchip_memory2_avsb" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_onchip_memory2_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_onchip_memory2_avsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_rsp_xbar_demux " "Found entity 1: aula2910_qsys_rsp_xbar_demux" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_demux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aula2910_qsys_rsp_xbar_mux " "Found entity 1: aula2910_qsys_rsp_xbar_mux" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_mux.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012799327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012799327 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(1567) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(1567): conditional expression evaluates to a constant" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012799342 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(1569) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(1569): conditional expression evaluates to a constant" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012799342 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(1725) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(1725): conditional expression evaluates to a constant" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012799342 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(2553) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(2553): conditional expression evaluates to a constant" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012799358 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(1567) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012799389 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(1569) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012799389 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(1725) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012799389 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "aula2910_qsys_nios2_qsys_avsb.v(2553) " "Verilog HDL or VHDL warning at aula2910_qsys_nios2_qsys_avsb.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/ip/aula2910_qsys/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1604012799389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula2910 " "Elaborating entity \"aula2910\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604012799530 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..8\] aula2910.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[17..8\]\" at aula2910.vhd(10)" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604012799546 "|aula2910"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys aula2910_qsys:x1 " "Elaborating entity \"aula2910_qsys\" for hierarchy \"aula2910_qsys:x1\"" {  } { { "aula2910.vhd" "x1" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012799608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_test_bench aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_test_bench:the_aula2910_qsys_nios2_qsys_avsb_test_bench " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_test_bench\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_test_bench:the_aula2910_qsys_nios2_qsys_avsb_test_bench\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_test_bench" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_register_bank_a_module aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_register_bank_a_module\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "aula2910_qsys_nios2_qsys_avsb_register_bank_a" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_altsyncram" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012800795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula2910_qsys_nios2_qsys_avsb_rf_ram_a.mif " "Parameter \"init_file\" = \"aula2910_qsys_nios2_qsys_avsb_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800811 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012800811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_alh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_alh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_alh1 " "Found entity 1: altsyncram_alh1" {  } { { "db/altsyncram_alh1.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/altsyncram_alh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012800936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012800936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_alh1 aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_alh1:auto_generated " "Elaborating entity \"altsyncram_alh1\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_a_module:aula2910_qsys_nios2_qsys_avsb_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_alh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012800936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_register_bank_b_module aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_register_bank_b_module\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "aula2910_qsys_nios2_qsys_avsb_register_bank_b" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_altsyncram" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula2910_qsys_nios2_qsys_avsb_rf_ram_b.mif " "Parameter \"init_file\" = \"aula2910_qsys_nios2_qsys_avsb_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801420 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012801420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_blh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_blh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_blh1 " "Found entity 1: altsyncram_blh1" {  } { { "db/altsyncram_blh1.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/altsyncram_blh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012801530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012801530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_blh1 aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_blh1:auto_generated " "Elaborating entity \"altsyncram_blh1\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_register_bank_b_module:aula2910_qsys_nios2_qsys_avsb_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_blh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_altera_std_synchronizer" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012801983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801983 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012801983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_ocimem aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012801983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_altsyncram" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012802139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula2910_qsys_nios2_qsys_avsb_ociram_default_contents.mif " "Parameter \"init_file\" = \"aula2910_qsys_nios2_qsys_avsb_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802139 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012802139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e291 " "Found entity 1: altsyncram_e291" {  } { { "db/altsyncram_e291.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/altsyncram_e291.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012802233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012802233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e291 aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_e291:auto_generated " "Elaborating entity \"altsyncram_e291\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_ocimem:the_aula2910_qsys_nios2_qsys_avsb_nios2_ocimem\|aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram_module:aula2910_qsys_nios2_qsys_avsb_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_e291:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg:the_aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg:the_aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_avalon_reg" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_break aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_break:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_break " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_break\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_break:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_break\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_break" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_xbrk" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dbrk" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_itrace" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode:aula2910_qsys_nios2_qsys_avsb_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_dtrace\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_td_mode:aula2910_qsys_nios2_qsys_avsb_nios2_oci_trc_ctrl_td_mode\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count:aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count:aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count_tm_count\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc:aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc:aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc_fifowp\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc:aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc:aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc_fifocount\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_oci_test_bench aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_oci_test_bench:the_aula2910_qsys_nios2_qsys_avsb_oci_test_bench " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_oci_test_bench\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_fifo\|aula2910_qsys_nios2_qsys_avsb_oci_test_bench:the_aula2910_qsys_nios2_qsys_avsb_oci_test_bench\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_oci_test_bench" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802936 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "aula2910_qsys_nios2_qsys_avsb_oci_test_bench " "Entity \"aula2910_qsys_nios2_qsys_avsb_oci_test_bench\" contains only dangling pins" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_oci_test_bench" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1604012802936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_pib" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_nios2_oci_im aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_im:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_im " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_nios2_oci_im\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_im:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_im\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_im" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012802998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_tck" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_sysclk" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012803217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803217 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012803217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803217 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper:the_aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_onchip_memory2_avsb aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb " "Elaborating entity \"aula2910_qsys_onchip_memory2_avsb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "onchip_memory2_avsb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" "the_altsyncram" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012803498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aula2910_qsys_onchip_memory2_avsb.hex " "Parameter \"init_file\" = \"aula2910_qsys_onchip_memory2_avsb.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803498 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_onchip_memory2_avsb.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012803498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cqd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cqd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cqd1 " "Found entity 1: altsyncram_cqd1" {  } { { "db/altsyncram_cqd1.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/altsyncram_cqd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012803608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012803608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cqd1 aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\|altsyncram_cqd1:auto_generated " "Elaborating entity \"altsyncram_cqd1\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\|altsyncram_cqd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012803608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3oa " "Found entity 1: decode_3oa" {  } { { "db/decode_3oa.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/decode_3oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012804436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012804436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3oa aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\|altsyncram_cqd1:auto_generated\|decode_3oa:decode3 " "Elaborating entity \"decode_3oa\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\|altsyncram_cqd1:auto_generated\|decode_3oa:decode3\"" {  } { { "db/altsyncram_cqd1.tdf" "decode3" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/altsyncram_cqd1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012804436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/mux_0kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012804561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012804561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\|altsyncram_cqd1:auto_generated\|mux_0kb:mux2 " "Elaborating entity \"mux_0kb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb:onchip_memory2_avsb\|altsyncram:the_altsyncram\|altsyncram_cqd1:auto_generated\|mux_0kb:mux2\"" {  } { { "db/altsyncram_cqd1.tdf" "mux2" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/altsyncram_cqd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012804561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_jtag_uart_avsb aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb " "Elaborating entity \"aula2910_qsys_jtag_uart_avsb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "jtag_uart_avsb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012804936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_jtag_uart_avsb_scfifo_w aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w " "Elaborating entity \"aula2910_qsys_jtag_uart_avsb_scfifo_w\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "the_aula2910_qsys_jtag_uart_avsb_scfifo_w" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012804967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "wfifo" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012805342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805342 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012805342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012805451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012805451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012805483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012805483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012805545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012805545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012805670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012805670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012805795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012805795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012805920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012805920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012805920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604012806045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604012806045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_w:the_aula2910_qsys_jtag_uart_avsb_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_jtag_uart_avsb_scfifo_r aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_r:the_aula2910_qsys_jtag_uart_avsb_scfifo_r " "Elaborating entity \"aula2910_qsys_jtag_uart_avsb_scfifo_r\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|aula2910_qsys_jtag_uart_avsb_scfifo_r:the_aula2910_qsys_jtag_uart_avsb_scfifo_r\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "the_aula2910_qsys_jtag_uart_avsb_scfifo_r" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|alt_jtag_atlantic:aula2910_qsys_jtag_uart_avsb_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|alt_jtag_atlantic:aula2910_qsys_jtag_uart_avsb_alt_jtag_atlantic\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "aula2910_qsys_jtag_uart_avsb_alt_jtag_atlantic" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|alt_jtag_atlantic:aula2910_qsys_jtag_uart_avsb_alt_jtag_atlantic " "Elaborated megafunction instantiation \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|alt_jtag_atlantic:aula2910_qsys_jtag_uart_avsb_alt_jtag_atlantic\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012806326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|alt_jtag_atlantic:aula2910_qsys_jtag_uart_avsb_alt_jtag_atlantic " "Instantiated megafunction \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb:jtag_uart_avsb\|alt_jtag_atlantic:aula2910_qsys_jtag_uart_avsb_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806326 ""}  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604012806326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_SW_avsb aula2910_qsys:x1\|aula2910_qsys_SW_avsb:sw_avsb " "Elaborating entity \"aula2910_qsys_SW_avsb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_SW_avsb:sw_avsb\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "sw_avsb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_key_avsb aula2910_qsys:x1\|aula2910_qsys_key_avsb:key_avsb " "Elaborating entity \"aula2910_qsys_key_avsb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_key_avsb:key_avsb\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "key_avsb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_ledr_avsb aula2910_qsys:x1\|aula2910_qsys_ledr_avsb:ledr_avsb " "Elaborating entity \"aula2910_qsys_ledr_avsb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_ledr_avsb:ledr_avsb\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "ledr_avsb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_hex0_avsb aula2910_qsys:x1\|aula2910_qsys_hex0_avsb:hex0_avsb " "Elaborating entity \"aula2910_qsys_hex0_avsb\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_hex0_avsb:hex0_avsb\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "hex0_avsb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_instruction_master_translator aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_instruction_master_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb_instruction_master_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806467 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806467 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806467 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806467 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806467 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806467 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_avsb_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_instruction_master_translator:nios2_qsys_avsb_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_avsb_instruction_master_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" "nios2_qsys_avsb_instruction_master_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_data_master_translator aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_data_master_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb_data_master_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806545 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806545 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806545 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806545 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806545 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806545 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator\|altera_merlin_master_translator:nios2_qsys_avsb_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_data_master_translator:nios2_qsys_avsb_data_master_translator\|altera_merlin_master_translator:nios2_qsys_avsb_data_master_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" "nios2_qsys_avsb_data_master_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator " "Elaborating entity \"aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb_jtag_debug_module_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806608 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806623 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806623 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806623 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806623 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806623 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806623 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806623 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806623 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806623 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806623 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806623 "|aula2910|aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_avsb_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator:nios2_qsys_avsb_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_avsb_jtag_debug_module_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" "nios2_qsys_avsb_jtag_debug_module_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_nios2_qsys_avsb_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_onchip_memory2_avsb_s1_translator aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator " "Elaborating entity \"aula2910_qsys_onchip_memory2_avsb_s1_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "onchip_memory2_avsb_s1_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806701 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806701 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806701 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806701 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806701 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806701 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(63) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806701 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(64) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806701 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806701 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806701 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806701 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806701 "|aula2910|aula2910_qsys:x1|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator\|altera_merlin_slave_translator:onchip_memory2_avsb_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_onchip_memory2_avsb_s1_translator:onchip_memory2_avsb_s1_translator\|altera_merlin_slave_translator:onchip_memory2_avsb_s1_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" "onchip_memory2_avsb_s1_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_onchip_memory2_avsb_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator " "Elaborating entity \"aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "jtag_uart_avsb_avalon_jtag_slave_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806779 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806779 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806779 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806779 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806779 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806779 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806779 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806779 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806779 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806779 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806779 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806779 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806779 "|aula2910|aula2910_qsys:x1|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avsb_avalon_jtag_slave_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" "jtag_uart_avsb_avalon_jtag_slave_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_jtag_uart_avsb_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_sw_avsb_s1_translator aula2910_qsys:x1\|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator " "Elaborating entity \"aula2910_qsys_sw_avsb_s1_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "sw_avsb_s1_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806873 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula2910_qsys_sw_avsb_s1_translator.vhd(53) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula2910_qsys_sw_avsb_s1_translator.vhd(54) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula2910_qsys_sw_avsb_s1_translator.vhd(55) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula2910_qsys_sw_avsb_s1_translator.vhd(56) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect aula2910_qsys_sw_avsb_s1_translator.vhd(57) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula2910_qsys_sw_avsb_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula2910_qsys_sw_avsb_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula2910_qsys_sw_avsb_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula2910_qsys_sw_avsb_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula2910_qsys_sw_avsb_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write aula2910_qsys_sw_avsb_s1_translator.vhd(66) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula2910_qsys_sw_avsb_s1_translator.vhd(67) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata aula2910_qsys_sw_avsb_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula2910_qsys_sw_avsb_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula2910_qsys_sw_avsb_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula2910_qsys_sw_avsb_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula2910_qsys_sw_avsb_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806873 "|aula2910|aula2910_qsys:x1|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator aula2910_qsys:x1\|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator\|altera_merlin_slave_translator:sw_avsb_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_sw_avsb_s1_translator:sw_avsb_s1_translator\|altera_merlin_slave_translator:sw_avsb_s1_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" "sw_avsb_s1_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_sw_avsb_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_ledr_avsb_s1_translator aula2910_qsys:x1\|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator " "Elaborating entity \"aula2910_qsys_ledr_avsb_s1_translator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "ledr_avsb_s1_translator" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 2187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012806982 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer aula2910_qsys_ledr_avsb_s1_translator.vhd(56) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806982 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer aula2910_qsys_ledr_avsb_s1_translator.vhd(57) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806982 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount aula2910_qsys_ledr_avsb_s1_translator.vhd(58) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806982 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable aula2910_qsys_ledr_avsb_s1_translator.vhd(59) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806982 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken aula2910_qsys_ledr_avsb_s1_translator.vhd(60) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806982 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess aula2910_qsys_ledr_avsb_s1_translator.vhd(61) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806982 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock aula2910_qsys_ledr_avsb_s1_translator.vhd(62) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806982 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable aula2910_qsys_ledr_avsb_s1_translator.vhd(63) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806982 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read aula2910_qsys_ledr_avsb_s1_translator.vhd(64) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806982 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable aula2910_qsys_ledr_avsb_s1_translator.vhd(68) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806982 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest aula2910_qsys_ledr_avsb_s1_translator.vhd(69) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806982 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response aula2910_qsys_ledr_avsb_s1_translator.vhd(72) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806982 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid aula2910_qsys_ledr_avsb_s1_translator.vhd(74) " "VHDL Signal Declaration warning at aula2910_qsys_ledr_avsb_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys_ledr_avsb_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604012806982 "|aula2910|aula2910_qsys:x1|aula2910_qsys_ledr_avsb_s1_translator:ledr_avsb_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent aula2910_qsys:x1\|altera_merlin_master_agent:nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"aula2910_qsys:x1\|altera_merlin_master_agent:nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent aula2910_qsys:x1\|altera_merlin_master_agent:nios2_qsys_avsb_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"aula2910_qsys:x1\|altera_merlin_master_agent:nios2_qsys_avsb_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 2405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent aula2910_qsys:x1\|altera_merlin_slave_agent:nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"aula2910_qsys:x1\|altera_merlin_slave_agent:nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor aula2910_qsys:x1\|altera_merlin_slave_agent:nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"aula2910_qsys:x1\|altera_merlin_slave_agent:nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo aula2910_qsys:x1\|altera_avalon_sc_fifo:nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"aula2910_qsys:x1\|altera_avalon_sc_fifo:nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 2570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_addr_router aula2910_qsys:x1\|aula2910_qsys_addr_router:addr_router " "Elaborating entity \"aula2910_qsys_addr_router\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_addr_router:addr_router\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "addr_router" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 3369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_addr_router_default_decode aula2910_qsys:x1\|aula2910_qsys_addr_router:addr_router\|aula2910_qsys_addr_router_default_decode:the_default_decode " "Elaborating entity \"aula2910_qsys_addr_router_default_decode\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_addr_router:addr_router\|aula2910_qsys_addr_router_default_decode:the_default_decode\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" "the_default_decode" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_id_router aula2910_qsys:x1\|aula2910_qsys_id_router:id_router " "Elaborating entity \"aula2910_qsys_id_router\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_id_router:id_router\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "id_router" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 3403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_id_router_default_decode aula2910_qsys:x1\|aula2910_qsys_id_router:id_router\|aula2910_qsys_id_router_default_decode:the_default_decode " "Elaborating entity \"aula2910_qsys_id_router_default_decode\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_id_router:id_router\|aula2910_qsys_id_router_default_decode:the_default_decode\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" "the_default_decode" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller aula2910_qsys:x1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"aula2910_qsys:x1\|altera_reset_controller:rst_controller\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "rst_controller" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 3522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer aula2910_qsys:x1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"aula2910_qsys:x1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "aula2910_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_cmd_xbar_demux aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"aula2910_qsys_cmd_xbar_demux\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "cmd_xbar_demux" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 3551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_cmd_xbar_mux aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"aula2910_qsys_cmd_xbar_mux\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "cmd_xbar_mux" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 3659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_mux.sv" "arb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_rsp_xbar_demux aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"aula2910_qsys_rsp_xbar_demux\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "rsp_xbar_demux" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 3827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_rsp_xbar_mux aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"aula2910_qsys_rsp_xbar_mux\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "rsp_xbar_mux" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 3995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_mux.sv" "arb" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_rsp_xbar_mux.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula2910_qsys_irq_mapper aula2910_qsys:x1\|aula2910_qsys_irq_mapper:irq_mapper " "Elaborating entity \"aula2910_qsys_irq_mapper\" for hierarchy \"aula2910_qsys:x1\|aula2910_qsys_irq_mapper:irq_mapper\"" {  } { { "aula2910_qsys/synthesis/aula2910_qsys.vhd" "irq_mapper" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.vhd" 4103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604012807904 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1604012813248 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3167 -1 0 } } { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 4133 -1 0 } } { "aula2910_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 348 -1 0 } } { "aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3740 -1 0 } } { "aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_jtag_uart_avsb.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 599 -1 0 } } { "aula2910_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1604012813466 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1604012813466 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012815076 "|aula2910|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1604012815076 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1604012816341 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1604012816497 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1604012816497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1604012816591 "|aula2910|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1604012816591 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/output_files/aula2910.map.smsg " "Generated suppressed messages file C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/output_files/aula2910.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1604012817185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604012818294 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012818294 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012818935 "|aula2910|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012818935 "|aula2910|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012818935 "|aula2910|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012818935 "|aula2910|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012818935 "|aula2910|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012818935 "|aula2910|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012818935 "|aula2910|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012818935 "|aula2910|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604012818935 "|aula2910|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1604012818935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2409 " "Implemented 2409 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604012818935 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604012818935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2099 " "Implemented 2099 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604012818935 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1604012818935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604012818935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 216 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 216 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604012819060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 20:06:59 2020 " "Processing ended: Thu Oct 29 20:06:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604012819060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604012819060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604012819060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604012819060 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604012820622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604012820622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 20:06:59 2020 " "Processing started: Thu Oct 29 20:06:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604012820622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604012820622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off aula2910 -c aula2910 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off aula2910 -c aula2910" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604012820622 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604012820794 ""}
{ "Info" "0" "" "Project  = aula2910" {  } {  } 0 0 "Project  = aula2910" 0 0 "Fitter" 0 0 1604012820794 ""}
{ "Info" "0" "" "Revision = aula2910" {  } {  } 0 0 "Revision = aula2910" 0 0 "Fitter" 0 0 1604012820794 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1604012821028 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aula2910 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"aula2910\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604012821075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604012821121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604012821121 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604012821724 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604012821755 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604012822646 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604012822646 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604012822646 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 8203 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604012822661 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 8204 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604012822661 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 8205 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604012822661 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604012822661 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1604012822677 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "97 97 " "No exact pin location assignment(s) for 97 pins of 97 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[10\] " "Pin SW\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[11\] " "Pin SW\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[12\] " "Pin SW\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[13\] " "Pin SW\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[14\] " "Pin SW\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[15\] " "Pin SW\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[16\] " "Pin SW\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\] " "Pin LEDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\] " "Pin LEDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\] " "Pin LEDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\] " "Pin LEDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[4\] " "Pin LEDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[5\] " "Pin LEDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[6\] " "Pin LEDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[7\] " "Pin LEDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[8\] " "Pin LEDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[9\] " "Pin LEDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[10\] " "Pin LEDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[10] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[11\] " "Pin LEDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[11] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[12\] " "Pin LEDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[12] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[13\] " "Pin LEDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[13] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[14\] " "Pin LEDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[14] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[15\] " "Pin LEDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[15] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[16\] " "Pin LEDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[16] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[17\] " "Pin LEDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[17] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[1\] " "Pin HEX3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[2\] " "Pin HEX3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[3\] " "Pin HEX3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[4\] " "Pin HEX3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[5\] " "Pin HEX3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[6\] " "Pin HEX3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[0\] " "Pin HEX4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[1\] " "Pin HEX4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[2\] " "Pin HEX4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[3\] " "Pin HEX4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[4\] " "Pin HEX4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[5\] " "Pin HEX4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[6\] " "Pin HEX4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[0\] " "Pin HEX5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[1\] " "Pin HEX5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[2\] " "Pin HEX5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[3\] " "Pin HEX5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[4\] " "Pin HEX5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[5\] " "Pin HEX5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[6\] " "Pin HEX5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[0\] " "Pin HEX6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[0] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[1\] " "Pin HEX6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[1] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[2\] " "Pin HEX6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[2] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[3\] " "Pin HEX6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[3] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[4\] " "Pin HEX6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[4] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[5\] " "Pin HEX6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[5] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[6\] " "Pin HEX6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[6] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[0\] " "Pin HEX7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[0] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[1\] " "Pin HEX7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[1] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[2\] " "Pin HEX7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[2] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[3\] " "Pin HEX7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[3] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[4\] " "Pin HEX7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[4] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[5\] " "Pin HEX7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[5] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[6\] " "Pin HEX7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[6] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[2\] " "Pin KEY\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[1\] " "Pin KEY\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[3\] " "Pin KEY\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[17\] " "Pin SW\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604012822927 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1604012822927 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1604012823427 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1604012823427 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aula2910.sdc " "Synopsys Design Constraints File file not found: 'aula2910.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604012823521 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604012823536 "|aula2910|CLOCK_50"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1604012823614 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823614 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823614 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604012823614 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1604012823614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604012823864 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604012823864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604012823864 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 3031 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604012823864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[17\] (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node SW\[17\] (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604012823864 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "aula2910.vhd" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604012823864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aula2910_qsys:x1\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node aula2910_qsys:x1\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604012823864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aula2910_qsys:x1\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node aula2910_qsys:x1\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "aula2910_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aula2910_qsys:x1|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 3279 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604012823864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|W_rf_wren " "Destination node aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|W_rf_wren" {  } { { "aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/aula2910_qsys_nios2_qsys_avsb.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 2539 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604012823864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node aula2910_qsys:x1\|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb\|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci\|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aula2910_qsys:x1|aula2910_qsys_nios2_qsys_avsb:nios2_qsys_avsb|aula2910_qsys_nios2_qsys_avsb_nios2_oci:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci|aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug:the_aula2910_qsys_nios2_qsys_avsb_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 4767 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604012823864 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604012823864 ""}  } { { "aula2910_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aula2910_qsys:x1|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604012823864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604012823864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 8195 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604012823864 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604012823864 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 7940 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604012823864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604012823864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 8074 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604012823864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 8075 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604012823864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 8196 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604012823864 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604012823864 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 0 { 0 ""} 0 7833 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604012823864 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604012824442 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604012824442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604012824442 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604012824442 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604012824458 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604012824458 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604012824458 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604012824474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604012824536 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1604012824536 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604012824536 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "95 unused 3.3V 21 74 0 " "Number of I/O pins in group: 95 (unused VREF, 3.3V VCCIO, 21 input, 74 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1604012824552 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1604012824552 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1604012824552 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604012824552 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604012824552 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604012824552 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604012824552 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604012824552 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604012824552 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604012824552 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604012824552 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1604012824552 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1604012824552 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604012824692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604012827255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604012828426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604012828458 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604012829567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604012829567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604012830161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1604012832551 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604012832551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604012832989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1604012832989 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1604012832989 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604012832989 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1604012833145 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604012833161 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "74 " "Found 74 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604012833223 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1604012833223 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604012834239 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604012834504 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604012835582 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604012836129 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1604012836176 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1604012836363 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/output_files/aula2910.fit.smsg " "Generated suppressed messages file C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/output_files/aula2910.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604012836770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604012837988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 20:07:17 2020 " "Processing ended: Thu Oct 29 20:07:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604012837988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604012837988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604012837988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604012837988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604012839316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604012839316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 20:07:19 2020 " "Processing started: Thu Oct 29 20:07:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604012839316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604012839316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off aula2910 -c aula2910 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off aula2910 -c aula2910" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604012839316 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1604012841300 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604012841409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604012842466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 20:07:22 2020 " "Processing ended: Thu Oct 29 20:07:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604012842466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604012842466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604012842466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604012842466 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604012843185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604012843997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604012843997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 20:07:23 2020 " "Processing started: Thu Oct 29 20:07:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604012843997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604012843997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta aula2910 -c aula2910 " "Command: quartus_sta aula2910 -c aula2910" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604012843997 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1604012844138 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604012844497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604012844544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1604012844544 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1604012844905 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1604012844905 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aula2910.sdc " "Synopsys Design Constraints File file not found: 'aula2910.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1604012844967 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1604012844967 "|aula2910|CLOCK_50"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1604012845014 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1604012845045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604012845045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604012845076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604012845076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604012845108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604012845108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604012845123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604012845123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604012845123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604012845123 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1604012845186 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1604012845186 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1604012845311 "|aula2910|CLOCK_50"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604012845342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604012845358 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604012845373 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1604012845405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604012845436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604012845436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1604012845436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1604012845436 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1604012845483 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604012845545 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1604012845545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604012845717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 20:07:25 2020 " "Processing ended: Thu Oct 29 20:07:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604012845717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604012845717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604012845717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604012845717 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 227 s " "Quartus II Full Compilation was successful. 0 errors, 227 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604012846428 ""}
