read -sv run_verilog_mid/adder_32b_10_74_fcd27b31f7df444610d36b8d36046b59.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_74_fcd27b31f7df444610d36b8d36046b59_yosys.v
