#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL21
Clock_1__DIV_ID EQU 0x00000043
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL20
Clock_2__DIV_ID EQU 0x00000041
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_2__PA_DIV_ID EQU 0x000000FF

/* Clock_3 */
Clock_3__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL22
Clock_3__DIV_ID EQU 0x00000042
Clock_3__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_3__PA_DIV_ID EQU 0x000000FF

/* PWM_1MHz */
PWM_1MHz__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL13
PWM_1MHz__DIV_ID EQU 0x00000046
PWM_1MHz__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL6
PWM_1MHz__PA_DIV_ID EQU 0x000000FF

/* UARTCOMMS_SCB */
UARTCOMMS_SCB__CTRL EQU CYREG_SCB0_CTRL
UARTCOMMS_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UARTCOMMS_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UARTCOMMS_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UARTCOMMS_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UARTCOMMS_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UARTCOMMS_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UARTCOMMS_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UARTCOMMS_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UARTCOMMS_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UARTCOMMS_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UARTCOMMS_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UARTCOMMS_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UARTCOMMS_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UARTCOMMS_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UARTCOMMS_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UARTCOMMS_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UARTCOMMS_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UARTCOMMS_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UARTCOMMS_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UARTCOMMS_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UARTCOMMS_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UARTCOMMS_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UARTCOMMS_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UARTCOMMS_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UARTCOMMS_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UARTCOMMS_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UARTCOMMS_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UARTCOMMS_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UARTCOMMS_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UARTCOMMS_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UARTCOMMS_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UARTCOMMS_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UARTCOMMS_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UARTCOMMS_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UARTCOMMS_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UARTCOMMS_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UARTCOMMS_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UARTCOMMS_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UARTCOMMS_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UARTCOMMS_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UARTCOMMS_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UARTCOMMS_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UARTCOMMS_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UARTCOMMS_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UARTCOMMS_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UARTCOMMS_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UARTCOMMS_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UARTCOMMS_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UARTCOMMS_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UARTCOMMS_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UARTCOMMS_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UARTCOMMS_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UARTCOMMS_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UARTCOMMS_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UARTCOMMS_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UARTCOMMS_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UARTCOMMS_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UARTCOMMS_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UARTCOMMS_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UARTCOMMS_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UARTCOMMS_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UARTCOMMS_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UARTCOMMS_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UARTCOMMS_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UARTCOMMS_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UARTCOMMS_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UARTCOMMS_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UARTCOMMS_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UARTCOMMS_SCB__SS0_POSISTION EQU 0
UARTCOMMS_SCB__SS1_POSISTION EQU 1
UARTCOMMS_SCB__SS2_POSISTION EQU 2
UARTCOMMS_SCB__SS3_POSISTION EQU 3
UARTCOMMS_SCB__STATUS EQU CYREG_SCB0_STATUS
UARTCOMMS_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UARTCOMMS_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UARTCOMMS_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UARTCOMMS_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UARTCOMMS_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UARTCOMMS_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UARTCOMMS_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UARTCOMMS_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UARTCOMMS_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UARTCOMMS_SCB_IRQ */
UARTCOMMS_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UARTCOMMS_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UARTCOMMS_SCB_IRQ__INTC_MASK EQU 0x200
UARTCOMMS_SCB_IRQ__INTC_NUMBER EQU 9
UARTCOMMS_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
UARTCOMMS_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UARTCOMMS_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UARTCOMMS_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UARTCOMMS_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UARTCOMMS_SCBCLK */
UARTCOMMS_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
UARTCOMMS_SCBCLK__DIV_ID EQU 0x00000044
UARTCOMMS_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
UARTCOMMS_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UARTCOMMS_tx */
UARTCOMMS_tx__0__DR EQU CYREG_GPIO_PRT4_DR
UARTCOMMS_tx__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
UARTCOMMS_tx__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
UARTCOMMS_tx__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
UARTCOMMS_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UARTCOMMS_tx__0__HSIOM_MASK EQU 0x000000F0
UARTCOMMS_tx__0__HSIOM_SHIFT EQU 4
UARTCOMMS_tx__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
UARTCOMMS_tx__0__INTR EQU CYREG_GPIO_PRT4_INTR
UARTCOMMS_tx__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
UARTCOMMS_tx__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
UARTCOMMS_tx__0__MASK EQU 0x02
UARTCOMMS_tx__0__OUT_SEL EQU CYREG_UDB_PA5_CFG10
UARTCOMMS_tx__0__OUT_SEL_SHIFT EQU 2
UARTCOMMS_tx__0__OUT_SEL_VAL EQU -1
UARTCOMMS_tx__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
UARTCOMMS_tx__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
UARTCOMMS_tx__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
UARTCOMMS_tx__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
UARTCOMMS_tx__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
UARTCOMMS_tx__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
UARTCOMMS_tx__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
UARTCOMMS_tx__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
UARTCOMMS_tx__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
UARTCOMMS_tx__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
UARTCOMMS_tx__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
UARTCOMMS_tx__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
UARTCOMMS_tx__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
UARTCOMMS_tx__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
UARTCOMMS_tx__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
UARTCOMMS_tx__0__PC EQU CYREG_GPIO_PRT4_PC
UARTCOMMS_tx__0__PC2 EQU CYREG_GPIO_PRT4_PC2
UARTCOMMS_tx__0__PORT EQU 4
UARTCOMMS_tx__0__PS EQU CYREG_GPIO_PRT4_PS
UARTCOMMS_tx__0__SHIFT EQU 1
UARTCOMMS_tx__DR EQU CYREG_GPIO_PRT4_DR
UARTCOMMS_tx__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
UARTCOMMS_tx__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
UARTCOMMS_tx__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
UARTCOMMS_tx__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
UARTCOMMS_tx__INTR EQU CYREG_GPIO_PRT4_INTR
UARTCOMMS_tx__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
UARTCOMMS_tx__INTSTAT EQU CYREG_GPIO_PRT4_INTR
UARTCOMMS_tx__MASK EQU 0x02
UARTCOMMS_tx__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
UARTCOMMS_tx__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
UARTCOMMS_tx__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
UARTCOMMS_tx__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
UARTCOMMS_tx__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
UARTCOMMS_tx__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
UARTCOMMS_tx__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
UARTCOMMS_tx__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
UARTCOMMS_tx__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
UARTCOMMS_tx__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
UARTCOMMS_tx__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
UARTCOMMS_tx__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
UARTCOMMS_tx__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
UARTCOMMS_tx__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
UARTCOMMS_tx__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
UARTCOMMS_tx__PC EQU CYREG_GPIO_PRT4_PC
UARTCOMMS_tx__PC2 EQU CYREG_GPIO_PRT4_PC2
UARTCOMMS_tx__PORT EQU 4
UARTCOMMS_tx__PS EQU CYREG_GPIO_PRT4_PS
UARTCOMMS_tx__SHIFT EQU 1

/* HCSR04_Clock */
HCSR04_Clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
HCSR04_Clock__DIV_ID EQU 0x00000045
HCSR04_Clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL5
HCSR04_Clock__PA_DIV_ID EQU 0x000000FF

/* HCSR04_Timer_cy_m0s8_tcpwm_1 */
HCSR04_Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
HCSR04_Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
HCSR04_Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
HCSR04_Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
HCSR04_Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
HCSR04_Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
HCSR04_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
HCSR04_Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Infrared_ADC_cy_psoc4_sar */
Infrared_ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
Infrared_ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
Infrared_ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
Infrared_ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
Infrared_ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
Infrared_ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
Infrared_ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
Infrared_ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
Infrared_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
Infrared_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
Infrared_ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
Infrared_ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
Infrared_ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
Infrared_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
Infrared_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
Infrared_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
Infrared_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
Infrared_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
Infrared_ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* Infrared_ADC_intClock */
Infrared_ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
Infrared_ADC_intClock__DIV_ID EQU 0x00000040
Infrared_ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Infrared_ADC_intClock__PA_DIV_ID EQU 0x000000FF

/* Infrared_ADC_IRQ */
Infrared_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Infrared_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Infrared_ADC_IRQ__INTC_MASK EQU 0x20000
Infrared_ADC_IRQ__INTC_NUMBER EQU 17
Infrared_ADC_IRQ__INTC_PRIOR_MASK EQU 0xC000
Infrared_ADC_IRQ__INTC_PRIOR_NUM EQU 3
Infrared_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Infrared_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Infrared_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Control_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_1_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_1_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_1_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL2
Control_Reg_1_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL2
Control_Reg_1_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL2
Control_Reg_1_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK2
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL2
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x0F
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK2

/* HCSR04_Echo_0 */
HCSR04_Echo_0__0__DR EQU CYREG_GPIO_PRT4_DR
HCSR04_Echo_0__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
HCSR04_Echo_0__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
HCSR04_Echo_0__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
HCSR04_Echo_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
HCSR04_Echo_0__0__HSIOM_MASK EQU 0x0000F000
HCSR04_Echo_0__0__HSIOM_SHIFT EQU 12
HCSR04_Echo_0__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_0__0__INTR EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_0__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_0__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_0__0__MASK EQU 0x08
HCSR04_Echo_0__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
HCSR04_Echo_0__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
HCSR04_Echo_0__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
HCSR04_Echo_0__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
HCSR04_Echo_0__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
HCSR04_Echo_0__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
HCSR04_Echo_0__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
HCSR04_Echo_0__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
HCSR04_Echo_0__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
HCSR04_Echo_0__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
HCSR04_Echo_0__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
HCSR04_Echo_0__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
HCSR04_Echo_0__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
HCSR04_Echo_0__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
HCSR04_Echo_0__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
HCSR04_Echo_0__0__PC EQU CYREG_GPIO_PRT4_PC
HCSR04_Echo_0__0__PC2 EQU CYREG_GPIO_PRT4_PC2
HCSR04_Echo_0__0__PORT EQU 4
HCSR04_Echo_0__0__PS EQU CYREG_GPIO_PRT4_PS
HCSR04_Echo_0__0__SHIFT EQU 3
HCSR04_Echo_0__DR EQU CYREG_GPIO_PRT4_DR
HCSR04_Echo_0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
HCSR04_Echo_0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
HCSR04_Echo_0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
HCSR04_Echo_0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_0__INTR EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_0__MASK EQU 0x08
HCSR04_Echo_0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
HCSR04_Echo_0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
HCSR04_Echo_0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
HCSR04_Echo_0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
HCSR04_Echo_0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
HCSR04_Echo_0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
HCSR04_Echo_0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
HCSR04_Echo_0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
HCSR04_Echo_0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
HCSR04_Echo_0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
HCSR04_Echo_0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
HCSR04_Echo_0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
HCSR04_Echo_0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
HCSR04_Echo_0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
HCSR04_Echo_0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
HCSR04_Echo_0__PC EQU CYREG_GPIO_PRT4_PC
HCSR04_Echo_0__PC2 EQU CYREG_GPIO_PRT4_PC2
HCSR04_Echo_0__PORT EQU 4
HCSR04_Echo_0__PS EQU CYREG_GPIO_PRT4_PS
HCSR04_Echo_0__SHIFT EQU 3

/* HCSR04_Echo_1 */
HCSR04_Echo_1__0__DR EQU CYREG_GPIO_PRT4_DR
HCSR04_Echo_1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
HCSR04_Echo_1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
HCSR04_Echo_1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
HCSR04_Echo_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
HCSR04_Echo_1__0__HSIOM_MASK EQU 0x00000F00
HCSR04_Echo_1__0__HSIOM_SHIFT EQU 8
HCSR04_Echo_1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_1__0__INTR EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_1__0__MASK EQU 0x04
HCSR04_Echo_1__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
HCSR04_Echo_1__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
HCSR04_Echo_1__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
HCSR04_Echo_1__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
HCSR04_Echo_1__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
HCSR04_Echo_1__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
HCSR04_Echo_1__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
HCSR04_Echo_1__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
HCSR04_Echo_1__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
HCSR04_Echo_1__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
HCSR04_Echo_1__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
HCSR04_Echo_1__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
HCSR04_Echo_1__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
HCSR04_Echo_1__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
HCSR04_Echo_1__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
HCSR04_Echo_1__0__PC EQU CYREG_GPIO_PRT4_PC
HCSR04_Echo_1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
HCSR04_Echo_1__0__PORT EQU 4
HCSR04_Echo_1__0__PS EQU CYREG_GPIO_PRT4_PS
HCSR04_Echo_1__0__SHIFT EQU 2
HCSR04_Echo_1__DR EQU CYREG_GPIO_PRT4_DR
HCSR04_Echo_1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
HCSR04_Echo_1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
HCSR04_Echo_1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
HCSR04_Echo_1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_1__INTR EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_1__MASK EQU 0x04
HCSR04_Echo_1__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
HCSR04_Echo_1__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
HCSR04_Echo_1__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
HCSR04_Echo_1__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
HCSR04_Echo_1__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
HCSR04_Echo_1__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
HCSR04_Echo_1__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
HCSR04_Echo_1__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
HCSR04_Echo_1__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
HCSR04_Echo_1__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
HCSR04_Echo_1__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
HCSR04_Echo_1__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
HCSR04_Echo_1__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
HCSR04_Echo_1__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
HCSR04_Echo_1__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
HCSR04_Echo_1__PC EQU CYREG_GPIO_PRT4_PC
HCSR04_Echo_1__PC2 EQU CYREG_GPIO_PRT4_PC2
HCSR04_Echo_1__PORT EQU 4
HCSR04_Echo_1__PS EQU CYREG_GPIO_PRT4_PS
HCSR04_Echo_1__SHIFT EQU 2

/* HCSR04_Echo_2 */
HCSR04_Echo_2__0__DR EQU CYREG_GPIO_PRT11_DR
HCSR04_Echo_2__0__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
HCSR04_Echo_2__0__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
HCSR04_Echo_2__0__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
HCSR04_Echo_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL11
HCSR04_Echo_2__0__HSIOM_MASK EQU 0x0F000000
HCSR04_Echo_2__0__HSIOM_SHIFT EQU 24
HCSR04_Echo_2__0__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Echo_2__0__INTR EQU CYREG_GPIO_PRT11_INTR
HCSR04_Echo_2__0__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Echo_2__0__INTSTAT EQU CYREG_GPIO_PRT11_INTR
HCSR04_Echo_2__0__MASK EQU 0x40
HCSR04_Echo_2__0__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
HCSR04_Echo_2__0__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
HCSR04_Echo_2__0__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
HCSR04_Echo_2__0__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
HCSR04_Echo_2__0__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
HCSR04_Echo_2__0__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
HCSR04_Echo_2__0__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
HCSR04_Echo_2__0__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
HCSR04_Echo_2__0__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
HCSR04_Echo_2__0__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
HCSR04_Echo_2__0__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
HCSR04_Echo_2__0__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
HCSR04_Echo_2__0__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
HCSR04_Echo_2__0__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
HCSR04_Echo_2__0__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
HCSR04_Echo_2__0__PC EQU CYREG_GPIO_PRT11_PC
HCSR04_Echo_2__0__PC2 EQU CYREG_GPIO_PRT11_PC2
HCSR04_Echo_2__0__PORT EQU 11
HCSR04_Echo_2__0__PS EQU CYREG_GPIO_PRT11_PS
HCSR04_Echo_2__0__SHIFT EQU 6
HCSR04_Echo_2__DR EQU CYREG_GPIO_PRT11_DR
HCSR04_Echo_2__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
HCSR04_Echo_2__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
HCSR04_Echo_2__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
HCSR04_Echo_2__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Echo_2__INTR EQU CYREG_GPIO_PRT11_INTR
HCSR04_Echo_2__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Echo_2__INTSTAT EQU CYREG_GPIO_PRT11_INTR
HCSR04_Echo_2__MASK EQU 0x40
HCSR04_Echo_2__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
HCSR04_Echo_2__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
HCSR04_Echo_2__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
HCSR04_Echo_2__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
HCSR04_Echo_2__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
HCSR04_Echo_2__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
HCSR04_Echo_2__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
HCSR04_Echo_2__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
HCSR04_Echo_2__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
HCSR04_Echo_2__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
HCSR04_Echo_2__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
HCSR04_Echo_2__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
HCSR04_Echo_2__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
HCSR04_Echo_2__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
HCSR04_Echo_2__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
HCSR04_Echo_2__PC EQU CYREG_GPIO_PRT11_PC
HCSR04_Echo_2__PC2 EQU CYREG_GPIO_PRT11_PC2
HCSR04_Echo_2__PORT EQU 11
HCSR04_Echo_2__PS EQU CYREG_GPIO_PRT11_PS
HCSR04_Echo_2__SHIFT EQU 6

/* HCSR04_Echo_3 */
HCSR04_Echo_3__0__DR EQU CYREG_GPIO_PRT4_DR
HCSR04_Echo_3__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
HCSR04_Echo_3__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
HCSR04_Echo_3__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
HCSR04_Echo_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
HCSR04_Echo_3__0__HSIOM_MASK EQU 0x0000000F
HCSR04_Echo_3__0__HSIOM_SHIFT EQU 0
HCSR04_Echo_3__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_3__0__INTR EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_3__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_3__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_3__0__MASK EQU 0x01
HCSR04_Echo_3__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
HCSR04_Echo_3__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
HCSR04_Echo_3__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
HCSR04_Echo_3__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
HCSR04_Echo_3__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
HCSR04_Echo_3__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
HCSR04_Echo_3__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
HCSR04_Echo_3__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
HCSR04_Echo_3__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
HCSR04_Echo_3__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
HCSR04_Echo_3__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
HCSR04_Echo_3__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
HCSR04_Echo_3__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
HCSR04_Echo_3__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
HCSR04_Echo_3__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
HCSR04_Echo_3__0__PC EQU CYREG_GPIO_PRT4_PC
HCSR04_Echo_3__0__PC2 EQU CYREG_GPIO_PRT4_PC2
HCSR04_Echo_3__0__PORT EQU 4
HCSR04_Echo_3__0__PS EQU CYREG_GPIO_PRT4_PS
HCSR04_Echo_3__0__SHIFT EQU 0
HCSR04_Echo_3__DR EQU CYREG_GPIO_PRT4_DR
HCSR04_Echo_3__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
HCSR04_Echo_3__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
HCSR04_Echo_3__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
HCSR04_Echo_3__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_3__INTR EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_3__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_3__INTSTAT EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_3__MASK EQU 0x01
HCSR04_Echo_3__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
HCSR04_Echo_3__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
HCSR04_Echo_3__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
HCSR04_Echo_3__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
HCSR04_Echo_3__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
HCSR04_Echo_3__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
HCSR04_Echo_3__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
HCSR04_Echo_3__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
HCSR04_Echo_3__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
HCSR04_Echo_3__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
HCSR04_Echo_3__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
HCSR04_Echo_3__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
HCSR04_Echo_3__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
HCSR04_Echo_3__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
HCSR04_Echo_3__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
HCSR04_Echo_3__PC EQU CYREG_GPIO_PRT4_PC
HCSR04_Echo_3__PC2 EQU CYREG_GPIO_PRT4_PC2
HCSR04_Echo_3__PORT EQU 4
HCSR04_Echo_3__PS EQU CYREG_GPIO_PRT4_PS
HCSR04_Echo_3__SHIFT EQU 0

/* HCSR04_Echo_4 */
HCSR04_Echo_4__0__DR EQU CYREG_GPIO_PRT4_DR
HCSR04_Echo_4__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
HCSR04_Echo_4__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
HCSR04_Echo_4__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
HCSR04_Echo_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
HCSR04_Echo_4__0__HSIOM_MASK EQU 0x0F000000
HCSR04_Echo_4__0__HSIOM_SHIFT EQU 24
HCSR04_Echo_4__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_4__0__INTR EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_4__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_4__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_4__0__MASK EQU 0x40
HCSR04_Echo_4__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
HCSR04_Echo_4__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
HCSR04_Echo_4__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
HCSR04_Echo_4__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
HCSR04_Echo_4__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
HCSR04_Echo_4__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
HCSR04_Echo_4__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
HCSR04_Echo_4__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
HCSR04_Echo_4__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
HCSR04_Echo_4__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
HCSR04_Echo_4__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
HCSR04_Echo_4__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
HCSR04_Echo_4__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
HCSR04_Echo_4__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
HCSR04_Echo_4__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
HCSR04_Echo_4__0__PC EQU CYREG_GPIO_PRT4_PC
HCSR04_Echo_4__0__PC2 EQU CYREG_GPIO_PRT4_PC2
HCSR04_Echo_4__0__PORT EQU 4
HCSR04_Echo_4__0__PS EQU CYREG_GPIO_PRT4_PS
HCSR04_Echo_4__0__SHIFT EQU 6
HCSR04_Echo_4__DR EQU CYREG_GPIO_PRT4_DR
HCSR04_Echo_4__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
HCSR04_Echo_4__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
HCSR04_Echo_4__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
HCSR04_Echo_4__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_4__INTR EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_4__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_4__INTSTAT EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_4__MASK EQU 0x40
HCSR04_Echo_4__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
HCSR04_Echo_4__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
HCSR04_Echo_4__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
HCSR04_Echo_4__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
HCSR04_Echo_4__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
HCSR04_Echo_4__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
HCSR04_Echo_4__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
HCSR04_Echo_4__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
HCSR04_Echo_4__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
HCSR04_Echo_4__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
HCSR04_Echo_4__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
HCSR04_Echo_4__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
HCSR04_Echo_4__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
HCSR04_Echo_4__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
HCSR04_Echo_4__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
HCSR04_Echo_4__PC EQU CYREG_GPIO_PRT4_PC
HCSR04_Echo_4__PC2 EQU CYREG_GPIO_PRT4_PC2
HCSR04_Echo_4__PORT EQU 4
HCSR04_Echo_4__PS EQU CYREG_GPIO_PRT4_PS
HCSR04_Echo_4__SHIFT EQU 6

/* HCSR04_Echo_5 */
HCSR04_Echo_5__0__DR EQU CYREG_GPIO_PRT4_DR
HCSR04_Echo_5__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
HCSR04_Echo_5__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
HCSR04_Echo_5__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
HCSR04_Echo_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
HCSR04_Echo_5__0__HSIOM_MASK EQU 0x00F00000
HCSR04_Echo_5__0__HSIOM_SHIFT EQU 20
HCSR04_Echo_5__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_5__0__INTR EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_5__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_5__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_5__0__MASK EQU 0x20
HCSR04_Echo_5__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
HCSR04_Echo_5__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
HCSR04_Echo_5__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
HCSR04_Echo_5__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
HCSR04_Echo_5__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
HCSR04_Echo_5__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
HCSR04_Echo_5__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
HCSR04_Echo_5__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
HCSR04_Echo_5__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
HCSR04_Echo_5__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
HCSR04_Echo_5__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
HCSR04_Echo_5__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
HCSR04_Echo_5__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
HCSR04_Echo_5__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
HCSR04_Echo_5__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
HCSR04_Echo_5__0__PC EQU CYREG_GPIO_PRT4_PC
HCSR04_Echo_5__0__PC2 EQU CYREG_GPIO_PRT4_PC2
HCSR04_Echo_5__0__PORT EQU 4
HCSR04_Echo_5__0__PS EQU CYREG_GPIO_PRT4_PS
HCSR04_Echo_5__0__SHIFT EQU 5
HCSR04_Echo_5__DR EQU CYREG_GPIO_PRT4_DR
HCSR04_Echo_5__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
HCSR04_Echo_5__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
HCSR04_Echo_5__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
HCSR04_Echo_5__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_5__INTR EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_5__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
HCSR04_Echo_5__INTSTAT EQU CYREG_GPIO_PRT4_INTR
HCSR04_Echo_5__MASK EQU 0x20
HCSR04_Echo_5__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
HCSR04_Echo_5__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
HCSR04_Echo_5__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
HCSR04_Echo_5__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
HCSR04_Echo_5__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
HCSR04_Echo_5__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
HCSR04_Echo_5__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
HCSR04_Echo_5__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
HCSR04_Echo_5__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
HCSR04_Echo_5__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
HCSR04_Echo_5__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
HCSR04_Echo_5__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
HCSR04_Echo_5__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
HCSR04_Echo_5__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
HCSR04_Echo_5__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
HCSR04_Echo_5__PC EQU CYREG_GPIO_PRT4_PC
HCSR04_Echo_5__PC2 EQU CYREG_GPIO_PRT4_PC2
HCSR04_Echo_5__PORT EQU 4
HCSR04_Echo_5__PS EQU CYREG_GPIO_PRT4_PS
HCSR04_Echo_5__SHIFT EQU 5

/* HCSR04_Echo_6 */
HCSR04_Echo_6__0__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_6__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_6__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_6__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HCSR04_Echo_6__0__HSIOM_MASK EQU 0xF0000000
HCSR04_Echo_6__0__HSIOM_SHIFT EQU 28
HCSR04_Echo_6__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_6__0__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_6__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_6__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_6__0__MASK EQU 0x80
HCSR04_Echo_6__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
HCSR04_Echo_6__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
HCSR04_Echo_6__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
HCSR04_Echo_6__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
HCSR04_Echo_6__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
HCSR04_Echo_6__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
HCSR04_Echo_6__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
HCSR04_Echo_6__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
HCSR04_Echo_6__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
HCSR04_Echo_6__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
HCSR04_Echo_6__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
HCSR04_Echo_6__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
HCSR04_Echo_6__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
HCSR04_Echo_6__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
HCSR04_Echo_6__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
HCSR04_Echo_6__0__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_6__0__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_6__0__PORT EQU 0
HCSR04_Echo_6__0__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_6__0__SHIFT EQU 7
HCSR04_Echo_6__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_6__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_6__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_6__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_6__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_6__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_6__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_6__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_6__MASK EQU 0x80
HCSR04_Echo_6__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
HCSR04_Echo_6__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
HCSR04_Echo_6__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
HCSR04_Echo_6__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
HCSR04_Echo_6__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
HCSR04_Echo_6__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
HCSR04_Echo_6__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
HCSR04_Echo_6__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
HCSR04_Echo_6__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
HCSR04_Echo_6__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
HCSR04_Echo_6__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
HCSR04_Echo_6__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
HCSR04_Echo_6__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
HCSR04_Echo_6__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
HCSR04_Echo_6__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
HCSR04_Echo_6__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_6__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_6__PORT EQU 0
HCSR04_Echo_6__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_6__SHIFT EQU 7

/* HCSR04_Echo_7 */
HCSR04_Echo_7__0__DR EQU CYREG_GPIO_PRT11_DR
HCSR04_Echo_7__0__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
HCSR04_Echo_7__0__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
HCSR04_Echo_7__0__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
HCSR04_Echo_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL11
HCSR04_Echo_7__0__HSIOM_MASK EQU 0x00000F00
HCSR04_Echo_7__0__HSIOM_SHIFT EQU 8
HCSR04_Echo_7__0__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Echo_7__0__INTR EQU CYREG_GPIO_PRT11_INTR
HCSR04_Echo_7__0__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Echo_7__0__INTSTAT EQU CYREG_GPIO_PRT11_INTR
HCSR04_Echo_7__0__MASK EQU 0x04
HCSR04_Echo_7__0__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
HCSR04_Echo_7__0__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
HCSR04_Echo_7__0__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
HCSR04_Echo_7__0__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
HCSR04_Echo_7__0__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
HCSR04_Echo_7__0__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
HCSR04_Echo_7__0__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
HCSR04_Echo_7__0__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
HCSR04_Echo_7__0__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
HCSR04_Echo_7__0__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
HCSR04_Echo_7__0__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
HCSR04_Echo_7__0__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
HCSR04_Echo_7__0__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
HCSR04_Echo_7__0__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
HCSR04_Echo_7__0__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
HCSR04_Echo_7__0__PC EQU CYREG_GPIO_PRT11_PC
HCSR04_Echo_7__0__PC2 EQU CYREG_GPIO_PRT11_PC2
HCSR04_Echo_7__0__PORT EQU 11
HCSR04_Echo_7__0__PS EQU CYREG_GPIO_PRT11_PS
HCSR04_Echo_7__0__SHIFT EQU 2
HCSR04_Echo_7__DR EQU CYREG_GPIO_PRT11_DR
HCSR04_Echo_7__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
HCSR04_Echo_7__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
HCSR04_Echo_7__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
HCSR04_Echo_7__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Echo_7__INTR EQU CYREG_GPIO_PRT11_INTR
HCSR04_Echo_7__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Echo_7__INTSTAT EQU CYREG_GPIO_PRT11_INTR
HCSR04_Echo_7__MASK EQU 0x04
HCSR04_Echo_7__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
HCSR04_Echo_7__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
HCSR04_Echo_7__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
HCSR04_Echo_7__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
HCSR04_Echo_7__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
HCSR04_Echo_7__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
HCSR04_Echo_7__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
HCSR04_Echo_7__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
HCSR04_Echo_7__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
HCSR04_Echo_7__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
HCSR04_Echo_7__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
HCSR04_Echo_7__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
HCSR04_Echo_7__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
HCSR04_Echo_7__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
HCSR04_Echo_7__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
HCSR04_Echo_7__PC EQU CYREG_GPIO_PRT11_PC
HCSR04_Echo_7__PC2 EQU CYREG_GPIO_PRT11_PC2
HCSR04_Echo_7__PORT EQU 11
HCSR04_Echo_7__PS EQU CYREG_GPIO_PRT11_PS
HCSR04_Echo_7__SHIFT EQU 2

/* HCSR04_Echo_8 */
HCSR04_Echo_8__0__DR EQU CYREG_GPIO_PRT10_DR
HCSR04_Echo_8__0__DR_CLR EQU CYREG_GPIO_PRT10_DR_CLR
HCSR04_Echo_8__0__DR_INV EQU CYREG_GPIO_PRT10_DR_INV
HCSR04_Echo_8__0__DR_SET EQU CYREG_GPIO_PRT10_DR_SET
HCSR04_Echo_8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL10
HCSR04_Echo_8__0__HSIOM_MASK EQU 0x000000F0
HCSR04_Echo_8__0__HSIOM_SHIFT EQU 4
HCSR04_Echo_8__0__INTCFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Echo_8__0__INTR EQU CYREG_GPIO_PRT10_INTR
HCSR04_Echo_8__0__INTR_CFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Echo_8__0__INTSTAT EQU CYREG_GPIO_PRT10_INTR
HCSR04_Echo_8__0__MASK EQU 0x02
HCSR04_Echo_8__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HCSR04_Echo_8__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HCSR04_Echo_8__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HCSR04_Echo_8__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HCSR04_Echo_8__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HCSR04_Echo_8__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HCSR04_Echo_8__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HCSR04_Echo_8__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HCSR04_Echo_8__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HCSR04_Echo_8__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HCSR04_Echo_8__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HCSR04_Echo_8__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HCSR04_Echo_8__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HCSR04_Echo_8__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HCSR04_Echo_8__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HCSR04_Echo_8__0__PC EQU CYREG_GPIO_PRT10_PC
HCSR04_Echo_8__0__PC2 EQU CYREG_GPIO_PRT10_PC2
HCSR04_Echo_8__0__PORT EQU 10
HCSR04_Echo_8__0__PS EQU CYREG_GPIO_PRT10_PS
HCSR04_Echo_8__0__SHIFT EQU 1
HCSR04_Echo_8__DR EQU CYREG_GPIO_PRT10_DR
HCSR04_Echo_8__DR_CLR EQU CYREG_GPIO_PRT10_DR_CLR
HCSR04_Echo_8__DR_INV EQU CYREG_GPIO_PRT10_DR_INV
HCSR04_Echo_8__DR_SET EQU CYREG_GPIO_PRT10_DR_SET
HCSR04_Echo_8__INTCFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Echo_8__INTR EQU CYREG_GPIO_PRT10_INTR
HCSR04_Echo_8__INTR_CFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Echo_8__INTSTAT EQU CYREG_GPIO_PRT10_INTR
HCSR04_Echo_8__MASK EQU 0x02
HCSR04_Echo_8__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HCSR04_Echo_8__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HCSR04_Echo_8__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HCSR04_Echo_8__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HCSR04_Echo_8__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HCSR04_Echo_8__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HCSR04_Echo_8__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HCSR04_Echo_8__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HCSR04_Echo_8__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HCSR04_Echo_8__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HCSR04_Echo_8__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HCSR04_Echo_8__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HCSR04_Echo_8__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HCSR04_Echo_8__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HCSR04_Echo_8__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HCSR04_Echo_8__PC EQU CYREG_GPIO_PRT10_PC
HCSR04_Echo_8__PC2 EQU CYREG_GPIO_PRT10_PC2
HCSR04_Echo_8__PORT EQU 10
HCSR04_Echo_8__PS EQU CYREG_GPIO_PRT10_PS
HCSR04_Echo_8__SHIFT EQU 1

/* HCSR04_Echo_9 */
HCSR04_Echo_9__0__DR EQU CYREG_GPIO_PRT5_DR
HCSR04_Echo_9__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HCSR04_Echo_9__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HCSR04_Echo_9__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HCSR04_Echo_9__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
HCSR04_Echo_9__0__HSIOM_MASK EQU 0x000F0000
HCSR04_Echo_9__0__HSIOM_SHIFT EQU 16
HCSR04_Echo_9__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Echo_9__0__INTR EQU CYREG_GPIO_PRT5_INTR
HCSR04_Echo_9__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Echo_9__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HCSR04_Echo_9__0__MASK EQU 0x10
HCSR04_Echo_9__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HCSR04_Echo_9__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HCSR04_Echo_9__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HCSR04_Echo_9__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HCSR04_Echo_9__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HCSR04_Echo_9__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HCSR04_Echo_9__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HCSR04_Echo_9__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HCSR04_Echo_9__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HCSR04_Echo_9__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HCSR04_Echo_9__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HCSR04_Echo_9__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HCSR04_Echo_9__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HCSR04_Echo_9__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HCSR04_Echo_9__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HCSR04_Echo_9__0__PC EQU CYREG_GPIO_PRT5_PC
HCSR04_Echo_9__0__PC2 EQU CYREG_GPIO_PRT5_PC2
HCSR04_Echo_9__0__PORT EQU 5
HCSR04_Echo_9__0__PS EQU CYREG_GPIO_PRT5_PS
HCSR04_Echo_9__0__SHIFT EQU 4
HCSR04_Echo_9__DR EQU CYREG_GPIO_PRT5_DR
HCSR04_Echo_9__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HCSR04_Echo_9__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HCSR04_Echo_9__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HCSR04_Echo_9__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Echo_9__INTR EQU CYREG_GPIO_PRT5_INTR
HCSR04_Echo_9__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Echo_9__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HCSR04_Echo_9__MASK EQU 0x10
HCSR04_Echo_9__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HCSR04_Echo_9__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HCSR04_Echo_9__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HCSR04_Echo_9__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HCSR04_Echo_9__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HCSR04_Echo_9__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HCSR04_Echo_9__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HCSR04_Echo_9__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HCSR04_Echo_9__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HCSR04_Echo_9__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HCSR04_Echo_9__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HCSR04_Echo_9__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HCSR04_Echo_9__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HCSR04_Echo_9__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HCSR04_Echo_9__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HCSR04_Echo_9__PC EQU CYREG_GPIO_PRT5_PC
HCSR04_Echo_9__PC2 EQU CYREG_GPIO_PRT5_PC2
HCSR04_Echo_9__PORT EQU 5
HCSR04_Echo_9__PS EQU CYREG_GPIO_PRT5_PS
HCSR04_Echo_9__SHIFT EQU 4

/* Left_HB25_PWM_cy_m0s8_tcpwm_1 */
Left_HB25_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
Left_HB25_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
Left_HB25_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
Left_HB25_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
Left_HB25_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
Left_HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
Left_HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
Left_HB25_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
Left_HB25_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
Left_HB25_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
Left_HB25_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
Left_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
Left_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
Left_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* Left_HB25_PWM_Pin */
Left_HB25_PWM_Pin__0__DR EQU CYREG_GPIO_PRT0_DR
Left_HB25_PWM_Pin__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Left_HB25_PWM_Pin__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Left_HB25_PWM_Pin__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Left_HB25_PWM_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Left_HB25_PWM_Pin__0__HSIOM_MASK EQU 0x00000F00
Left_HB25_PWM_Pin__0__HSIOM_SHIFT EQU 8
Left_HB25_PWM_Pin__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Left_HB25_PWM_Pin__0__INTR EQU CYREG_GPIO_PRT0_INTR
Left_HB25_PWM_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Left_HB25_PWM_Pin__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Left_HB25_PWM_Pin__0__MASK EQU 0x04
Left_HB25_PWM_Pin__0__OUT_SEL EQU CYREG_UDB_PA4_CFG10
Left_HB25_PWM_Pin__0__OUT_SEL_SHIFT EQU 4
Left_HB25_PWM_Pin__0__OUT_SEL_VAL EQU 0
Left_HB25_PWM_Pin__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
Left_HB25_PWM_Pin__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
Left_HB25_PWM_Pin__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
Left_HB25_PWM_Pin__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
Left_HB25_PWM_Pin__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
Left_HB25_PWM_Pin__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
Left_HB25_PWM_Pin__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
Left_HB25_PWM_Pin__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
Left_HB25_PWM_Pin__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
Left_HB25_PWM_Pin__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
Left_HB25_PWM_Pin__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
Left_HB25_PWM_Pin__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
Left_HB25_PWM_Pin__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
Left_HB25_PWM_Pin__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
Left_HB25_PWM_Pin__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
Left_HB25_PWM_Pin__0__PC EQU CYREG_GPIO_PRT0_PC
Left_HB25_PWM_Pin__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Left_HB25_PWM_Pin__0__PORT EQU 0
Left_HB25_PWM_Pin__0__PS EQU CYREG_GPIO_PRT0_PS
Left_HB25_PWM_Pin__0__SHIFT EQU 2
Left_HB25_PWM_Pin__DR EQU CYREG_GPIO_PRT0_DR
Left_HB25_PWM_Pin__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Left_HB25_PWM_Pin__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Left_HB25_PWM_Pin__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Left_HB25_PWM_Pin__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Left_HB25_PWM_Pin__INTR EQU CYREG_GPIO_PRT0_INTR
Left_HB25_PWM_Pin__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Left_HB25_PWM_Pin__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Left_HB25_PWM_Pin__MASK EQU 0x04
Left_HB25_PWM_Pin__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
Left_HB25_PWM_Pin__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
Left_HB25_PWM_Pin__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
Left_HB25_PWM_Pin__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
Left_HB25_PWM_Pin__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
Left_HB25_PWM_Pin__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
Left_HB25_PWM_Pin__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
Left_HB25_PWM_Pin__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
Left_HB25_PWM_Pin__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
Left_HB25_PWM_Pin__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
Left_HB25_PWM_Pin__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
Left_HB25_PWM_Pin__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
Left_HB25_PWM_Pin__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
Left_HB25_PWM_Pin__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
Left_HB25_PWM_Pin__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
Left_HB25_PWM_Pin__PC EQU CYREG_GPIO_PRT0_PC
Left_HB25_PWM_Pin__PC2 EQU CYREG_GPIO_PRT0_PC2
Left_HB25_PWM_Pin__PORT EQU 0
Left_HB25_PWM_Pin__PS EQU CYREG_GPIO_PRT0_PS
Left_HB25_PWM_Pin__SHIFT EQU 2

/* HCSR04_Control */
HCSR04_Control_Sync_ctrl_reg__0__MASK EQU 0x01
HCSR04_Control_Sync_ctrl_reg__0__POS EQU 0
HCSR04_Control_Sync_ctrl_reg__1__MASK EQU 0x02
HCSR04_Control_Sync_ctrl_reg__1__POS EQU 1
HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
HCSR04_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
HCSR04_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
HCSR04_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
HCSR04_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
HCSR04_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
HCSR04_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
HCSR04_Control_Sync_ctrl_reg__2__MASK EQU 0x04
HCSR04_Control_Sync_ctrl_reg__2__POS EQU 2
HCSR04_Control_Sync_ctrl_reg__3__MASK EQU 0x08
HCSR04_Control_Sync_ctrl_reg__3__POS EQU 3
HCSR04_Control_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL0
HCSR04_Control_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL0
HCSR04_Control_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL0
HCSR04_Control_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK0
HCSR04_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
HCSR04_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
HCSR04_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
HCSR04_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL0
HCSR04_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
HCSR04_Control_Sync_ctrl_reg__MASK EQU 0x0F
HCSR04_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
HCSR04_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
HCSR04_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK0

/* HCSR04_Echo_10 */
HCSR04_Echo_10__0__DR EQU CYREG_GPIO_PRT5_DR
HCSR04_Echo_10__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HCSR04_Echo_10__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HCSR04_Echo_10__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HCSR04_Echo_10__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
HCSR04_Echo_10__0__HSIOM_MASK EQU 0x0F000000
HCSR04_Echo_10__0__HSIOM_SHIFT EQU 24
HCSR04_Echo_10__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Echo_10__0__INTR EQU CYREG_GPIO_PRT5_INTR
HCSR04_Echo_10__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Echo_10__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HCSR04_Echo_10__0__MASK EQU 0x40
HCSR04_Echo_10__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HCSR04_Echo_10__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HCSR04_Echo_10__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HCSR04_Echo_10__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HCSR04_Echo_10__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HCSR04_Echo_10__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HCSR04_Echo_10__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HCSR04_Echo_10__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HCSR04_Echo_10__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HCSR04_Echo_10__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HCSR04_Echo_10__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HCSR04_Echo_10__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HCSR04_Echo_10__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HCSR04_Echo_10__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HCSR04_Echo_10__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HCSR04_Echo_10__0__PC EQU CYREG_GPIO_PRT5_PC
HCSR04_Echo_10__0__PC2 EQU CYREG_GPIO_PRT5_PC2
HCSR04_Echo_10__0__PORT EQU 5
HCSR04_Echo_10__0__PS EQU CYREG_GPIO_PRT5_PS
HCSR04_Echo_10__0__SHIFT EQU 6
HCSR04_Echo_10__DR EQU CYREG_GPIO_PRT5_DR
HCSR04_Echo_10__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HCSR04_Echo_10__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HCSR04_Echo_10__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HCSR04_Echo_10__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Echo_10__INTR EQU CYREG_GPIO_PRT5_INTR
HCSR04_Echo_10__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Echo_10__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HCSR04_Echo_10__MASK EQU 0x40
HCSR04_Echo_10__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HCSR04_Echo_10__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HCSR04_Echo_10__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HCSR04_Echo_10__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HCSR04_Echo_10__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HCSR04_Echo_10__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HCSR04_Echo_10__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HCSR04_Echo_10__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HCSR04_Echo_10__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HCSR04_Echo_10__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HCSR04_Echo_10__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HCSR04_Echo_10__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HCSR04_Echo_10__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HCSR04_Echo_10__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HCSR04_Echo_10__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HCSR04_Echo_10__PC EQU CYREG_GPIO_PRT5_PC
HCSR04_Echo_10__PC2 EQU CYREG_GPIO_PRT5_PC2
HCSR04_Echo_10__PORT EQU 5
HCSR04_Echo_10__PS EQU CYREG_GPIO_PRT5_PS
HCSR04_Echo_10__SHIFT EQU 6

/* HCSR04_Echo_11 */
HCSR04_Echo_11__0__DR EQU CYREG_GPIO_PRT11_DR
HCSR04_Echo_11__0__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
HCSR04_Echo_11__0__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
HCSR04_Echo_11__0__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
HCSR04_Echo_11__0__HSIOM EQU CYREG_HSIOM_PORT_SEL11
HCSR04_Echo_11__0__HSIOM_MASK EQU 0x0000F000
HCSR04_Echo_11__0__HSIOM_SHIFT EQU 12
HCSR04_Echo_11__0__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Echo_11__0__INTR EQU CYREG_GPIO_PRT11_INTR
HCSR04_Echo_11__0__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Echo_11__0__INTSTAT EQU CYREG_GPIO_PRT11_INTR
HCSR04_Echo_11__0__MASK EQU 0x08
HCSR04_Echo_11__0__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
HCSR04_Echo_11__0__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
HCSR04_Echo_11__0__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
HCSR04_Echo_11__0__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
HCSR04_Echo_11__0__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
HCSR04_Echo_11__0__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
HCSR04_Echo_11__0__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
HCSR04_Echo_11__0__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
HCSR04_Echo_11__0__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
HCSR04_Echo_11__0__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
HCSR04_Echo_11__0__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
HCSR04_Echo_11__0__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
HCSR04_Echo_11__0__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
HCSR04_Echo_11__0__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
HCSR04_Echo_11__0__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
HCSR04_Echo_11__0__PC EQU CYREG_GPIO_PRT11_PC
HCSR04_Echo_11__0__PC2 EQU CYREG_GPIO_PRT11_PC2
HCSR04_Echo_11__0__PORT EQU 11
HCSR04_Echo_11__0__PS EQU CYREG_GPIO_PRT11_PS
HCSR04_Echo_11__0__SHIFT EQU 3
HCSR04_Echo_11__DR EQU CYREG_GPIO_PRT11_DR
HCSR04_Echo_11__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
HCSR04_Echo_11__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
HCSR04_Echo_11__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
HCSR04_Echo_11__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Echo_11__INTR EQU CYREG_GPIO_PRT11_INTR
HCSR04_Echo_11__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Echo_11__INTSTAT EQU CYREG_GPIO_PRT11_INTR
HCSR04_Echo_11__MASK EQU 0x08
HCSR04_Echo_11__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
HCSR04_Echo_11__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
HCSR04_Echo_11__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
HCSR04_Echo_11__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
HCSR04_Echo_11__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
HCSR04_Echo_11__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
HCSR04_Echo_11__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
HCSR04_Echo_11__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
HCSR04_Echo_11__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
HCSR04_Echo_11__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
HCSR04_Echo_11__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
HCSR04_Echo_11__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
HCSR04_Echo_11__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
HCSR04_Echo_11__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
HCSR04_Echo_11__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
HCSR04_Echo_11__PC EQU CYREG_GPIO_PRT11_PC
HCSR04_Echo_11__PC2 EQU CYREG_GPIO_PRT11_PC2
HCSR04_Echo_11__PORT EQU 11
HCSR04_Echo_11__PS EQU CYREG_GPIO_PRT11_PS
HCSR04_Echo_11__SHIFT EQU 3

/* HCSR04_Echo_12 */
HCSR04_Echo_12__0__DR EQU CYREG_GPIO_PRT5_DR
HCSR04_Echo_12__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HCSR04_Echo_12__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HCSR04_Echo_12__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HCSR04_Echo_12__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
HCSR04_Echo_12__0__HSIOM_MASK EQU 0x000000F0
HCSR04_Echo_12__0__HSIOM_SHIFT EQU 4
HCSR04_Echo_12__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Echo_12__0__INTR EQU CYREG_GPIO_PRT5_INTR
HCSR04_Echo_12__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Echo_12__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HCSR04_Echo_12__0__MASK EQU 0x02
HCSR04_Echo_12__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HCSR04_Echo_12__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HCSR04_Echo_12__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HCSR04_Echo_12__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HCSR04_Echo_12__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HCSR04_Echo_12__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HCSR04_Echo_12__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HCSR04_Echo_12__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HCSR04_Echo_12__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HCSR04_Echo_12__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HCSR04_Echo_12__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HCSR04_Echo_12__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HCSR04_Echo_12__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HCSR04_Echo_12__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HCSR04_Echo_12__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HCSR04_Echo_12__0__PC EQU CYREG_GPIO_PRT5_PC
HCSR04_Echo_12__0__PC2 EQU CYREG_GPIO_PRT5_PC2
HCSR04_Echo_12__0__PORT EQU 5
HCSR04_Echo_12__0__PS EQU CYREG_GPIO_PRT5_PS
HCSR04_Echo_12__0__SHIFT EQU 1
HCSR04_Echo_12__DR EQU CYREG_GPIO_PRT5_DR
HCSR04_Echo_12__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HCSR04_Echo_12__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HCSR04_Echo_12__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HCSR04_Echo_12__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Echo_12__INTR EQU CYREG_GPIO_PRT5_INTR
HCSR04_Echo_12__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HCSR04_Echo_12__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HCSR04_Echo_12__MASK EQU 0x02
HCSR04_Echo_12__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HCSR04_Echo_12__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HCSR04_Echo_12__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HCSR04_Echo_12__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HCSR04_Echo_12__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HCSR04_Echo_12__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HCSR04_Echo_12__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HCSR04_Echo_12__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HCSR04_Echo_12__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HCSR04_Echo_12__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HCSR04_Echo_12__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HCSR04_Echo_12__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HCSR04_Echo_12__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HCSR04_Echo_12__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HCSR04_Echo_12__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HCSR04_Echo_12__PC EQU CYREG_GPIO_PRT5_PC
HCSR04_Echo_12__PC2 EQU CYREG_GPIO_PRT5_PC2
HCSR04_Echo_12__PORT EQU 5
HCSR04_Echo_12__PS EQU CYREG_GPIO_PRT5_PS
HCSR04_Echo_12__SHIFT EQU 1

/* HCSR04_Echo_13 */
HCSR04_Echo_13__0__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_13__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_13__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_13__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_13__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HCSR04_Echo_13__0__HSIOM_MASK EQU 0x0000F000
HCSR04_Echo_13__0__HSIOM_SHIFT EQU 12
HCSR04_Echo_13__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_13__0__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_13__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_13__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_13__0__MASK EQU 0x08
HCSR04_Echo_13__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
HCSR04_Echo_13__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
HCSR04_Echo_13__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
HCSR04_Echo_13__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
HCSR04_Echo_13__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
HCSR04_Echo_13__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
HCSR04_Echo_13__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
HCSR04_Echo_13__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
HCSR04_Echo_13__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
HCSR04_Echo_13__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
HCSR04_Echo_13__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
HCSR04_Echo_13__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
HCSR04_Echo_13__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
HCSR04_Echo_13__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
HCSR04_Echo_13__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
HCSR04_Echo_13__0__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_13__0__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_13__0__PORT EQU 0
HCSR04_Echo_13__0__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_13__0__SHIFT EQU 3
HCSR04_Echo_13__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_13__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_13__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_13__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_13__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_13__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_13__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_13__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_13__MASK EQU 0x08
HCSR04_Echo_13__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
HCSR04_Echo_13__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
HCSR04_Echo_13__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
HCSR04_Echo_13__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
HCSR04_Echo_13__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
HCSR04_Echo_13__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
HCSR04_Echo_13__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
HCSR04_Echo_13__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
HCSR04_Echo_13__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
HCSR04_Echo_13__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
HCSR04_Echo_13__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
HCSR04_Echo_13__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
HCSR04_Echo_13__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
HCSR04_Echo_13__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
HCSR04_Echo_13__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
HCSR04_Echo_13__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_13__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_13__PORT EQU 0
HCSR04_Echo_13__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_13__SHIFT EQU 3

/* HCSR04_Echo_14 */
HCSR04_Echo_14__0__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_14__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_14__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_14__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_14__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HCSR04_Echo_14__0__HSIOM_MASK EQU 0x000F0000
HCSR04_Echo_14__0__HSIOM_SHIFT EQU 16
HCSR04_Echo_14__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_14__0__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_14__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_14__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_14__0__MASK EQU 0x10
HCSR04_Echo_14__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
HCSR04_Echo_14__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
HCSR04_Echo_14__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
HCSR04_Echo_14__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
HCSR04_Echo_14__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
HCSR04_Echo_14__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
HCSR04_Echo_14__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
HCSR04_Echo_14__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
HCSR04_Echo_14__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
HCSR04_Echo_14__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
HCSR04_Echo_14__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
HCSR04_Echo_14__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
HCSR04_Echo_14__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
HCSR04_Echo_14__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
HCSR04_Echo_14__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
HCSR04_Echo_14__0__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_14__0__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_14__0__PORT EQU 0
HCSR04_Echo_14__0__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_14__0__SHIFT EQU 4
HCSR04_Echo_14__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_14__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_14__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_14__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_14__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_14__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_14__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_14__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_14__MASK EQU 0x10
HCSR04_Echo_14__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
HCSR04_Echo_14__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
HCSR04_Echo_14__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
HCSR04_Echo_14__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
HCSR04_Echo_14__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
HCSR04_Echo_14__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
HCSR04_Echo_14__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
HCSR04_Echo_14__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
HCSR04_Echo_14__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
HCSR04_Echo_14__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
HCSR04_Echo_14__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
HCSR04_Echo_14__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
HCSR04_Echo_14__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
HCSR04_Echo_14__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
HCSR04_Echo_14__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
HCSR04_Echo_14__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_14__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_14__PORT EQU 0
HCSR04_Echo_14__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_14__SHIFT EQU 4

/* HCSR04_Echo_15 */
HCSR04_Echo_15__0__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_15__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_15__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_15__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_15__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HCSR04_Echo_15__0__HSIOM_MASK EQU 0x000000F0
HCSR04_Echo_15__0__HSIOM_SHIFT EQU 4
HCSR04_Echo_15__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_15__0__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_15__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_15__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_15__0__MASK EQU 0x02
HCSR04_Echo_15__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
HCSR04_Echo_15__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
HCSR04_Echo_15__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
HCSR04_Echo_15__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
HCSR04_Echo_15__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
HCSR04_Echo_15__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
HCSR04_Echo_15__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
HCSR04_Echo_15__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
HCSR04_Echo_15__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
HCSR04_Echo_15__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
HCSR04_Echo_15__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
HCSR04_Echo_15__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
HCSR04_Echo_15__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
HCSR04_Echo_15__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
HCSR04_Echo_15__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
HCSR04_Echo_15__0__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_15__0__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_15__0__PORT EQU 0
HCSR04_Echo_15__0__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_15__0__SHIFT EQU 1
HCSR04_Echo_15__DR EQU CYREG_GPIO_PRT0_DR
HCSR04_Echo_15__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
HCSR04_Echo_15__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
HCSR04_Echo_15__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
HCSR04_Echo_15__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_15__INTR EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_15__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
HCSR04_Echo_15__INTSTAT EQU CYREG_GPIO_PRT0_INTR
HCSR04_Echo_15__MASK EQU 0x02
HCSR04_Echo_15__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
HCSR04_Echo_15__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
HCSR04_Echo_15__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
HCSR04_Echo_15__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
HCSR04_Echo_15__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
HCSR04_Echo_15__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
HCSR04_Echo_15__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
HCSR04_Echo_15__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
HCSR04_Echo_15__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
HCSR04_Echo_15__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
HCSR04_Echo_15__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
HCSR04_Echo_15__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
HCSR04_Echo_15__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
HCSR04_Echo_15__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
HCSR04_Echo_15__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
HCSR04_Echo_15__PC EQU CYREG_GPIO_PRT0_PC
HCSR04_Echo_15__PC2 EQU CYREG_GPIO_PRT0_PC2
HCSR04_Echo_15__PORT EQU 0
HCSR04_Echo_15__PS EQU CYREG_GPIO_PRT0_PS
HCSR04_Echo_15__SHIFT EQU 1

/* Left_Encoder_A */
Left_Encoder_A__0__DR EQU CYREG_GPIO_PRT7_DR
Left_Encoder_A__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
Left_Encoder_A__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
Left_Encoder_A__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
Left_Encoder_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
Left_Encoder_A__0__HSIOM_MASK EQU 0x000F0000
Left_Encoder_A__0__HSIOM_SHIFT EQU 16
Left_Encoder_A__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
Left_Encoder_A__0__INTR EQU CYREG_GPIO_PRT7_INTR
Left_Encoder_A__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
Left_Encoder_A__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
Left_Encoder_A__0__MASK EQU 0x10
Left_Encoder_A__0__PC EQU CYREG_GPIO_PRT7_PC
Left_Encoder_A__0__PC2 EQU CYREG_GPIO_PRT7_PC2
Left_Encoder_A__0__PORT EQU 7
Left_Encoder_A__0__PS EQU CYREG_GPIO_PRT7_PS
Left_Encoder_A__0__SHIFT EQU 4
Left_Encoder_A__DR EQU CYREG_GPIO_PRT7_DR
Left_Encoder_A__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
Left_Encoder_A__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
Left_Encoder_A__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
Left_Encoder_A__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
Left_Encoder_A__INTR EQU CYREG_GPIO_PRT7_INTR
Left_Encoder_A__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
Left_Encoder_A__INTSTAT EQU CYREG_GPIO_PRT7_INTR
Left_Encoder_A__MASK EQU 0x10
Left_Encoder_A__PC EQU CYREG_GPIO_PRT7_PC
Left_Encoder_A__PC2 EQU CYREG_GPIO_PRT7_PC2
Left_Encoder_A__PORT EQU 7
Left_Encoder_A__PS EQU CYREG_GPIO_PRT7_PS
Left_Encoder_A__SHIFT EQU 4

/* Left_Encoder_B */
Left_Encoder_B__0__DR EQU CYREG_GPIO_PRT3_DR
Left_Encoder_B__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Left_Encoder_B__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Left_Encoder_B__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Left_Encoder_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Left_Encoder_B__0__HSIOM_MASK EQU 0x0F000000
Left_Encoder_B__0__HSIOM_SHIFT EQU 24
Left_Encoder_B__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Left_Encoder_B__0__INTR EQU CYREG_GPIO_PRT3_INTR
Left_Encoder_B__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Left_Encoder_B__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Left_Encoder_B__0__MASK EQU 0x40
Left_Encoder_B__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Left_Encoder_B__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Left_Encoder_B__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Left_Encoder_B__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Left_Encoder_B__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Left_Encoder_B__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Left_Encoder_B__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Left_Encoder_B__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Left_Encoder_B__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Left_Encoder_B__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Left_Encoder_B__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Left_Encoder_B__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Left_Encoder_B__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Left_Encoder_B__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Left_Encoder_B__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Left_Encoder_B__0__PC EQU CYREG_GPIO_PRT3_PC
Left_Encoder_B__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Left_Encoder_B__0__PORT EQU 3
Left_Encoder_B__0__PS EQU CYREG_GPIO_PRT3_PS
Left_Encoder_B__0__SHIFT EQU 6
Left_Encoder_B__DR EQU CYREG_GPIO_PRT3_DR
Left_Encoder_B__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Left_Encoder_B__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Left_Encoder_B__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Left_Encoder_B__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Left_Encoder_B__INTR EQU CYREG_GPIO_PRT3_INTR
Left_Encoder_B__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Left_Encoder_B__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Left_Encoder_B__MASK EQU 0x40
Left_Encoder_B__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Left_Encoder_B__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Left_Encoder_B__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Left_Encoder_B__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Left_Encoder_B__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Left_Encoder_B__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Left_Encoder_B__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Left_Encoder_B__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Left_Encoder_B__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Left_Encoder_B__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Left_Encoder_B__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Left_Encoder_B__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Left_Encoder_B__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Left_Encoder_B__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Left_Encoder_B__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Left_Encoder_B__PC EQU CYREG_GPIO_PRT3_PC
Left_Encoder_B__PC2 EQU CYREG_GPIO_PRT3_PC2
Left_Encoder_B__PORT EQU 3
Left_Encoder_B__PS EQU CYREG_GPIO_PRT3_PS
Left_Encoder_B__SHIFT EQU 6

/* Right_HB25_PWM_cy_m0s8_tcpwm_1 */
Right_HB25_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Right_HB25_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Right_HB25_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Right_HB25_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Right_HB25_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Right_HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Right_HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Right_HB25_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Right_HB25_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Right_HB25_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Right_HB25_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Right_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Right_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Right_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Right_HB25_PWM_Pin */
Right_HB25_PWM_Pin__0__DR EQU CYREG_GPIO_PRT4_DR
Right_HB25_PWM_Pin__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Right_HB25_PWM_Pin__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Right_HB25_PWM_Pin__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Right_HB25_PWM_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Right_HB25_PWM_Pin__0__HSIOM_MASK EQU 0x000F0000
Right_HB25_PWM_Pin__0__HSIOM_SHIFT EQU 16
Right_HB25_PWM_Pin__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Right_HB25_PWM_Pin__0__INTR EQU CYREG_GPIO_PRT4_INTR
Right_HB25_PWM_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Right_HB25_PWM_Pin__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Right_HB25_PWM_Pin__0__MASK EQU 0x10
Right_HB25_PWM_Pin__0__OUT_SEL EQU CYREG_UDB_PA5_CFG10
Right_HB25_PWM_Pin__0__OUT_SEL_SHIFT EQU 8
Right_HB25_PWM_Pin__0__OUT_SEL_VAL EQU 1
Right_HB25_PWM_Pin__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Right_HB25_PWM_Pin__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Right_HB25_PWM_Pin__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Right_HB25_PWM_Pin__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Right_HB25_PWM_Pin__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Right_HB25_PWM_Pin__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Right_HB25_PWM_Pin__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Right_HB25_PWM_Pin__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Right_HB25_PWM_Pin__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Right_HB25_PWM_Pin__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Right_HB25_PWM_Pin__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Right_HB25_PWM_Pin__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Right_HB25_PWM_Pin__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Right_HB25_PWM_Pin__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Right_HB25_PWM_Pin__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Right_HB25_PWM_Pin__0__PC EQU CYREG_GPIO_PRT4_PC
Right_HB25_PWM_Pin__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Right_HB25_PWM_Pin__0__PORT EQU 4
Right_HB25_PWM_Pin__0__PS EQU CYREG_GPIO_PRT4_PS
Right_HB25_PWM_Pin__0__SHIFT EQU 4
Right_HB25_PWM_Pin__DR EQU CYREG_GPIO_PRT4_DR
Right_HB25_PWM_Pin__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Right_HB25_PWM_Pin__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Right_HB25_PWM_Pin__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Right_HB25_PWM_Pin__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Right_HB25_PWM_Pin__INTR EQU CYREG_GPIO_PRT4_INTR
Right_HB25_PWM_Pin__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Right_HB25_PWM_Pin__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Right_HB25_PWM_Pin__MASK EQU 0x10
Right_HB25_PWM_Pin__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Right_HB25_PWM_Pin__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Right_HB25_PWM_Pin__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Right_HB25_PWM_Pin__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Right_HB25_PWM_Pin__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Right_HB25_PWM_Pin__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Right_HB25_PWM_Pin__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Right_HB25_PWM_Pin__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Right_HB25_PWM_Pin__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Right_HB25_PWM_Pin__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Right_HB25_PWM_Pin__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Right_HB25_PWM_Pin__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Right_HB25_PWM_Pin__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Right_HB25_PWM_Pin__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Right_HB25_PWM_Pin__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Right_HB25_PWM_Pin__PC EQU CYREG_GPIO_PRT4_PC
Right_HB25_PWM_Pin__PC2 EQU CYREG_GPIO_PRT4_PC2
Right_HB25_PWM_Pin__PORT EQU 4
Right_HB25_PWM_Pin__PS EQU CYREG_GPIO_PRT4_PS
Right_HB25_PWM_Pin__SHIFT EQU 4

/* Right_Encoder_A */
Right_Encoder_A__0__DR EQU CYREG_GPIO_PRT0_DR
Right_Encoder_A__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Right_Encoder_A__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Right_Encoder_A__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Right_Encoder_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Right_Encoder_A__0__HSIOM_MASK EQU 0x0000000F
Right_Encoder_A__0__HSIOM_SHIFT EQU 0
Right_Encoder_A__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Right_Encoder_A__0__INTR EQU CYREG_GPIO_PRT0_INTR
Right_Encoder_A__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Right_Encoder_A__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Right_Encoder_A__0__MASK EQU 0x01
Right_Encoder_A__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
Right_Encoder_A__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
Right_Encoder_A__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
Right_Encoder_A__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
Right_Encoder_A__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
Right_Encoder_A__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
Right_Encoder_A__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
Right_Encoder_A__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
Right_Encoder_A__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
Right_Encoder_A__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
Right_Encoder_A__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
Right_Encoder_A__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
Right_Encoder_A__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
Right_Encoder_A__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
Right_Encoder_A__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
Right_Encoder_A__0__PC EQU CYREG_GPIO_PRT0_PC
Right_Encoder_A__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Right_Encoder_A__0__PORT EQU 0
Right_Encoder_A__0__PS EQU CYREG_GPIO_PRT0_PS
Right_Encoder_A__0__SHIFT EQU 0
Right_Encoder_A__DR EQU CYREG_GPIO_PRT0_DR
Right_Encoder_A__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Right_Encoder_A__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Right_Encoder_A__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Right_Encoder_A__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Right_Encoder_A__INTR EQU CYREG_GPIO_PRT0_INTR
Right_Encoder_A__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Right_Encoder_A__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Right_Encoder_A__MASK EQU 0x01
Right_Encoder_A__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
Right_Encoder_A__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
Right_Encoder_A__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
Right_Encoder_A__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
Right_Encoder_A__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
Right_Encoder_A__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
Right_Encoder_A__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
Right_Encoder_A__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
Right_Encoder_A__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
Right_Encoder_A__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
Right_Encoder_A__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
Right_Encoder_A__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
Right_Encoder_A__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
Right_Encoder_A__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
Right_Encoder_A__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
Right_Encoder_A__PC EQU CYREG_GPIO_PRT0_PC
Right_Encoder_A__PC2 EQU CYREG_GPIO_PRT0_PC2
Right_Encoder_A__PORT EQU 0
Right_Encoder_A__PS EQU CYREG_GPIO_PRT0_PS
Right_Encoder_A__SHIFT EQU 0

/* Right_Encoder_B */
Right_Encoder_B__0__DR EQU CYREG_GPIO_PRT11_DR
Right_Encoder_B__0__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
Right_Encoder_B__0__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
Right_Encoder_B__0__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
Right_Encoder_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL11
Right_Encoder_B__0__HSIOM_MASK EQU 0xF0000000
Right_Encoder_B__0__HSIOM_SHIFT EQU 28
Right_Encoder_B__0__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
Right_Encoder_B__0__INTR EQU CYREG_GPIO_PRT11_INTR
Right_Encoder_B__0__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
Right_Encoder_B__0__INTSTAT EQU CYREG_GPIO_PRT11_INTR
Right_Encoder_B__0__MASK EQU 0x80
Right_Encoder_B__0__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
Right_Encoder_B__0__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
Right_Encoder_B__0__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
Right_Encoder_B__0__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
Right_Encoder_B__0__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
Right_Encoder_B__0__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
Right_Encoder_B__0__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
Right_Encoder_B__0__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
Right_Encoder_B__0__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
Right_Encoder_B__0__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
Right_Encoder_B__0__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
Right_Encoder_B__0__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
Right_Encoder_B__0__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
Right_Encoder_B__0__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
Right_Encoder_B__0__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
Right_Encoder_B__0__PC EQU CYREG_GPIO_PRT11_PC
Right_Encoder_B__0__PC2 EQU CYREG_GPIO_PRT11_PC2
Right_Encoder_B__0__PORT EQU 11
Right_Encoder_B__0__PS EQU CYREG_GPIO_PRT11_PS
Right_Encoder_B__0__SHIFT EQU 7
Right_Encoder_B__DR EQU CYREG_GPIO_PRT11_DR
Right_Encoder_B__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
Right_Encoder_B__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
Right_Encoder_B__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
Right_Encoder_B__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
Right_Encoder_B__INTR EQU CYREG_GPIO_PRT11_INTR
Right_Encoder_B__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
Right_Encoder_B__INTSTAT EQU CYREG_GPIO_PRT11_INTR
Right_Encoder_B__MASK EQU 0x80
Right_Encoder_B__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
Right_Encoder_B__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
Right_Encoder_B__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
Right_Encoder_B__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
Right_Encoder_B__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
Right_Encoder_B__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
Right_Encoder_B__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
Right_Encoder_B__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
Right_Encoder_B__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
Right_Encoder_B__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
Right_Encoder_B__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
Right_Encoder_B__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
Right_Encoder_B__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
Right_Encoder_B__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
Right_Encoder_B__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
Right_Encoder_B__PC EQU CYREG_GPIO_PRT11_PC
Right_Encoder_B__PC2 EQU CYREG_GPIO_PRT11_PC2
Right_Encoder_B__PORT EQU 11
Right_Encoder_B__PS EQU CYREG_GPIO_PRT11_PS
Right_Encoder_B__SHIFT EQU 7

/* HCSR04_Trigger_0 */
HCSR04_Trigger_0__0__DR EQU CYREG_GPIO_PRT10_DR
HCSR04_Trigger_0__0__DR_CLR EQU CYREG_GPIO_PRT10_DR_CLR
HCSR04_Trigger_0__0__DR_INV EQU CYREG_GPIO_PRT10_DR_INV
HCSR04_Trigger_0__0__DR_SET EQU CYREG_GPIO_PRT10_DR_SET
HCSR04_Trigger_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL10
HCSR04_Trigger_0__0__HSIOM_MASK EQU 0x0F000000
HCSR04_Trigger_0__0__HSIOM_SHIFT EQU 24
HCSR04_Trigger_0__0__INTCFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_0__0__INTR EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_0__0__INTR_CFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_0__0__INTSTAT EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_0__0__MASK EQU 0x40
HCSR04_Trigger_0__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HCSR04_Trigger_0__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HCSR04_Trigger_0__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HCSR04_Trigger_0__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HCSR04_Trigger_0__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HCSR04_Trigger_0__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HCSR04_Trigger_0__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HCSR04_Trigger_0__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HCSR04_Trigger_0__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HCSR04_Trigger_0__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HCSR04_Trigger_0__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HCSR04_Trigger_0__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HCSR04_Trigger_0__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HCSR04_Trigger_0__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HCSR04_Trigger_0__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HCSR04_Trigger_0__0__PC EQU CYREG_GPIO_PRT10_PC
HCSR04_Trigger_0__0__PC2 EQU CYREG_GPIO_PRT10_PC2
HCSR04_Trigger_0__0__PORT EQU 10
HCSR04_Trigger_0__0__PS EQU CYREG_GPIO_PRT10_PS
HCSR04_Trigger_0__0__SHIFT EQU 6
HCSR04_Trigger_0__DR EQU CYREG_GPIO_PRT10_DR
HCSR04_Trigger_0__DR_CLR EQU CYREG_GPIO_PRT10_DR_CLR
HCSR04_Trigger_0__DR_INV EQU CYREG_GPIO_PRT10_DR_INV
HCSR04_Trigger_0__DR_SET EQU CYREG_GPIO_PRT10_DR_SET
HCSR04_Trigger_0__INTCFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_0__INTR EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_0__INTR_CFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_0__INTSTAT EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_0__MASK EQU 0x40
HCSR04_Trigger_0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HCSR04_Trigger_0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HCSR04_Trigger_0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HCSR04_Trigger_0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HCSR04_Trigger_0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HCSR04_Trigger_0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HCSR04_Trigger_0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HCSR04_Trigger_0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HCSR04_Trigger_0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HCSR04_Trigger_0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HCSR04_Trigger_0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HCSR04_Trigger_0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HCSR04_Trigger_0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HCSR04_Trigger_0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HCSR04_Trigger_0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HCSR04_Trigger_0__PC EQU CYREG_GPIO_PRT10_PC
HCSR04_Trigger_0__PC2 EQU CYREG_GPIO_PRT10_PC2
HCSR04_Trigger_0__PORT EQU 10
HCSR04_Trigger_0__PS EQU CYREG_GPIO_PRT10_PS
HCSR04_Trigger_0__SHIFT EQU 6

/* HCSR04_Trigger_1 */
HCSR04_Trigger_1__0__DR EQU CYREG_GPIO_PRT10_DR
HCSR04_Trigger_1__0__DR_CLR EQU CYREG_GPIO_PRT10_DR_CLR
HCSR04_Trigger_1__0__DR_INV EQU CYREG_GPIO_PRT10_DR_INV
HCSR04_Trigger_1__0__DR_SET EQU CYREG_GPIO_PRT10_DR_SET
HCSR04_Trigger_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL10
HCSR04_Trigger_1__0__HSIOM_MASK EQU 0x0000F000
HCSR04_Trigger_1__0__HSIOM_SHIFT EQU 12
HCSR04_Trigger_1__0__INTCFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_1__0__INTR EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_1__0__INTR_CFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_1__0__INTSTAT EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_1__0__MASK EQU 0x08
HCSR04_Trigger_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HCSR04_Trigger_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HCSR04_Trigger_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HCSR04_Trigger_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HCSR04_Trigger_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HCSR04_Trigger_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HCSR04_Trigger_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HCSR04_Trigger_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HCSR04_Trigger_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HCSR04_Trigger_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HCSR04_Trigger_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HCSR04_Trigger_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HCSR04_Trigger_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HCSR04_Trigger_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HCSR04_Trigger_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HCSR04_Trigger_1__0__PC EQU CYREG_GPIO_PRT10_PC
HCSR04_Trigger_1__0__PC2 EQU CYREG_GPIO_PRT10_PC2
HCSR04_Trigger_1__0__PORT EQU 10
HCSR04_Trigger_1__0__PS EQU CYREG_GPIO_PRT10_PS
HCSR04_Trigger_1__0__SHIFT EQU 3
HCSR04_Trigger_1__DR EQU CYREG_GPIO_PRT10_DR
HCSR04_Trigger_1__DR_CLR EQU CYREG_GPIO_PRT10_DR_CLR
HCSR04_Trigger_1__DR_INV EQU CYREG_GPIO_PRT10_DR_INV
HCSR04_Trigger_1__DR_SET EQU CYREG_GPIO_PRT10_DR_SET
HCSR04_Trigger_1__INTCFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_1__INTR EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_1__INTR_CFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_1__INTSTAT EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_1__MASK EQU 0x08
HCSR04_Trigger_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HCSR04_Trigger_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HCSR04_Trigger_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HCSR04_Trigger_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HCSR04_Trigger_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HCSR04_Trigger_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HCSR04_Trigger_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HCSR04_Trigger_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HCSR04_Trigger_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HCSR04_Trigger_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HCSR04_Trigger_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HCSR04_Trigger_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HCSR04_Trigger_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HCSR04_Trigger_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HCSR04_Trigger_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HCSR04_Trigger_1__PC EQU CYREG_GPIO_PRT10_PC
HCSR04_Trigger_1__PC2 EQU CYREG_GPIO_PRT10_PC2
HCSR04_Trigger_1__PORT EQU 10
HCSR04_Trigger_1__PS EQU CYREG_GPIO_PRT10_PS
HCSR04_Trigger_1__SHIFT EQU 3

/* HCSR04_Trigger_2 */
HCSR04_Trigger_2__0__DR EQU CYREG_GPIO_PRT10_DR
HCSR04_Trigger_2__0__DR_CLR EQU CYREG_GPIO_PRT10_DR_CLR
HCSR04_Trigger_2__0__DR_INV EQU CYREG_GPIO_PRT10_DR_INV
HCSR04_Trigger_2__0__DR_SET EQU CYREG_GPIO_PRT10_DR_SET
HCSR04_Trigger_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL10
HCSR04_Trigger_2__0__HSIOM_MASK EQU 0x00F00000
HCSR04_Trigger_2__0__HSIOM_SHIFT EQU 20
HCSR04_Trigger_2__0__INTCFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_2__0__INTR EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_2__0__INTR_CFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_2__0__INTSTAT EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_2__0__MASK EQU 0x20
HCSR04_Trigger_2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HCSR04_Trigger_2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HCSR04_Trigger_2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HCSR04_Trigger_2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HCSR04_Trigger_2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HCSR04_Trigger_2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HCSR04_Trigger_2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HCSR04_Trigger_2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HCSR04_Trigger_2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HCSR04_Trigger_2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HCSR04_Trigger_2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HCSR04_Trigger_2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HCSR04_Trigger_2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HCSR04_Trigger_2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HCSR04_Trigger_2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HCSR04_Trigger_2__0__PC EQU CYREG_GPIO_PRT10_PC
HCSR04_Trigger_2__0__PC2 EQU CYREG_GPIO_PRT10_PC2
HCSR04_Trigger_2__0__PORT EQU 10
HCSR04_Trigger_2__0__PS EQU CYREG_GPIO_PRT10_PS
HCSR04_Trigger_2__0__SHIFT EQU 5
HCSR04_Trigger_2__DR EQU CYREG_GPIO_PRT10_DR
HCSR04_Trigger_2__DR_CLR EQU CYREG_GPIO_PRT10_DR_CLR
HCSR04_Trigger_2__DR_INV EQU CYREG_GPIO_PRT10_DR_INV
HCSR04_Trigger_2__DR_SET EQU CYREG_GPIO_PRT10_DR_SET
HCSR04_Trigger_2__INTCFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_2__INTR EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_2__INTR_CFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_2__INTSTAT EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_2__MASK EQU 0x20
HCSR04_Trigger_2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HCSR04_Trigger_2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HCSR04_Trigger_2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HCSR04_Trigger_2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HCSR04_Trigger_2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HCSR04_Trigger_2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HCSR04_Trigger_2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HCSR04_Trigger_2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HCSR04_Trigger_2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HCSR04_Trigger_2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HCSR04_Trigger_2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HCSR04_Trigger_2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HCSR04_Trigger_2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HCSR04_Trigger_2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HCSR04_Trigger_2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HCSR04_Trigger_2__PC EQU CYREG_GPIO_PRT10_PC
HCSR04_Trigger_2__PC2 EQU CYREG_GPIO_PRT10_PC2
HCSR04_Trigger_2__PORT EQU 10
HCSR04_Trigger_2__PS EQU CYREG_GPIO_PRT10_PS
HCSR04_Trigger_2__SHIFT EQU 5

/* HCSR04_Trigger_3 */
HCSR04_Trigger_3__0__DR EQU CYREG_GPIO_PRT10_DR
HCSR04_Trigger_3__0__DR_CLR EQU CYREG_GPIO_PRT10_DR_CLR
HCSR04_Trigger_3__0__DR_INV EQU CYREG_GPIO_PRT10_DR_INV
HCSR04_Trigger_3__0__DR_SET EQU CYREG_GPIO_PRT10_DR_SET
HCSR04_Trigger_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL10
HCSR04_Trigger_3__0__HSIOM_MASK EQU 0x000F0000
HCSR04_Trigger_3__0__HSIOM_SHIFT EQU 16
HCSR04_Trigger_3__0__INTCFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_3__0__INTR EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_3__0__INTR_CFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_3__0__INTSTAT EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_3__0__MASK EQU 0x10
HCSR04_Trigger_3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HCSR04_Trigger_3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HCSR04_Trigger_3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HCSR04_Trigger_3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HCSR04_Trigger_3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HCSR04_Trigger_3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HCSR04_Trigger_3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HCSR04_Trigger_3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HCSR04_Trigger_3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HCSR04_Trigger_3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HCSR04_Trigger_3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HCSR04_Trigger_3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HCSR04_Trigger_3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HCSR04_Trigger_3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HCSR04_Trigger_3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HCSR04_Trigger_3__0__PC EQU CYREG_GPIO_PRT10_PC
HCSR04_Trigger_3__0__PC2 EQU CYREG_GPIO_PRT10_PC2
HCSR04_Trigger_3__0__PORT EQU 10
HCSR04_Trigger_3__0__PS EQU CYREG_GPIO_PRT10_PS
HCSR04_Trigger_3__0__SHIFT EQU 4
HCSR04_Trigger_3__DR EQU CYREG_GPIO_PRT10_DR
HCSR04_Trigger_3__DR_CLR EQU CYREG_GPIO_PRT10_DR_CLR
HCSR04_Trigger_3__DR_INV EQU CYREG_GPIO_PRT10_DR_INV
HCSR04_Trigger_3__DR_SET EQU CYREG_GPIO_PRT10_DR_SET
HCSR04_Trigger_3__INTCFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_3__INTR EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_3__INTR_CFG EQU CYREG_GPIO_PRT10_INTR_CFG
HCSR04_Trigger_3__INTSTAT EQU CYREG_GPIO_PRT10_INTR
HCSR04_Trigger_3__MASK EQU 0x10
HCSR04_Trigger_3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
HCSR04_Trigger_3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
HCSR04_Trigger_3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
HCSR04_Trigger_3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
HCSR04_Trigger_3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
HCSR04_Trigger_3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
HCSR04_Trigger_3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
HCSR04_Trigger_3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
HCSR04_Trigger_3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
HCSR04_Trigger_3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
HCSR04_Trigger_3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
HCSR04_Trigger_3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
HCSR04_Trigger_3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
HCSR04_Trigger_3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
HCSR04_Trigger_3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
HCSR04_Trigger_3__PC EQU CYREG_GPIO_PRT10_PC
HCSR04_Trigger_3__PC2 EQU CYREG_GPIO_PRT10_PC2
HCSR04_Trigger_3__PORT EQU 10
HCSR04_Trigger_3__PS EQU CYREG_GPIO_PRT10_PS
HCSR04_Trigger_3__SHIFT EQU 4

/* HCSR04_Trigger_4 */
HCSR04_Trigger_4__0__DR EQU CYREG_GPIO_PRT11_DR
HCSR04_Trigger_4__0__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
HCSR04_Trigger_4__0__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
HCSR04_Trigger_4__0__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
HCSR04_Trigger_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL11
HCSR04_Trigger_4__0__HSIOM_MASK EQU 0x000F0000
HCSR04_Trigger_4__0__HSIOM_SHIFT EQU 16
HCSR04_Trigger_4__0__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Trigger_4__0__INTR EQU CYREG_GPIO_PRT11_INTR
HCSR04_Trigger_4__0__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Trigger_4__0__INTSTAT EQU CYREG_GPIO_PRT11_INTR
HCSR04_Trigger_4__0__MASK EQU 0x10
HCSR04_Trigger_4__0__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
HCSR04_Trigger_4__0__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
HCSR04_Trigger_4__0__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
HCSR04_Trigger_4__0__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
HCSR04_Trigger_4__0__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
HCSR04_Trigger_4__0__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
HCSR04_Trigger_4__0__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
HCSR04_Trigger_4__0__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
HCSR04_Trigger_4__0__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
HCSR04_Trigger_4__0__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
HCSR04_Trigger_4__0__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
HCSR04_Trigger_4__0__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
HCSR04_Trigger_4__0__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
HCSR04_Trigger_4__0__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
HCSR04_Trigger_4__0__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
HCSR04_Trigger_4__0__PC EQU CYREG_GPIO_PRT11_PC
HCSR04_Trigger_4__0__PC2 EQU CYREG_GPIO_PRT11_PC2
HCSR04_Trigger_4__0__PORT EQU 11
HCSR04_Trigger_4__0__PS EQU CYREG_GPIO_PRT11_PS
HCSR04_Trigger_4__0__SHIFT EQU 4
HCSR04_Trigger_4__DR EQU CYREG_GPIO_PRT11_DR
HCSR04_Trigger_4__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
HCSR04_Trigger_4__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
HCSR04_Trigger_4__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
HCSR04_Trigger_4__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Trigger_4__INTR EQU CYREG_GPIO_PRT11_INTR
HCSR04_Trigger_4__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Trigger_4__INTSTAT EQU CYREG_GPIO_PRT11_INTR
HCSR04_Trigger_4__MASK EQU 0x10
HCSR04_Trigger_4__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
HCSR04_Trigger_4__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
HCSR04_Trigger_4__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
HCSR04_Trigger_4__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
HCSR04_Trigger_4__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
HCSR04_Trigger_4__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
HCSR04_Trigger_4__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
HCSR04_Trigger_4__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
HCSR04_Trigger_4__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
HCSR04_Trigger_4__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
HCSR04_Trigger_4__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
HCSR04_Trigger_4__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
HCSR04_Trigger_4__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
HCSR04_Trigger_4__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
HCSR04_Trigger_4__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
HCSR04_Trigger_4__PC EQU CYREG_GPIO_PRT11_PC
HCSR04_Trigger_4__PC2 EQU CYREG_GPIO_PRT11_PC2
HCSR04_Trigger_4__PORT EQU 11
HCSR04_Trigger_4__PS EQU CYREG_GPIO_PRT11_PS
HCSR04_Trigger_4__SHIFT EQU 4

/* HCSR04_Trigger_5 */
HCSR04_Trigger_5__0__DR EQU CYREG_GPIO_PRT11_DR
HCSR04_Trigger_5__0__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
HCSR04_Trigger_5__0__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
HCSR04_Trigger_5__0__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
HCSR04_Trigger_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL11
HCSR04_Trigger_5__0__HSIOM_MASK EQU 0x00F00000
HCSR04_Trigger_5__0__HSIOM_SHIFT EQU 20
HCSR04_Trigger_5__0__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Trigger_5__0__INTR EQU CYREG_GPIO_PRT11_INTR
HCSR04_Trigger_5__0__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Trigger_5__0__INTSTAT EQU CYREG_GPIO_PRT11_INTR
HCSR04_Trigger_5__0__MASK EQU 0x20
HCSR04_Trigger_5__0__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
HCSR04_Trigger_5__0__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
HCSR04_Trigger_5__0__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
HCSR04_Trigger_5__0__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
HCSR04_Trigger_5__0__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
HCSR04_Trigger_5__0__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
HCSR04_Trigger_5__0__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
HCSR04_Trigger_5__0__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
HCSR04_Trigger_5__0__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
HCSR04_Trigger_5__0__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
HCSR04_Trigger_5__0__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
HCSR04_Trigger_5__0__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
HCSR04_Trigger_5__0__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
HCSR04_Trigger_5__0__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
HCSR04_Trigger_5__0__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
HCSR04_Trigger_5__0__PC EQU CYREG_GPIO_PRT11_PC
HCSR04_Trigger_5__0__PC2 EQU CYREG_GPIO_PRT11_PC2
HCSR04_Trigger_5__0__PORT EQU 11
HCSR04_Trigger_5__0__PS EQU CYREG_GPIO_PRT11_PS
HCSR04_Trigger_5__0__SHIFT EQU 5
HCSR04_Trigger_5__DR EQU CYREG_GPIO_PRT11_DR
HCSR04_Trigger_5__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
HCSR04_Trigger_5__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
HCSR04_Trigger_5__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
HCSR04_Trigger_5__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Trigger_5__INTR EQU CYREG_GPIO_PRT11_INTR
HCSR04_Trigger_5__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Trigger_5__INTSTAT EQU CYREG_GPIO_PRT11_INTR
HCSR04_Trigger_5__MASK EQU 0x20
HCSR04_Trigger_5__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
HCSR04_Trigger_5__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
HCSR04_Trigger_5__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
HCSR04_Trigger_5__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
HCSR04_Trigger_5__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
HCSR04_Trigger_5__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
HCSR04_Trigger_5__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
HCSR04_Trigger_5__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
HCSR04_Trigger_5__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
HCSR04_Trigger_5__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
HCSR04_Trigger_5__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
HCSR04_Trigger_5__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
HCSR04_Trigger_5__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
HCSR04_Trigger_5__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
HCSR04_Trigger_5__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
HCSR04_Trigger_5__PC EQU CYREG_GPIO_PRT11_PC
HCSR04_Trigger_5__PC2 EQU CYREG_GPIO_PRT11_PC2
HCSR04_Trigger_5__PORT EQU 11
HCSR04_Trigger_5__PS EQU CYREG_GPIO_PRT11_PS
HCSR04_Trigger_5__SHIFT EQU 5

/* HCSR04_Trigger_6 */
HCSR04_Trigger_6__0__DR EQU CYREG_GPIO_PRT3_DR
HCSR04_Trigger_6__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
HCSR04_Trigger_6__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
HCSR04_Trigger_6__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
HCSR04_Trigger_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
HCSR04_Trigger_6__0__HSIOM_MASK EQU 0xF0000000
HCSR04_Trigger_6__0__HSIOM_SHIFT EQU 28
HCSR04_Trigger_6__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
HCSR04_Trigger_6__0__INTR EQU CYREG_GPIO_PRT3_INTR
HCSR04_Trigger_6__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
HCSR04_Trigger_6__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
HCSR04_Trigger_6__0__MASK EQU 0x80
HCSR04_Trigger_6__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
HCSR04_Trigger_6__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
HCSR04_Trigger_6__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
HCSR04_Trigger_6__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
HCSR04_Trigger_6__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
HCSR04_Trigger_6__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
HCSR04_Trigger_6__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
HCSR04_Trigger_6__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
HCSR04_Trigger_6__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
HCSR04_Trigger_6__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
HCSR04_Trigger_6__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
HCSR04_Trigger_6__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
HCSR04_Trigger_6__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
HCSR04_Trigger_6__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
HCSR04_Trigger_6__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
HCSR04_Trigger_6__0__PC EQU CYREG_GPIO_PRT3_PC
HCSR04_Trigger_6__0__PC2 EQU CYREG_GPIO_PRT3_PC2
HCSR04_Trigger_6__0__PORT EQU 3
HCSR04_Trigger_6__0__PS EQU CYREG_GPIO_PRT3_PS
HCSR04_Trigger_6__0__SHIFT EQU 7
HCSR04_Trigger_6__DR EQU CYREG_GPIO_PRT3_DR
HCSR04_Trigger_6__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
HCSR04_Trigger_6__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
HCSR04_Trigger_6__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
HCSR04_Trigger_6__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
HCSR04_Trigger_6__INTR EQU CYREG_GPIO_PRT3_INTR
HCSR04_Trigger_6__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
HCSR04_Trigger_6__INTSTAT EQU CYREG_GPIO_PRT3_INTR
HCSR04_Trigger_6__MASK EQU 0x80
HCSR04_Trigger_6__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
HCSR04_Trigger_6__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
HCSR04_Trigger_6__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
HCSR04_Trigger_6__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
HCSR04_Trigger_6__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
HCSR04_Trigger_6__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
HCSR04_Trigger_6__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
HCSR04_Trigger_6__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
HCSR04_Trigger_6__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
HCSR04_Trigger_6__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
HCSR04_Trigger_6__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
HCSR04_Trigger_6__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
HCSR04_Trigger_6__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
HCSR04_Trigger_6__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
HCSR04_Trigger_6__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
HCSR04_Trigger_6__PC EQU CYREG_GPIO_PRT3_PC
HCSR04_Trigger_6__PC2 EQU CYREG_GPIO_PRT3_PC2
HCSR04_Trigger_6__PORT EQU 3
HCSR04_Trigger_6__PS EQU CYREG_GPIO_PRT3_PS
HCSR04_Trigger_6__SHIFT EQU 7

/* HCSR04_Trigger_7 */
HCSR04_Trigger_7__0__DR EQU CYREG_GPIO_PRT11_DR
HCSR04_Trigger_7__0__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
HCSR04_Trigger_7__0__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
HCSR04_Trigger_7__0__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
HCSR04_Trigger_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL11
HCSR04_Trigger_7__0__HSIOM_MASK EQU 0x000000F0
HCSR04_Trigger_7__0__HSIOM_SHIFT EQU 4
HCSR04_Trigger_7__0__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Trigger_7__0__INTR EQU CYREG_GPIO_PRT11_INTR
HCSR04_Trigger_7__0__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Trigger_7__0__INTSTAT EQU CYREG_GPIO_PRT11_INTR
HCSR04_Trigger_7__0__MASK EQU 0x02
HCSR04_Trigger_7__0__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
HCSR04_Trigger_7__0__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
HCSR04_Trigger_7__0__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
HCSR04_Trigger_7__0__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
HCSR04_Trigger_7__0__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
HCSR04_Trigger_7__0__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
HCSR04_Trigger_7__0__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
HCSR04_Trigger_7__0__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
HCSR04_Trigger_7__0__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
HCSR04_Trigger_7__0__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
HCSR04_Trigger_7__0__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
HCSR04_Trigger_7__0__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
HCSR04_Trigger_7__0__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
HCSR04_Trigger_7__0__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
HCSR04_Trigger_7__0__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
HCSR04_Trigger_7__0__PC EQU CYREG_GPIO_PRT11_PC
HCSR04_Trigger_7__0__PC2 EQU CYREG_GPIO_PRT11_PC2
HCSR04_Trigger_7__0__PORT EQU 11
HCSR04_Trigger_7__0__PS EQU CYREG_GPIO_PRT11_PS
HCSR04_Trigger_7__0__SHIFT EQU 1
HCSR04_Trigger_7__DR EQU CYREG_GPIO_PRT11_DR
HCSR04_Trigger_7__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
HCSR04_Trigger_7__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
HCSR04_Trigger_7__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
HCSR04_Trigger_7__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Trigger_7__INTR EQU CYREG_GPIO_PRT11_INTR
HCSR04_Trigger_7__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
HCSR04_Trigger_7__INTSTAT EQU CYREG_GPIO_PRT11_INTR
HCSR04_Trigger_7__MASK EQU 0x02
HCSR04_Trigger_7__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
HCSR04_Trigger_7__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
HCSR04_Trigger_7__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
HCSR04_Trigger_7__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
HCSR04_Trigger_7__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
HCSR04_Trigger_7__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
HCSR04_Trigger_7__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
HCSR04_Trigger_7__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
HCSR04_Trigger_7__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
HCSR04_Trigger_7__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
HCSR04_Trigger_7__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
HCSR04_Trigger_7__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
HCSR04_Trigger_7__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
HCSR04_Trigger_7__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
HCSR04_Trigger_7__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
HCSR04_Trigger_7__PC EQU CYREG_GPIO_PRT11_PC
HCSR04_Trigger_7__PC2 EQU CYREG_GPIO_PRT11_PC2
HCSR04_Trigger_7__PORT EQU 11
HCSR04_Trigger_7__PS EQU CYREG_GPIO_PRT11_PS
HCSR04_Trigger_7__SHIFT EQU 1

/* HCSR04_Trigger_8 */
HCSR04_Trigger_8__0__DR EQU CYREG_GPIO_PRT6_DR
HCSR04_Trigger_8__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
HCSR04_Trigger_8__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
HCSR04_Trigger_8__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
HCSR04_Trigger_8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
HCSR04_Trigger_8__0__HSIOM_MASK EQU 0x0000000F
HCSR04_Trigger_8__0__HSIOM_SHIFT EQU 0
HCSR04_Trigger_8__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_8__0__INTR EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_8__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_8__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_8__0__MASK EQU 0x01
HCSR04_Trigger_8__0__PC EQU CYREG_GPIO_PRT6_PC
HCSR04_Trigger_8__0__PC2 EQU CYREG_GPIO_PRT6_PC2
HCSR04_Trigger_8__0__PORT EQU 6
HCSR04_Trigger_8__0__PS EQU CYREG_GPIO_PRT6_PS
HCSR04_Trigger_8__0__SHIFT EQU 0
HCSR04_Trigger_8__DR EQU CYREG_GPIO_PRT6_DR
HCSR04_Trigger_8__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
HCSR04_Trigger_8__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
HCSR04_Trigger_8__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
HCSR04_Trigger_8__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_8__INTR EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_8__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_8__INTSTAT EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_8__MASK EQU 0x01
HCSR04_Trigger_8__PC EQU CYREG_GPIO_PRT6_PC
HCSR04_Trigger_8__PC2 EQU CYREG_GPIO_PRT6_PC2
HCSR04_Trigger_8__PORT EQU 6
HCSR04_Trigger_8__PS EQU CYREG_GPIO_PRT6_PS
HCSR04_Trigger_8__SHIFT EQU 0

/* HCSR04_Trigger_9 */
HCSR04_Trigger_9__0__DR EQU CYREG_GPIO_PRT6_DR
HCSR04_Trigger_9__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
HCSR04_Trigger_9__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
HCSR04_Trigger_9__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
HCSR04_Trigger_9__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
HCSR04_Trigger_9__0__HSIOM_MASK EQU 0x000000F0
HCSR04_Trigger_9__0__HSIOM_SHIFT EQU 4
HCSR04_Trigger_9__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_9__0__INTR EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_9__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_9__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_9__0__MASK EQU 0x02
HCSR04_Trigger_9__0__PC EQU CYREG_GPIO_PRT6_PC
HCSR04_Trigger_9__0__PC2 EQU CYREG_GPIO_PRT6_PC2
HCSR04_Trigger_9__0__PORT EQU 6
HCSR04_Trigger_9__0__PS EQU CYREG_GPIO_PRT6_PS
HCSR04_Trigger_9__0__SHIFT EQU 1
HCSR04_Trigger_9__DR EQU CYREG_GPIO_PRT6_DR
HCSR04_Trigger_9__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
HCSR04_Trigger_9__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
HCSR04_Trigger_9__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
HCSR04_Trigger_9__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_9__INTR EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_9__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_9__INTSTAT EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_9__MASK EQU 0x02
HCSR04_Trigger_9__PC EQU CYREG_GPIO_PRT6_PC
HCSR04_Trigger_9__PC2 EQU CYREG_GPIO_PRT6_PC2
HCSR04_Trigger_9__PORT EQU 6
HCSR04_Trigger_9__PS EQU CYREG_GPIO_PRT6_PS
HCSR04_Trigger_9__SHIFT EQU 1

/* HCSR04_Trigger_10 */
HCSR04_Trigger_10__0__DR EQU CYREG_GPIO_PRT6_DR
HCSR04_Trigger_10__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
HCSR04_Trigger_10__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
HCSR04_Trigger_10__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
HCSR04_Trigger_10__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
HCSR04_Trigger_10__0__HSIOM_MASK EQU 0x00000F00
HCSR04_Trigger_10__0__HSIOM_SHIFT EQU 8
HCSR04_Trigger_10__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_10__0__INTR EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_10__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_10__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_10__0__MASK EQU 0x04
HCSR04_Trigger_10__0__PC EQU CYREG_GPIO_PRT6_PC
HCSR04_Trigger_10__0__PC2 EQU CYREG_GPIO_PRT6_PC2
HCSR04_Trigger_10__0__PORT EQU 6
HCSR04_Trigger_10__0__PS EQU CYREG_GPIO_PRT6_PS
HCSR04_Trigger_10__0__SHIFT EQU 2
HCSR04_Trigger_10__DR EQU CYREG_GPIO_PRT6_DR
HCSR04_Trigger_10__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
HCSR04_Trigger_10__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
HCSR04_Trigger_10__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
HCSR04_Trigger_10__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_10__INTR EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_10__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_10__INTSTAT EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_10__MASK EQU 0x04
HCSR04_Trigger_10__PC EQU CYREG_GPIO_PRT6_PC
HCSR04_Trigger_10__PC2 EQU CYREG_GPIO_PRT6_PC2
HCSR04_Trigger_10__PORT EQU 6
HCSR04_Trigger_10__PS EQU CYREG_GPIO_PRT6_PS
HCSR04_Trigger_10__SHIFT EQU 2

/* HCSR04_Trigger_11 */
HCSR04_Trigger_11__0__DR EQU CYREG_GPIO_PRT6_DR
HCSR04_Trigger_11__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
HCSR04_Trigger_11__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
HCSR04_Trigger_11__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
HCSR04_Trigger_11__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
HCSR04_Trigger_11__0__HSIOM_MASK EQU 0x000F0000
HCSR04_Trigger_11__0__HSIOM_SHIFT EQU 16
HCSR04_Trigger_11__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_11__0__INTR EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_11__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_11__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_11__0__MASK EQU 0x10
HCSR04_Trigger_11__0__PC EQU CYREG_GPIO_PRT6_PC
HCSR04_Trigger_11__0__PC2 EQU CYREG_GPIO_PRT6_PC2
HCSR04_Trigger_11__0__PORT EQU 6
HCSR04_Trigger_11__0__PS EQU CYREG_GPIO_PRT6_PS
HCSR04_Trigger_11__0__SHIFT EQU 4
HCSR04_Trigger_11__DR EQU CYREG_GPIO_PRT6_DR
HCSR04_Trigger_11__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
HCSR04_Trigger_11__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
HCSR04_Trigger_11__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
HCSR04_Trigger_11__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_11__INTR EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_11__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
HCSR04_Trigger_11__INTSTAT EQU CYREG_GPIO_PRT6_INTR
HCSR04_Trigger_11__MASK EQU 0x10
HCSR04_Trigger_11__PC EQU CYREG_GPIO_PRT6_PC
HCSR04_Trigger_11__PC2 EQU CYREG_GPIO_PRT6_PC2
HCSR04_Trigger_11__PORT EQU 6
HCSR04_Trigger_11__PS EQU CYREG_GPIO_PRT6_PS
HCSR04_Trigger_11__SHIFT EQU 4

/* HCSR04_Trigger_12 */
HCSR04_Trigger_12__0__DR EQU CYREG_GPIO_PRT7_DR
HCSR04_Trigger_12__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
HCSR04_Trigger_12__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
HCSR04_Trigger_12__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
HCSR04_Trigger_12__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
HCSR04_Trigger_12__0__HSIOM_MASK EQU 0x0000000F
HCSR04_Trigger_12__0__HSIOM_SHIFT EQU 0
HCSR04_Trigger_12__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_12__0__INTR EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_12__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_12__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_12__0__MASK EQU 0x01
HCSR04_Trigger_12__0__PC EQU CYREG_GPIO_PRT7_PC
HCSR04_Trigger_12__0__PC2 EQU CYREG_GPIO_PRT7_PC2
HCSR04_Trigger_12__0__PORT EQU 7
HCSR04_Trigger_12__0__PS EQU CYREG_GPIO_PRT7_PS
HCSR04_Trigger_12__0__SHIFT EQU 0
HCSR04_Trigger_12__DR EQU CYREG_GPIO_PRT7_DR
HCSR04_Trigger_12__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
HCSR04_Trigger_12__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
HCSR04_Trigger_12__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
HCSR04_Trigger_12__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_12__INTR EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_12__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_12__INTSTAT EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_12__MASK EQU 0x01
HCSR04_Trigger_12__PC EQU CYREG_GPIO_PRT7_PC
HCSR04_Trigger_12__PC2 EQU CYREG_GPIO_PRT7_PC2
HCSR04_Trigger_12__PORT EQU 7
HCSR04_Trigger_12__PS EQU CYREG_GPIO_PRT7_PS
HCSR04_Trigger_12__SHIFT EQU 0

/* HCSR04_Trigger_13 */
HCSR04_Trigger_13__0__DR EQU CYREG_GPIO_PRT7_DR
HCSR04_Trigger_13__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
HCSR04_Trigger_13__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
HCSR04_Trigger_13__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
HCSR04_Trigger_13__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
HCSR04_Trigger_13__0__HSIOM_MASK EQU 0x000000F0
HCSR04_Trigger_13__0__HSIOM_SHIFT EQU 4
HCSR04_Trigger_13__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_13__0__INTR EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_13__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_13__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_13__0__MASK EQU 0x02
HCSR04_Trigger_13__0__PC EQU CYREG_GPIO_PRT7_PC
HCSR04_Trigger_13__0__PC2 EQU CYREG_GPIO_PRT7_PC2
HCSR04_Trigger_13__0__PORT EQU 7
HCSR04_Trigger_13__0__PS EQU CYREG_GPIO_PRT7_PS
HCSR04_Trigger_13__0__SHIFT EQU 1
HCSR04_Trigger_13__DR EQU CYREG_GPIO_PRT7_DR
HCSR04_Trigger_13__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
HCSR04_Trigger_13__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
HCSR04_Trigger_13__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
HCSR04_Trigger_13__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_13__INTR EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_13__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_13__INTSTAT EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_13__MASK EQU 0x02
HCSR04_Trigger_13__PC EQU CYREG_GPIO_PRT7_PC
HCSR04_Trigger_13__PC2 EQU CYREG_GPIO_PRT7_PC2
HCSR04_Trigger_13__PORT EQU 7
HCSR04_Trigger_13__PS EQU CYREG_GPIO_PRT7_PS
HCSR04_Trigger_13__SHIFT EQU 1

/* HCSR04_Trigger_14 */
HCSR04_Trigger_14__0__DR EQU CYREG_GPIO_PRT7_DR
HCSR04_Trigger_14__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
HCSR04_Trigger_14__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
HCSR04_Trigger_14__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
HCSR04_Trigger_14__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
HCSR04_Trigger_14__0__HSIOM_MASK EQU 0x00000F00
HCSR04_Trigger_14__0__HSIOM_SHIFT EQU 8
HCSR04_Trigger_14__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_14__0__INTR EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_14__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_14__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_14__0__MASK EQU 0x04
HCSR04_Trigger_14__0__PC EQU CYREG_GPIO_PRT7_PC
HCSR04_Trigger_14__0__PC2 EQU CYREG_GPIO_PRT7_PC2
HCSR04_Trigger_14__0__PORT EQU 7
HCSR04_Trigger_14__0__PS EQU CYREG_GPIO_PRT7_PS
HCSR04_Trigger_14__0__SHIFT EQU 2
HCSR04_Trigger_14__DR EQU CYREG_GPIO_PRT7_DR
HCSR04_Trigger_14__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
HCSR04_Trigger_14__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
HCSR04_Trigger_14__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
HCSR04_Trigger_14__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_14__INTR EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_14__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_14__INTSTAT EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_14__MASK EQU 0x04
HCSR04_Trigger_14__PC EQU CYREG_GPIO_PRT7_PC
HCSR04_Trigger_14__PC2 EQU CYREG_GPIO_PRT7_PC2
HCSR04_Trigger_14__PORT EQU 7
HCSR04_Trigger_14__PS EQU CYREG_GPIO_PRT7_PS
HCSR04_Trigger_14__SHIFT EQU 2

/* HCSR04_Trigger_15 */
HCSR04_Trigger_15__0__DR EQU CYREG_GPIO_PRT7_DR
HCSR04_Trigger_15__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
HCSR04_Trigger_15__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
HCSR04_Trigger_15__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
HCSR04_Trigger_15__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
HCSR04_Trigger_15__0__HSIOM_MASK EQU 0x0000F000
HCSR04_Trigger_15__0__HSIOM_SHIFT EQU 12
HCSR04_Trigger_15__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_15__0__INTR EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_15__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_15__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_15__0__MASK EQU 0x08
HCSR04_Trigger_15__0__PC EQU CYREG_GPIO_PRT7_PC
HCSR04_Trigger_15__0__PC2 EQU CYREG_GPIO_PRT7_PC2
HCSR04_Trigger_15__0__PORT EQU 7
HCSR04_Trigger_15__0__PS EQU CYREG_GPIO_PRT7_PS
HCSR04_Trigger_15__0__SHIFT EQU 3
HCSR04_Trigger_15__DR EQU CYREG_GPIO_PRT7_DR
HCSR04_Trigger_15__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
HCSR04_Trigger_15__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
HCSR04_Trigger_15__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
HCSR04_Trigger_15__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_15__INTR EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_15__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
HCSR04_Trigger_15__INTSTAT EQU CYREG_GPIO_PRT7_INTR
HCSR04_Trigger_15__MASK EQU 0x08
HCSR04_Trigger_15__PC EQU CYREG_GPIO_PRT7_PC
HCSR04_Trigger_15__PC2 EQU CYREG_GPIO_PRT7_PC2
HCSR04_Trigger_15__PORT EQU 7
HCSR04_Trigger_15__PS EQU CYREG_GPIO_PRT7_PS
HCSR04_Trigger_15__SHIFT EQU 3

/* Left_Phase_Counter_CounterUDB */
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A00
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A10
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D00
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D10
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL0
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F00
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F10
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A00
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A10
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D00
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D10
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F00
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F10
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_A0_REG EQU CYREG_UDB_W32_A01
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_A1_REG EQU CYREG_UDB_W32_A11
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_D0_REG EQU CYREG_UDB_W32_D01
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_D1_REG EQU CYREG_UDB_W32_D11
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL1
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_F0_REG EQU CYREG_UDB_W32_F01
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_F1_REG EQU CYREG_UDB_W32_F11
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_UDB_W8_A01
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_UDB_W8_A11
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_UDB_W8_D01
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_UDB_W8_D11
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_UDB_W8_F01
Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_UDB_W8_F11
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A02
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A12
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D02
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D12
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F02
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F12
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_A0_REG EQU CYREG_UDB_W32_A02
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_A1_REG EQU CYREG_UDB_W32_A12
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_D0_REG EQU CYREG_UDB_W32_D02
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_D1_REG EQU CYREG_UDB_W32_D12
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL2
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_F0_REG EQU CYREG_UDB_W32_F02
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_F1_REG EQU CYREG_UDB_W32_F12
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A2
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_UDB_W8_A02
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_UDB_W8_A12
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D2
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_UDB_W8_D02
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_UDB_W8_D12
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F2
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_UDB_W8_F02
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_UDB_W8_F12
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_UDB_W16_A03
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_UDB_W16_A13
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_UDB_W16_D03
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_UDB_W16_D13
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_UDB_W16_F03
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_UDB_W16_F13
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_A0_REG EQU CYREG_UDB_W32_A03
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_A1_REG EQU CYREG_UDB_W32_A13
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_D0_REG EQU CYREG_UDB_W32_D03
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_D1_REG EQU CYREG_UDB_W32_D13
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_F0_REG EQU CYREG_UDB_W32_F03
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_F1_REG EQU CYREG_UDB_W32_F13
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_UDB_CAT16_A3
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_UDB_W8_A03
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_UDB_W8_A13
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_UDB_CAT16_D3
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_UDB_W8_D03
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_UDB_W8_D13
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_UDB_CAT16_F3
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_UDB_W8_F03
Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_UDB_W8_F13
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL4
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST4
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK4
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL4
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST4
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK4
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL4
Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST4

/* HCSR04_Timeout_Intr */
HCSR04_Timeout_Intr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
HCSR04_Timeout_Intr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
HCSR04_Timeout_Intr__INTC_MASK EQU 0x100000
HCSR04_Timeout_Intr__INTC_NUMBER EQU 20
HCSR04_Timeout_Intr__INTC_PRIOR_MASK EQU 0xC0
HCSR04_Timeout_Intr__INTC_PRIOR_NUM EQU 3
HCSR04_Timeout_Intr__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
HCSR04_Timeout_Intr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
HCSR04_Timeout_Intr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Right_Phase_Counter_CounterUDB */
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A04
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A14
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D04
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D14
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL4
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F04
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F14
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A04
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A14
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D04
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D14
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL4
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F04
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F14
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A4
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A04
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A14
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D4
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D04
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D14
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL4
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F4
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F04
Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F14
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A05
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A15
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D05
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D15
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F05
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F15
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A5
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_UDB_W8_A05
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_UDB_W8_A15
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D5
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_UDB_W8_D05
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_UDB_W8_D15
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F5
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_UDB_W8_F05
Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_UDB_W8_F15
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A06
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A16
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D06
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D16
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL6
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F06
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F16
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A6
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_UDB_W8_A06
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_UDB_W8_A16
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D6
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_UDB_W8_D06
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_UDB_W8_D16
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL6
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F6
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_UDB_W8_F06
Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_UDB_W8_F16
Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_UDB_CAT16_A7
Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_UDB_W8_A07
Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_UDB_W8_A17
Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_UDB_CAT16_D7
Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_UDB_W8_D07
Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_UDB_W8_D17
Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL7
Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_UDB_CAT16_F7
Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_UDB_W8_F07
Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_UDB_W8_F17
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK7
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL7
Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST7

/* Left_HB25_Enable_Pin */
Left_HB25_Enable_Pin__0__DR EQU CYREG_GPIO_PRT6_DR
Left_HB25_Enable_Pin__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Left_HB25_Enable_Pin__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Left_HB25_Enable_Pin__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Left_HB25_Enable_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Left_HB25_Enable_Pin__0__HSIOM_MASK EQU 0x0000F000
Left_HB25_Enable_Pin__0__HSIOM_SHIFT EQU 12
Left_HB25_Enable_Pin__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Left_HB25_Enable_Pin__0__INTR EQU CYREG_GPIO_PRT6_INTR
Left_HB25_Enable_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Left_HB25_Enable_Pin__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Left_HB25_Enable_Pin__0__MASK EQU 0x08
Left_HB25_Enable_Pin__0__PC EQU CYREG_GPIO_PRT6_PC
Left_HB25_Enable_Pin__0__PC2 EQU CYREG_GPIO_PRT6_PC2
Left_HB25_Enable_Pin__0__PORT EQU 6
Left_HB25_Enable_Pin__0__PS EQU CYREG_GPIO_PRT6_PS
Left_HB25_Enable_Pin__0__SHIFT EQU 3
Left_HB25_Enable_Pin__DR EQU CYREG_GPIO_PRT6_DR
Left_HB25_Enable_Pin__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Left_HB25_Enable_Pin__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Left_HB25_Enable_Pin__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Left_HB25_Enable_Pin__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Left_HB25_Enable_Pin__INTR EQU CYREG_GPIO_PRT6_INTR
Left_HB25_Enable_Pin__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Left_HB25_Enable_Pin__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Left_HB25_Enable_Pin__MASK EQU 0x08
Left_HB25_Enable_Pin__PC EQU CYREG_GPIO_PRT6_PC
Left_HB25_Enable_Pin__PC2 EQU CYREG_GPIO_PRT6_PC2
Left_HB25_Enable_Pin__PORT EQU 6
Left_HB25_Enable_Pin__PS EQU CYREG_GPIO_PRT6_PS
Left_HB25_Enable_Pin__SHIFT EQU 3

/* Right_HB25_Enable_Pin */
Right_HB25_Enable_Pin__0__DR EQU CYREG_GPIO_PRT6_DR
Right_HB25_Enable_Pin__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Right_HB25_Enable_Pin__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Right_HB25_Enable_Pin__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Right_HB25_Enable_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Right_HB25_Enable_Pin__0__HSIOM_MASK EQU 0x00F00000
Right_HB25_Enable_Pin__0__HSIOM_SHIFT EQU 20
Right_HB25_Enable_Pin__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Right_HB25_Enable_Pin__0__INTR EQU CYREG_GPIO_PRT6_INTR
Right_HB25_Enable_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Right_HB25_Enable_Pin__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Right_HB25_Enable_Pin__0__MASK EQU 0x20
Right_HB25_Enable_Pin__0__PC EQU CYREG_GPIO_PRT6_PC
Right_HB25_Enable_Pin__0__PC2 EQU CYREG_GPIO_PRT6_PC2
Right_HB25_Enable_Pin__0__PORT EQU 6
Right_HB25_Enable_Pin__0__PS EQU CYREG_GPIO_PRT6_PS
Right_HB25_Enable_Pin__0__SHIFT EQU 5
Right_HB25_Enable_Pin__DR EQU CYREG_GPIO_PRT6_DR
Right_HB25_Enable_Pin__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Right_HB25_Enable_Pin__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Right_HB25_Enable_Pin__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Right_HB25_Enable_Pin__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Right_HB25_Enable_Pin__INTR EQU CYREG_GPIO_PRT6_INTR
Right_HB25_Enable_Pin__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Right_HB25_Enable_Pin__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Right_HB25_Enable_Pin__MASK EQU 0x20
Right_HB25_Enable_Pin__PC EQU CYREG_GPIO_PRT6_PC
Right_HB25_Enable_Pin__PC2 EQU CYREG_GPIO_PRT6_PC2
Right_HB25_Enable_Pin__PORT EQU 6
Right_HB25_Enable_Pin__PS EQU CYREG_GPIO_PRT6_PS
Right_HB25_Enable_Pin__SHIFT EQU 5

/* Left_PhaseCounter_Intr */
Left_PhaseCounter_Intr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Left_PhaseCounter_Intr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Left_PhaseCounter_Intr__INTC_MASK EQU 0x01
Left_PhaseCounter_Intr__INTC_NUMBER EQU 0
Left_PhaseCounter_Intr__INTC_PRIOR_MASK EQU 0xC0
Left_PhaseCounter_Intr__INTC_PRIOR_NUM EQU 3
Left_PhaseCounter_Intr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Left_PhaseCounter_Intr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Left_PhaseCounter_Intr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Infrared_Distance_Pin_0 */
Infrared_Distance_Pin_0__0__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_0__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_0__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_0__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Infrared_Distance_Pin_0__0__HSIOM_MASK EQU 0x000F0000
Infrared_Distance_Pin_0__0__HSIOM_SHIFT EQU 16
Infrared_Distance_Pin_0__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_0__0__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_0__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_0__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_0__0__MASK EQU 0x10
Infrared_Distance_Pin_0__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_0__0__OUT_SEL_SHIFT EQU 8
Infrared_Distance_Pin_0__0__OUT_SEL_VAL EQU 3
Infrared_Distance_Pin_0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_0__0__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_0__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_0__0__PORT EQU 2
Infrared_Distance_Pin_0__0__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_0__0__SHIFT EQU 4
Infrared_Distance_Pin_0__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_0__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_0__MASK EQU 0x10
Infrared_Distance_Pin_0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_0__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_0__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_0__PORT EQU 2
Infrared_Distance_Pin_0__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_0__SHIFT EQU 4

/* Infrared_Distance_Pin_1 */
Infrared_Distance_Pin_1__0__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Infrared_Distance_Pin_1__0__HSIOM_MASK EQU 0xF0000000
Infrared_Distance_Pin_1__0__HSIOM_SHIFT EQU 28
Infrared_Distance_Pin_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_1__0__MASK EQU 0x80
Infrared_Distance_Pin_1__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_1__0__OUT_SEL_SHIFT EQU 14
Infrared_Distance_Pin_1__0__OUT_SEL_VAL EQU 1
Infrared_Distance_Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_1__0__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_1__0__PORT EQU 2
Infrared_Distance_Pin_1__0__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_1__0__SHIFT EQU 7
Infrared_Distance_Pin_1__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_1__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_1__MASK EQU 0x80
Infrared_Distance_Pin_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_1__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_1__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_1__PORT EQU 2
Infrared_Distance_Pin_1__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_1__SHIFT EQU 7

/* Infrared_Distance_Pin_2 */
Infrared_Distance_Pin_2__0__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Infrared_Distance_Pin_2__0__HSIOM_MASK EQU 0x0000000F
Infrared_Distance_Pin_2__0__HSIOM_SHIFT EQU 0
Infrared_Distance_Pin_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_2__0__MASK EQU 0x01
Infrared_Distance_Pin_2__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_2__0__OUT_SEL_SHIFT EQU 0
Infrared_Distance_Pin_2__0__OUT_SEL_VAL EQU 1
Infrared_Distance_Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_2__0__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_2__0__PORT EQU 2
Infrared_Distance_Pin_2__0__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_2__0__SHIFT EQU 0
Infrared_Distance_Pin_2__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_2__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_2__MASK EQU 0x01
Infrared_Distance_Pin_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_2__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_2__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_2__PORT EQU 2
Infrared_Distance_Pin_2__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_2__SHIFT EQU 0

/* Infrared_Distance_Pin_3 */
Infrared_Distance_Pin_3__0__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Infrared_Distance_Pin_3__0__HSIOM_MASK EQU 0x0F000000
Infrared_Distance_Pin_3__0__HSIOM_SHIFT EQU 24
Infrared_Distance_Pin_3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_3__0__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_3__0__MASK EQU 0x40
Infrared_Distance_Pin_3__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_3__0__OUT_SEL_SHIFT EQU 12
Infrared_Distance_Pin_3__0__OUT_SEL_VAL EQU 2
Infrared_Distance_Pin_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_3__0__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_3__0__PORT EQU 2
Infrared_Distance_Pin_3__0__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_3__0__SHIFT EQU 6
Infrared_Distance_Pin_3__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_3__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_3__MASK EQU 0x40
Infrared_Distance_Pin_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_3__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_3__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_3__PORT EQU 2
Infrared_Distance_Pin_3__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_3__SHIFT EQU 6

/* Infrared_Distance_Pin_4 */
Infrared_Distance_Pin_4__0__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_4__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_4__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_4__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Infrared_Distance_Pin_4__0__HSIOM_MASK EQU 0x00000F00
Infrared_Distance_Pin_4__0__HSIOM_SHIFT EQU 8
Infrared_Distance_Pin_4__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_4__0__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_4__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_4__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_4__0__MASK EQU 0x04
Infrared_Distance_Pin_4__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_4__0__OUT_SEL_SHIFT EQU 4
Infrared_Distance_Pin_4__0__OUT_SEL_VAL EQU 0
Infrared_Distance_Pin_4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_4__0__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_4__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_4__0__PORT EQU 2
Infrared_Distance_Pin_4__0__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_4__0__SHIFT EQU 2
Infrared_Distance_Pin_4__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_4__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_4__MASK EQU 0x04
Infrared_Distance_Pin_4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_4__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_4__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_4__PORT EQU 2
Infrared_Distance_Pin_4__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_4__SHIFT EQU 2

/* Infrared_Distance_Pin_5 */
Infrared_Distance_Pin_5__0__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_5__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_5__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_5__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Infrared_Distance_Pin_5__0__HSIOM_MASK EQU 0x0000F000
Infrared_Distance_Pin_5__0__HSIOM_SHIFT EQU 12
Infrared_Distance_Pin_5__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_5__0__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_5__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_5__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_5__0__MASK EQU 0x08
Infrared_Distance_Pin_5__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_5__0__OUT_SEL_SHIFT EQU 6
Infrared_Distance_Pin_5__0__OUT_SEL_VAL EQU 2
Infrared_Distance_Pin_5__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_5__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_5__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_5__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_5__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_5__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_5__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_5__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_5__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_5__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_5__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_5__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_5__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_5__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_5__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_5__0__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_5__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_5__0__PORT EQU 2
Infrared_Distance_Pin_5__0__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_5__0__SHIFT EQU 3
Infrared_Distance_Pin_5__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_5__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_5__MASK EQU 0x08
Infrared_Distance_Pin_5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_5__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_5__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_5__PORT EQU 2
Infrared_Distance_Pin_5__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_5__SHIFT EQU 3

/* Infrared_Distance_Pin_6 */
Infrared_Distance_Pin_6__0__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_6__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_6__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_6__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Infrared_Distance_Pin_6__0__HSIOM_MASK EQU 0x00F00000
Infrared_Distance_Pin_6__0__HSIOM_SHIFT EQU 20
Infrared_Distance_Pin_6__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_6__0__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_6__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_6__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_6__0__MASK EQU 0x20
Infrared_Distance_Pin_6__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_6__0__OUT_SEL_SHIFT EQU 10
Infrared_Distance_Pin_6__0__OUT_SEL_VAL EQU 0
Infrared_Distance_Pin_6__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_6__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_6__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_6__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_6__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_6__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_6__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_6__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_6__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_6__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_6__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_6__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_6__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_6__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_6__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_6__0__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_6__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_6__0__PORT EQU 2
Infrared_Distance_Pin_6__0__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_6__0__SHIFT EQU 5
Infrared_Distance_Pin_6__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_6__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_6__MASK EQU 0x20
Infrared_Distance_Pin_6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_6__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_6__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_6__PORT EQU 2
Infrared_Distance_Pin_6__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_6__SHIFT EQU 5

/* Infrared_Distance_Pin_7 */
Infrared_Distance_Pin_7__0__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_7__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_7__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_7__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Infrared_Distance_Pin_7__0__HSIOM_MASK EQU 0x000000F0
Infrared_Distance_Pin_7__0__HSIOM_SHIFT EQU 4
Infrared_Distance_Pin_7__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_7__0__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_7__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_7__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_7__0__MASK EQU 0x02
Infrared_Distance_Pin_7__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_7__0__OUT_SEL_SHIFT EQU 2
Infrared_Distance_Pin_7__0__OUT_SEL_VAL EQU 3
Infrared_Distance_Pin_7__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_7__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_7__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_7__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_7__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_7__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_7__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_7__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_7__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_7__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_7__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_7__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_7__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_7__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_7__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_7__0__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_7__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_7__0__PORT EQU 2
Infrared_Distance_Pin_7__0__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_7__0__SHIFT EQU 1
Infrared_Distance_Pin_7__DR EQU CYREG_GPIO_PRT2_DR
Infrared_Distance_Pin_7__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Infrared_Distance_Pin_7__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Infrared_Distance_Pin_7__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Infrared_Distance_Pin_7__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_7__INTR EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_7__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Infrared_Distance_Pin_7__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Infrared_Distance_Pin_7__MASK EQU 0x02
Infrared_Distance_Pin_7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Infrared_Distance_Pin_7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Infrared_Distance_Pin_7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Infrared_Distance_Pin_7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Infrared_Distance_Pin_7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Infrared_Distance_Pin_7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Infrared_Distance_Pin_7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Infrared_Distance_Pin_7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Infrared_Distance_Pin_7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Infrared_Distance_Pin_7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Infrared_Distance_Pin_7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Infrared_Distance_Pin_7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Infrared_Distance_Pin_7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Infrared_Distance_Pin_7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Infrared_Distance_Pin_7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Infrared_Distance_Pin_7__PC EQU CYREG_GPIO_PRT2_PC
Infrared_Distance_Pin_7__PC2 EQU CYREG_GPIO_PRT2_PC2
Infrared_Distance_Pin_7__PORT EQU 2
Infrared_Distance_Pin_7__PS EQU CYREG_GPIO_PRT2_PS
Infrared_Distance_Pin_7__SHIFT EQU 1

/* Infrared_Distance_Pin_8 */
Infrared_Distance_Pin_8__0__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_8__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_8__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_8__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Infrared_Distance_Pin_8__0__HSIOM_MASK EQU 0x0000000F
Infrared_Distance_Pin_8__0__HSIOM_SHIFT EQU 0
Infrared_Distance_Pin_8__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_8__0__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_8__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_8__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_8__0__MASK EQU 0x01
Infrared_Distance_Pin_8__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_8__0__OUT_SEL_SHIFT EQU 0
Infrared_Distance_Pin_8__0__OUT_SEL_VAL EQU 2
Infrared_Distance_Pin_8__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_8__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_8__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_8__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_8__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_8__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_8__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_8__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_8__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_8__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_8__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_8__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_8__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_8__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_8__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_8__0__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_8__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_8__0__PORT EQU 1
Infrared_Distance_Pin_8__0__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_8__0__SHIFT EQU 0
Infrared_Distance_Pin_8__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_8__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_8__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_8__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_8__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_8__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_8__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_8__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_8__MASK EQU 0x01
Infrared_Distance_Pin_8__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_8__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_8__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_8__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_8__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_8__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_8__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_8__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_8__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_8__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_8__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_8__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_8__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_8__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_8__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_8__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_8__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_8__PORT EQU 1
Infrared_Distance_Pin_8__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_8__SHIFT EQU 0

/* Infrared_Distance_Pin_9 */
Infrared_Distance_Pin_9__0__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_9__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_9__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_9__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_9__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Infrared_Distance_Pin_9__0__HSIOM_MASK EQU 0x0F000000
Infrared_Distance_Pin_9__0__HSIOM_SHIFT EQU 24
Infrared_Distance_Pin_9__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_9__0__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_9__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_9__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_9__0__MASK EQU 0x40
Infrared_Distance_Pin_9__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_9__0__OUT_SEL_SHIFT EQU 12
Infrared_Distance_Pin_9__0__OUT_SEL_VAL EQU 2
Infrared_Distance_Pin_9__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_9__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_9__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_9__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_9__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_9__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_9__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_9__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_9__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_9__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_9__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_9__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_9__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_9__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_9__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_9__0__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_9__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_9__0__PORT EQU 1
Infrared_Distance_Pin_9__0__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_9__0__SHIFT EQU 6
Infrared_Distance_Pin_9__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_9__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_9__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_9__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_9__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_9__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_9__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_9__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_9__MASK EQU 0x40
Infrared_Distance_Pin_9__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_9__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_9__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_9__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_9__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_9__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_9__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_9__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_9__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_9__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_9__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_9__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_9__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_9__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_9__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_9__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_9__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_9__PORT EQU 1
Infrared_Distance_Pin_9__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_9__SHIFT EQU 6

/* Right_PhaseCounter_Intr */
Right_PhaseCounter_Intr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Right_PhaseCounter_Intr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Right_PhaseCounter_Intr__INTC_MASK EQU 0x02
Right_PhaseCounter_Intr__INTC_NUMBER EQU 1
Right_PhaseCounter_Intr__INTC_PRIOR_MASK EQU 0xC000
Right_PhaseCounter_Intr__INTC_PRIOR_NUM EQU 3
Right_PhaseCounter_Intr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Right_PhaseCounter_Intr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Right_PhaseCounter_Intr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Infrared_Distance_Pin_10 */
Infrared_Distance_Pin_10__0__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_10__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_10__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_10__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_10__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Infrared_Distance_Pin_10__0__HSIOM_MASK EQU 0xF0000000
Infrared_Distance_Pin_10__0__HSIOM_SHIFT EQU 28
Infrared_Distance_Pin_10__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_10__0__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_10__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_10__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_10__0__MASK EQU 0x80
Infrared_Distance_Pin_10__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_10__0__OUT_SEL_SHIFT EQU 14
Infrared_Distance_Pin_10__0__OUT_SEL_VAL EQU 3
Infrared_Distance_Pin_10__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_10__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_10__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_10__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_10__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_10__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_10__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_10__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_10__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_10__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_10__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_10__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_10__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_10__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_10__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_10__0__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_10__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_10__0__PORT EQU 1
Infrared_Distance_Pin_10__0__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_10__0__SHIFT EQU 7
Infrared_Distance_Pin_10__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_10__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_10__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_10__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_10__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_10__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_10__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_10__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_10__MASK EQU 0x80
Infrared_Distance_Pin_10__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_10__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_10__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_10__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_10__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_10__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_10__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_10__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_10__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_10__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_10__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_10__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_10__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_10__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_10__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_10__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_10__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_10__PORT EQU 1
Infrared_Distance_Pin_10__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_10__SHIFT EQU 7

/* Infrared_Distance_Pin_11 */
Infrared_Distance_Pin_11__0__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_11__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_11__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_11__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_11__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Infrared_Distance_Pin_11__0__HSIOM_MASK EQU 0x00F00000
Infrared_Distance_Pin_11__0__HSIOM_SHIFT EQU 20
Infrared_Distance_Pin_11__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_11__0__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_11__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_11__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_11__0__MASK EQU 0x20
Infrared_Distance_Pin_11__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_11__0__OUT_SEL_SHIFT EQU 10
Infrared_Distance_Pin_11__0__OUT_SEL_VAL EQU 0
Infrared_Distance_Pin_11__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_11__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_11__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_11__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_11__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_11__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_11__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_11__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_11__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_11__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_11__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_11__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_11__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_11__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_11__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_11__0__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_11__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_11__0__PORT EQU 1
Infrared_Distance_Pin_11__0__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_11__0__SHIFT EQU 5
Infrared_Distance_Pin_11__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_11__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_11__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_11__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_11__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_11__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_11__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_11__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_11__MASK EQU 0x20
Infrared_Distance_Pin_11__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_11__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_11__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_11__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_11__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_11__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_11__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_11__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_11__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_11__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_11__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_11__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_11__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_11__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_11__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_11__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_11__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_11__PORT EQU 1
Infrared_Distance_Pin_11__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_11__SHIFT EQU 5

/* Infrared_Distance_Pin_12 */
Infrared_Distance_Pin_12__0__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_12__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_12__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_12__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_12__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Infrared_Distance_Pin_12__0__HSIOM_MASK EQU 0x000F0000
Infrared_Distance_Pin_12__0__HSIOM_SHIFT EQU 16
Infrared_Distance_Pin_12__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_12__0__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_12__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_12__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_12__0__MASK EQU 0x10
Infrared_Distance_Pin_12__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_12__0__OUT_SEL_SHIFT EQU 8
Infrared_Distance_Pin_12__0__OUT_SEL_VAL EQU 1
Infrared_Distance_Pin_12__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_12__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_12__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_12__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_12__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_12__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_12__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_12__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_12__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_12__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_12__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_12__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_12__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_12__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_12__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_12__0__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_12__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_12__0__PORT EQU 1
Infrared_Distance_Pin_12__0__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_12__0__SHIFT EQU 4
Infrared_Distance_Pin_12__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_12__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_12__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_12__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_12__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_12__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_12__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_12__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_12__MASK EQU 0x10
Infrared_Distance_Pin_12__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_12__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_12__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_12__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_12__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_12__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_12__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_12__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_12__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_12__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_12__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_12__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_12__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_12__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_12__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_12__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_12__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_12__PORT EQU 1
Infrared_Distance_Pin_12__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_12__SHIFT EQU 4

/* Infrared_Distance_Pin_13 */
Infrared_Distance_Pin_13__0__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_13__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_13__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_13__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_13__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Infrared_Distance_Pin_13__0__HSIOM_MASK EQU 0x00000F00
Infrared_Distance_Pin_13__0__HSIOM_SHIFT EQU 8
Infrared_Distance_Pin_13__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_13__0__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_13__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_13__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_13__0__MASK EQU 0x04
Infrared_Distance_Pin_13__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_13__0__OUT_SEL_SHIFT EQU 4
Infrared_Distance_Pin_13__0__OUT_SEL_VAL EQU 3
Infrared_Distance_Pin_13__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_13__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_13__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_13__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_13__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_13__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_13__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_13__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_13__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_13__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_13__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_13__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_13__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_13__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_13__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_13__0__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_13__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_13__0__PORT EQU 1
Infrared_Distance_Pin_13__0__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_13__0__SHIFT EQU 2
Infrared_Distance_Pin_13__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_13__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_13__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_13__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_13__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_13__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_13__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_13__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_13__MASK EQU 0x04
Infrared_Distance_Pin_13__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_13__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_13__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_13__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_13__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_13__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_13__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_13__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_13__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_13__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_13__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_13__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_13__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_13__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_13__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_13__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_13__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_13__PORT EQU 1
Infrared_Distance_Pin_13__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_13__SHIFT EQU 2

/* Infrared_Distance_Pin_14 */
Infrared_Distance_Pin_14__0__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_14__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_14__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_14__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_14__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Infrared_Distance_Pin_14__0__HSIOM_MASK EQU 0x0000F000
Infrared_Distance_Pin_14__0__HSIOM_SHIFT EQU 12
Infrared_Distance_Pin_14__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_14__0__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_14__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_14__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_14__0__MASK EQU 0x08
Infrared_Distance_Pin_14__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_14__0__OUT_SEL_SHIFT EQU 6
Infrared_Distance_Pin_14__0__OUT_SEL_VAL EQU 1
Infrared_Distance_Pin_14__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_14__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_14__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_14__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_14__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_14__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_14__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_14__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_14__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_14__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_14__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_14__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_14__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_14__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_14__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_14__0__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_14__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_14__0__PORT EQU 1
Infrared_Distance_Pin_14__0__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_14__0__SHIFT EQU 3
Infrared_Distance_Pin_14__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_14__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_14__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_14__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_14__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_14__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_14__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_14__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_14__MASK EQU 0x08
Infrared_Distance_Pin_14__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_14__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_14__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_14__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_14__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_14__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_14__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_14__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_14__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_14__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_14__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_14__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_14__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_14__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_14__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_14__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_14__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_14__PORT EQU 1
Infrared_Distance_Pin_14__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_14__SHIFT EQU 3

/* Infrared_Distance_Pin_15 */
Infrared_Distance_Pin_15__0__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_15__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_15__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_15__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_15__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Infrared_Distance_Pin_15__0__HSIOM_MASK EQU 0x000000F0
Infrared_Distance_Pin_15__0__HSIOM_SHIFT EQU 4
Infrared_Distance_Pin_15__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_15__0__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_15__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_15__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_15__0__MASK EQU 0x02
Infrared_Distance_Pin_15__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_15__0__OUT_SEL_SHIFT EQU 2
Infrared_Distance_Pin_15__0__OUT_SEL_VAL EQU 0
Infrared_Distance_Pin_15__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_15__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_15__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_15__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_15__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_15__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_15__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_15__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_15__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_15__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_15__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_15__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_15__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_15__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_15__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_15__0__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_15__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_15__0__PORT EQU 1
Infrared_Distance_Pin_15__0__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_15__0__SHIFT EQU 1
Infrared_Distance_Pin_15__DR EQU CYREG_GPIO_PRT1_DR
Infrared_Distance_Pin_15__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Infrared_Distance_Pin_15__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Infrared_Distance_Pin_15__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Infrared_Distance_Pin_15__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_15__INTR EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_15__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Infrared_Distance_Pin_15__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Infrared_Distance_Pin_15__MASK EQU 0x02
Infrared_Distance_Pin_15__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Infrared_Distance_Pin_15__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Infrared_Distance_Pin_15__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Infrared_Distance_Pin_15__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Infrared_Distance_Pin_15__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Infrared_Distance_Pin_15__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Infrared_Distance_Pin_15__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Infrared_Distance_Pin_15__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Infrared_Distance_Pin_15__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Infrared_Distance_Pin_15__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Infrared_Distance_Pin_15__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Infrared_Distance_Pin_15__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Infrared_Distance_Pin_15__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Infrared_Distance_Pin_15__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Infrared_Distance_Pin_15__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Infrared_Distance_Pin_15__PC EQU CYREG_GPIO_PRT1_PC
Infrared_Distance_Pin_15__PC2 EQU CYREG_GPIO_PRT1_PC2
Infrared_Distance_Pin_15__PORT EQU 1
Infrared_Distance_Pin_15__PS EQU CYREG_GPIO_PRT1_PS
Infrared_Distance_Pin_15__SHIFT EQU 1

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x101311A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
