

================================================================
== Vitis HLS Report for 'expand_seed'
================================================================
* Date:           Mon Nov 17 18:42:05 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.895 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12481|    12481|  62.405 us|  62.405 us|  12481|  12481|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_expand_seed_Pipeline_READ_SEEDS_fu_119      |expand_seed_Pipeline_READ_SEEDS      |        6|        6|  30.000 ns|  30.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_126  |expand_seed_Pipeline_PROCESS_CHUNKS  |      183|      183|   0.915 us|   0.915 us|  159|  159|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |    12480|    12480|       195|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       31|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |      800|      -|    69462|    83790|     -|
|Memory               |        0|      -|      128|      129|     0|
|Multiplexer          |        -|      -|        0|      125|     -|
|Register             |        -|      -|      658|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      800|      0|    70248|    84075|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       59|      0|        8|       19|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       14|      0|        2|        4|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+-------+-------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+-------+-------+-----+
    |grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_126  |expand_seed_Pipeline_PROCESS_CHUNKS  |      800|   0|  69453|  83719|    0|
    |grp_expand_seed_Pipeline_READ_SEEDS_fu_119      |expand_seed_Pipeline_READ_SEEDS      |        0|   0|      9|     71|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-------+-------+-----+
    |Total                                           |                                     |      800|   0|  69462|  83790|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    | Memory|            Module            | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |sd_U   |expand_seed_sd_RAM_AUTO_1R1W  |        0|  128|  129|    0|     4|  128|     1|          512|
    +-------+------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total  |                              |        0|  128|  129|    0|     4|  128|     1|          512|
    +-------+------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |t_4_fu_163_p2        |         +|   0|  0|  14|           7|           1|
    |icmp_ln16_fu_157_p2  |      icmp|   0|  0|  15|           7|           8|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  31|          15|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  43|          8|    1|          8|
    |ap_done            |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    |sd_address0        |   9|          2|    2|          4|
    |sd_address0_local  |  14|          3|    2|          6|
    |sd_address1_local  |  14|          3|    2|          6|
    |sd_ce0             |   9|          2|    1|          2|
    |sd_we0             |   9|          2|    1|          2|
    |t_fu_64            |   9|          2|    7|         14|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 125|         26|   18|         46|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |                             Name                            |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                    |    7|   0|    7|          0|
    |ap_done_reg                                                  |    1|   0|    1|          0|
    |grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_126_ap_start_reg  |    1|   0|    1|          0|
    |grp_expand_seed_Pipeline_READ_SEEDS_fu_119_ap_start_reg      |    1|   0|    1|          0|
    |iv_val_read_reg_217                                          |  128|   0|  128|          0|
    |sd_load_1_reg_250                                            |  128|   0|  128|          0|
    |sd_load_2_reg_255                                            |  128|   0|  128|          0|
    |sd_load_3_reg_260                                            |  128|   0|  128|          0|
    |sd_load_reg_245                                              |  128|   0|  128|          0|
    |start_once_reg                                               |    1|   0|    1|          0|
    |t_fu_64                                                      |    7|   0|    7|          0|
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                        |  658|   0|  658|          0|
    +-------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|   expand_seed|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|   expand_seed|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|   expand_seed|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|   expand_seed|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|   expand_seed|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|   expand_seed|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|   expand_seed|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|   expand_seed|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|   expand_seed|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|   expand_seed|  return value|
|iv_val                   |   in|  128|   ap_stable|        iv_val|        scalar|
|seed_strm_dout           |   in|  128|     ap_fifo|     seed_strm|       pointer|
|seed_strm_empty_n        |   in|    1|     ap_fifo|     seed_strm|       pointer|
|seed_strm_read           |  out|    1|     ap_fifo|     seed_strm|       pointer|
|r_strm_0_din             |  out|  256|     ap_fifo|      r_strm_0|       pointer|
|r_strm_0_full_n          |   in|    1|     ap_fifo|      r_strm_0|       pointer|
|r_strm_0_write           |  out|    1|     ap_fifo|      r_strm_0|       pointer|
|r_strm_0_num_data_valid  |   in|   32|     ap_fifo|      r_strm_0|       pointer|
|r_strm_0_fifo_cap        |   in|   32|     ap_fifo|      r_strm_0|       pointer|
|r_strm_1_din             |  out|  256|     ap_fifo|      r_strm_1|       pointer|
|r_strm_1_full_n          |   in|    1|     ap_fifo|      r_strm_1|       pointer|
|r_strm_1_write           |  out|    1|     ap_fifo|      r_strm_1|       pointer|
|r_strm_1_num_data_valid  |   in|   32|     ap_fifo|      r_strm_1|       pointer|
|r_strm_1_fifo_cap        |   in|   32|     ap_fifo|      r_strm_1|       pointer|
|r_strm_2_din             |  out|  256|     ap_fifo|      r_strm_2|       pointer|
|r_strm_2_full_n          |   in|    1|     ap_fifo|      r_strm_2|       pointer|
|r_strm_2_write           |  out|    1|     ap_fifo|      r_strm_2|       pointer|
|r_strm_2_num_data_valid  |   in|   32|     ap_fifo|      r_strm_2|       pointer|
|r_strm_2_fifo_cap        |   in|   32|     ap_fifo|      r_strm_2|       pointer|
|r_strm_3_din             |  out|  256|     ap_fifo|      r_strm_3|       pointer|
|r_strm_3_full_n          |   in|    1|     ap_fifo|      r_strm_3|       pointer|
|r_strm_3_write           |  out|    1|     ap_fifo|      r_strm_3|       pointer|
|r_strm_3_num_data_valid  |   in|   32|     ap_fifo|      r_strm_3|       pointer|
|r_strm_3_fifo_cap        |   in|   32|     ap_fifo|      r_strm_3|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

