Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Work Zone/Your Own Projects/SPI/SPI/spi_master_isim_beh.exe -prj D:/Work Zone/Your Own Projects/SPI/SPI/spi_master_beh.prj work.spi_master work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Work Zone/Your Own Projects/SPI/SPI/../Meta_Harden.v" into library work
Analyzing Verilog file "D:/Work Zone/Your Own Projects/SPI/SPI/../clk_divider.v" into library work
Analyzing Verilog file "D:/Work Zone/Your Own Projects/SPI/SPI/../Buffer.v" into library work
Analyzing Verilog file "D:/Work Zone/Your Own Projects/SPI/SPI/../SPI_MASTER.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clk_divider
Compiling module meta_harden
Compiling module buffer
Compiling module spi_master
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable D:/Work Zone/Your Own Projects/SPI/SPI/spi_master_isim_beh.exe
Fuse Memory Usage: 27884 KB
Fuse CPU Usage: 562 ms
