head	1.3;
access;
symbols
	OPENBSD_6_2:1.3.0.32
	OPENBSD_6_2_BASE:1.3
	OPENBSD_6_1:1.3.0.34
	OPENBSD_6_1_BASE:1.3
	OPENBSD_6_0:1.3.0.30
	OPENBSD_6_0_BASE:1.3
	OPENBSD_5_9:1.3.0.20
	OPENBSD_5_9_BASE:1.3
	OPENBSD_5_8:1.3.0.28
	OPENBSD_5_8_BASE:1.3
	OPENBSD_5_7:1.3.0.26
	OPENBSD_5_7_BASE:1.3
	OPENBSD_5_6:1.3.0.24
	OPENBSD_5_6_BASE:1.3
	OPENBSD_5_5:1.3.0.22
	OPENBSD_5_5_BASE:1.3
	OPENBSD_5_4:1.3.0.18
	OPENBSD_5_4_BASE:1.3
	OPENBSD_5_3:1.3.0.16
	OPENBSD_5_3_BASE:1.3
	OPENBSD_5_2:1.3.0.14
	OPENBSD_5_2_BASE:1.3
	OPENBSD_5_1_BASE:1.3
	OPENBSD_5_1:1.3.0.12
	OPENBSD_5_0:1.3.0.10
	OPENBSD_5_0_BASE:1.3
	OPENBSD_4_9:1.3.0.8
	OPENBSD_4_9_BASE:1.3
	OPENBSD_4_8:1.3.0.6
	OPENBSD_4_8_BASE:1.3
	OPENBSD_4_7:1.3.0.2
	OPENBSD_4_7_BASE:1.3
	OPENBSD_4_6:1.3.0.4
	OPENBSD_4_6_BASE:1.3
	OPENBSD_4_5:1.2.0.18
	OPENBSD_4_5_BASE:1.2
	OPENBSD_4_4:1.2.0.16
	OPENBSD_4_4_BASE:1.2
	OPENBSD_4_3:1.2.0.14
	OPENBSD_4_3_BASE:1.2
	OPENBSD_4_2:1.2.0.12
	OPENBSD_4_2_BASE:1.2
	OPENBSD_4_1:1.2.0.10
	OPENBSD_4_1_BASE:1.2
	OPENBSD_4_0:1.2.0.8
	OPENBSD_4_0_BASE:1.2
	OPENBSD_3_9:1.2.0.6
	OPENBSD_3_9_BASE:1.2
	OPENBSD_3_8:1.2.0.4
	OPENBSD_3_8_BASE:1.2
	OPENBSD_3_7:1.2.0.2
	OPENBSD_3_7_BASE:1.2
	OPENBSD_3_6:1.1.0.4
	OPENBSD_3_6_BASE:1.1
	SMP_SYNC_A:1.1
	SMP_SYNC_B:1.1
	SMP:1.1.0.2;
locks; strict;
comment	@ * @;


1.3
date	2009.06.02.12.12.35;	author grange;	state Exp;
branches;
next	1.2;

1.2
date	2004.11.17.16.53.05;	author mickey;	state Exp;
branches;
next	1.1;

1.1
date	2004.05.23.17.41.09;	author grange;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2004.06.05.23.12.45;	author niklas;	state Exp;
branches;
next	;


desc
@@


1.3
log
@Cope with logical device numbers gaps, this fixes out-of-bounds access
in an array. Problem found and ok deraadt@@.
@
text
@/*	$OpenBSD: gscsioreg.h,v 1.2 2004/11/17 16:53:05 mickey Exp $	*/
/*
 * Copyright (c) 2004 Alexander Yurchenko <grange@@openbsd.org>
 *
 * Permission to use, copy, modify, and distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

/*
 * National Semiconductor Geode SC1100 Super I/O register definitions.
 */

#define GSCSIO_IOSIZE	2	/* I/O space size */

/* Index-data register pair */
#define GSCSIO_IDX	0x0	/* index register */
#define GSCSIO_DAT	0x1	/* data register */

/* SIO control and configuration registers */
#define GSCSIO_LDN	0x07	/* logical device number */
#define GSCSIO_LDN_ACB1		0x05	/* ACCESS.bus 1 */
#define GSCSIO_LDN_ACB2		0x06	/* ACCESS.bus 2 */
#define GSCSIO_LDN_LAST		0x08	/* last logical device number */
#define GSCSIO_ID	0x20	/* SIO ID */
#define GSCSIO_ID_SC1100	0xf5	/* Geode SC1100 ID */
#define GSCSIO_CFG1	0x21	/* configuration 1 */
#define GSCSIO_CFG2	0x22	/* configuration 2 */
#define GSCSIO_REV	0x27	/* revision ID */

/* Logical device control and configuration registers */
#define GSCSIO_ACT	0x30	/* logical device activation control */
#define GSCSIO_ACT_EN		0x01	/* enabled */
#define GSCSIO_IO0_MSB	0x60	/* I/O space 0 base bits [15:8] */
#define GSCSIO_IO0_LSB	0x61	/* I/O space 0 base bits [7:0] */
#define GSCSIO_IO1_MSB	0x62	/* I/O space 1 base bits [15:8] */
#define GSCSIO_IO1_LSB	0x63	/* I/O space 1 base bits [7:0] */
#define GSCSIO_INUM	0x70	/* interrupt number */
#define GSCSIO_ITYPE	0x71	/* interrupt type */
#define GSCSIO_DMA0	0x74	/* DMA channel 0 */
#define GSCSIO_DMA1	0x75	/* DMA channel 1 */

/* ACB (ACCESS.bus) logical device registers */
#define GSCSIO_ACB_SDA	0x00	/* serial data */
#define GSCSIO_ACB_ST	0x01	/* status */
#define GSCSIO_ACB_ST_XMIT	(1 << 0)	/* transmit mode active */
#define GSCSIO_ACB_ST_MASTER	(1 << 1)	/* master mode active */
#define GSCSIO_ACB_ST_NMATCH	(1 << 2)	/* new match */
#define GSCSIO_ACB_ST_STASTR	(1 << 3)	/* stall after start */
#define GSCSIO_ACB_ST_NEGACK	(1 << 4)	/* negative ack */
#define GSCSIO_ACB_ST_BER	(1 << 5)	/* bus error */
#define GSCSIO_ACB_ST_SDAST	(1 << 6)	/* wait or hold data */
#define GSCSIO_ACB_ST_SLVSTP	(1 << 7)	/* slave stop */
#define GSCSIO_ACB_CST	0x02	/* control status */
#define GSCSIO_ACB_CST_BUSY	(1 << 0)	/* busy */
#define GSCSIO_ACB_CST_BB	(1 << 1)	/* bus busy */
#define GSCSIO_ACB_CST_MATCH	(1 << 2)	/* match address */
#define GSCSIO_ACB_CST_GCMTCH	(1 << 3)	/* global call match */
#define GSCSIO_ACB_CST_TSDA	(1 << 4)	/* test ABD line */
#define GSCSIO_ACB_CST_TGABC	(1 << 5)	/* toggle ABC line */
#define GSCSIO_ACB_CTL1	0x03	/* control 1 */
#define GSCSIO_ACB_CTL1_START	(1 << 0)	/* start condition */
#define GSCSIO_ACB_CTL1_STOP	(1 << 1)	/* stop condition */
#define GSCSIO_ACB_CTL1_INTEN	(1 << 2)	/* interrupt enabled */
#define GSCSIO_ACB_CTL1_ACK	(1 << 4)	/* acknowledge */
#define GSCSIO_ACB_CTL1_GCMEN	(1 << 5)	/* global call match enable */
#define GSCSIO_ACB_CTL1_NMINTE	(1 << 6)	/* new match intr enable */
#define GSCSIO_ACB_CTL1_STASTRE	(1 << 7)	/* stall after start enable */
#define GSCSIO_ACB_ADDR	0x04	/* own address */
#define GSCSIO_ACB_ADDR_MASK	0x7f		/* address mask */
#define GSCSIO_ACB_ADDR_SAEN	(1 << 7)	/* slave address enable */
#define GSCSIO_ACB_CTL2	0x05	/* control 2 */
#define GSCSIO_ACB_CTL2_EN	(1 << 0)	/* ACB enabled */
#define GSCSIO_ACB_CTL2_FREQ_SHIFT	1	/* ACB frequency shift */
#define GSCSIO_ACB_CTL2_FREQ_MASK	0x7f	/* ACB frequency mask */

#define GSCSIO_ACB_FREQ		0x3c	/* standard I2C frequency 100kHz */
@


1.2
log
@proper autoconf attachments; grange@@ testing; markus@@ ok
@
text
@d1 1
a1 1
/*	$OpenBSD: gscsioreg.h,v 1.1 2004/05/23 17:41:09 grange Exp $	*/
d32 1
a49 2

#define GSCSIO_LDNUM	6	/* total number of logical devices */
@


1.1
log
@gscsio(4) -- National Semiconductor Geode SC1100 Super I/O driver.
For now it only supports I2C-compatible ACCESS.bus interface,
so we use it as an i2c master controller.

ACCESS.bus interface is enabled and used on the PC Engines WRAP.1C
board.
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
a21 3
/* Possible index-data register pair base addresses */
#define GSCSIO_IOBASE1	0x2e
#define GSCSIO_IOBASE2	0x15c
@


1.1.2.1
log
@Merge with the trunk
@
text
@@

