
BMS Tester - Cell Emulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba48  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003c10  0800bbf8  0800bbf8  0000cbf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f808  0800f808  0001127c  2**0
                  CONTENTS
  4 .ARM          00000008  0800f808  0800f808  00010808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f810  0800f810  0001127c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f810  0800f810  00010810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f814  0800f814  00010814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000027c  20000000  0800f818  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001127c  2**0
                  CONTENTS
 10 .bss          00000b28  2000027c  2000027c  0001127c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000da4  20000da4  0001127c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001127c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0005e726  00000000  00000000  000112ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006408  00000000  00000000  0006f9d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00004620  00000000  00000000  00075de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000350e  00000000  00000000  0007a400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028c3c  00000000  00000000  0007d90e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00033e6f  00000000  00000000  000a654a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ff60e  00000000  00000000  000da3b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001d99c7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000141f8  00000000  00000000  001d9a0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  001edc04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000027c 	.word	0x2000027c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800bbe0 	.word	0x0800bbe0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000280 	.word	0x20000280
 80001ec:	0800bbe0 	.word	0x0800bbe0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b96a 	b.w	8000eb4 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	460c      	mov	r4, r1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d14e      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c04:	4694      	mov	ip, r2
 8000c06:	458c      	cmp	ip, r1
 8000c08:	4686      	mov	lr, r0
 8000c0a:	fab2 f282 	clz	r2, r2
 8000c0e:	d962      	bls.n	8000cd6 <__udivmoddi4+0xde>
 8000c10:	b14a      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c12:	f1c2 0320 	rsb	r3, r2, #32
 8000c16:	4091      	lsls	r1, r2
 8000c18:	fa20 f303 	lsr.w	r3, r0, r3
 8000c1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c20:	4319      	orrs	r1, r3
 8000c22:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c2a:	fa1f f68c 	uxth.w	r6, ip
 8000c2e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c36:	fb07 1114 	mls	r1, r7, r4, r1
 8000c3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3e:	fb04 f106 	mul.w	r1, r4, r6
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c4e:	f080 8112 	bcs.w	8000e76 <__udivmoddi4+0x27e>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 810f 	bls.w	8000e76 <__udivmoddi4+0x27e>
 8000c58:	3c02      	subs	r4, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a59      	subs	r1, r3, r1
 8000c5e:	fa1f f38e 	uxth.w	r3, lr
 8000c62:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c66:	fb07 1110 	mls	r1, r7, r0, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb00 f606 	mul.w	r6, r0, r6
 8000c72:	429e      	cmp	r6, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x94>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c7e:	f080 80fc 	bcs.w	8000e7a <__udivmoddi4+0x282>
 8000c82:	429e      	cmp	r6, r3
 8000c84:	f240 80f9 	bls.w	8000e7a <__udivmoddi4+0x282>
 8000c88:	4463      	add	r3, ip
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	1b9b      	subs	r3, r3, r6
 8000c8e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c92:	2100      	movs	r1, #0
 8000c94:	b11d      	cbz	r5, 8000c9e <__udivmoddi4+0xa6>
 8000c96:	40d3      	lsrs	r3, r2
 8000c98:	2200      	movs	r2, #0
 8000c9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d905      	bls.n	8000cb2 <__udivmoddi4+0xba>
 8000ca6:	b10d      	cbz	r5, 8000cac <__udivmoddi4+0xb4>
 8000ca8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cac:	2100      	movs	r1, #0
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e7f5      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cb2:	fab3 f183 	clz	r1, r3
 8000cb6:	2900      	cmp	r1, #0
 8000cb8:	d146      	bne.n	8000d48 <__udivmoddi4+0x150>
 8000cba:	42a3      	cmp	r3, r4
 8000cbc:	d302      	bcc.n	8000cc4 <__udivmoddi4+0xcc>
 8000cbe:	4290      	cmp	r0, r2
 8000cc0:	f0c0 80f0 	bcc.w	8000ea4 <__udivmoddi4+0x2ac>
 8000cc4:	1a86      	subs	r6, r0, r2
 8000cc6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cca:	2001      	movs	r0, #1
 8000ccc:	2d00      	cmp	r5, #0
 8000cce:	d0e6      	beq.n	8000c9e <__udivmoddi4+0xa6>
 8000cd0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cd4:	e7e3      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	f040 8090 	bne.w	8000dfc <__udivmoddi4+0x204>
 8000cdc:	eba1 040c 	sub.w	r4, r1, ip
 8000ce0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ce4:	fa1f f78c 	uxth.w	r7, ip
 8000ce8:	2101      	movs	r1, #1
 8000cea:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cf6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cfa:	fb07 f006 	mul.w	r0, r7, r6
 8000cfe:	4298      	cmp	r0, r3
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x11c>
 8000d02:	eb1c 0303 	adds.w	r3, ip, r3
 8000d06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x11a>
 8000d0c:	4298      	cmp	r0, r3
 8000d0e:	f200 80cd 	bhi.w	8000eac <__udivmoddi4+0x2b4>
 8000d12:	4626      	mov	r6, r4
 8000d14:	1a1c      	subs	r4, r3, r0
 8000d16:	fa1f f38e 	uxth.w	r3, lr
 8000d1a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d1e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d26:	fb00 f707 	mul.w	r7, r0, r7
 8000d2a:	429f      	cmp	r7, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x148>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x146>
 8000d38:	429f      	cmp	r7, r3
 8000d3a:	f200 80b0 	bhi.w	8000e9e <__udivmoddi4+0x2a6>
 8000d3e:	4620      	mov	r0, r4
 8000d40:	1bdb      	subs	r3, r3, r7
 8000d42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d46:	e7a5      	b.n	8000c94 <__udivmoddi4+0x9c>
 8000d48:	f1c1 0620 	rsb	r6, r1, #32
 8000d4c:	408b      	lsls	r3, r1
 8000d4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d52:	431f      	orrs	r7, r3
 8000d54:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d58:	fa04 f301 	lsl.w	r3, r4, r1
 8000d5c:	ea43 030c 	orr.w	r3, r3, ip
 8000d60:	40f4      	lsrs	r4, r6
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	0c38      	lsrs	r0, r7, #16
 8000d68:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d6c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d70:	fa1f fc87 	uxth.w	ip, r7
 8000d74:	fb00 441e 	mls	r4, r0, lr, r4
 8000d78:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d7c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d80:	45a1      	cmp	r9, r4
 8000d82:	fa02 f201 	lsl.w	r2, r2, r1
 8000d86:	d90a      	bls.n	8000d9e <__udivmoddi4+0x1a6>
 8000d88:	193c      	adds	r4, r7, r4
 8000d8a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d8e:	f080 8084 	bcs.w	8000e9a <__udivmoddi4+0x2a2>
 8000d92:	45a1      	cmp	r9, r4
 8000d94:	f240 8081 	bls.w	8000e9a <__udivmoddi4+0x2a2>
 8000d98:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d9c:	443c      	add	r4, r7
 8000d9e:	eba4 0409 	sub.w	r4, r4, r9
 8000da2:	fa1f f983 	uxth.w	r9, r3
 8000da6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000daa:	fb00 4413 	mls	r4, r0, r3, r4
 8000dae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000db2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db6:	45a4      	cmp	ip, r4
 8000db8:	d907      	bls.n	8000dca <__udivmoddi4+0x1d2>
 8000dba:	193c      	adds	r4, r7, r4
 8000dbc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dc0:	d267      	bcs.n	8000e92 <__udivmoddi4+0x29a>
 8000dc2:	45a4      	cmp	ip, r4
 8000dc4:	d965      	bls.n	8000e92 <__udivmoddi4+0x29a>
 8000dc6:	3b02      	subs	r3, #2
 8000dc8:	443c      	add	r4, r7
 8000dca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dce:	fba0 9302 	umull	r9, r3, r0, r2
 8000dd2:	eba4 040c 	sub.w	r4, r4, ip
 8000dd6:	429c      	cmp	r4, r3
 8000dd8:	46ce      	mov	lr, r9
 8000dda:	469c      	mov	ip, r3
 8000ddc:	d351      	bcc.n	8000e82 <__udivmoddi4+0x28a>
 8000dde:	d04e      	beq.n	8000e7e <__udivmoddi4+0x286>
 8000de0:	b155      	cbz	r5, 8000df8 <__udivmoddi4+0x200>
 8000de2:	ebb8 030e 	subs.w	r3, r8, lr
 8000de6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dea:	fa04 f606 	lsl.w	r6, r4, r6
 8000dee:	40cb      	lsrs	r3, r1
 8000df0:	431e      	orrs	r6, r3
 8000df2:	40cc      	lsrs	r4, r1
 8000df4:	e9c5 6400 	strd	r6, r4, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	e750      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000dfc:	f1c2 0320 	rsb	r3, r2, #32
 8000e00:	fa20 f103 	lsr.w	r1, r0, r3
 8000e04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e08:	fa24 f303 	lsr.w	r3, r4, r3
 8000e0c:	4094      	lsls	r4, r2
 8000e0e:	430c      	orrs	r4, r1
 8000e10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e18:	fa1f f78c 	uxth.w	r7, ip
 8000e1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e20:	fb08 3110 	mls	r1, r8, r0, r3
 8000e24:	0c23      	lsrs	r3, r4, #16
 8000e26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e2a:	fb00 f107 	mul.w	r1, r0, r7
 8000e2e:	4299      	cmp	r1, r3
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x24c>
 8000e32:	eb1c 0303 	adds.w	r3, ip, r3
 8000e36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e3a:	d22c      	bcs.n	8000e96 <__udivmoddi4+0x29e>
 8000e3c:	4299      	cmp	r1, r3
 8000e3e:	d92a      	bls.n	8000e96 <__udivmoddi4+0x29e>
 8000e40:	3802      	subs	r0, #2
 8000e42:	4463      	add	r3, ip
 8000e44:	1a5b      	subs	r3, r3, r1
 8000e46:	b2a4      	uxth	r4, r4
 8000e48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e54:	fb01 f307 	mul.w	r3, r1, r7
 8000e58:	42a3      	cmp	r3, r4
 8000e5a:	d908      	bls.n	8000e6e <__udivmoddi4+0x276>
 8000e5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e64:	d213      	bcs.n	8000e8e <__udivmoddi4+0x296>
 8000e66:	42a3      	cmp	r3, r4
 8000e68:	d911      	bls.n	8000e8e <__udivmoddi4+0x296>
 8000e6a:	3902      	subs	r1, #2
 8000e6c:	4464      	add	r4, ip
 8000e6e:	1ae4      	subs	r4, r4, r3
 8000e70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e74:	e739      	b.n	8000cea <__udivmoddi4+0xf2>
 8000e76:	4604      	mov	r4, r0
 8000e78:	e6f0      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e7a:	4608      	mov	r0, r1
 8000e7c:	e706      	b.n	8000c8c <__udivmoddi4+0x94>
 8000e7e:	45c8      	cmp	r8, r9
 8000e80:	d2ae      	bcs.n	8000de0 <__udivmoddi4+0x1e8>
 8000e82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e8a:	3801      	subs	r0, #1
 8000e8c:	e7a8      	b.n	8000de0 <__udivmoddi4+0x1e8>
 8000e8e:	4631      	mov	r1, r6
 8000e90:	e7ed      	b.n	8000e6e <__udivmoddi4+0x276>
 8000e92:	4603      	mov	r3, r0
 8000e94:	e799      	b.n	8000dca <__udivmoddi4+0x1d2>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e7d4      	b.n	8000e44 <__udivmoddi4+0x24c>
 8000e9a:	46d6      	mov	lr, sl
 8000e9c:	e77f      	b.n	8000d9e <__udivmoddi4+0x1a6>
 8000e9e:	4463      	add	r3, ip
 8000ea0:	3802      	subs	r0, #2
 8000ea2:	e74d      	b.n	8000d40 <__udivmoddi4+0x148>
 8000ea4:	4606      	mov	r6, r0
 8000ea6:	4623      	mov	r3, r4
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	e70f      	b.n	8000ccc <__udivmoddi4+0xd4>
 8000eac:	3e02      	subs	r6, #2
 8000eae:	4463      	add	r3, ip
 8000eb0:	e730      	b.n	8000d14 <__udivmoddi4+0x11c>
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <u8g2_DrawFrame>:
/*
  draw a frame (empty box)
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawFrame(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b088      	sub	sp, #32
 8000ebc:	af02      	add	r7, sp, #8
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	4608      	mov	r0, r1
 8000ec2:	4611      	mov	r1, r2
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	817b      	strh	r3, [r7, #10]
 8000eca:	460b      	mov	r3, r1
 8000ecc:	813b      	strh	r3, [r7, #8]
 8000ece:	4613      	mov	r3, r2
 8000ed0:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t xtmp = x;
 8000ed2:	897b      	ldrh	r3, [r7, #10]
 8000ed4:	82fb      	strh	r3, [r7, #22]
  
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8000ed6:	897a      	ldrh	r2, [r7, #10]
 8000ed8:	88fb      	ldrh	r3, [r7, #6]
 8000eda:	4413      	add	r3, r2
 8000edc:	b298      	uxth	r0, r3
 8000ede:	893a      	ldrh	r2, [r7, #8]
 8000ee0:	8c3b      	ldrh	r3, [r7, #32]
 8000ee2:	4413      	add	r3, r2
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	893a      	ldrh	r2, [r7, #8]
 8000ee8:	8979      	ldrh	r1, [r7, #10]
 8000eea:	9300      	str	r3, [sp, #0]
 8000eec:	4603      	mov	r3, r0
 8000eee:	68f8      	ldr	r0, [r7, #12]
 8000ef0:	f001 f837 	bl	8001f62 <u8g2_IsIntersection>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d037      	beq.n	8000f6a <u8g2_DrawFrame+0xb2>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  u8g2_DrawHVLine(u8g2, x, y, w, 0);
 8000efa:	88fb      	ldrh	r3, [r7, #6]
 8000efc:	893a      	ldrh	r2, [r7, #8]
 8000efe:	8979      	ldrh	r1, [r7, #10]
 8000f00:	2000      	movs	r0, #0
 8000f02:	9000      	str	r0, [sp, #0]
 8000f04:	68f8      	ldr	r0, [r7, #12]
 8000f06:	f000 ff6e 	bl	8001de6 <u8g2_DrawHVLine>
  if (h >= 2) {
 8000f0a:	8c3b      	ldrh	r3, [r7, #32]
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d92d      	bls.n	8000f6c <u8g2_DrawFrame+0xb4>
    h-=2;
 8000f10:	8c3b      	ldrh	r3, [r7, #32]
 8000f12:	3b02      	subs	r3, #2
 8000f14:	843b      	strh	r3, [r7, #32]
    y++;
 8000f16:	893b      	ldrh	r3, [r7, #8]
 8000f18:	3301      	adds	r3, #1
 8000f1a:	813b      	strh	r3, [r7, #8]
    if (h > 0) {
 8000f1c:	8c3b      	ldrh	r3, [r7, #32]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d01a      	beq.n	8000f58 <u8g2_DrawFrame+0xa0>
      u8g2_DrawHVLine(u8g2, x, y, h, 1);
 8000f22:	8c3b      	ldrh	r3, [r7, #32]
 8000f24:	893a      	ldrh	r2, [r7, #8]
 8000f26:	8979      	ldrh	r1, [r7, #10]
 8000f28:	2001      	movs	r0, #1
 8000f2a:	9000      	str	r0, [sp, #0]
 8000f2c:	68f8      	ldr	r0, [r7, #12]
 8000f2e:	f000 ff5a 	bl	8001de6 <u8g2_DrawHVLine>
      x+=w;
 8000f32:	897a      	ldrh	r2, [r7, #10]
 8000f34:	88fb      	ldrh	r3, [r7, #6]
 8000f36:	4413      	add	r3, r2
 8000f38:	817b      	strh	r3, [r7, #10]
      x--;
 8000f3a:	897b      	ldrh	r3, [r7, #10]
 8000f3c:	3b01      	subs	r3, #1
 8000f3e:	817b      	strh	r3, [r7, #10]
      u8g2_DrawHVLine(u8g2, x, y, h, 1);
 8000f40:	8c3b      	ldrh	r3, [r7, #32]
 8000f42:	893a      	ldrh	r2, [r7, #8]
 8000f44:	8979      	ldrh	r1, [r7, #10]
 8000f46:	2001      	movs	r0, #1
 8000f48:	9000      	str	r0, [sp, #0]
 8000f4a:	68f8      	ldr	r0, [r7, #12]
 8000f4c:	f000 ff4b 	bl	8001de6 <u8g2_DrawHVLine>
      y+=h;
 8000f50:	893a      	ldrh	r2, [r7, #8]
 8000f52:	8c3b      	ldrh	r3, [r7, #32]
 8000f54:	4413      	add	r3, r2
 8000f56:	813b      	strh	r3, [r7, #8]
    }
    u8g2_DrawHVLine(u8g2, xtmp, y, w, 0);
 8000f58:	88fb      	ldrh	r3, [r7, #6]
 8000f5a:	893a      	ldrh	r2, [r7, #8]
 8000f5c:	8af9      	ldrh	r1, [r7, #22]
 8000f5e:	2000      	movs	r0, #0
 8000f60:	9000      	str	r0, [sp, #0]
 8000f62:	68f8      	ldr	r0, [r7, #12]
 8000f64:	f000 ff3f 	bl	8001de6 <u8g2_DrawHVLine>
 8000f68:	e000      	b.n	8000f6c <u8g2_DrawFrame+0xb4>
    return;
 8000f6a:	bf00      	nop
  }
}
 8000f6c:	3718      	adds	r7, #24
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b084      	sub	sp, #16
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	7c1b      	ldrb	r3, [r3, #16]
 8000f80:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000f88:	461a      	mov	r2, r3
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	fb02 f303 	mul.w	r3, r2, r3
 8000f90:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	00db      	lsls	r3, r3, #3
 8000f96:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f9c:	68fa      	ldr	r2, [r7, #12]
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f008 fdfa 	bl	8009b9a <memset>
}
 8000fa6:	bf00      	nop
 8000fa8:	3710      	adds	r7, #16
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b086      	sub	sp, #24
 8000fb2:	af02      	add	r7, sp, #8
 8000fb4:	6078      	str	r0, [r7, #4]
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	70fb      	strb	r3, [r7, #3]
 8000fba:	4613      	mov	r3, r2
 8000fbc:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	7c1b      	ldrb	r3, [r3, #16]
 8000fc4:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8000fc6:	78fb      	ldrb	r3, [r7, #3]
 8000fc8:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fce:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8000fd0:	7bfb      	ldrb	r3, [r7, #15]
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	89ba      	ldrh	r2, [r7, #12]
 8000fd6:	fb12 f303 	smulbb	r3, r2, r3
 8000fda:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8000fdc:	89bb      	ldrh	r3, [r7, #12]
 8000fde:	00db      	lsls	r3, r3, #3
 8000fe0:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8000fe2:	89bb      	ldrh	r3, [r7, #12]
 8000fe4:	68ba      	ldr	r2, [r7, #8]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8000fea:	7bf9      	ldrb	r1, [r7, #15]
 8000fec:	78ba      	ldrb	r2, [r7, #2]
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f001 fc99 	bl	800292e <u8x8_DrawTile>
}
 8000ffc:	bf00      	nop
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}

08001004 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001016:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800101e:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	7c5b      	ldrb	r3, [r3, #17]
 8001026:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8001028:	7bba      	ldrb	r2, [r7, #14]
 800102a:	7bfb      	ldrb	r3, [r7, #15]
 800102c:	4619      	mov	r1, r3
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff ffbd 	bl	8000fae <u8g2_send_tile_row>
    src_row++;
 8001034:	7bfb      	ldrb	r3, [r7, #15]
 8001036:	3301      	adds	r3, #1
 8001038:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 800103a:	7bbb      	ldrb	r3, [r7, #14]
 800103c:	3301      	adds	r3, #1
 800103e:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8001040:	7bfa      	ldrb	r2, [r7, #15]
 8001042:	7b7b      	ldrb	r3, [r7, #13]
 8001044:	429a      	cmp	r2, r3
 8001046:	d203      	bcs.n	8001050 <u8g2_send_buffer+0x4c>
 8001048:	7bba      	ldrb	r2, [r7, #14]
 800104a:	7b3b      	ldrb	r3, [r7, #12]
 800104c:	429a      	cmp	r2, r3
 800104e:	d3eb      	bcc.n	8001028 <u8g2_send_buffer+0x24>
}
 8001050:	bf00      	nop
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f7ff ffcf 	bl	8001004 <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f001 fcc3 	bl	80029f2 <u8x8_RefreshDisplay>
}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <u8g2_SetBufferCurrTileRow>:

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	460b      	mov	r3, r1
 800107e:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	78fa      	ldrb	r2, [r7, #3]
 8001084:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  u8g2->cb->update_dimension(u8g2);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	4798      	blx	r3
}
 800109c:	bf00      	nop
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d002      	beq.n	80010bc <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f7ff ff5b 	bl	8000f72 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 80010bc:	2100      	movs	r1, #0
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff ffd8 	bl	8001074 <u8g2_SetBufferCurrTileRow>
}
 80010c4:	bf00      	nop
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 80010d4:	6878      	ldr	r0, [r7, #4]
 80010d6:	f7ff ff95 	bl	8001004 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80010e0:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
 80010ea:	4413      	add	r3, r2
 80010ec:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	7c5b      	ldrb	r3, [r3, #17]
 80010f4:	7bfa      	ldrb	r2, [r7, #15]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d304      	bcc.n	8001104 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f001 fc79 	bl	80029f2 <u8x8_RefreshDisplay>
    return 0;
 8001100:	2300      	movs	r3, #0
 8001102:	e00d      	b.n	8001120 <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800110a:	2b00      	cmp	r3, #0
 800110c:	d002      	beq.n	8001114 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff ff2f 	bl	8000f72 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 8001114:	7bfb      	ldrb	r3, [r7, #15]
 8001116:	4619      	mov	r1, r3
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f7ff ffab 	bl	8001074 <u8g2_SetBufferCurrTileRow>
  return 1;
 800111e:	2301      	movs	r3, #1
}
 8001120:	4618      	mov	r0, r3
 8001122:	3710      	adds	r7, #16
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f7ff ffb7 	bl	80010a4 <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f7ff ffc8 	bl	80010cc <u8g2_NextPage>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d1f9      	bne.n	8001136 <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 8001142:	2100      	movs	r1, #0
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f7ff ff95 	bl	8001074 <u8g2_SetBufferCurrTileRow>
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
	...

08001154 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2208      	movs	r2, #8
 8001160:	701a      	strb	r2, [r3, #0]
  return buf;
 8001162:	4b03      	ldr	r3, [pc, #12]	@ (8001170 <u8g2_m_16_8_f+0x1c>)
  #endif
}
 8001164:	4618      	mov	r0, r3
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	20000298 	.word	0x20000298

08001174 <u8g2_Setup_st7565_64128n_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_lm6063, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_8_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_st7565_64128n_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b088      	sub	sp, #32
 8001178:	af02      	add	r7, sp, #8
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	607a      	str	r2, [r7, #4]
 8001180:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_64128n, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4a0b      	ldr	r2, [pc, #44]	@ (80011b8 <u8g2_Setup_st7565_64128n_f+0x44>)
 800118a:	490c      	ldr	r1, [pc, #48]	@ (80011bc <u8g2_Setup_st7565_64128n_f+0x48>)
 800118c:	68f8      	ldr	r0, [r7, #12]
 800118e:	f001 fc91 	bl	8002ab4 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8001192:	f107 0313 	add.w	r3, r7, #19
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff ffdc 	bl	8001154 <u8g2_m_16_8_f>
 800119c:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 800119e:	7cfa      	ldrb	r2, [r7, #19]
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	9300      	str	r3, [sp, #0]
 80011a4:	4b06      	ldr	r3, [pc, #24]	@ (80011c0 <u8g2_Setup_st7565_64128n_f+0x4c>)
 80011a6:	6979      	ldr	r1, [r7, #20]
 80011a8:	68f8      	ldr	r0, [r7, #12]
 80011aa:	f000 ffc4 	bl	8002136 <u8g2_SetupBuffer>
}
 80011ae:	bf00      	nop
 80011b0:	3718      	adds	r7, #24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	08002649 	.word	0x08002649
 80011bc:	080027e9 	.word	0x080027e9
 80011c0:	08001fb9 	.word	0x08001fb9

080011c4 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	460b      	mov	r3, r1
 80011ce:	70fb      	strb	r3, [r7, #3]
  font += offset;
 80011d0:	78fb      	ldrb	r3, [r7, #3]
 80011d2:	687a      	ldr	r2, [r7, #4]
 80011d4:	4413      	add	r3, r2
 80011d6:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	781b      	ldrb	r3, [r3, #0]
}
 80011dc:	4618      	mov	r0, r3
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	460b      	mov	r3, r1
 80011f2:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 80011f4:	78fb      	ldrb	r3, [r7, #3]
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	4413      	add	r3, r2
 80011fa:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	81fb      	strh	r3, [r7, #14]
    font++;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	3301      	adds	r3, #1
 8001206:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8001208:	89fb      	ldrh	r3, [r7, #14]
 800120a:	021b      	lsls	r3, r3, #8
 800120c:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	461a      	mov	r2, r3
 8001214:	89fb      	ldrh	r3, [r7, #14]
 8001216:	4413      	add	r3, r2
 8001218:	81fb      	strh	r3, [r7, #14]
    return pos;
 800121a:	89fb      	ldrh	r3, [r7, #14]
}
 800121c:	4618      	mov	r0, r3
 800121e:	3714      	adds	r7, #20
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8001232:	2100      	movs	r1, #0
 8001234:	6838      	ldr	r0, [r7, #0]
 8001236:	f7ff ffc5 	bl	80011c4 <u8g2_font_get_byte>
 800123a:	4603      	mov	r3, r0
 800123c:	461a      	mov	r2, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8001242:	2101      	movs	r1, #1
 8001244:	6838      	ldr	r0, [r7, #0]
 8001246:	f7ff ffbd 	bl	80011c4 <u8g2_font_get_byte>
 800124a:	4603      	mov	r3, r0
 800124c:	461a      	mov	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8001252:	2102      	movs	r1, #2
 8001254:	6838      	ldr	r0, [r7, #0]
 8001256:	f7ff ffb5 	bl	80011c4 <u8g2_font_get_byte>
 800125a:	4603      	mov	r3, r0
 800125c:	461a      	mov	r2, r3
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8001262:	2103      	movs	r1, #3
 8001264:	6838      	ldr	r0, [r7, #0]
 8001266:	f7ff ffad 	bl	80011c4 <u8g2_font_get_byte>
 800126a:	4603      	mov	r3, r0
 800126c:	461a      	mov	r2, r3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8001272:	2104      	movs	r1, #4
 8001274:	6838      	ldr	r0, [r7, #0]
 8001276:	f7ff ffa5 	bl	80011c4 <u8g2_font_get_byte>
 800127a:	4603      	mov	r3, r0
 800127c:	461a      	mov	r2, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8001282:	2105      	movs	r1, #5
 8001284:	6838      	ldr	r0, [r7, #0]
 8001286:	f7ff ff9d 	bl	80011c4 <u8g2_font_get_byte>
 800128a:	4603      	mov	r3, r0
 800128c:	461a      	mov	r2, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8001292:	2106      	movs	r1, #6
 8001294:	6838      	ldr	r0, [r7, #0]
 8001296:	f7ff ff95 	bl	80011c4 <u8g2_font_get_byte>
 800129a:	4603      	mov	r3, r0
 800129c:	461a      	mov	r2, r3
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 80012a2:	2107      	movs	r1, #7
 80012a4:	6838      	ldr	r0, [r7, #0]
 80012a6:	f7ff ff8d 	bl	80011c4 <u8g2_font_get_byte>
 80012aa:	4603      	mov	r3, r0
 80012ac:	461a      	mov	r2, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 80012b2:	2108      	movs	r1, #8
 80012b4:	6838      	ldr	r0, [r7, #0]
 80012b6:	f7ff ff85 	bl	80011c4 <u8g2_font_get_byte>
 80012ba:	4603      	mov	r3, r0
 80012bc:	461a      	mov	r2, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 80012c2:	2109      	movs	r1, #9
 80012c4:	6838      	ldr	r0, [r7, #0]
 80012c6:	f7ff ff7d 	bl	80011c4 <u8g2_font_get_byte>
 80012ca:	4603      	mov	r3, r0
 80012cc:	b25a      	sxtb	r2, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 80012d2:	210a      	movs	r1, #10
 80012d4:	6838      	ldr	r0, [r7, #0]
 80012d6:	f7ff ff75 	bl	80011c4 <u8g2_font_get_byte>
 80012da:	4603      	mov	r3, r0
 80012dc:	b25a      	sxtb	r2, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 80012e2:	210b      	movs	r1, #11
 80012e4:	6838      	ldr	r0, [r7, #0]
 80012e6:	f7ff ff6d 	bl	80011c4 <u8g2_font_get_byte>
 80012ea:	4603      	mov	r3, r0
 80012ec:	b25a      	sxtb	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 80012f2:	210c      	movs	r1, #12
 80012f4:	6838      	ldr	r0, [r7, #0]
 80012f6:	f7ff ff65 	bl	80011c4 <u8g2_font_get_byte>
 80012fa:	4603      	mov	r3, r0
 80012fc:	b25a      	sxtb	r2, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8001302:	210d      	movs	r1, #13
 8001304:	6838      	ldr	r0, [r7, #0]
 8001306:	f7ff ff5d 	bl	80011c4 <u8g2_font_get_byte>
 800130a:	4603      	mov	r3, r0
 800130c:	b25a      	sxtb	r2, r3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8001312:	210e      	movs	r1, #14
 8001314:	6838      	ldr	r0, [r7, #0]
 8001316:	f7ff ff55 	bl	80011c4 <u8g2_font_get_byte>
 800131a:	4603      	mov	r3, r0
 800131c:	b25a      	sxtb	r2, r3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8001322:	210f      	movs	r1, #15
 8001324:	6838      	ldr	r0, [r7, #0]
 8001326:	f7ff ff4d 	bl	80011c4 <u8g2_font_get_byte>
 800132a:	4603      	mov	r3, r0
 800132c:	b25a      	sxtb	r2, r3
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8001332:	2110      	movs	r1, #16
 8001334:	6838      	ldr	r0, [r7, #0]
 8001336:	f7ff ff45 	bl	80011c4 <u8g2_font_get_byte>
 800133a:	4603      	mov	r3, r0
 800133c:	b25a      	sxtb	r2, r3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8001342:	2111      	movs	r1, #17
 8001344:	6838      	ldr	r0, [r7, #0]
 8001346:	f7ff ff4f 	bl	80011e8 <u8g2_font_get_word>
 800134a:	4603      	mov	r3, r0
 800134c:	461a      	mov	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8001352:	2113      	movs	r1, #19
 8001354:	6838      	ldr	r0, [r7, #0]
 8001356:	f7ff ff47 	bl	80011e8 <u8g2_font_get_word>
 800135a:	4603      	mov	r3, r0
 800135c:	461a      	mov	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8001362:	2115      	movs	r1, #21
 8001364:	6838      	ldr	r0, [r7, #0]
 8001366:	f7ff ff3f 	bl	80011e8 <u8g2_font_get_word>
 800136a:	4603      	mov	r3, r0
 800136c:	461a      	mov	r2, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	82da      	strh	r2, [r3, #22]
#endif
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 800137a:	b480      	push	{r7}
 800137c:	b085      	sub	sp, #20
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
 8001382:	460b      	mov	r3, r1
 8001384:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	7b1b      	ldrb	r3, [r3, #12]
 800138a:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8001394:	7bfa      	ldrb	r2, [r7, #15]
 8001396:	7b7b      	ldrb	r3, [r7, #13]
 8001398:	fa42 f303 	asr.w	r3, r2, r3
 800139c:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 800139e:	7b7b      	ldrb	r3, [r7, #13]
 80013a0:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 80013a2:	7bba      	ldrb	r2, [r7, #14]
 80013a4:	78fb      	ldrb	r3, [r7, #3]
 80013a6:	4413      	add	r3, r2
 80013a8:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 80013aa:	7bbb      	ldrb	r3, [r7, #14]
 80013ac:	2b07      	cmp	r3, #7
 80013ae:	d91a      	bls.n	80013e6 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 80013b0:	2308      	movs	r3, #8
 80013b2:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 80013b4:	7b3a      	ldrb	r2, [r7, #12]
 80013b6:	7b7b      	ldrb	r3, [r7, #13]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	1c5a      	adds	r2, r3, #1
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	461a      	mov	r2, r3
 80013ce:	7b3b      	ldrb	r3, [r7, #12]
 80013d0:	fa02 f303 	lsl.w	r3, r2, r3
 80013d4:	b25a      	sxtb	r2, r3
 80013d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013da:	4313      	orrs	r3, r2
 80013dc:	b25b      	sxtb	r3, r3
 80013de:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 80013e0:	7bbb      	ldrb	r3, [r7, #14]
 80013e2:	3b08      	subs	r3, #8
 80013e4:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 80013e6:	78fb      	ldrb	r3, [r7, #3]
 80013e8:	f04f 32ff 	mov.w	r2, #4294967295
 80013ec:	fa02 f303 	lsl.w	r3, r2, r3
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	43db      	mvns	r3, r3
 80013f4:	b2da      	uxtb	r2, r3
 80013f6:	7bfb      	ldrb	r3, [r7, #15]
 80013f8:	4013      	ands	r3, r2
 80013fa:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	7bba      	ldrb	r2, [r7, #14]
 8001400:	731a      	strb	r2, [r3, #12]
  return val;
 8001402:	7bfb      	ldrb	r3, [r7, #15]
}
 8001404:	4618      	mov	r0, r3
 8001406:	3714      	adds	r7, #20
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	460b      	mov	r3, r1
 800141a:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 800141c:	78fb      	ldrb	r3, [r7, #3]
 800141e:	4619      	mov	r1, r3
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f7ff ffaa 	bl	800137a <u8g2_font_decode_get_unsigned_bits>
 8001426:	4603      	mov	r3, r0
 8001428:	73fb      	strb	r3, [r7, #15]
  d = 1;
 800142a:	2301      	movs	r3, #1
 800142c:	73bb      	strb	r3, [r7, #14]
  cnt--;
 800142e:	78fb      	ldrb	r3, [r7, #3]
 8001430:	3b01      	subs	r3, #1
 8001432:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8001434:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001438:	78fb      	ldrb	r3, [r7, #3]
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8001440:	7bfa      	ldrb	r2, [r7, #15]
 8001442:	7bbb      	ldrb	r3, [r7, #14]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	b2db      	uxtb	r3, r3
 8001448:	73fb      	strb	r3, [r7, #15]
  return v;
 800144a:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 800144e:	4618      	mov	r0, r3
 8001450:	3710      	adds	r7, #16
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8001456:	b490      	push	{r4, r7}
 8001458:	b082      	sub	sp, #8
 800145a:	af00      	add	r7, sp, #0
 800145c:	4604      	mov	r4, r0
 800145e:	4608      	mov	r0, r1
 8001460:	4611      	mov	r1, r2
 8001462:	461a      	mov	r2, r3
 8001464:	4623      	mov	r3, r4
 8001466:	80fb      	strh	r3, [r7, #6]
 8001468:	4603      	mov	r3, r0
 800146a:	717b      	strb	r3, [r7, #5]
 800146c:	460b      	mov	r3, r1
 800146e:	713b      	strb	r3, [r7, #4]
 8001470:	4613      	mov	r3, r2
 8001472:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8001474:	78fb      	ldrb	r3, [r7, #3]
 8001476:	2b02      	cmp	r3, #2
 8001478:	d014      	beq.n	80014a4 <u8g2_add_vector_y+0x4e>
 800147a:	2b02      	cmp	r3, #2
 800147c:	dc19      	bgt.n	80014b2 <u8g2_add_vector_y+0x5c>
 800147e:	2b00      	cmp	r3, #0
 8001480:	d002      	beq.n	8001488 <u8g2_add_vector_y+0x32>
 8001482:	2b01      	cmp	r3, #1
 8001484:	d007      	beq.n	8001496 <u8g2_add_vector_y+0x40>
 8001486:	e014      	b.n	80014b2 <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 8001488:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800148c:	b29a      	uxth	r2, r3
 800148e:	88fb      	ldrh	r3, [r7, #6]
 8001490:	4413      	add	r3, r2
 8001492:	80fb      	strh	r3, [r7, #6]
      break;
 8001494:	e014      	b.n	80014c0 <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 8001496:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800149a:	b29a      	uxth	r2, r3
 800149c:	88fb      	ldrh	r3, [r7, #6]
 800149e:	4413      	add	r3, r2
 80014a0:	80fb      	strh	r3, [r7, #6]
      break;
 80014a2:	e00d      	b.n	80014c0 <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 80014a4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	88fa      	ldrh	r2, [r7, #6]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	80fb      	strh	r3, [r7, #6]
      break;
 80014b0:	e006      	b.n	80014c0 <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 80014b2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	88fa      	ldrh	r2, [r7, #6]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	80fb      	strh	r3, [r7, #6]
      break;      
 80014be:	bf00      	nop
  }
  return dy;
 80014c0:	88fb      	ldrh	r3, [r7, #6]
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc90      	pop	{r4, r7}
 80014ca:	4770      	bx	lr

080014cc <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 80014cc:	b490      	push	{r4, r7}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4604      	mov	r4, r0
 80014d4:	4608      	mov	r0, r1
 80014d6:	4611      	mov	r1, r2
 80014d8:	461a      	mov	r2, r3
 80014da:	4623      	mov	r3, r4
 80014dc:	80fb      	strh	r3, [r7, #6]
 80014de:	4603      	mov	r3, r0
 80014e0:	717b      	strb	r3, [r7, #5]
 80014e2:	460b      	mov	r3, r1
 80014e4:	713b      	strb	r3, [r7, #4]
 80014e6:	4613      	mov	r3, r2
 80014e8:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 80014ea:	78fb      	ldrb	r3, [r7, #3]
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d014      	beq.n	800151a <u8g2_add_vector_x+0x4e>
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	dc19      	bgt.n	8001528 <u8g2_add_vector_x+0x5c>
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d002      	beq.n	80014fe <u8g2_add_vector_x+0x32>
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d007      	beq.n	800150c <u8g2_add_vector_x+0x40>
 80014fc:	e014      	b.n	8001528 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 80014fe:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001502:	b29a      	uxth	r2, r3
 8001504:	88fb      	ldrh	r3, [r7, #6]
 8001506:	4413      	add	r3, r2
 8001508:	80fb      	strh	r3, [r7, #6]
      break;
 800150a:	e014      	b.n	8001536 <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 800150c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001510:	b29b      	uxth	r3, r3
 8001512:	88fa      	ldrh	r2, [r7, #6]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	80fb      	strh	r3, [r7, #6]
      break;
 8001518:	e00d      	b.n	8001536 <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 800151a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800151e:	b29b      	uxth	r3, r3
 8001520:	88fa      	ldrh	r2, [r7, #6]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	80fb      	strh	r3, [r7, #6]
      break;
 8001526:	e006      	b.n	8001536 <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 8001528:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800152c:	b29a      	uxth	r2, r3
 800152e:	88fb      	ldrh	r3, [r7, #6]
 8001530:	4413      	add	r3, r2
 8001532:	80fb      	strh	r3, [r7, #6]
      break;      
 8001534:	bf00      	nop
  }
  return dx;
 8001536:	88fb      	ldrh	r3, [r7, #6]
}
 8001538:	4618      	mov	r0, r3
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bc90      	pop	{r4, r7}
 8001540:	4770      	bx	lr

08001542 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8001542:	b580      	push	{r7, lr}
 8001544:	b088      	sub	sp, #32
 8001546:	af02      	add	r7, sp, #8
 8001548:	6078      	str	r0, [r7, #4]
 800154a:	460b      	mov	r3, r1
 800154c:	70fb      	strb	r3, [r7, #3]
 800154e:	4613      	mov	r3, r2
 8001550:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	3360      	adds	r3, #96	@ 0x60
 8001556:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8001558:	78fb      	ldrb	r3, [r7, #3]
 800155a:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001562:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	f993 3009 	ldrsb.w	r3, [r3, #9]
 800156a:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001572:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8001574:	7bfa      	ldrb	r2, [r7, #15]
 8001576:	7d7b      	ldrb	r3, [r7, #21]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 800157c:	7bfb      	ldrb	r3, [r7, #15]
 800157e:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8001580:	7dfa      	ldrb	r2, [r7, #23]
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	429a      	cmp	r2, r3
 8001586:	d201      	bcs.n	800158c <u8g2_font_decode_len+0x4a>
      current = cnt;
 8001588:	7dfb      	ldrb	r3, [r7, #23]
 800158a:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	889b      	ldrh	r3, [r3, #4]
 8001590:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	88db      	ldrh	r3, [r3, #6]
 8001596:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8001598:	f997 1015 	ldrsb.w	r1, [r7, #21]
 800159c:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	7c1b      	ldrb	r3, [r3, #16]
 80015a4:	89b8      	ldrh	r0, [r7, #12]
 80015a6:	f7ff ff91 	bl	80014cc <u8g2_add_vector_x>
 80015aa:	4603      	mov	r3, r0
 80015ac:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 80015ae:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80015b2:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	7c1b      	ldrb	r3, [r3, #16]
 80015ba:	8978      	ldrh	r0, [r7, #10]
 80015bc:	f7ff ff4b 	bl	8001456 <u8g2_add_vector_y>
 80015c0:	4603      	mov	r3, r0
 80015c2:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 80015c4:	78bb      	ldrb	r3, [r7, #2]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d010      	beq.n	80015ec <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	7b9a      	ldrb	r2, [r3, #14]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 80015d4:	7dbb      	ldrb	r3, [r7, #22]
 80015d6:	b298      	uxth	r0, r3
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	7c1b      	ldrb	r3, [r3, #16]
 80015dc:	897a      	ldrh	r2, [r7, #10]
 80015de:	89b9      	ldrh	r1, [r7, #12]
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	4603      	mov	r3, r0
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f000 fbfe 	bl	8001de6 <u8g2_DrawHVLine>
 80015ea:	e013      	b.n	8001614 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	7b5b      	ldrb	r3, [r3, #13]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d10f      	bne.n	8001614 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	7bda      	ldrb	r2, [r3, #15]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 80015fe:	7dbb      	ldrb	r3, [r7, #22]
 8001600:	b298      	uxth	r0, r3
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	7c1b      	ldrb	r3, [r3, #16]
 8001606:	897a      	ldrh	r2, [r7, #10]
 8001608:	89b9      	ldrh	r1, [r7, #12]
 800160a:	9300      	str	r3, [sp, #0]
 800160c:	4603      	mov	r3, r0
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f000 fbe9 	bl	8001de6 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8001614:	7dfa      	ldrb	r2, [r7, #23]
 8001616:	7bfb      	ldrb	r3, [r7, #15]
 8001618:	429a      	cmp	r2, r3
 800161a:	d309      	bcc.n	8001630 <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 800161c:	7dfa      	ldrb	r2, [r7, #23]
 800161e:	7bfb      	ldrb	r3, [r7, #15]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	757b      	strb	r3, [r7, #21]
    ly++;
 8001628:	7d3b      	ldrb	r3, [r7, #20]
 800162a:	3301      	adds	r3, #1
 800162c:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 800162e:	e79d      	b.n	800156c <u8g2_font_decode_len+0x2a>
      break;
 8001630:	bf00      	nop
  }
  lx += cnt;
 8001632:	7d7a      	ldrb	r2, [r7, #21]
 8001634:	7dfb      	ldrb	r3, [r7, #23]
 8001636:	4413      	add	r3, r2
 8001638:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 800163a:	f997 2015 	ldrsb.w	r2, [r7, #21]
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 8001642:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	725a      	strb	r2, [r3, #9]
}
 800164a:	bf00      	nop
 800164c:	3718      	adds	r7, #24
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}

08001652 <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	b084      	sub	sp, #16
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
 800165a:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3360      	adds	r3, #96	@ 0x60
 8001660:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	683a      	ldr	r2, [r7, #0]
 8001666:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	2200      	movs	r2, #0
 800166c:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8001674:	4619      	mov	r1, r3
 8001676:	68f8      	ldr	r0, [r7, #12]
 8001678:	f7ff fe7f 	bl	800137a <u8g2_font_decode_get_unsigned_bits>
 800167c:	4603      	mov	r3, r0
 800167e:	b25a      	sxtb	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 800168a:	4619      	mov	r1, r3
 800168c:	68f8      	ldr	r0, [r7, #12]
 800168e:	f7ff fe74 	bl	800137a <u8g2_font_decode_get_unsigned_bits>
 8001692:	4603      	mov	r3, r0
 8001694:	b25a      	sxtb	r2, r3
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	f893 2092 	ldrb.w	r2, [r3, #146]	@ 0x92
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	7b9b      	ldrb	r3, [r3, #14]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	bf0c      	ite	eq
 80016ac:	2301      	moveq	r3, #1
 80016ae:	2300      	movne	r3, #0
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	461a      	mov	r2, r3
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	73da      	strb	r2, [r3, #15]
}
 80016b8:	bf00      	nop
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b08a      	sub	sp, #40	@ 0x28
 80016c4:	af02      	add	r7, sp, #8
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	3360      	adds	r3, #96	@ 0x60
 80016ce:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 80016d0:	6839      	ldr	r1, [r7, #0]
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f7ff ffbd 	bl	8001652 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 80016de:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 80016e6:	4619      	mov	r1, r3
 80016e8:	6978      	ldr	r0, [r7, #20]
 80016ea:	f7ff fe91 	bl	8001410 <u8g2_font_decode_get_signed_bits>
 80016ee:	4603      	mov	r3, r0
 80016f0:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 80016f8:	4619      	mov	r1, r3
 80016fa:	6978      	ldr	r0, [r7, #20]
 80016fc:	f7ff fe88 	bl	8001410 <u8g2_font_decode_get_signed_bits>
 8001700:	4603      	mov	r3, r0
 8001702:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800170a:	4619      	mov	r1, r3
 800170c:	6978      	ldr	r0, [r7, #20]
 800170e:	f7ff fe7f 	bl	8001410 <u8g2_font_decode_get_signed_bits>
 8001712:	4603      	mov	r3, r0
 8001714:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800171c:	2b00      	cmp	r3, #0
 800171e:	f340 80d7 	ble.w	80018d0 <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	8898      	ldrh	r0, [r3, #4]
 8001726:	7cfa      	ldrb	r2, [r7, #19]
 8001728:	7c7b      	ldrb	r3, [r7, #17]
 800172a:	4413      	add	r3, r2
 800172c:	b2db      	uxtb	r3, r3
 800172e:	425b      	negs	r3, r3
 8001730:	b2db      	uxtb	r3, r3
 8001732:	b25a      	sxtb	r2, r3
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	7c1b      	ldrb	r3, [r3, #16]
 8001738:	f997 1012 	ldrsb.w	r1, [r7, #18]
 800173c:	f7ff fec6 	bl	80014cc <u8g2_add_vector_x>
 8001740:	4603      	mov	r3, r0
 8001742:	461a      	mov	r2, r3
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	88d8      	ldrh	r0, [r3, #6]
 800174c:	7cfa      	ldrb	r2, [r7, #19]
 800174e:	7c7b      	ldrb	r3, [r7, #17]
 8001750:	4413      	add	r3, r2
 8001752:	b2db      	uxtb	r3, r3
 8001754:	425b      	negs	r3, r3
 8001756:	b2db      	uxtb	r3, r3
 8001758:	b25a      	sxtb	r2, r3
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	7c1b      	ldrb	r3, [r3, #16]
 800175e:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001762:	f7ff fe78 	bl	8001456 <u8g2_add_vector_y>
 8001766:	4603      	mov	r3, r0
 8001768:	461a      	mov	r2, r3
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	889b      	ldrh	r3, [r3, #4]
 8001772:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	88db      	ldrh	r3, [r3, #6]
 8001778:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 800177a:	8bfb      	ldrh	r3, [r7, #30]
 800177c:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 800177e:	8b7b      	ldrh	r3, [r7, #26]
 8001780:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	7c1b      	ldrb	r3, [r3, #16]
 8001786:	2b03      	cmp	r3, #3
 8001788:	d85a      	bhi.n	8001840 <u8g2_font_decode_glyph+0x180>
 800178a:	a201      	add	r2, pc, #4	@ (adr r2, 8001790 <u8g2_font_decode_glyph+0xd0>)
 800178c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001790:	080017a1 	.word	0x080017a1
 8001794:	080017bd 	.word	0x080017bd
 8001798:	080017e5 	.word	0x080017e5
 800179c:	08001819 	.word	0x08001819
      {
	case 0:
	    x1 += decode->glyph_width;
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	8bbb      	ldrh	r3, [r7, #28]
 80017aa:	4413      	add	r3, r2
 80017ac:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 80017ae:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80017b2:	b29a      	uxth	r2, r3
 80017b4:	8b3b      	ldrh	r3, [r7, #24]
 80017b6:	4413      	add	r3, r2
 80017b8:	833b      	strh	r3, [r7, #24]
	    break;
 80017ba:	e041      	b.n	8001840 <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 80017bc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	8bfa      	ldrh	r2, [r7, #30]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80017c8:	8bfb      	ldrh	r3, [r7, #30]
 80017ca:	3301      	adds	r3, #1
 80017cc:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80017ce:	8bbb      	ldrh	r3, [r7, #28]
 80017d0:	3301      	adds	r3, #1
 80017d2:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80017da:	b29a      	uxth	r2, r3
 80017dc:	8b3b      	ldrh	r3, [r7, #24]
 80017de:	4413      	add	r3, r2
 80017e0:	833b      	strh	r3, [r7, #24]
	    break;
 80017e2:	e02d      	b.n	8001840 <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	8bfa      	ldrh	r2, [r7, #30]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80017f2:	8bfb      	ldrh	r3, [r7, #30]
 80017f4:	3301      	adds	r3, #1
 80017f6:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80017f8:	8bbb      	ldrh	r3, [r7, #28]
 80017fa:	3301      	adds	r3, #1
 80017fc:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 80017fe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001802:	b29b      	uxth	r3, r3
 8001804:	8b7a      	ldrh	r2, [r7, #26]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800180a:	8b7b      	ldrh	r3, [r7, #26]
 800180c:	3301      	adds	r3, #1
 800180e:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001810:	8b3b      	ldrh	r3, [r7, #24]
 8001812:	3301      	adds	r3, #1
 8001814:	833b      	strh	r3, [r7, #24]
	    break;	  
 8001816:	e013      	b.n	8001840 <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 8001818:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800181c:	b29a      	uxth	r2, r3
 800181e:	8bbb      	ldrh	r3, [r7, #28]
 8001820:	4413      	add	r3, r2
 8001822:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800182a:	b29b      	uxth	r3, r3
 800182c:	8b7a      	ldrh	r2, [r7, #26]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001832:	8b7b      	ldrh	r3, [r7, #26]
 8001834:	3301      	adds	r3, #1
 8001836:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001838:	8b3b      	ldrh	r3, [r7, #24]
 800183a:	3301      	adds	r3, #1
 800183c:	833b      	strh	r3, [r7, #24]
	    break;	  
 800183e:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8001840:	8bb8      	ldrh	r0, [r7, #28]
 8001842:	8b7a      	ldrh	r2, [r7, #26]
 8001844:	8bf9      	ldrh	r1, [r7, #30]
 8001846:	8b3b      	ldrh	r3, [r7, #24]
 8001848:	9300      	str	r3, [sp, #0]
 800184a:	4603      	mov	r3, r0
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f000 fb88 	bl	8001f62 <u8g2_IsIntersection>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d102      	bne.n	800185e <u8g2_font_decode_glyph+0x19e>
	return d;
 8001858:	f997 3010 	ldrsb.w	r3, [r7, #16]
 800185c:	e03a      	b.n	80018d4 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	2200      	movs	r2, #0
 8001862:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	2200      	movs	r2, #0
 8001868:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8001870:	4619      	mov	r1, r3
 8001872:	6978      	ldr	r0, [r7, #20]
 8001874:	f7ff fd81 	bl	800137a <u8g2_font_decode_get_unsigned_bits>
 8001878:	4603      	mov	r3, r0
 800187a:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8001882:	4619      	mov	r1, r3
 8001884:	6978      	ldr	r0, [r7, #20]
 8001886:	f7ff fd78 	bl	800137a <u8g2_font_decode_get_unsigned_bits>
 800188a:	4603      	mov	r3, r0
 800188c:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 800188e:	7bfb      	ldrb	r3, [r7, #15]
 8001890:	2200      	movs	r2, #0
 8001892:	4619      	mov	r1, r3
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f7ff fe54 	bl	8001542 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 800189a:	7bbb      	ldrb	r3, [r7, #14]
 800189c:	2201      	movs	r2, #1
 800189e:	4619      	mov	r1, r3
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f7ff fe4e 	bl	8001542 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 80018a6:	2101      	movs	r1, #1
 80018a8:	6978      	ldr	r0, [r7, #20]
 80018aa:	f7ff fd66 	bl	800137a <u8g2_font_decode_get_unsigned_bits>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d1ec      	bne.n	800188e <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80018ba:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80018be:	429a      	cmp	r2, r3
 80018c0:	dd00      	ble.n	80018c4 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80018c2:	e7d2      	b.n	800186a <u8g2_font_decode_glyph+0x1aa>
	break;
 80018c4:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	7b9a      	ldrb	r2, [r3, #14]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  }
  return d;
 80018d0:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3720      	adds	r7, #32
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}

080018dc <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	460b      	mov	r3, r1
 80018e6:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ec:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	3317      	adds	r3, #23
 80018f2:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 80018f4:	887b      	ldrh	r3, [r7, #2]
 80018f6:	2bff      	cmp	r3, #255	@ 0xff
 80018f8:	d82a      	bhi.n	8001950 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 80018fa:	887b      	ldrh	r3, [r7, #2]
 80018fc:	2b60      	cmp	r3, #96	@ 0x60
 80018fe:	d907      	bls.n	8001910 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8001906:	461a      	mov	r2, r3
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	4413      	add	r3, r2
 800190c:	617b      	str	r3, [r7, #20]
 800190e:	e009      	b.n	8001924 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8001910:	887b      	ldrh	r3, [r7, #2]
 8001912:	2b40      	cmp	r3, #64	@ 0x40
 8001914:	d906      	bls.n	8001924 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800191c:	461a      	mov	r2, r3
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	4413      	add	r3, r2
 8001922:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	3301      	adds	r3, #1
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d04e      	beq.n	80019cc <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	461a      	mov	r2, r3
 8001934:	887b      	ldrh	r3, [r7, #2]
 8001936:	4293      	cmp	r3, r2
 8001938:	d102      	bne.n	8001940 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	3302      	adds	r3, #2
 800193e:	e049      	b.n	80019d4 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	3301      	adds	r3, #1
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	461a      	mov	r2, r3
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	4413      	add	r3, r2
 800194c:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 800194e:	e7e9      	b.n	8001924 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8001956:	461a      	mov	r2, r3
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	4413      	add	r3, r2
 800195c:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8001962:	2100      	movs	r1, #0
 8001964:	6938      	ldr	r0, [r7, #16]
 8001966:	f7ff fc3f 	bl	80011e8 <u8g2_font_get_word>
 800196a:	4603      	mov	r3, r0
 800196c:	461a      	mov	r2, r3
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	4413      	add	r3, r2
 8001972:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8001974:	2102      	movs	r1, #2
 8001976:	6938      	ldr	r0, [r7, #16]
 8001978:	f7ff fc36 	bl	80011e8 <u8g2_font_get_word>
 800197c:	4603      	mov	r3, r0
 800197e:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	3304      	adds	r3, #4
 8001984:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8001986:	89fa      	ldrh	r2, [r7, #14]
 8001988:	887b      	ldrh	r3, [r7, #2]
 800198a:	429a      	cmp	r2, r3
 800198c:	d3e9      	bcc.n	8001962 <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8001994:	89fb      	ldrh	r3, [r7, #14]
 8001996:	021b      	lsls	r3, r3, #8
 8001998:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	3301      	adds	r3, #1
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	461a      	mov	r2, r3
 80019a2:	89fb      	ldrh	r3, [r7, #14]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 80019a8:	89fb      	ldrh	r3, [r7, #14]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d010      	beq.n	80019d0 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 80019ae:	89fa      	ldrh	r2, [r7, #14]
 80019b0:	887b      	ldrh	r3, [r7, #2]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d102      	bne.n	80019bc <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	3303      	adds	r3, #3
 80019ba:	e00b      	b.n	80019d4 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	3302      	adds	r3, #2
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	461a      	mov	r2, r3
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	4413      	add	r3, r2
 80019c8:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 80019ca:	e7e0      	b.n	800198e <u8g2_font_get_glyph_data+0xb2>
	break;
 80019cc:	bf00      	nop
 80019ce:	e000      	b.n	80019d2 <u8g2_font_get_glyph_data+0xf6>
	break;
 80019d0:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 80019d2:	2300      	movs	r3, #0
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3718      	adds	r7, #24
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	4608      	mov	r0, r1
 80019e6:	4611      	mov	r1, r2
 80019e8:	461a      	mov	r2, r3
 80019ea:	4603      	mov	r3, r0
 80019ec:	817b      	strh	r3, [r7, #10]
 80019ee:	460b      	mov	r3, r1
 80019f0:	813b      	strh	r3, [r7, #8]
 80019f2:	4613      	mov	r3, r2
 80019f4:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 80019f6:	2300      	movs	r3, #0
 80019f8:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	897a      	ldrh	r2, [r7, #10]
 80019fe:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  u8g2->font_decode.target_y = y;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	893a      	ldrh	r2, [r7, #8]
 8001a06:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8001a0a:	88fb      	ldrh	r3, [r7, #6]
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	68f8      	ldr	r0, [r7, #12]
 8001a10:	f7ff ff64 	bl	80018dc <u8g2_font_get_glyph_data>
 8001a14:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d005      	beq.n	8001a28 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8001a1c:	6939      	ldr	r1, [r7, #16]
 8001a1e:	68f8      	ldr	r0, [r7, #12]
 8001a20:	f7ff fe4e 	bl	80016c0 <u8g2_font_decode_glyph>
 8001a24:	4603      	mov	r3, r0
 8001a26:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 8001a28:	8afb      	ldrh	r3, [r7, #22]
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3718      	adds	r7, #24
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
	...

08001a34 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	4608      	mov	r0, r1
 8001a3e:	4611      	mov	r1, r2
 8001a40:	461a      	mov	r2, r3
 8001a42:	4603      	mov	r3, r0
 8001a44:	817b      	strh	r3, [r7, #10]
 8001a46:	460b      	mov	r3, r1
 8001a48:	813b      	strh	r3, [r7, #8]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8001a54:	2b03      	cmp	r3, #3
 8001a56:	d833      	bhi.n	8001ac0 <u8g2_DrawGlyph+0x8c>
 8001a58:	a201      	add	r2, pc, #4	@ (adr r2, 8001a60 <u8g2_DrawGlyph+0x2c>)
 8001a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a5e:	bf00      	nop
 8001a60:	08001a71 	.word	0x08001a71
 8001a64:	08001a85 	.word	0x08001a85
 8001a68:	08001a99 	.word	0x08001a99
 8001a6c:	08001aad 	.word	0x08001aad
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a74:	68f8      	ldr	r0, [r7, #12]
 8001a76:	4798      	blx	r3
 8001a78:	4603      	mov	r3, r0
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	893b      	ldrh	r3, [r7, #8]
 8001a7e:	4413      	add	r3, r2
 8001a80:	813b      	strh	r3, [r7, #8]
      break;
 8001a82:	e01d      	b.n	8001ac0 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a88:	68f8      	ldr	r0, [r7, #12]
 8001a8a:	4798      	blx	r3
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	461a      	mov	r2, r3
 8001a90:	897b      	ldrh	r3, [r7, #10]
 8001a92:	1a9b      	subs	r3, r3, r2
 8001a94:	817b      	strh	r3, [r7, #10]
      break;
 8001a96:	e013      	b.n	8001ac0 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a9c:	68f8      	ldr	r0, [r7, #12]
 8001a9e:	4798      	blx	r3
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	893b      	ldrh	r3, [r7, #8]
 8001aa6:	1a9b      	subs	r3, r3, r2
 8001aa8:	813b      	strh	r3, [r7, #8]
      break;
 8001aaa:	e009      	b.n	8001ac0 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ab0:	68f8      	ldr	r0, [r7, #12]
 8001ab2:	4798      	blx	r3
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	897b      	ldrh	r3, [r7, #10]
 8001aba:	4413      	add	r3, r2
 8001abc:	817b      	strh	r3, [r7, #10]
      break;
 8001abe:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8001ac0:	88fb      	ldrh	r3, [r7, #6]
 8001ac2:	893a      	ldrh	r2, [r7, #8]
 8001ac4:	8979      	ldrh	r1, [r7, #10]
 8001ac6:	68f8      	ldr	r0, [r7, #12]
 8001ac8:	f7ff ff88 	bl	80019dc <u8g2_font_draw_glyph>
 8001acc:	4603      	mov	r3, r0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop

08001ad8 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	607b      	str	r3, [r7, #4]
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	817b      	strh	r3, [r7, #10]
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8001aea:	68f8      	ldr	r0, [r7, #12]
 8001aec:	f000 fca7 	bl	800243e <u8x8_utf8_init>
  sum = 0;
 8001af0:	2300      	movs	r3, #0
 8001af2:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	7812      	ldrb	r2, [r2, #0]
 8001afc:	4611      	mov	r1, r2
 8001afe:	68f8      	ldr	r0, [r7, #12]
 8001b00:	4798      	blx	r3
 8001b02:	4603      	mov	r3, r0
 8001b04:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8001b06:	8abb      	ldrh	r3, [r7, #20]
 8001b08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d038      	beq.n	8001b82 <u8g2_draw_string+0xaa>
      break;
    str++;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3301      	adds	r3, #1
 8001b14:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8001b16:	8abb      	ldrh	r3, [r7, #20]
 8001b18:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d0e9      	beq.n	8001af4 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8001b20:	8abb      	ldrh	r3, [r7, #20]
 8001b22:	893a      	ldrh	r2, [r7, #8]
 8001b24:	8979      	ldrh	r1, [r7, #10]
 8001b26:	68f8      	ldr	r0, [r7, #12]
 8001b28:	f7ff ff84 	bl	8001a34 <u8g2_DrawGlyph>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8001b36:	2b03      	cmp	r3, #3
 8001b38:	d81e      	bhi.n	8001b78 <u8g2_draw_string+0xa0>
 8001b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8001b40 <u8g2_draw_string+0x68>)
 8001b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b40:	08001b51 	.word	0x08001b51
 8001b44:	08001b5b 	.word	0x08001b5b
 8001b48:	08001b65 	.word	0x08001b65
 8001b4c:	08001b6f 	.word	0x08001b6f
      {
	case 0:
	  x += delta;
 8001b50:	897a      	ldrh	r2, [r7, #10]
 8001b52:	8a7b      	ldrh	r3, [r7, #18]
 8001b54:	4413      	add	r3, r2
 8001b56:	817b      	strh	r3, [r7, #10]
	  break;
 8001b58:	e00e      	b.n	8001b78 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8001b5a:	893a      	ldrh	r2, [r7, #8]
 8001b5c:	8a7b      	ldrh	r3, [r7, #18]
 8001b5e:	4413      	add	r3, r2
 8001b60:	813b      	strh	r3, [r7, #8]
	  break;
 8001b62:	e009      	b.n	8001b78 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8001b64:	897a      	ldrh	r2, [r7, #10]
 8001b66:	8a7b      	ldrh	r3, [r7, #18]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	817b      	strh	r3, [r7, #10]
	  break;
 8001b6c:	e004      	b.n	8001b78 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8001b6e:	893a      	ldrh	r2, [r7, #8]
 8001b70:	8a7b      	ldrh	r3, [r7, #18]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	813b      	strh	r3, [r7, #8]
	  break;
 8001b76:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 8001b78:	8afa      	ldrh	r2, [r7, #22]
 8001b7a:	8a7b      	ldrh	r3, [r7, #18]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001b80:	e7b8      	b.n	8001af4 <u8g2_draw_string+0x1c>
      break;
 8001b82:	bf00      	nop
    }
  }
  return sum;
 8001b84:	8afb      	ldrh	r3, [r7, #22]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3718      	adds	r7, #24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop

08001b90 <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	607b      	str	r3, [r7, #4]
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	817b      	strh	r3, [r7, #10]
 8001b9e:	4613      	mov	r3, r2
 8001ba0:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	4a06      	ldr	r2, [pc, #24]	@ (8001bc0 <u8g2_DrawStr+0x30>)
 8001ba6:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8001ba8:	893a      	ldrh	r2, [r7, #8]
 8001baa:	8979      	ldrh	r1, [r7, #10]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	68f8      	ldr	r0, [r7, #12]
 8001bb0:	f7ff ff92 	bl	8001ad8 <u8g2_draw_string>
 8001bb4:	4603      	mov	r3, r0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	0800245b 	.word	0x0800245b

08001bc4 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d05d      	beq.n	8001c90 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f993 2081 	ldrsb.w	r2, [r3, #129]	@ 0x81
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d04d      	beq.n	8001c92 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d11c      	bne.n	8001c3a <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	f993 208e 	ldrsb.w	r2, [r3, #142]	@ 0x8e
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	f993 3083 	ldrsb.w	r3, [r3, #131]	@ 0x83
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	da05      	bge.n	8001c1c <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	dd32      	ble.n	8001c92 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8001c38:	e02b      	b.n	8001c92 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f993 308e 	ldrsb.w	r3, [r3, #142]	@ 0x8e
 8001c40:	461a      	mov	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8001c48:	4619      	mov	r1, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8001c50:	440b      	add	r3, r1
 8001c52:	429a      	cmp	r2, r3
 8001c54:	da0d      	bge.n	8001c72 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8001c5c:	b2da      	uxtb	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	4413      	add	r3, r2
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	b25a      	sxtb	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	dd07      	ble.n	8001c92 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f993 2080 	ldrsb.w	r2, [r3, #128]	@ 0x80
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8001c8e:	e000      	b.n	8001c92 <u8g2_UpdateRefHeight+0xce>
    return;
 8001c90:	bf00      	nop
  }  
}
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  return 0;
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
	...

08001cb4 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a04      	ldr	r2, [pc, #16]	@ (8001cd0 <u8g2_SetFontPosBaseline+0x1c>)
 8001cc0:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001cc2:	bf00      	nop
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	08001c9d 	.word	0x08001c9d

08001cd4 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce2:	683a      	ldr	r2, [r7, #0]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d00b      	beq.n	8001d00 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	3374      	adds	r3, #116	@ 0x74
 8001cf2:	6839      	ldr	r1, [r7, #0]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff fa97 	bl	8001228 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f7ff ff62 	bl	8001bc4 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8001d00:	bf00      	nop
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b087      	sub	sp, #28
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	4611      	mov	r1, r2
 8001d14:	461a      	mov	r2, r3
 8001d16:	460b      	mov	r3, r1
 8001d18:	80fb      	strh	r3, [r7, #6]
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	80bb      	strh	r3, [r7, #4]
  u8g2_uint_t a = *ap;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	881b      	ldrh	r3, [r3, #0]
 8001d22:	82fb      	strh	r3, [r7, #22]
  u8g2_uint_t b;
  b  = a;
 8001d24:	8afb      	ldrh	r3, [r7, #22]
 8001d26:	82bb      	strh	r3, [r7, #20]
  b += *len;
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	881a      	ldrh	r2, [r3, #0]
 8001d2c:	8abb      	ldrh	r3, [r7, #20]
 8001d2e:	4413      	add	r3, r2
 8001d30:	82bb      	strh	r3, [r7, #20]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8001d32:	8afa      	ldrh	r2, [r7, #22]
 8001d34:	8abb      	ldrh	r3, [r7, #20]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d90b      	bls.n	8001d52 <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 8001d3a:	8afa      	ldrh	r2, [r7, #22]
 8001d3c:	88bb      	ldrh	r3, [r7, #4]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d205      	bcs.n	8001d4e <u8g2_clip_intersection2+0x46>
    {
      b = d;
 8001d42:	88bb      	ldrh	r3, [r7, #4]
 8001d44:	82bb      	strh	r3, [r7, #20]
      b--;
 8001d46:	8abb      	ldrh	r3, [r7, #20]
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	82bb      	strh	r3, [r7, #20]
 8001d4c:	e001      	b.n	8001d52 <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 8001d4e:	88fb      	ldrh	r3, [r7, #6]
 8001d50:	82fb      	strh	r3, [r7, #22]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8001d52:	8afa      	ldrh	r2, [r7, #22]
 8001d54:	88bb      	ldrh	r3, [r7, #4]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d301      	bcc.n	8001d5e <u8g2_clip_intersection2+0x56>
    return 0;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	e01c      	b.n	8001d98 <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 8001d5e:	8aba      	ldrh	r2, [r7, #20]
 8001d60:	88fb      	ldrh	r3, [r7, #6]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d801      	bhi.n	8001d6a <u8g2_clip_intersection2+0x62>
    return 0;
 8001d66:	2300      	movs	r3, #0
 8001d68:	e016      	b.n	8001d98 <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 8001d6a:	8afa      	ldrh	r2, [r7, #22]
 8001d6c:	88fb      	ldrh	r3, [r7, #6]
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d201      	bcs.n	8001d76 <u8g2_clip_intersection2+0x6e>
    a = c;
 8001d72:	88fb      	ldrh	r3, [r7, #6]
 8001d74:	82fb      	strh	r3, [r7, #22]
  if ( b > d )
 8001d76:	8aba      	ldrh	r2, [r7, #20]
 8001d78:	88bb      	ldrh	r3, [r7, #4]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d901      	bls.n	8001d82 <u8g2_clip_intersection2+0x7a>
    b = d;
 8001d7e:	88bb      	ldrh	r3, [r7, #4]
 8001d80:	82bb      	strh	r3, [r7, #20]
  
  *ap = a;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	8afa      	ldrh	r2, [r7, #22]
 8001d86:	801a      	strh	r2, [r3, #0]
  b -= a;
 8001d88:	8aba      	ldrh	r2, [r7, #20]
 8001d8a:	8afb      	ldrh	r3, [r7, #22]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	82bb      	strh	r3, [r7, #20]
  *len = b;
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	8aba      	ldrh	r2, [r7, #20]
 8001d94:	801a      	strh	r2, [r3, #0]
  return 1;
 8001d96:	2301      	movs	r3, #1
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	371c      	adds	r7, #28
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8001da4:	b590      	push	{r4, r7, lr}
 8001da6:	b087      	sub	sp, #28
 8001da8:	af02      	add	r7, sp, #8
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	4608      	mov	r0, r1
 8001dae:	4611      	mov	r1, r2
 8001db0:	461a      	mov	r2, r3
 8001db2:	4603      	mov	r3, r0
 8001db4:	817b      	strh	r3, [r7, #10]
 8001db6:	460b      	mov	r3, r1
 8001db8:	813b      	strh	r3, [r7, #8]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	80fb      	strh	r3, [r7, #6]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001dc2:	893a      	ldrh	r2, [r7, #8]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	813b      	strh	r3, [r7, #8]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8001dcc:	88f8      	ldrh	r0, [r7, #6]
 8001dce:	893a      	ldrh	r2, [r7, #8]
 8001dd0:	8979      	ldrh	r1, [r7, #10]
 8001dd2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	4603      	mov	r3, r0
 8001dda:	68f8      	ldr	r0, [r7, #12]
 8001ddc:	47a0      	blx	r4
}
 8001dde:	bf00      	nop
 8001de0:	3714      	adds	r7, #20
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd90      	pop	{r4, r7, pc}

08001de6 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8001de6:	b590      	push	{r4, r7, lr}
 8001de8:	b087      	sub	sp, #28
 8001dea:	af02      	add	r7, sp, #8
 8001dec:	60f8      	str	r0, [r7, #12]
 8001dee:	4608      	mov	r0, r1
 8001df0:	4611      	mov	r1, r2
 8001df2:	461a      	mov	r2, r3
 8001df4:	4603      	mov	r3, r0
 8001df6:	817b      	strh	r3, [r7, #10]
 8001df8:	460b      	mov	r3, r1
 8001dfa:	813b      	strh	r3, [r7, #8]
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	80fb      	strh	r3, [r7, #6]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d075      	beq.n	8001ef6 <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 8001e0a:	88fb      	ldrh	r3, [r7, #6]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d072      	beq.n	8001ef6 <u8g2_DrawHVLine+0x110>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8001e10:	88fb      	ldrh	r3, [r7, #6]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d91a      	bls.n	8001e4c <u8g2_DrawHVLine+0x66>
      {
	if ( dir == 2 )
 8001e16:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d109      	bne.n	8001e32 <u8g2_DrawHVLine+0x4c>
	{
	  x -= len;
 8001e1e:	897a      	ldrh	r2, [r7, #10]
 8001e20:	88fb      	ldrh	r3, [r7, #6]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	817b      	strh	r3, [r7, #10]
	  x++;
 8001e28:	897b      	ldrh	r3, [r7, #10]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	817b      	strh	r3, [r7, #10]
 8001e30:	e00c      	b.n	8001e4c <u8g2_DrawHVLine+0x66>
	}
	else if ( dir == 3 )
 8001e32:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e36:	2b03      	cmp	r3, #3
 8001e38:	d108      	bne.n	8001e4c <u8g2_DrawHVLine+0x66>
	{
	  y -= len;
 8001e3a:	893a      	ldrh	r2, [r7, #8]
 8001e3c:	88fb      	ldrh	r3, [r7, #6]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	813b      	strh	r3, [r7, #8]
	  y++;
 8001e44:	893b      	ldrh	r3, [r7, #8]
 8001e46:	3301      	adds	r3, #1
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	813b      	strh	r3, [r7, #8]
	}
      }
      dir &= 1;  
 8001e4c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e50:	f003 0301 	and.w	r3, r3, #1
 8001e54:	f887 3020 	strb.w	r3, [r7, #32]
      
      /* clip against the user window */
      if ( dir == 0 )
 8001e58:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d11a      	bne.n	8001e96 <u8g2_DrawHVLine+0xb0>
      {
	if ( y < u8g2->user_y0 )
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8001e66:	893b      	ldrh	r3, [r7, #8]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d83b      	bhi.n	8001ee4 <u8g2_DrawHVLine+0xfe>
	  return;
	if ( y >= u8g2->user_y1 )
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8001e72:	893b      	ldrh	r3, [r7, #8]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d937      	bls.n	8001ee8 <u8g2_DrawHVLine+0x102>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8001e84:	1db9      	adds	r1, r7, #6
 8001e86:	f107 000a 	add.w	r0, r7, #10
 8001e8a:	f7ff ff3d 	bl	8001d08 <u8g2_clip_intersection2>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d11a      	bne.n	8001eca <u8g2_DrawHVLine+0xe4>
	  return;
 8001e94:	e02f      	b.n	8001ef6 <u8g2_DrawHVLine+0x110>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8001e9c:	897b      	ldrh	r3, [r7, #10]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d824      	bhi.n	8001eec <u8g2_DrawHVLine+0x106>
	  return;
	if ( x >= u8g2->user_x1 )
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8001ea8:	897b      	ldrh	r3, [r7, #10]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d920      	bls.n	8001ef0 <u8g2_DrawHVLine+0x10a>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8001eba:	1db9      	adds	r1, r7, #6
 8001ebc:	f107 0008 	add.w	r0, r7, #8
 8001ec0:	f7ff ff22 	bl	8001d08 <u8g2_clip_intersection2>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d014      	beq.n	8001ef4 <u8g2_DrawHVLine+0x10e>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ece:	689c      	ldr	r4, [r3, #8]
 8001ed0:	8979      	ldrh	r1, [r7, #10]
 8001ed2:	893a      	ldrh	r2, [r7, #8]
 8001ed4:	88f8      	ldrh	r0, [r7, #6]
 8001ed6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001eda:	9300      	str	r3, [sp, #0]
 8001edc:	4603      	mov	r3, r0
 8001ede:	68f8      	ldr	r0, [r7, #12]
 8001ee0:	47a0      	blx	r4
 8001ee2:	e008      	b.n	8001ef6 <u8g2_DrawHVLine+0x110>
	  return;
 8001ee4:	bf00      	nop
 8001ee6:	e006      	b.n	8001ef6 <u8g2_DrawHVLine+0x110>
	  return;
 8001ee8:	bf00      	nop
 8001eea:	e004      	b.n	8001ef6 <u8g2_DrawHVLine+0x110>
	  return;
 8001eec:	bf00      	nop
 8001eee:	e002      	b.n	8001ef6 <u8g2_DrawHVLine+0x110>
	  return;
 8001ef0:	bf00      	nop
 8001ef2:	e000      	b.n	8001ef6 <u8g2_DrawHVLine+0x110>
	  return;
 8001ef4:	bf00      	nop
    }
}
 8001ef6:	3714      	adds	r7, #20
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd90      	pop	{r4, r7, pc}

08001efc <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8001efc:	b490      	push	{r4, r7}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	4604      	mov	r4, r0
 8001f04:	4608      	mov	r0, r1
 8001f06:	4611      	mov	r1, r2
 8001f08:	461a      	mov	r2, r3
 8001f0a:	4623      	mov	r3, r4
 8001f0c:	80fb      	strh	r3, [r7, #6]
 8001f0e:	4603      	mov	r3, r0
 8001f10:	80bb      	strh	r3, [r7, #4]
 8001f12:	460b      	mov	r3, r1
 8001f14:	807b      	strh	r3, [r7, #2]
 8001f16:	4613      	mov	r3, r2
 8001f18:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 8001f1a:	887a      	ldrh	r2, [r7, #2]
 8001f1c:	88bb      	ldrh	r3, [r7, #4]
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d20d      	bcs.n	8001f3e <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8001f22:	883a      	ldrh	r2, [r7, #0]
 8001f24:	88fb      	ldrh	r3, [r7, #6]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d901      	bls.n	8001f2e <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e014      	b.n	8001f58 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8001f2e:	887a      	ldrh	r2, [r7, #2]
 8001f30:	883b      	ldrh	r3, [r7, #0]
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d901      	bls.n	8001f3a <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e00e      	b.n	8001f58 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	e00c      	b.n	8001f58 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8001f3e:	883a      	ldrh	r2, [r7, #0]
 8001f40:	88fb      	ldrh	r3, [r7, #6]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d907      	bls.n	8001f56 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8001f46:	887a      	ldrh	r2, [r7, #2]
 8001f48:	883b      	ldrh	r3, [r7, #0]
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d901      	bls.n	8001f52 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e002      	b.n	8001f58 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8001f52:	2300      	movs	r3, #0
 8001f54:	e000      	b.n	8001f58 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8001f56:	2300      	movs	r3, #0
    }
  }
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3708      	adds	r7, #8
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bc90      	pop	{r4, r7}
 8001f60:	4770      	bx	lr

08001f62 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	b084      	sub	sp, #16
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	60f8      	str	r0, [r7, #12]
 8001f6a:	4608      	mov	r0, r1
 8001f6c:	4611      	mov	r1, r2
 8001f6e:	461a      	mov	r2, r3
 8001f70:	4603      	mov	r3, r0
 8001f72:	817b      	strh	r3, [r7, #10]
 8001f74:	460b      	mov	r3, r1
 8001f76:	813b      	strh	r3, [r7, #8]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f8b3 104e 	ldrh.w	r1, [r3, #78]	@ 0x4e
 8001f88:	8b3b      	ldrh	r3, [r7, #24]
 8001f8a:	893a      	ldrh	r2, [r7, #8]
 8001f8c:	f7ff ffb6 	bl	8001efc <u8g2_is_intersection_decision_tree>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d101      	bne.n	8001f9a <u8g2_IsIntersection+0x38>
    return 0; 
 8001f96:	2300      	movs	r3, #0
 8001f98:	e00a      	b.n	8001fb0 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 8001fa6:	88fb      	ldrh	r3, [r7, #6]
 8001fa8:	897a      	ldrh	r2, [r7, #10]
 8001faa:	f7ff ffa7 	bl	8001efc <u8g2_is_intersection_decision_tree>
 8001fae:	4603      	mov	r3, r0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3710      	adds	r7, #16
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b089      	sub	sp, #36	@ 0x24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	60f8      	str	r0, [r7, #12]
 8001fc0:	4608      	mov	r0, r1
 8001fc2:	4611      	mov	r1, r2
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	817b      	strh	r3, [r7, #10]
 8001fca:	460b      	mov	r3, r1
 8001fcc:	813b      	strh	r3, [r7, #8]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8001fd2:	893b      	ldrh	r3, [r7, #8]
 8001fd4:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8001fd6:	7efb      	ldrb	r3, [r7, #27]
 8001fd8:	f003 0307 	and.w	r3, r3, #7
 8001fdc:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 8001fe2:	7e3a      	ldrb	r2, [r7, #24]
 8001fe4:	7efb      	ldrb	r3, [r7, #27]
 8001fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fea:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 8001fec:	2300      	movs	r3, #0
 8001fee:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d801      	bhi.n	8002002 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8001ffe:	7e3b      	ldrb	r3, [r7, #24]
 8002000:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002008:	2b01      	cmp	r3, #1
 800200a:	d001      	beq.n	8002010 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 800200c:	7e3b      	ldrb	r3, [r7, #24]
 800200e:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8002010:	893b      	ldrh	r3, [r7, #8]
 8002012:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 8002014:	8afb      	ldrh	r3, [r7, #22]
 8002016:	f023 0307 	bic.w	r3, r3, #7
 800201a:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	7c1b      	ldrb	r3, [r3, #16]
 8002022:	461a      	mov	r2, r3
 8002024:	8afb      	ldrh	r3, [r7, #22]
 8002026:	fb13 f302 	smulbb	r3, r3, r2
 800202a:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002030:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 8002032:	8afb      	ldrh	r3, [r7, #22]
 8002034:	69fa      	ldr	r2, [r7, #28]
 8002036:	4413      	add	r3, r2
 8002038:	61fb      	str	r3, [r7, #28]
  ptr += x;
 800203a:	897b      	ldrh	r3, [r7, #10]
 800203c:	69fa      	ldr	r2, [r7, #28]
 800203e:	4413      	add	r3, r2
 8002040:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 8002042:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002046:	2b00      	cmp	r3, #0
 8002048:	d117      	bne.n	800207a <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	781a      	ldrb	r2, [r3, #0]
 800204e:	7ebb      	ldrb	r3, [r7, #26]
 8002050:	4313      	orrs	r3, r2
 8002052:	b2da      	uxtb	r2, r3
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	781a      	ldrb	r2, [r3, #0]
 800205c:	7e7b      	ldrb	r3, [r7, #25]
 800205e:	4053      	eors	r3, r2
 8002060:	b2da      	uxtb	r2, r3
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	701a      	strb	r2, [r3, #0]
	ptr++;
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	3301      	adds	r3, #1
 800206a:	61fb      	str	r3, [r7, #28]
	len--;
 800206c:	88fb      	ldrh	r3, [r7, #6]
 800206e:	3b01      	subs	r3, #1
 8002070:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 8002072:	88fb      	ldrh	r3, [r7, #6]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1e8      	bne.n	800204a <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8002078:	e038      	b.n	80020ec <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	781a      	ldrb	r2, [r3, #0]
 800207e:	7ebb      	ldrb	r3, [r7, #26]
 8002080:	4313      	orrs	r3, r2
 8002082:	b2da      	uxtb	r2, r3
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	781a      	ldrb	r2, [r3, #0]
 800208c:	7e7b      	ldrb	r3, [r7, #25]
 800208e:	4053      	eors	r3, r2
 8002090:	b2da      	uxtb	r2, r3
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8002096:	7efb      	ldrb	r3, [r7, #27]
 8002098:	3301      	adds	r3, #1
 800209a:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 800209c:	7efb      	ldrb	r3, [r7, #27]
 800209e:	f003 0307 	and.w	r3, r3, #7
 80020a2:	76fb      	strb	r3, [r7, #27]
      len--;
 80020a4:	88fb      	ldrh	r3, [r7, #6]
 80020a6:	3b01      	subs	r3, #1
 80020a8:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 80020aa:	7efb      	ldrb	r3, [r7, #27]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d114      	bne.n	80020da <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 80020b4:	461a      	mov	r2, r3
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	4413      	add	r3, r2
 80020ba:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d801      	bhi.n	80020ca <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 80020c6:	2301      	movs	r3, #1
 80020c8:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d008      	beq.n	80020e6 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 80020d4:	2301      	movs	r3, #1
 80020d6:	767b      	strb	r3, [r7, #25]
 80020d8:	e005      	b.n	80020e6 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 80020da:	7ebb      	ldrb	r3, [r7, #26]
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 80020e0:	7e7b      	ldrb	r3, [r7, #25]
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 80020e6:	88fb      	ldrh	r3, [r7, #6]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d1c6      	bne.n	800207a <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 80020ec:	bf00      	nop
 80020ee:	3724      	adds	r7, #36	@ 0x24
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  u8g2->clip_y0 = 0;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002116:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002120:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  
  u8g2->cb->update_page_win(u8g2);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	4798      	blx	r3
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	b084      	sub	sp, #16
 800213a:	af00      	add	r7, sp, #0
 800213c:	60f8      	str	r0, [r7, #12]
 800213e:	60b9      	str	r1, [r7, #8]
 8002140:	603b      	str	r3, [r7, #0]
 8002142:	4613      	mov	r3, r2
 8002144:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2200      	movs	r2, #0
 800214a:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	683a      	ldr	r2, [r7, #0]
 8002150:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	68ba      	ldr	r2, [r7, #8]
 8002156:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	79fa      	ldrb	r2, [r7, #7]
 800215c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
  u8g2->bitmap_transparency = 0;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2200      	movs	r2, #0
 8002174:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2200      	movs	r2, #0
 800217c:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
  u8g2->draw_color = 1;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2201      	movs	r2, #1
 8002184:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  u8g2->is_auto_page_clear = 1;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2201      	movs	r2, #1
 800218c:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
  
  u8g2->cb = u8g2_cb;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	68f8      	ldr	r0, [r7, #12]
 800219e:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 80021a0:	68f8      	ldr	r0, [r7, #12]
 80021a2:	f7ff ffa9 	bl	80020f8 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 80021a6:	68f8      	ldr	r0, [r7, #12]
 80021a8:	f7ff fd84 	bl	8001cb4 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
#endif
}
 80021b4:	bf00      	nop
 80021b6:	3710      	adds	r7, #16
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 80021bc:	b480      	push	{r7}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80021d0:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80021d2:	89fb      	ldrh	r3, [r7, #14]
 80021d4:	00db      	lsls	r3, r3, #3
 80021d6:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	89fa      	ldrh	r2, [r7, #14]
 80021dc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	7c1b      	ldrb	r3, [r3, #16]
 80021e2:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 80021e4:	89fb      	ldrh	r3, [r7, #14]
 80021e6:	00db      	lsls	r3, r3, #3
 80021e8:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	89fa      	ldrh	r2, [r7, #14]
 80021ee:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80021f6:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80021f8:	89fb      	ldrh	r3, [r7, #14]
 80021fa:	00db      	lsls	r3, r3, #3
 80021fc:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	89fa      	ldrh	r2, [r7, #14]
 8002202:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800220a:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 800220c:	89fb      	ldrh	r3, [r7, #14]
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 8002214:	4413      	add	r3, r2
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	7c52      	ldrb	r2, [r2, #17]
 800221a:	4293      	cmp	r3, r2
 800221c:	dd07      	ble.n	800222e <u8g2_update_dimension_common+0x72>
    t = display_info->tile_height - u8g2->tile_curr_row;
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	7c5b      	ldrb	r3, [r3, #17]
 8002222:	461a      	mov	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 800222e:	89fb      	ldrh	r3, [r7, #14]
 8002230:	00db      	lsls	r3, r3, #3
 8002232:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 8002250:	89fb      	ldrh	r3, [r7, #14]
 8002252:	4413      	add	r3, r2
 8002254:	b29a      	uxth	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	8a9a      	ldrh	r2, [r3, #20]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  u8g2->height = display_info->pixel_height;
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	8ada      	ldrh	r2, [r3, #22]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 8002270:	bf00      	nop
 8002272:	3714      	adds	r7, #20
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af02      	add	r7, sp, #8
 8002282:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f8b3 0052 	ldrh.w	r0, [r3, #82]	@ 0x52
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800229c:	9300      	str	r3, [sp, #0]
 800229e:	4603      	mov	r3, r0
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f7ff fe5e 	bl	8001f62 <u8g2_IsIntersection>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d104      	bne.n	80022b6 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 80022b4:	e03b      	b.n	800232e <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2201      	movs	r2, #1
 80022ba:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d205      	bcs.n	80022da <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d905      	bls.n	80022f6 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002302:	429a      	cmp	r2, r3
 8002304:	d205      	bcs.n	8002312 <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800231e:	429a      	cmp	r2, r3
 8002320:	d905      	bls.n	800232e <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 800232e:	bf00      	nop
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}

08002336 <u8g2_update_dimension_r2>:
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 8002336:	b580      	push	{r7, lr}
 8002338:	b082      	sub	sp, #8
 800233a:	af00      	add	r7, sp, #0
 800233c:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f7ff ff3c 	bl	80021bc <u8g2_update_dimension_common>
}
 8002344:	bf00      	nop
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  if ( u8g2->height >= u8g2->buf_y1 )
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800237c:	429a      	cmp	r2, r3
 800237e:	d30a      	bcc.n	8002396 <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	b29a      	uxth	r2, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f7ff ff65 	bl	800227c <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <u8g2_draw_l90_r2>:
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
}

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b088      	sub	sp, #32
 80023be:	af02      	add	r7, sp, #8
 80023c0:	60f8      	str	r0, [r7, #12]
 80023c2:	4608      	mov	r0, r1
 80023c4:	4611      	mov	r1, r2
 80023c6:	461a      	mov	r2, r3
 80023c8:	4603      	mov	r3, r0
 80023ca:	817b      	strh	r3, [r7, #10]
 80023cc:	460b      	mov	r3, r1
 80023ce:	813b      	strh	r3, [r7, #8]
 80023d0:	4613      	mov	r3, r2
 80023d2:	80fb      	strh	r3, [r7, #6]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80023da:	82bb      	strh	r3, [r7, #20]
  yy -= y;
 80023dc:	8aba      	ldrh	r2, [r7, #20]
 80023de:	893b      	ldrh	r3, [r7, #8]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	82bb      	strh	r3, [r7, #20]
  
  xx = u8g2->width;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80023ea:	82fb      	strh	r3, [r7, #22]
  xx -= x;
 80023ec:	8afa      	ldrh	r2, [r7, #22]
 80023ee:	897b      	ldrh	r3, [r7, #10]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	82fb      	strh	r3, [r7, #22]
  
  if ( dir == 0 )
 80023f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d107      	bne.n	800240c <u8g2_draw_l90_r2+0x52>
  {
    yy--;
 80023fc:	8abb      	ldrh	r3, [r7, #20]
 80023fe:	3b01      	subs	r3, #1
 8002400:	82bb      	strh	r3, [r7, #20]
    xx -= len;
 8002402:	8afa      	ldrh	r2, [r7, #22]
 8002404:	88fb      	ldrh	r3, [r7, #6]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	82fb      	strh	r3, [r7, #22]
 800240a:	e00a      	b.n	8002422 <u8g2_draw_l90_r2+0x68>
  }
  else if ( dir == 1 )
 800240c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d106      	bne.n	8002422 <u8g2_draw_l90_r2+0x68>
  {
    xx--;
 8002414:	8afb      	ldrh	r3, [r7, #22]
 8002416:	3b01      	subs	r3, #1
 8002418:	82fb      	strh	r3, [r7, #22]
    yy -= len;
 800241a:	8aba      	ldrh	r2, [r7, #20]
 800241c:	88fb      	ldrh	r3, [r7, #6]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	82bb      	strh	r3, [r7, #20]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 8002422:	88f8      	ldrh	r0, [r7, #6]
 8002424:	8aba      	ldrh	r2, [r7, #20]
 8002426:	8af9      	ldrh	r1, [r7, #22]
 8002428:	f897 3020 	ldrb.w	r3, [r7, #32]
 800242c:	9300      	str	r3, [sp, #0]
 800242e:	4603      	mov	r3, r0
 8002430:	68f8      	ldr	r0, [r7, #12]
 8002432:	f7ff fcb7 	bl	8001da4 <u8g2_draw_hv_line_2dir>
}
 8002436:	bf00      	nop
 8002438:	3718      	adds	r7, #24
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 800243e:	b480      	push	{r7}
 8002440:	b083      	sub	sp, #12
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr

0800245a <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 800245a:	b480      	push	{r7}
 800245c:	b083      	sub	sp, #12
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
 8002462:	460b      	mov	r3, r1
 8002464:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8002466:	78fb      	ldrb	r3, [r7, #3]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d002      	beq.n	8002472 <u8x8_ascii_next+0x18>
 800246c:	78fb      	ldrb	r3, [r7, #3]
 800246e:	2b0a      	cmp	r3, #10
 8002470:	d102      	bne.n	8002478 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 8002472:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002476:	e001      	b.n	800247c <u8x8_ascii_next+0x22>
  return b;
 8002478:	78fb      	ldrb	r3, [r7, #3]
 800247a:	b29b      	uxth	r3, r3
}
 800247c:	4618      	mov	r0, r3
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 8002488:	b590      	push	{r4, r7, lr}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	460b      	mov	r3, r1
 8002492:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	691c      	ldr	r4, [r3, #16]
 8002498:	78fa      	ldrb	r2, [r7, #3]
 800249a:	2300      	movs	r3, #0
 800249c:	2120      	movs	r1, #32
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	47a0      	blx	r4
 80024a2:	4603      	mov	r3, r0
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd90      	pop	{r4, r7, pc}

080024ac <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80024ac:	b590      	push	{r4, r7, lr}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	460b      	mov	r3, r1
 80024b6:	607a      	str	r2, [r7, #4]
 80024b8:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	691c      	ldr	r4, [r3, #16]
 80024be:	7afa      	ldrb	r2, [r7, #11]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2117      	movs	r1, #23
 80024c4:	68f8      	ldr	r0, [r7, #12]
 80024c6:	47a0      	blx	r4
 80024c8:	4603      	mov	r3, r0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3714      	adds	r7, #20
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd90      	pop	{r4, r7, pc}

080024d2 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
 80024da:	460b      	mov	r3, r1
 80024dc:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 80024de:	1cfb      	adds	r3, r7, #3
 80024e0:	461a      	mov	r2, r3
 80024e2:	2101      	movs	r1, #1
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f7ff ffe1 	bl	80024ac <u8x8_byte_SendBytes>
 80024ea:	4603      	mov	r3, r0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3708      	adds	r7, #8
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 80024f4:	b590      	push	{r4, r7, lr}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	460b      	mov	r3, r1
 80024fe:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	68dc      	ldr	r4, [r3, #12]
 8002504:	78fa      	ldrb	r2, [r7, #3]
 8002506:	2300      	movs	r3, #0
 8002508:	2115      	movs	r1, #21
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	47a0      	blx	r4
 800250e:	4603      	mov	r3, r0
}
 8002510:	4618      	mov	r0, r3
 8002512:	370c      	adds	r7, #12
 8002514:	46bd      	mov	sp, r7
 8002516:	bd90      	pop	{r4, r7, pc}

08002518 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8002518:	b590      	push	{r4, r7, lr}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	460b      	mov	r3, r1
 8002522:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	68dc      	ldr	r4, [r3, #12]
 8002528:	78fa      	ldrb	r2, [r7, #3]
 800252a:	2300      	movs	r3, #0
 800252c:	2116      	movs	r1, #22
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	47a0      	blx	r4
 8002532:	4603      	mov	r3, r0
}
 8002534:	4618      	mov	r0, r3
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	bd90      	pop	{r4, r7, pc}

0800253c <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 800253c:	b590      	push	{r4, r7, lr}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	460b      	mov	r3, r1
 8002546:	607a      	str	r2, [r7, #4]
 8002548:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	68dc      	ldr	r4, [r3, #12]
 800254e:	7afa      	ldrb	r2, [r7, #11]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2117      	movs	r1, #23
 8002554:	68f8      	ldr	r0, [r7, #12]
 8002556:	47a0      	blx	r4
 8002558:	4603      	mov	r3, r0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3714      	adds	r7, #20
 800255e:	46bd      	mov	sp, r7
 8002560:	bd90      	pop	{r4, r7, pc}

08002562 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8002562:	b590      	push	{r4, r7, lr}
 8002564:	b083      	sub	sp, #12
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	68dc      	ldr	r4, [r3, #12]
 800256e:	2300      	movs	r3, #0
 8002570:	2200      	movs	r2, #0
 8002572:	2118      	movs	r1, #24
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	47a0      	blx	r4
 8002578:	4603      	mov	r3, r0
}
 800257a:	4618      	mov	r0, r3
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	bd90      	pop	{r4, r7, pc}

08002582 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8002582:	b590      	push	{r4, r7, lr}
 8002584:	b083      	sub	sp, #12
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	68dc      	ldr	r4, [r3, #12]
 800258e:	2300      	movs	r3, #0
 8002590:	2200      	movs	r2, #0
 8002592:	2119      	movs	r1, #25
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	47a0      	blx	r4
 8002598:	4603      	mov	r3, r0
}
 800259a:	4618      	mov	r0, r3
 800259c:	370c      	adds	r7, #12
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd90      	pop	{r4, r7, pc}

080025a2 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 80025a2:	b590      	push	{r4, r7, lr}
 80025a4:	b085      	sub	sp, #20
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
 80025aa:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	73fb      	strb	r3, [r7, #15]
    data++;
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	3301      	adds	r3, #1
 80025b6:	603b      	str	r3, [r7, #0]
    switch( cmd )
 80025b8:	7bfb      	ldrb	r3, [r7, #15]
 80025ba:	2bfe      	cmp	r3, #254	@ 0xfe
 80025bc:	d031      	beq.n	8002622 <u8x8_cad_SendSequence+0x80>
 80025be:	2bfe      	cmp	r3, #254	@ 0xfe
 80025c0:	dc3d      	bgt.n	800263e <u8x8_cad_SendSequence+0x9c>
 80025c2:	2b19      	cmp	r3, #25
 80025c4:	dc3b      	bgt.n	800263e <u8x8_cad_SendSequence+0x9c>
 80025c6:	2b18      	cmp	r3, #24
 80025c8:	da23      	bge.n	8002612 <u8x8_cad_SendSequence+0x70>
 80025ca:	2b16      	cmp	r3, #22
 80025cc:	dc02      	bgt.n	80025d4 <u8x8_cad_SendSequence+0x32>
 80025ce:	2b15      	cmp	r3, #21
 80025d0:	da03      	bge.n	80025da <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 80025d2:	e034      	b.n	800263e <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 80025d4:	2b17      	cmp	r3, #23
 80025d6:	d00e      	beq.n	80025f6 <u8x8_cad_SendSequence+0x54>
	return;
 80025d8:	e031      	b.n	800263e <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	68dc      	ldr	r4, [r3, #12]
 80025e4:	7bba      	ldrb	r2, [r7, #14]
 80025e6:	7bf9      	ldrb	r1, [r7, #15]
 80025e8:	2300      	movs	r3, #0
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	47a0      	blx	r4
	  data++;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	3301      	adds	r3, #1
 80025f2:	603b      	str	r3, [r7, #0]
	  break;
 80025f4:	e022      	b.n	800263c <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 80025fc:	f107 030e 	add.w	r3, r7, #14
 8002600:	461a      	mov	r2, r3
 8002602:	2101      	movs	r1, #1
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f7ff ff99 	bl	800253c <u8x8_cad_SendData>
	  data++;
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	3301      	adds	r3, #1
 800260e:	603b      	str	r3, [r7, #0]
	  break;
 8002610:	e014      	b.n	800263c <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	68dc      	ldr	r4, [r3, #12]
 8002616:	7bf9      	ldrb	r1, [r7, #15]
 8002618:	2300      	movs	r3, #0
 800261a:	2200      	movs	r2, #0
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	47a0      	blx	r4
	  break;
 8002620:	e00c      	b.n	800263c <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8002628:	7bbb      	ldrb	r3, [r7, #14]
 800262a:	461a      	mov	r2, r3
 800262c:	2129      	movs	r1, #41	@ 0x29
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f000 f9ee 	bl	8002a10 <u8x8_gpio_call>
	  data++;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	3301      	adds	r3, #1
 8002638:	603b      	str	r3, [r7, #0]
	  break;
 800263a:	bf00      	nop
    cmd = *data;
 800263c:	e7b6      	b.n	80025ac <u8x8_cad_SendSequence+0xa>
	return;
 800263e:	bf00      	nop
    }
  }
}
 8002640:	3714      	adds	r7, #20
 8002642:	46bd      	mov	sp, r7
 8002644:	bd90      	pop	{r4, r7, pc}
	...

08002648 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002648:	b590      	push	{r4, r7, lr}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	607b      	str	r3, [r7, #4]
 8002652:	460b      	mov	r3, r1
 8002654:	72fb      	strb	r3, [r7, #11]
 8002656:	4613      	mov	r3, r2
 8002658:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 800265a:	7afb      	ldrb	r3, [r7, #11]
 800265c:	3b14      	subs	r3, #20
 800265e:	2b05      	cmp	r3, #5
 8002660:	d82f      	bhi.n	80026c2 <u8x8_cad_001+0x7a>
 8002662:	a201      	add	r2, pc, #4	@ (adr r2, 8002668 <u8x8_cad_001+0x20>)
 8002664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002668:	080026b1 	.word	0x080026b1
 800266c:	08002681 	.word	0x08002681
 8002670:	08002695 	.word	0x08002695
 8002674:	080026a9 	.word	0x080026a9
 8002678:	080026b1 	.word	0x080026b1
 800267c:	080026b1 	.word	0x080026b1
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8002680:	2100      	movs	r1, #0
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f7ff ff00 	bl	8002488 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8002688:	7abb      	ldrb	r3, [r7, #10]
 800268a:	4619      	mov	r1, r3
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f7ff ff20 	bl	80024d2 <u8x8_byte_SendByte>
      break;
 8002692:	e018      	b.n	80026c6 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 8002694:	2100      	movs	r1, #0
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f7ff fef6 	bl	8002488 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 800269c:	7abb      	ldrb	r3, [r7, #10]
 800269e:	4619      	mov	r1, r3
 80026a0:	68f8      	ldr	r0, [r7, #12]
 80026a2:	f7ff ff16 	bl	80024d2 <u8x8_byte_SendByte>
      break;
 80026a6:	e00e      	b.n	80026c6 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 80026a8:	2101      	movs	r1, #1
 80026aa:	68f8      	ldr	r0, [r7, #12]
 80026ac:	f7ff feec 	bl	8002488 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	691c      	ldr	r4, [r3, #16]
 80026b4:	7aba      	ldrb	r2, [r7, #10]
 80026b6:	7af9      	ldrb	r1, [r7, #11]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	68f8      	ldr	r0, [r7, #12]
 80026bc:	47a0      	blx	r4
 80026be:	4603      	mov	r3, r0
 80026c0:	e002      	b.n	80026c8 <u8x8_cad_001+0x80>
    default:
      return 0;
 80026c2:	2300      	movs	r3, #0
 80026c4:	e000      	b.n	80026c8 <u8x8_cad_001+0x80>
  }
  return 1;
 80026c6:	2301      	movs	r3, #1
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3714      	adds	r7, #20
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd90      	pop	{r4, r7, pc}

080026d0 <u8x8_d_st7565_common>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b086      	sub	sp, #24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	607b      	str	r3, [r7, #4]
 80026da:	460b      	mov	r3, r1
 80026dc:	72fb      	strb	r3, [r7, #11]
 80026de:	4613      	mov	r3, r2
 80026e0:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 80026e2:	7afb      	ldrb	r3, [r7, #11]
 80026e4:	2b0f      	cmp	r3, #15
 80026e6:	d006      	beq.n	80026f6 <u8x8_d_st7565_common+0x26>
 80026e8:	2b0f      	cmp	r3, #15
 80026ea:	dc71      	bgt.n	80027d0 <u8x8_d_st7565_common+0x100>
 80026ec:	2b0b      	cmp	r3, #11
 80026ee:	d050      	beq.n	8002792 <u8x8_d_st7565_common+0xc2>
 80026f0:	2b0e      	cmp	r3, #14
 80026f2:	d05b      	beq.n	80027ac <u8x8_d_st7565_common+0xdc>
 80026f4:	e06c      	b.n	80027d0 <u8x8_d_st7565_common+0x100>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	f7ff ff33 	bl	8002562 <u8x8_cad_StartTransfer>
    
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	795b      	ldrb	r3, [r3, #5]
 8002700:	75bb      	strb	r3, [r7, #22]
      x *= 8;
 8002702:	7dbb      	ldrb	r3, [r7, #22]
 8002704:	00db      	lsls	r3, r3, #3
 8002706:	75bb      	strb	r3, [r7, #22]
      x += u8x8->x_offset;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800270e:	7dbb      	ldrb	r3, [r7, #22]
 8002710:	4413      	add	r3, r2
 8002712:	75bb      	strb	r3, [r7, #22]
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8002714:	7dbb      	ldrb	r3, [r7, #22]
 8002716:	091b      	lsrs	r3, r3, #4
 8002718:	b2db      	uxtb	r3, r3
 800271a:	f043 0310 	orr.w	r3, r3, #16
 800271e:	b2db      	uxtb	r3, r3
 8002720:	4619      	mov	r1, r3
 8002722:	68f8      	ldr	r0, [r7, #12]
 8002724:	f7ff fee6 	bl	80024f4 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 8002728:	7dbb      	ldrb	r3, [r7, #22]
 800272a:	f003 030f 	and.w	r3, r3, #15
 800272e:	b2db      	uxtb	r3, r3
 8002730:	4619      	mov	r1, r3
 8002732:	68f8      	ldr	r0, [r7, #12]
 8002734:	f7ff fede 	bl	80024f4 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	799b      	ldrb	r3, [r3, #6]
 800273c:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8002740:	b2db      	uxtb	r3, r3
 8002742:	4619      	mov	r1, r3
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f7ff fed5 	bl	80024f4 <u8x8_cad_SendCmd>
    
      c = ((u8x8_tile_t *)arg_ptr)->cnt;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	791b      	ldrb	r3, [r3, #4]
 800274e:	75fb      	strb	r3, [r7, #23]
      c *= 8;
 8002750:	7dfb      	ldrb	r3, [r7, #23]
 8002752:	00db      	lsls	r3, r3, #3
 8002754:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	613b      	str	r3, [r7, #16]
      /* 
	The following if condition checks the hardware limits of the st7565 
	controller: It is not allowed to write beyond the display limits.
	This is in fact an issue within flip mode.
      */
      if ( c + x > 132u )
 800275c:	7dfa      	ldrb	r2, [r7, #23]
 800275e:	7dbb      	ldrb	r3, [r7, #22]
 8002760:	4413      	add	r3, r2
 8002762:	2b84      	cmp	r3, #132	@ 0x84
 8002764:	d905      	bls.n	8002772 <u8x8_d_st7565_common+0xa2>
      {
	c = 132u;
 8002766:	2384      	movs	r3, #132	@ 0x84
 8002768:	75fb      	strb	r3, [r7, #23]
	c -= x;
 800276a:	7dfa      	ldrb	r2, [r7, #23]
 800276c:	7dbb      	ldrb	r3, [r7, #22]
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	75fb      	strb	r3, [r7, #23]
      }
      do
      {
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes */
 8002772:	7dfb      	ldrb	r3, [r7, #23]
 8002774:	693a      	ldr	r2, [r7, #16]
 8002776:	4619      	mov	r1, r3
 8002778:	68f8      	ldr	r0, [r7, #12]
 800277a:	f7ff fedf 	bl	800253c <u8x8_cad_SendData>
	arg_int--;
 800277e:	7abb      	ldrb	r3, [r7, #10]
 8002780:	3b01      	subs	r3, #1
 8002782:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8002784:	7abb      	ldrb	r3, [r7, #10]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d1f3      	bne.n	8002772 <u8x8_d_st7565_common+0xa2>
      
      u8x8_cad_EndTransfer(u8x8);
 800278a:	68f8      	ldr	r0, [r7, #12]
 800278c:	f7ff fef9 	bl	8002582 <u8x8_cad_EndTransfer>
      break;
 8002790:	e020      	b.n	80027d4 <u8x8_d_st7565_common+0x104>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_uc1701_dogs102_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8002792:	7abb      	ldrb	r3, [r7, #10]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d104      	bne.n	80027a2 <u8x8_d_st7565_common+0xd2>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave0_seq);
 8002798:	4911      	ldr	r1, [pc, #68]	@ (80027e0 <u8x8_d_st7565_common+0x110>)
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f7ff ff01 	bl	80025a2 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
      break;
 80027a0:	e018      	b.n	80027d4 <u8x8_d_st7565_common+0x104>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
 80027a2:	4910      	ldr	r1, [pc, #64]	@ (80027e4 <u8x8_d_st7565_common+0x114>)
 80027a4:	68f8      	ldr	r0, [r7, #12]
 80027a6:	f7ff fefc 	bl	80025a2 <u8x8_cad_SendSequence>
      break;
 80027aa:	e013      	b.n	80027d4 <u8x8_d_st7565_common+0x104>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 80027ac:	68f8      	ldr	r0, [r7, #12]
 80027ae:	f7ff fed8 	bl	8002562 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 80027b2:	2181      	movs	r1, #129	@ 0x81
 80027b4:	68f8      	ldr	r0, [r7, #12]
 80027b6:	f7ff fe9d 	bl	80024f4 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int >> 2 );	/* st7565 has range from 0 to 63 */
 80027ba:	7abb      	ldrb	r3, [r7, #10]
 80027bc:	089b      	lsrs	r3, r3, #2
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	4619      	mov	r1, r3
 80027c2:	68f8      	ldr	r0, [r7, #12]
 80027c4:	f7ff fea8 	bl	8002518 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 80027c8:	68f8      	ldr	r0, [r7, #12]
 80027ca:	f7ff feda 	bl	8002582 <u8x8_cad_EndTransfer>
      break;
 80027ce:	e001      	b.n	80027d4 <u8x8_d_st7565_common+0x104>
#endif
    default:
      return 0;
 80027d0:	2300      	movs	r3, #0
 80027d2:	e000      	b.n	80027d6 <u8x8_d_st7565_common+0x106>
  }
  return 1;
 80027d4:	2301      	movs	r3, #1
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3718      	adds	r7, #24
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	0800f3d4 	.word	0x0800f3d4
 80027e4:	0800f3dc 	.word	0x0800f3dc

080027e8 <u8x8_d_st7565_64128n>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_64128n(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	607b      	str	r3, [r7, #4]
 80027f2:	460b      	mov	r3, r1
 80027f4:	72fb      	strb	r3, [r7, #11]
 80027f6:	4613      	mov	r3, r2
 80027f8:	72bb      	strb	r3, [r7, #10]
  /* call common procedure first and handle messages there */
  if ( u8x8_d_st7565_common(u8x8, msg, arg_int, arg_ptr) == 0 )
 80027fa:	7aba      	ldrb	r2, [r7, #10]
 80027fc:	7af9      	ldrb	r1, [r7, #11]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	68f8      	ldr	r0, [r7, #12]
 8002802:	f7ff ff65 	bl	80026d0 <u8x8_d_st7565_common>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d131      	bne.n	8002870 <u8x8_d_st7565_64128n+0x88>
  {
    /* msg not handled, then try here */
    switch(msg)
 800280c:	7afb      	ldrb	r3, [r7, #11]
 800280e:	2b0d      	cmp	r3, #13
 8002810:	d013      	beq.n	800283a <u8x8_d_st7565_64128n+0x52>
 8002812:	2b0d      	cmp	r3, #13
 8002814:	dc2a      	bgt.n	800286c <u8x8_d_st7565_64128n+0x84>
 8002816:	2b09      	cmp	r3, #9
 8002818:	d002      	beq.n	8002820 <u8x8_d_st7565_64128n+0x38>
 800281a:	2b0a      	cmp	r3, #10
 800281c:	d005      	beq.n	800282a <u8x8_d_st7565_64128n+0x42>
 800281e:	e025      	b.n	800286c <u8x8_d_st7565_64128n+0x84>
    {
      case U8X8_MSG_DISPLAY_SETUP_MEMORY:
	u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7565_64128n_display_info);
 8002820:	4916      	ldr	r1, [pc, #88]	@ (800287c <u8x8_d_st7565_64128n+0x94>)
 8002822:	68f8      	ldr	r0, [r7, #12]
 8002824:	f000 f832 	bl	800288c <u8x8_d_helper_display_setup_memory>
	break;
 8002828:	e022      	b.n	8002870 <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_INIT:
	u8x8_d_helper_display_init(u8x8);
 800282a:	68f8      	ldr	r0, [r7, #12]
 800282c:	f000 f842 	bl	80028b4 <u8x8_d_helper_display_init>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_64128n_init_seq);
 8002830:	4913      	ldr	r1, [pc, #76]	@ (8002880 <u8x8_d_st7565_64128n+0x98>)
 8002832:	68f8      	ldr	r0, [r7, #12]
 8002834:	f7ff feb5 	bl	80025a2 <u8x8_cad_SendSequence>
	break;
 8002838:	e01a      	b.n	8002870 <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
	if ( arg_int == 0 )
 800283a:	7abb      	ldrb	r3, [r7, #10]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d10a      	bne.n	8002856 <u8x8_d_st7565_64128n+0x6e>
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip0_seq);
 8002840:	4910      	ldr	r1, [pc, #64]	@ (8002884 <u8x8_d_st7565_64128n+0x9c>)
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f7ff fead 	bl	80025a2 <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->default_x_offset;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	7c9a      	ldrb	r2, [r3, #18]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	else
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
	}	
	break;
 8002854:	e00c      	b.n	8002870 <u8x8_d_st7565_64128n+0x88>
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
 8002856:	490c      	ldr	r1, [pc, #48]	@ (8002888 <u8x8_d_st7565_64128n+0xa0>)
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f7ff fea2 	bl	80025a2 <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	7cda      	ldrb	r2, [r3, #19]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	break;
 800286a:	e001      	b.n	8002870 <u8x8_d_st7565_64128n+0x88>
      default:
	return 0;		/* msg unknown */
 800286c:	2300      	movs	r3, #0
 800286e:	e000      	b.n	8002872 <u8x8_d_st7565_64128n+0x8a>
    }
  }
  return 1;
 8002870:	2301      	movs	r3, #1
}
 8002872:	4618      	mov	r0, r3
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	0800f414 	.word	0x0800f414
 8002880:	0800f3f4 	.word	0x0800f3f4
 8002884:	0800f3e4 	.word	0x0800f3e4
 8002888:	0800f3ec 	.word	0x0800f3ec

0800288c <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	683a      	ldr	r2, [r7, #0]
 800289a:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	7c9a      	ldrb	r2, [r3, #18]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 80028b4:	b590      	push	{r4, r7, lr}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	695c      	ldr	r4, [r3, #20]
 80028c0:	2300      	movs	r3, #0
 80028c2:	2200      	movs	r2, #0
 80028c4:	2128      	movs	r1, #40	@ 0x28
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	68dc      	ldr	r4, [r3, #12]
 80028ce:	2300      	movs	r3, #0
 80028d0:	2200      	movs	r2, #0
 80028d2:	2114      	movs	r1, #20
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 80028d8:	2201      	movs	r2, #1
 80028da:	214b      	movs	r1, #75	@ 0x4b
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	f000 f897 	bl	8002a10 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	791b      	ldrb	r3, [r3, #4]
 80028e8:	461a      	mov	r2, r3
 80028ea:	2129      	movs	r1, #41	@ 0x29
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f000 f88f 	bl	8002a10 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 80028f2:	2200      	movs	r2, #0
 80028f4:	214b      	movs	r1, #75	@ 0x4b
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 f88a 	bl	8002a10 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	791b      	ldrb	r3, [r3, #4]
 8002902:	461a      	mov	r2, r3
 8002904:	2129      	movs	r1, #41	@ 0x29
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f882 	bl	8002a10 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 800290c:	2201      	movs	r2, #1
 800290e:	214b      	movs	r1, #75	@ 0x4b
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f000 f87d 	bl	8002a10 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	795b      	ldrb	r3, [r3, #5]
 800291c:	461a      	mov	r2, r3
 800291e:	2129      	movs	r1, #41	@ 0x29
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f000 f875 	bl	8002a10 <u8x8_gpio_call>
}    
 8002926:	bf00      	nop
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	bd90      	pop	{r4, r7, pc}

0800292e <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 800292e:	b590      	push	{r4, r7, lr}
 8002930:	b085      	sub	sp, #20
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
 8002936:	4608      	mov	r0, r1
 8002938:	4611      	mov	r1, r2
 800293a:	461a      	mov	r2, r3
 800293c:	4603      	mov	r3, r0
 800293e:	70fb      	strb	r3, [r7, #3]
 8002940:	460b      	mov	r3, r1
 8002942:	70bb      	strb	r3, [r7, #2]
 8002944:	4613      	mov	r3, r2
 8002946:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8002948:	78fb      	ldrb	r3, [r7, #3]
 800294a:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 800294c:	78bb      	ldrb	r3, [r7, #2]
 800294e:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8002950:	787b      	ldrb	r3, [r7, #1]
 8002952:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8002954:	6a3b      	ldr	r3, [r7, #32]
 8002956:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	689c      	ldr	r4, [r3, #8]
 800295c:	f107 0308 	add.w	r3, r7, #8
 8002960:	2201      	movs	r2, #1
 8002962:	210f      	movs	r1, #15
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	47a0      	blx	r4
 8002968:	4603      	mov	r3, r0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3714      	adds	r7, #20
 800296e:	46bd      	mov	sp, r7
 8002970:	bd90      	pop	{r4, r7, pc}

08002972 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8002972:	b590      	push	{r4, r7, lr}
 8002974:	b083      	sub	sp, #12
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	689c      	ldr	r4, [r3, #8]
 800297e:	2300      	movs	r3, #0
 8002980:	2200      	movs	r2, #0
 8002982:	2109      	movs	r1, #9
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	47a0      	blx	r4
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	bd90      	pop	{r4, r7, pc}

08002990 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8002990:	b590      	push	{r4, r7, lr}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	689c      	ldr	r4, [r3, #8]
 800299c:	2300      	movs	r3, #0
 800299e:	2200      	movs	r2, #0
 80029a0:	210a      	movs	r1, #10
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 80029a6:	bf00      	nop
 80029a8:	370c      	adds	r7, #12
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd90      	pop	{r4, r7, pc}

080029ae <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 80029ae:	b590      	push	{r4, r7, lr}
 80029b0:	b083      	sub	sp, #12
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
 80029b6:	460b      	mov	r3, r1
 80029b8:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	689c      	ldr	r4, [r3, #8]
 80029be:	78fa      	ldrb	r2, [r7, #3]
 80029c0:	2300      	movs	r3, #0
 80029c2:	210b      	movs	r1, #11
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	47a0      	blx	r4
}
 80029c8:	bf00      	nop
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd90      	pop	{r4, r7, pc}

080029d0 <u8x8_SetContrast>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, mode, NULL);  
}

void u8x8_SetContrast(u8x8_t *u8x8, uint8_t value)
{
 80029d0:	b590      	push	{r4, r7, lr}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	460b      	mov	r3, r1
 80029da:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689c      	ldr	r4, [r3, #8]
 80029e0:	78fa      	ldrb	r2, [r7, #3]
 80029e2:	2300      	movs	r3, #0
 80029e4:	210e      	movs	r1, #14
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	47a0      	blx	r4
}
 80029ea:	bf00      	nop
 80029ec:	370c      	adds	r7, #12
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd90      	pop	{r4, r7, pc}

080029f2 <u8x8_RefreshDisplay>:

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 80029f2:	b590      	push	{r4, r7, lr}
 80029f4:	b083      	sub	sp, #12
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	689c      	ldr	r4, [r3, #8]
 80029fe:	2300      	movs	r3, #0
 8002a00:	2200      	movs	r2, #0
 8002a02:	2110      	movs	r1, #16
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	47a0      	blx	r4
}
 8002a08:	bf00      	nop
 8002a0a:	370c      	adds	r7, #12
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd90      	pop	{r4, r7, pc}

08002a10 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8002a10:	b590      	push	{r4, r7, lr}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	70fb      	strb	r3, [r7, #3]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	695c      	ldr	r4, [r3, #20]
 8002a24:	78ba      	ldrb	r2, [r7, #2]
 8002a26:	78f9      	ldrb	r1, [r7, #3]
 8002a28:	2300      	movs	r3, #0
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	47a0      	blx	r4
}
 8002a2e:	bf00      	nop
 8002a30:	370c      	adds	r7, #12
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd90      	pop	{r4, r7, pc}

08002a36 <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b085      	sub	sp, #20
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	60f8      	str	r0, [r7, #12]
 8002a3e:	607b      	str	r3, [r7, #4]
 8002a40:	460b      	mov	r3, r1
 8002a42:	72fb      	strb	r3, [r7, #11]
 8002a44:	4613      	mov	r3, r2
 8002a46:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3714      	adds	r7, #20
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
	...

08002a58 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a11      	ldr	r2, [pc, #68]	@ (8002ab0 <u8x8_SetupDefaults+0x58>)
 8002a6a:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	4a10      	ldr	r2, [pc, #64]	@ (8002ab0 <u8x8_SetupDefaults+0x58>)
 8002a70:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab0 <u8x8_SetupDefaults+0x58>)
 8002a76:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	4a0d      	ldr	r2, [pc, #52]	@ (8002ab0 <u8x8_SetupDefaults+0x58>)
 8002a7c:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	22ff      	movs	r2, #255	@ 0xff
 8002a98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	22ff      	movs	r2, #255	@ 0xff
 8002aa0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr
 8002ab0:	08002a37 	.word	0x08002a37

08002ab4 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
 8002ac0:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8002ac2:	68f8      	ldr	r0, [r7, #12]
 8002ac4:	f7ff ffc8 	bl	8002a58 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	68ba      	ldr	r2, [r7, #8]
 8002acc:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	683a      	ldr	r2, [r7, #0]
 8002ad8:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f7ff ff46 	bl	8002972 <u8x8_SetupMemory>
}
 8002ae6:	bf00      	nop
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
	...

08002af0 <HAL_CAN_RxFifo0MsgPendingCallback>:
    while (HAL_CAN_IsTxMessagePending(hcan, TxMailbox)) {
        // Wait for the message to be sent
    }
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &header, receivedData) == HAL_OK) {
 8002af8:	4b09      	ldr	r3, [pc, #36]	@ (8002b20 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8002afa:	4a0a      	ldr	r2, [pc, #40]	@ (8002b24 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8002afc:	2100      	movs	r1, #0
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f002 fc35 	bl	800536e <HAL_CAN_GetRxMessage>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d105      	bne.n	8002b16 <HAL_CAN_RxFifo0MsgPendingCallback+0x26>
        receivedFlag = 1; // Set flag to indicate new data received
 8002b0a:	4b07      	ldr	r3, [pc, #28]	@ (8002b28 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	701a      	strb	r2, [r3, #0]
        receivedCAN = hcan; // Store the CAN instance (CAN1 or CAN2)
 8002b10:	4a06      	ldr	r2, [pc, #24]	@ (8002b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6013      	str	r3, [r2, #0]
    }
}
 8002b16:	bf00      	nop
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	200006b8 	.word	0x200006b8
 8002b24:	2000069c 	.word	0x2000069c
 8002b28:	20000698 	.word	0x20000698
 8002b2c:	200006c0 	.word	0x200006c0

08002b30 <u8x8_stm32_gpio_and_delay>:

u8g2_t u8g2;  // Display handle

uint8_t u8x8_stm32_gpio_and_delay(U8X8_UNUSED u8x8_t *u8x8,
U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int,
U8X8_UNUSED void *arg_ptr) {
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	607b      	str	r3, [r7, #4]
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	72fb      	strb	r3, [r7, #11]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	72bb      	strb	r3, [r7, #10]
	switch (msg) {
 8002b42:	7afb      	ldrb	r3, [r7, #11]
 8002b44:	2b4b      	cmp	r3, #75	@ 0x4b
 8002b46:	d01a      	beq.n	8002b7e <u8x8_stm32_gpio_and_delay+0x4e>
 8002b48:	2b4b      	cmp	r3, #75	@ 0x4b
 8002b4a:	dc1f      	bgt.n	8002b8c <u8x8_stm32_gpio_and_delay+0x5c>
 8002b4c:	2b4a      	cmp	r3, #74	@ 0x4a
 8002b4e:	d00f      	beq.n	8002b70 <u8x8_stm32_gpio_and_delay+0x40>
 8002b50:	2b4a      	cmp	r3, #74	@ 0x4a
 8002b52:	dc1b      	bgt.n	8002b8c <u8x8_stm32_gpio_and_delay+0x5c>
 8002b54:	2b28      	cmp	r3, #40	@ 0x28
 8002b56:	d002      	beq.n	8002b5e <u8x8_stm32_gpio_and_delay+0x2e>
 8002b58:	2b29      	cmp	r3, #41	@ 0x29
 8002b5a:	d004      	beq.n	8002b66 <u8x8_stm32_gpio_and_delay+0x36>
 8002b5c:	e016      	b.n	8002b8c <u8x8_stm32_gpio_and_delay+0x5c>
	case U8X8_MSG_GPIO_AND_DELAY_INIT:
		HAL_Delay(1);
 8002b5e:	2001      	movs	r0, #1
 8002b60:	f002 fae6 	bl	8005130 <HAL_Delay>
		break;
 8002b64:	e012      	b.n	8002b8c <u8x8_stm32_gpio_and_delay+0x5c>
	case U8X8_MSG_DELAY_MILLI:
		HAL_Delay(arg_int);
 8002b66:	7abb      	ldrb	r3, [r7, #10]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f002 fae1 	bl	8005130 <HAL_Delay>
		break;
 8002b6e:	e00d      	b.n	8002b8c <u8x8_stm32_gpio_and_delay+0x5c>
	case U8X8_MSG_GPIO_DC:
		HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, arg_int);
 8002b70:	7abb      	ldrb	r3, [r7, #10]
 8002b72:	461a      	mov	r2, r3
 8002b74:	2108      	movs	r1, #8
 8002b76:	4808      	ldr	r0, [pc, #32]	@ (8002b98 <u8x8_stm32_gpio_and_delay+0x68>)
 8002b78:	f003 fa9a 	bl	80060b0 <HAL_GPIO_WritePin>
		break;
 8002b7c:	e006      	b.n	8002b8c <u8x8_stm32_gpio_and_delay+0x5c>
	case U8X8_MSG_GPIO_RESET:
		HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, arg_int);
 8002b7e:	7abb      	ldrb	r3, [r7, #10]
 8002b80:	461a      	mov	r2, r3
 8002b82:	2104      	movs	r1, #4
 8002b84:	4804      	ldr	r0, [pc, #16]	@ (8002b98 <u8x8_stm32_gpio_and_delay+0x68>)
 8002b86:	f003 fa93 	bl	80060b0 <HAL_GPIO_WritePin>
		break;
 8002b8a:	bf00      	nop
	}
	return 1;
 8002b8c:	2301      	movs	r3, #1
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3710      	adds	r7, #16
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	40021800 	.word	0x40021800

08002b9c <u8x8_byte_4wire_hw_spi>:

uint8_t u8x8_byte_4wire_hw_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr) {
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	607b      	str	r3, [r7, #4]
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	72fb      	strb	r3, [r7, #11]
 8002baa:	4613      	mov	r3, r2
 8002bac:	72bb      	strb	r3, [r7, #10]
	switch (msg) {
 8002bae:	7afb      	ldrb	r3, [r7, #11]
 8002bb0:	3b14      	subs	r3, #20
 8002bb2:	2b0c      	cmp	r3, #12
 8002bb4:	d83e      	bhi.n	8002c34 <u8x8_byte_4wire_hw_spi+0x98>
 8002bb6:	a201      	add	r2, pc, #4	@ (adr r2, 8002bbc <u8x8_byte_4wire_hw_spi+0x20>)
 8002bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bbc:	08002c39 	.word	0x08002c39
 8002bc0:	08002c35 	.word	0x08002c35
 8002bc4:	08002c35 	.word	0x08002c35
 8002bc8:	08002bf1 	.word	0x08002bf1
 8002bcc:	08002c11 	.word	0x08002c11
 8002bd0:	08002c23 	.word	0x08002c23
 8002bd4:	08002c35 	.word	0x08002c35
 8002bd8:	08002c35 	.word	0x08002c35
 8002bdc:	08002c35 	.word	0x08002c35
 8002be0:	08002c35 	.word	0x08002c35
 8002be4:	08002c35 	.word	0x08002c35
 8002be8:	08002c35 	.word	0x08002c35
 8002bec:	08002c03 	.word	0x08002c03
	case U8X8_MSG_BYTE_SEND:
//		HAL_SPI_Transmit(hspi, pData, Size, Timeout)
		HAL_SPI_Transmit(&hspi3, (uint8_t*) arg_ptr, arg_int, 10000);
 8002bf0:	7abb      	ldrb	r3, [r7, #10]
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	f242 7310 	movw	r3, #10000	@ 0x2710
 8002bf8:	6879      	ldr	r1, [r7, #4]
 8002bfa:	4812      	ldr	r0, [pc, #72]	@ (8002c44 <u8x8_byte_4wire_hw_spi+0xa8>)
 8002bfc:	f004 f945 	bl	8006e8a <HAL_SPI_Transmit>
		break;
 8002c00:	e01b      	b.n	8002c3a <u8x8_byte_4wire_hw_spi+0x9e>
	case U8X8_MSG_BYTE_INIT:
		break;
	case U8X8_MSG_BYTE_SET_DC:
		HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, arg_int);
 8002c02:	7abb      	ldrb	r3, [r7, #10]
 8002c04:	461a      	mov	r2, r3
 8002c06:	2108      	movs	r1, #8
 8002c08:	480f      	ldr	r0, [pc, #60]	@ (8002c48 <u8x8_byte_4wire_hw_spi+0xac>)
 8002c0a:	f003 fa51 	bl	80060b0 <HAL_GPIO_WritePin>
		break;
 8002c0e:	e014      	b.n	8002c3a <u8x8_byte_4wire_hw_spi+0x9e>
	case U8X8_MSG_BYTE_START_TRANSFER:
		HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_enable_level);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	461a      	mov	r2, r3
 8002c18:	2104      	movs	r1, #4
 8002c1a:	480c      	ldr	r0, [pc, #48]	@ (8002c4c <u8x8_byte_4wire_hw_spi+0xb0>)
 8002c1c:	f003 fa48 	bl	80060b0 <HAL_GPIO_WritePin>
		break;
 8002c20:	e00b      	b.n	8002c3a <u8x8_byte_4wire_hw_spi+0x9e>
	case U8X8_MSG_BYTE_END_TRANSFER:
		HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_disable_level);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	785b      	ldrb	r3, [r3, #1]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	2104      	movs	r1, #4
 8002c2c:	4807      	ldr	r0, [pc, #28]	@ (8002c4c <u8x8_byte_4wire_hw_spi+0xb0>)
 8002c2e:	f003 fa3f 	bl	80060b0 <HAL_GPIO_WritePin>
		break;
 8002c32:	e002      	b.n	8002c3a <u8x8_byte_4wire_hw_spi+0x9e>
	default:
		return 0;
 8002c34:	2300      	movs	r3, #0
 8002c36:	e001      	b.n	8002c3c <u8x8_byte_4wire_hw_spi+0xa0>
		break;
 8002c38:	bf00      	nop
	}
	return 1;
 8002c3a:	2301      	movs	r3, #1
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3710      	adds	r7, #16
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	20000a1c 	.word	0x20000a1c
 8002c48:	40021800 	.word	0x40021800
 8002c4c:	40020c00 	.word	0x40020c00

08002c50 <Display_Init>:

void Display_Init(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
    // Setup display with hardware SPI
    u8g2_Setup_st7565_64128n_f(&u8g2, U8G2_R2, u8x8_byte_4wire_hw_spi, u8x8_stm32_gpio_and_delay);
 8002c54:	4b0a      	ldr	r3, [pc, #40]	@ (8002c80 <Display_Init+0x30>)
 8002c56:	4a0b      	ldr	r2, [pc, #44]	@ (8002c84 <Display_Init+0x34>)
 8002c58:	490b      	ldr	r1, [pc, #44]	@ (8002c88 <Display_Init+0x38>)
 8002c5a:	480c      	ldr	r0, [pc, #48]	@ (8002c8c <Display_Init+0x3c>)
 8002c5c:	f7fe fa8a 	bl	8001174 <u8g2_Setup_st7565_64128n_f>

    // Initialize display
    u8g2_InitDisplay(&u8g2);
 8002c60:	480a      	ldr	r0, [pc, #40]	@ (8002c8c <Display_Init+0x3c>)
 8002c62:	f7ff fe95 	bl	8002990 <u8x8_InitDisplay>

    // Wake up display
//    u8g2_SetPowerSave(&u8g2, 0);
    Display_PowerSave(0);
 8002c66:	2000      	movs	r0, #0
 8002c68:	f000 f812 	bl	8002c90 <Display_PowerSave>

    // Clear display
    u8g2_ClearDisplay(&u8g2);
 8002c6c:	4807      	ldr	r0, [pc, #28]	@ (8002c8c <Display_Init+0x3c>)
 8002c6e:	f7fe fa5b 	bl	8001128 <u8g2_ClearDisplay>

    // Set contrast
    u8g2_SetContrast(&u8g2, 100);
 8002c72:	2164      	movs	r1, #100	@ 0x64
 8002c74:	4805      	ldr	r0, [pc, #20]	@ (8002c8c <Display_Init+0x3c>)
 8002c76:	f7ff feab 	bl	80029d0 <u8x8_SetContrast>

    // Initial display update
//    u8g2_FirstPage(&u8g2);
//    u8g2_ClearBuffer(&u8g2);
//    u8g2_SendBuffer(&u8g2);
}
 8002c7a:	bf00      	nop
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	08002b31 	.word	0x08002b31
 8002c84:	08002b9d 	.word	0x08002b9d
 8002c88:	0800f3c8 	.word	0x0800f3c8
 8002c8c:	200006c4 	.word	0x200006c4

08002c90 <Display_PowerSave>:

void Display_PowerSave(uint8_t enable) {
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	4603      	mov	r3, r0
 8002c98:	71fb      	strb	r3, [r7, #7]
    u8g2_SetPowerSave(&u8g2, enable);
 8002c9a:	79fb      	ldrb	r3, [r7, #7]
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	480e      	ldr	r0, [pc, #56]	@ (8002cd8 <Display_PowerSave+0x48>)
 8002ca0:	f7ff fe85 	bl	80029ae <u8x8_SetPowerSave>
    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, !enable);
 8002ca4:	79fb      	ldrb	r3, [r7, #7]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	bf0c      	ite	eq
 8002caa:	2301      	moveq	r3, #1
 8002cac:	2300      	movne	r3, #0
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	2110      	movs	r1, #16
 8002cb4:	4809      	ldr	r0, [pc, #36]	@ (8002cdc <Display_PowerSave+0x4c>)
 8002cb6:	f003 f9fb 	bl	80060b0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BACKLIGHT_2_GPIO_Port, BACKLIGHT_1_Pin, !enable);
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	bf0c      	ite	eq
 8002cc0:	2301      	moveq	r3, #1
 8002cc2:	2300      	movne	r3, #0
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	2110      	movs	r1, #16
 8002cca:	4804      	ldr	r0, [pc, #16]	@ (8002cdc <Display_PowerSave+0x4c>)
 8002ccc:	f003 f9f0 	bl	80060b0 <HAL_GPIO_WritePin>
}
 8002cd0:	bf00      	nop
 8002cd2:	3708      	adds	r7, #8
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	200006c4 	.word	0x200006c4
 8002cdc:	40021800 	.word	0x40021800

08002ce0 <LED_Init>:
    {GPIOG, LED_07_Pin},  // LED 9


};

void LED_Init(void) {
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
    for(uint8_t i = 0; i < 9; i++) {
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	71fb      	strb	r3, [r7, #7]
 8002cea:	e00f      	b.n	8002d0c <LED_Init+0x2c>
        HAL_GPIO_WritePin(leds[i].port, leds[i].pin, GPIO_PIN_RESET);
 8002cec:	79fb      	ldrb	r3, [r7, #7]
 8002cee:	4a0b      	ldr	r2, [pc, #44]	@ (8002d1c <LED_Init+0x3c>)
 8002cf0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002cf4:	79fb      	ldrb	r3, [r7, #7]
 8002cf6:	4a09      	ldr	r2, [pc, #36]	@ (8002d1c <LED_Init+0x3c>)
 8002cf8:	00db      	lsls	r3, r3, #3
 8002cfa:	4413      	add	r3, r2
 8002cfc:	889b      	ldrh	r3, [r3, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	4619      	mov	r1, r3
 8002d02:	f003 f9d5 	bl	80060b0 <HAL_GPIO_WritePin>
    for(uint8_t i = 0; i < 9; i++) {
 8002d06:	79fb      	ldrb	r3, [r7, #7]
 8002d08:	3301      	adds	r3, #1
 8002d0a:	71fb      	strb	r3, [r7, #7]
 8002d0c:	79fb      	ldrb	r3, [r7, #7]
 8002d0e:	2b08      	cmp	r3, #8
 8002d10:	d9ec      	bls.n	8002cec <LED_Init+0xc>
    }
}
 8002d12:	bf00      	nop
 8002d14:	bf00      	nop
 8002d16:	3708      	adds	r7, #8
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	0800f42c 	.word	0x0800f42c

08002d20 <LED_Toggle>:
                         leds[led_number-1].pin,
                         state == ON ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}

void LED_Toggle(uint8_t led_number) {
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	4603      	mov	r3, r0
 8002d28:	71fb      	strb	r3, [r7, #7]
    if(led_number >= 1 && led_number <= 9) {
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d011      	beq.n	8002d54 <LED_Toggle+0x34>
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	2b09      	cmp	r3, #9
 8002d34:	d80e      	bhi.n	8002d54 <LED_Toggle+0x34>
        HAL_GPIO_TogglePin(leds[led_number-1].port, leds[led_number-1].pin);
 8002d36:	79fb      	ldrb	r3, [r7, #7]
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	4a08      	ldr	r2, [pc, #32]	@ (8002d5c <LED_Toggle+0x3c>)
 8002d3c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002d40:	79fb      	ldrb	r3, [r7, #7]
 8002d42:	3b01      	subs	r3, #1
 8002d44:	4905      	ldr	r1, [pc, #20]	@ (8002d5c <LED_Toggle+0x3c>)
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	440b      	add	r3, r1
 8002d4a:	889b      	ldrh	r3, [r3, #4]
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4610      	mov	r0, r2
 8002d50:	f003 f9c7 	bl	80060e2 <HAL_GPIO_TogglePin>
    }
}
 8002d54:	bf00      	nop
 8002d56:	3708      	adds	r7, #8
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	0800f42c 	.word	0x0800f42c

08002d60 <MODBUS_ChannelToString>:
//    uint16_t tail;
//} CircularBuffer;

static CircularBuffer modbusBuffers[MODBUS_CHANNEL_COUNT];
//
const char* MODBUS_ChannelToString(MODBUS_Channel channel) {
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4603      	mov	r3, r0
 8002d68:	71fb      	strb	r3, [r7, #7]
    switch (channel) {
 8002d6a:	79fb      	ldrb	r3, [r7, #7]
 8002d6c:	2b03      	cmp	r3, #3
 8002d6e:	d813      	bhi.n	8002d98 <MODBUS_ChannelToString+0x38>
 8002d70:	a201      	add	r2, pc, #4	@ (adr r2, 8002d78 <MODBUS_ChannelToString+0x18>)
 8002d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d76:	bf00      	nop
 8002d78:	08002d89 	.word	0x08002d89
 8002d7c:	08002d8d 	.word	0x08002d8d
 8002d80:	08002d91 	.word	0x08002d91
 8002d84:	08002d95 	.word	0x08002d95
        case MODBUS_PC: return "PC";
 8002d88:	4b07      	ldr	r3, [pc, #28]	@ (8002da8 <MODBUS_ChannelToString+0x48>)
 8002d8a:	e006      	b.n	8002d9a <MODBUS_ChannelToString+0x3a>
        case MODBUS_DC: return "DC";
 8002d8c:	4b07      	ldr	r3, [pc, #28]	@ (8002dac <MODBUS_ChannelToString+0x4c>)
 8002d8e:	e004      	b.n	8002d9a <MODBUS_ChannelToString+0x3a>
        case MODBUS_CH3: return "CH3";
 8002d90:	4b07      	ldr	r3, [pc, #28]	@ (8002db0 <MODBUS_ChannelToString+0x50>)
 8002d92:	e002      	b.n	8002d9a <MODBUS_ChannelToString+0x3a>
        case MODBUS_CH4: return "CH4";
 8002d94:	4b07      	ldr	r3, [pc, #28]	@ (8002db4 <MODBUS_ChannelToString+0x54>)
 8002d96:	e000      	b.n	8002d9a <MODBUS_ChannelToString+0x3a>
        default: return "Unknown";
 8002d98:	4b07      	ldr	r3, [pc, #28]	@ (8002db8 <MODBUS_ChannelToString+0x58>)
    }
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	370c      	adds	r7, #12
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	0800bbf8 	.word	0x0800bbf8
 8002dac:	0800bbfc 	.word	0x0800bbfc
 8002db0:	0800bc00 	.word	0x0800bc00
 8002db4:	0800bc04 	.word	0x0800bc04
 8002db8:	0800bc08 	.word	0x0800bc08

08002dbc <CircularBuffer_Write>:
};

//static const char* channelNames[] = {"PC", "DC", "CH3", "CH4"};

// Circular buffer operations
static void CircularBuffer_Write(CircularBuffer* cb, const uint8_t* data, uint16_t size) {
 8002dbc:	b480      	push	{r7}
 8002dbe:	b087      	sub	sp, #28
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	80fb      	strh	r3, [r7, #6]
    for (uint16_t i = 0; i < size; i++) {
 8002dca:	2300      	movs	r3, #0
 8002dcc:	82fb      	strh	r3, [r7, #22]
 8002dce:	e02f      	b.n	8002e30 <CircularBuffer_Write+0x74>
        cb->buffer[cb->head] = data[i];
 8002dd0:	8afb      	ldrh	r3, [r7, #22]
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	8912      	ldrh	r2, [r2, #8]
 8002dda:	7819      	ldrb	r1, [r3, #0]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	5499      	strb	r1, [r3, r2]
        uint16_t next = (cb->head + 1) % MODBUS_BUFFER_SIZE;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	891b      	ldrh	r3, [r3, #8]
 8002de4:	3301      	adds	r3, #1
 8002de6:	425a      	negs	r2, r3
 8002de8:	f003 0307 	and.w	r3, r3, #7
 8002dec:	f002 0207 	and.w	r2, r2, #7
 8002df0:	bf58      	it	pl
 8002df2:	4253      	negpl	r3, r2
 8002df4:	82bb      	strh	r3, [r7, #20]
        if (next == cb->tail) {
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	895b      	ldrh	r3, [r3, #10]
 8002dfa:	8aba      	ldrh	r2, [r7, #20]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d111      	bne.n	8002e24 <CircularBuffer_Write+0x68>
            cb->overruns++;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	1c5a      	adds	r2, r3, #1
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	60da      	str	r2, [r3, #12]
            cb->tail = (cb->tail + 1) % MODBUS_BUFFER_SIZE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	895b      	ldrh	r3, [r3, #10]
 8002e0e:	3301      	adds	r3, #1
 8002e10:	425a      	negs	r2, r3
 8002e12:	f003 0307 	and.w	r3, r3, #7
 8002e16:	f002 0207 	and.w	r2, r2, #7
 8002e1a:	bf58      	it	pl
 8002e1c:	4253      	negpl	r3, r2
 8002e1e:	b29a      	uxth	r2, r3
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	815a      	strh	r2, [r3, #10]
        }
        cb->head = next;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	8aba      	ldrh	r2, [r7, #20]
 8002e28:	811a      	strh	r2, [r3, #8]
    for (uint16_t i = 0; i < size; i++) {
 8002e2a:	8afb      	ldrh	r3, [r7, #22]
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	82fb      	strh	r3, [r7, #22]
 8002e30:	8afa      	ldrh	r2, [r7, #22]
 8002e32:	88fb      	ldrh	r3, [r7, #6]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d3cb      	bcc.n	8002dd0 <CircularBuffer_Write+0x14>
    }
}
 8002e38:	bf00      	nop
 8002e3a:	bf00      	nop
 8002e3c:	371c      	adds	r7, #28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
	...

08002e48 <MODBUS_Init>:
//        cb->tail = (cb->tail + 1) % MODBUS_BUFFER_SIZE;
//    }
//    return count;
//}

void MODBUS_Init(MODBUS_Channel channel) {
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	4603      	mov	r3, r0
 8002e50:	71fb      	strb	r3, [r7, #7]
    if (channel >= MODBUS_CHANNEL_COUNT) return;
 8002e52:	79fb      	ldrb	r3, [r7, #7]
 8002e54:	2b03      	cmp	r3, #3
 8002e56:	d81f      	bhi.n	8002e98 <MODBUS_Init+0x50>

    MODBUS_Handle* ch = &channels[channel];
 8002e58:	79fa      	ldrb	r2, [r7, #7]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	00db      	lsls	r3, r3, #3
 8002e5e:	4413      	add	r3, r2
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	4a0f      	ldr	r2, [pc, #60]	@ (8002ea0 <MODBUS_Init+0x58>)
 8002e64:	4413      	add	r3, r2
 8002e66:	60fb      	str	r3, [r7, #12]
    memset(&ch->rxBuffer, 0, sizeof(CircularBuffer));
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	330c      	adds	r3, #12
 8002e6c:	2210      	movs	r2, #16
 8002e6e:	2100      	movs	r1, #0
 8002e70:	4618      	mov	r0, r3
 8002e72:	f006 fe92 	bl	8009b9a <memset>

    // Set to receive mode
    HAL_GPIO_WritePin(ch->dePort, ch->dePin, GPIO_PIN_RESET);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6858      	ldr	r0, [r3, #4]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	891b      	ldrh	r3, [r3, #8]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	4619      	mov	r1, r3
 8002e82:	f003 f915 	bl	80060b0 <HAL_GPIO_WritePin>

    // Start reception
    HAL_UARTEx_ReceiveToIdle_IT(ch->huart, ch->tempBuffer, MODBUS_BUFFER_SIZE);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6818      	ldr	r0, [r3, #0]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	331c      	adds	r3, #28
 8002e8e:	2208      	movs	r2, #8
 8002e90:	4619      	mov	r1, r3
 8002e92:	f004 fffd 	bl	8007e90 <HAL_UARTEx_ReceiveToIdle_IT>
 8002e96:	e000      	b.n	8002e9a <MODBUS_Init+0x52>
    if (channel >= MODBUS_CHANNEL_COUNT) return;
 8002e98:	bf00      	nop
}
 8002e9a:	3710      	adds	r7, #16
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	20000000 	.word	0x20000000

08002ea4 <UpdateChannelDisplay>:
    // Return to receive mode
    HAL_GPIO_WritePin(ch->dePort, ch->dePin, GPIO_PIN_RESET);
    HAL_UARTEx_ReceiveToIdle_IT(ch->huart, ch->tempBuffer, MODBUS_BUFFER_SIZE);
}

void UpdateChannelDisplay(MODBUS_Channel channel, const uint8_t *data, uint16_t size) {
 8002ea4:	b590      	push	{r4, r7, lr}
 8002ea6:	b091      	sub	sp, #68	@ 0x44
 8002ea8:	af02      	add	r7, sp, #8
 8002eaa:	4603      	mov	r3, r0
 8002eac:	6039      	str	r1, [r7, #0]
 8002eae:	71fb      	strb	r3, [r7, #7]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	80bb      	strh	r3, [r7, #4]
    static char displayBuffer[MODBUS_CHANNEL_COUNT][64] = {0};  // Static buffer for all channels

    // Convert data to hex string
    char hexLine[32] = {0};
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	613b      	str	r3, [r7, #16]
 8002eb8:	f107 0314 	add.w	r3, r7, #20
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	605a      	str	r2, [r3, #4]
 8002ec2:	609a      	str	r2, [r3, #8]
 8002ec4:	60da      	str	r2, [r3, #12]
 8002ec6:	611a      	str	r2, [r3, #16]
 8002ec8:	615a      	str	r2, [r3, #20]
 8002eca:	619a      	str	r2, [r3, #24]
    for (uint16_t i = 0; i < size && i < 8; i++) {  // Limit to 8 bytes
 8002ecc:	2300      	movs	r3, #0
 8002ece:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8002ed0:	e015      	b.n	8002efe <UpdateChannelDisplay+0x5a>
        char hex[4];
        sprintf(hex, "%02X ", data[i]);
 8002ed2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	461a      	mov	r2, r3
 8002edc:	f107 030c 	add.w	r3, r7, #12
 8002ee0:	4929      	ldr	r1, [pc, #164]	@ (8002f88 <UpdateChannelDisplay+0xe4>)
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f006 fdf6 	bl	8009ad4 <siprintf>
        strcat(hexLine, hex);
 8002ee8:	f107 020c 	add.w	r2, r7, #12
 8002eec:	f107 0310 	add.w	r3, r7, #16
 8002ef0:	4611      	mov	r1, r2
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f006 fe59 	bl	8009baa <strcat>
    for (uint16_t i = 0; i < size && i < 8; i++) {  // Limit to 8 bytes
 8002ef8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002efa:	3301      	adds	r3, #1
 8002efc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8002efe:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8002f00:	88bb      	ldrh	r3, [r7, #4]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d202      	bcs.n	8002f0c <UpdateChannelDisplay+0x68>
 8002f06:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002f08:	2b07      	cmp	r3, #7
 8002f0a:	d9e2      	bls.n	8002ed2 <UpdateChannelDisplay+0x2e>
    }

    // Update this channel's buffer
    snprintf(displayBuffer[channel], sizeof(displayBuffer[channel]),
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	019b      	lsls	r3, r3, #6
 8002f10:	4a1e      	ldr	r2, [pc, #120]	@ (8002f8c <UpdateChannelDisplay+0xe8>)
 8002f12:	189c      	adds	r4, r3, r2
 8002f14:	79fb      	ldrb	r3, [r7, #7]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7ff ff22 	bl	8002d60 <MODBUS_ChannelToString>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	f107 0310 	add.w	r3, r7, #16
 8002f22:	9300      	str	r3, [sp, #0]
 8002f24:	4613      	mov	r3, r2
 8002f26:	4a1a      	ldr	r2, [pc, #104]	@ (8002f90 <UpdateChannelDisplay+0xec>)
 8002f28:	2140      	movs	r1, #64	@ 0x40
 8002f2a:	4620      	mov	r0, r4
 8002f2c:	f006 fd9e 	bl	8009a6c <sniprintf>
             "%s: %s", MODBUS_ChannelToString(channel), hexLine);

    // Draw all channels
    u8g2_ClearBuffer(&u8g2);
 8002f30:	4818      	ldr	r0, [pc, #96]	@ (8002f94 <UpdateChannelDisplay+0xf0>)
 8002f32:	f7fe f81e 	bl	8000f72 <u8g2_ClearBuffer>
    u8g2_SetFont(&u8g2, u8g2_font_tom_thumb_4x6_tr);  // Larger, more readable font
 8002f36:	4918      	ldr	r1, [pc, #96]	@ (8002f98 <UpdateChannelDisplay+0xf4>)
 8002f38:	4816      	ldr	r0, [pc, #88]	@ (8002f94 <UpdateChannelDisplay+0xf0>)
 8002f3a:	f7fe fecb 	bl	8001cd4 <u8g2_SetFont>

    for (int i = 0; i < MODBUS_CHANNEL_COUNT; i++) {
 8002f3e:	2300      	movs	r3, #0
 8002f40:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f42:	e016      	b.n	8002f72 <UpdateChannelDisplay+0xce>
        if (strlen(displayBuffer[i]) > 0) {
 8002f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f46:	019b      	lsls	r3, r3, #6
 8002f48:	4a10      	ldr	r2, [pc, #64]	@ (8002f8c <UpdateChannelDisplay+0xe8>)
 8002f4a:	4413      	add	r3, r2
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00c      	beq.n	8002f6c <UpdateChannelDisplay+0xc8>
            u8g2_DrawStr(&u8g2, 0, (i + 1) * 16, displayBuffer[i]);
 8002f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f54:	3301      	adds	r3, #1
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	011b      	lsls	r3, r3, #4
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f5e:	019b      	lsls	r3, r3, #6
 8002f60:	490a      	ldr	r1, [pc, #40]	@ (8002f8c <UpdateChannelDisplay+0xe8>)
 8002f62:	440b      	add	r3, r1
 8002f64:	2100      	movs	r1, #0
 8002f66:	480b      	ldr	r0, [pc, #44]	@ (8002f94 <UpdateChannelDisplay+0xf0>)
 8002f68:	f7fe fe12 	bl	8001b90 <u8g2_DrawStr>
    for (int i = 0; i < MODBUS_CHANNEL_COUNT; i++) {
 8002f6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f6e:	3301      	adds	r3, #1
 8002f70:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f74:	2b03      	cmp	r3, #3
 8002f76:	dde5      	ble.n	8002f44 <UpdateChannelDisplay+0xa0>
        }
    }

    u8g2_SendBuffer(&u8g2);
 8002f78:	4806      	ldr	r0, [pc, #24]	@ (8002f94 <UpdateChannelDisplay+0xf0>)
 8002f7a:	f7fe f86d 	bl	8001058 <u8g2_SendBuffer>
}
 8002f7e:	bf00      	nop
 8002f80:	373c      	adds	r7, #60	@ 0x3c
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd90      	pop	{r4, r7, pc}
 8002f86:	bf00      	nop
 8002f88:	0800bc10 	.word	0x0800bc10
 8002f8c:	200007b8 	.word	0x200007b8
 8002f90:	0800bc18 	.word	0x0800bc18
 8002f94:	200006c4 	.word	0x200006c4
 8002f98:	0800bc28 	.word	0x0800bc28

08002f9c <HAL_UARTEx_RxEventCallback>:
//        }
//    }
//}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef* huart, uint16_t Size)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	807b      	strh	r3, [r7, #2]
    for (int i = 0; i < MODBUS_CHANNEL_COUNT; i++) {
 8002fa8:	2300      	movs	r3, #0
 8002faa:	60fb      	str	r3, [r7, #12]
 8002fac:	e02d      	b.n	800300a <HAL_UARTEx_RxEventCallback+0x6e>
        if (huart == channels[i].huart) {
 8002fae:	491b      	ldr	r1, [pc, #108]	@ (800301c <HAL_UARTEx_RxEventCallback+0x80>)
 8002fb0:	68fa      	ldr	r2, [r7, #12]
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	00db      	lsls	r3, r3, #3
 8002fb6:	4413      	add	r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	440b      	add	r3, r1
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d11f      	bne.n	8003004 <HAL_UARTEx_RxEventCallback+0x68>
            // Store in circular buffer
            CircularBuffer_Write(&modbusBuffers[i], rs485DataMatrix[i], Size);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	011b      	lsls	r3, r3, #4
 8002fc8:	4a15      	ldr	r2, [pc, #84]	@ (8003020 <HAL_UARTEx_RxEventCallback+0x84>)
 8002fca:	1898      	adds	r0, r3, r2
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	4a14      	ldr	r2, [pc, #80]	@ (8003024 <HAL_UARTEx_RxEventCallback+0x88>)
 8002fd2:	4413      	add	r3, r2
 8002fd4:	887a      	ldrh	r2, [r7, #2]
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	f7ff fef0 	bl	8002dbc <CircularBuffer_Write>

            // Update display with received data using actual size
            UpdateChannelDisplay(i, rs485DataMatrix[i], Size);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	b2d8      	uxtb	r0, r3
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	00db      	lsls	r3, r3, #3
 8002fe4:	4a0f      	ldr	r2, [pc, #60]	@ (8003024 <HAL_UARTEx_RxEventCallback+0x88>)
 8002fe6:	4413      	add	r3, r2
 8002fe8:	887a      	ldrh	r2, [r7, #2]
 8002fea:	4619      	mov	r1, r3
 8002fec:	f7ff ff5a 	bl	8002ea4 <UpdateChannelDisplay>

            // Restart reception
            HAL_UARTEx_ReceiveToIdle_IT(huart, rs485DataMatrix[i], MODBUS_BUFFER_SIZE);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	00db      	lsls	r3, r3, #3
 8002ff4:	4a0b      	ldr	r2, [pc, #44]	@ (8003024 <HAL_UARTEx_RxEventCallback+0x88>)
 8002ff6:	4413      	add	r3, r2
 8002ff8:	2208      	movs	r2, #8
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f004 ff47 	bl	8007e90 <HAL_UARTEx_ReceiveToIdle_IT>
            break;
 8003002:	e006      	b.n	8003012 <HAL_UARTEx_RxEventCallback+0x76>
    for (int i = 0; i < MODBUS_CHANNEL_COUNT; i++) {
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	3301      	adds	r3, #1
 8003008:	60fb      	str	r3, [r7, #12]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2b03      	cmp	r3, #3
 800300e:	ddce      	ble.n	8002fae <HAL_UARTEx_RxEventCallback+0x12>
        }
    }
}
 8003010:	bf00      	nop
 8003012:	bf00      	nop
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	20000000 	.word	0x20000000
 8003020:	20000758 	.word	0x20000758
 8003024:	20000798 	.word	0x20000798

08003028 <Menu_Draw>:

    return newItem;
}

// Draw the current menu
void Menu_Draw(void) {
 8003028:	b580      	push	{r7, lr}
 800302a:	b086      	sub	sp, #24
 800302c:	af02      	add	r7, sp, #8
    u8g2_ClearBuffer(&u8g2);
 800302e:	482f      	ldr	r0, [pc, #188]	@ (80030ec <Menu_Draw+0xc4>)
 8003030:	f7fd ff9f 	bl	8000f72 <u8g2_ClearBuffer>

    // Draw title
    u8g2_SetFont(&u8g2, u8g2_font_wqy12_t_chinese3);
 8003034:	492e      	ldr	r1, [pc, #184]	@ (80030f0 <Menu_Draw+0xc8>)
 8003036:	482d      	ldr	r0, [pc, #180]	@ (80030ec <Menu_Draw+0xc4>)
 8003038:	f7fe fe4c 	bl	8001cd4 <u8g2_SetFont>
    if (currentMenuItem->parent) {
 800303c:	4b2d      	ldr	r3, [pc, #180]	@ (80030f4 <Menu_Draw+0xcc>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	691b      	ldr	r3, [r3, #16]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d009      	beq.n	800305a <Menu_Draw+0x32>
        u8g2_DrawStr(&u8g2, 0, 12, currentMenuItem->parent->text);
 8003046:	4b2b      	ldr	r3, [pc, #172]	@ (80030f4 <Menu_Draw+0xcc>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	691b      	ldr	r3, [r3, #16]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	220c      	movs	r2, #12
 8003050:	2100      	movs	r1, #0
 8003052:	4826      	ldr	r0, [pc, #152]	@ (80030ec <Menu_Draw+0xc4>)
 8003054:	f7fe fd9c 	bl	8001b90 <u8g2_DrawStr>
 8003058:	e007      	b.n	800306a <Menu_Draw+0x42>
    } else {
        u8g2_DrawStr(&u8g2, 0, 12, currentMenuItem->text);
 800305a:	4b26      	ldr	r3, [pc, #152]	@ (80030f4 <Menu_Draw+0xcc>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	220c      	movs	r2, #12
 8003062:	2100      	movs	r1, #0
 8003064:	4821      	ldr	r0, [pc, #132]	@ (80030ec <Menu_Draw+0xc4>)
 8003066:	f7fe fd93 	bl	8001b90 <u8g2_DrawStr>
    }

    // Draw menu items
    MenuItem* item = currentMenuItem->parent ? currentMenuItem->parent->child : currentMenuItem->child;
 800306a:	4b22      	ldr	r3, [pc, #136]	@ (80030f4 <Menu_Draw+0xcc>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d004      	beq.n	800307e <Menu_Draw+0x56>
 8003074:	4b1f      	ldr	r3, [pc, #124]	@ (80030f4 <Menu_Draw+0xcc>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	e002      	b.n	8003084 <Menu_Draw+0x5c>
 800307e:	4b1d      	ldr	r3, [pc, #116]	@ (80030f4 <Menu_Draw+0xcc>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	695b      	ldr	r3, [r3, #20]
 8003084:	60fb      	str	r3, [r7, #12]
    int y = 30;
 8003086:	231e      	movs	r3, #30
 8003088:	60bb      	str	r3, [r7, #8]
    int count = 0;
 800308a:	2300      	movs	r3, #0
 800308c:	607b      	str	r3, [r7, #4]

    while (item != NULL && count < 3) {
 800308e:	e020      	b.n	80030d2 <Menu_Draw+0xaa>
        if (item == currentMenuItem) {
 8003090:	4b18      	ldr	r3, [pc, #96]	@ (80030f4 <Menu_Draw+0xcc>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	68fa      	ldr	r2, [r7, #12]
 8003096:	429a      	cmp	r2, r3
 8003098:	d10a      	bne.n	80030b0 <Menu_Draw+0x88>
            // Draw selection indicator
            u8g2_DrawFrame(&u8g2, 0, y-12, 128, 15);
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	b29b      	uxth	r3, r3
 800309e:	3b0c      	subs	r3, #12
 80030a0:	b29a      	uxth	r2, r3
 80030a2:	230f      	movs	r3, #15
 80030a4:	9300      	str	r3, [sp, #0]
 80030a6:	2380      	movs	r3, #128	@ 0x80
 80030a8:	2100      	movs	r1, #0
 80030aa:	4810      	ldr	r0, [pc, #64]	@ (80030ec <Menu_Draw+0xc4>)
 80030ac:	f7fd ff04 	bl	8000eb8 <u8g2_DrawFrame>
        }
        u8g2_DrawStr(&u8g2, 4, y, item->text);
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2104      	movs	r1, #4
 80030ba:	480c      	ldr	r0, [pc, #48]	@ (80030ec <Menu_Draw+0xc4>)
 80030bc:	f7fe fd68 	bl	8001b90 <u8g2_DrawStr>
        item = item->next;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	60fb      	str	r3, [r7, #12]
        y += 16;
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	3310      	adds	r3, #16
 80030ca:	60bb      	str	r3, [r7, #8]
        count++;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	3301      	adds	r3, #1
 80030d0:	607b      	str	r3, [r7, #4]
    while (item != NULL && count < 3) {
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d002      	beq.n	80030de <Menu_Draw+0xb6>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2b02      	cmp	r3, #2
 80030dc:	ddd8      	ble.n	8003090 <Menu_Draw+0x68>
    }

    u8g2_SendBuffer(&u8g2);
 80030de:	4803      	ldr	r0, [pc, #12]	@ (80030ec <Menu_Draw+0xc4>)
 80030e0:	f7fd ffba 	bl	8001058 <u8g2_SendBuffer>
}
 80030e4:	bf00      	nop
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	200006c4 	.word	0x200006c4
 80030f0:	0800bef0 	.word	0x0800bef0
 80030f4:	200008b8 	.word	0x200008b8

080030f8 <Menu_Handler>:

// Handle button inputs
void Menu_Handler(uint16_t button) {
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	4603      	mov	r3, r0
 8003100:	80fb      	strh	r3, [r7, #6]
    if (menuState == MENU_STATE_NORMAL) {
 8003102:	4b2e      	ldr	r3, [pc, #184]	@ (80031bc <Menu_Handler+0xc4>)
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d153      	bne.n	80031b2 <Menu_Handler+0xba>
        switch (button) {
 800310a:	88fb      	ldrh	r3, [r7, #6]
 800310c:	2b03      	cmp	r3, #3
 800310e:	d850      	bhi.n	80031b2 <Menu_Handler+0xba>
 8003110:	a201      	add	r2, pc, #4	@ (adr r2, 8003118 <Menu_Handler+0x20>)
 8003112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003116:	bf00      	nop
 8003118:	0800315d 	.word	0x0800315d
 800311c:	08003129 	.word	0x08003129
 8003120:	08003143 	.word	0x08003143
 8003124:	0800318b 	.word	0x0800318b
            case BUTTON_UP:
                if (currentMenuItem->prev) {
 8003128:	4b25      	ldr	r3, [pc, #148]	@ (80031c0 <Menu_Handler+0xc8>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d038      	beq.n	80031a4 <Menu_Handler+0xac>
                    currentMenuItem = currentMenuItem->prev;
 8003132:	4b23      	ldr	r3, [pc, #140]	@ (80031c0 <Menu_Handler+0xc8>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	4a21      	ldr	r2, [pc, #132]	@ (80031c0 <Menu_Handler+0xc8>)
 800313a:	6013      	str	r3, [r2, #0]
                    Menu_Draw();
 800313c:	f7ff ff74 	bl	8003028 <Menu_Draw>
                }
                break;
 8003140:	e030      	b.n	80031a4 <Menu_Handler+0xac>

            case BUTTON_DOWN:
                if (currentMenuItem->next) {
 8003142:	4b1f      	ldr	r3, [pc, #124]	@ (80031c0 <Menu_Handler+0xc8>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d02d      	beq.n	80031a8 <Menu_Handler+0xb0>
                    currentMenuItem = currentMenuItem->next;
 800314c:	4b1c      	ldr	r3, [pc, #112]	@ (80031c0 <Menu_Handler+0xc8>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	4a1b      	ldr	r2, [pc, #108]	@ (80031c0 <Menu_Handler+0xc8>)
 8003154:	6013      	str	r3, [r2, #0]
                    Menu_Draw();
 8003156:	f7ff ff67 	bl	8003028 <Menu_Draw>
                }
                break;
 800315a:	e025      	b.n	80031a8 <Menu_Handler+0xb0>

            case BUTTON_ENTER:
                if (currentMenuItem->child) {
 800315c:	4b18      	ldr	r3, [pc, #96]	@ (80031c0 <Menu_Handler+0xc8>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	695b      	ldr	r3, [r3, #20]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d007      	beq.n	8003176 <Menu_Handler+0x7e>
                    currentMenuItem = currentMenuItem->child;
 8003166:	4b16      	ldr	r3, [pc, #88]	@ (80031c0 <Menu_Handler+0xc8>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	695b      	ldr	r3, [r3, #20]
 800316c:	4a14      	ldr	r2, [pc, #80]	@ (80031c0 <Menu_Handler+0xc8>)
 800316e:	6013      	str	r3, [r2, #0]
                    Menu_Draw();
 8003170:	f7ff ff5a 	bl	8003028 <Menu_Draw>
                } else if (currentMenuItem->handler) {
                    currentMenuItem->handler();
                }
                break;
 8003174:	e01a      	b.n	80031ac <Menu_Handler+0xb4>
                } else if (currentMenuItem->handler) {
 8003176:	4b12      	ldr	r3, [pc, #72]	@ (80031c0 <Menu_Handler+0xc8>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d015      	beq.n	80031ac <Menu_Handler+0xb4>
                    currentMenuItem->handler();
 8003180:	4b0f      	ldr	r3, [pc, #60]	@ (80031c0 <Menu_Handler+0xc8>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	4798      	blx	r3
                break;
 8003188:	e010      	b.n	80031ac <Menu_Handler+0xb4>

            case BUTTON_BACK:
                if (currentMenuItem->parent) {
 800318a:	4b0d      	ldr	r3, [pc, #52]	@ (80031c0 <Menu_Handler+0xc8>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	691b      	ldr	r3, [r3, #16]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00d      	beq.n	80031b0 <Menu_Handler+0xb8>
                    currentMenuItem = currentMenuItem->parent;
 8003194:	4b0a      	ldr	r3, [pc, #40]	@ (80031c0 <Menu_Handler+0xc8>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	4a09      	ldr	r2, [pc, #36]	@ (80031c0 <Menu_Handler+0xc8>)
 800319c:	6013      	str	r3, [r2, #0]
                    Menu_Draw();
 800319e:	f7ff ff43 	bl	8003028 <Menu_Draw>
                }
                break;
 80031a2:	e005      	b.n	80031b0 <Menu_Handler+0xb8>
                break;
 80031a4:	bf00      	nop
 80031a6:	e004      	b.n	80031b2 <Menu_Handler+0xba>
                break;
 80031a8:	bf00      	nop
 80031aa:	e002      	b.n	80031b2 <Menu_Handler+0xba>
                break;
 80031ac:	bf00      	nop
 80031ae:	e000      	b.n	80031b2 <Menu_Handler+0xba>
                break;
 80031b0:	bf00      	nop
        }
    }
}
 80031b2:	bf00      	nop
 80031b4:	3708      	adds	r7, #8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	200008bc 	.word	0x200008bc
 80031c0:	200008b8 	.word	0x200008b8

080031c4 <Push_ButtonHandler>:
extern const uint16_t DIP_SWITCH_PINS[];

const uint16_t BUTTON_PINS[] = {PUSH_BUTTON_01_Pin, PUSH_BUTTON_02_Pin, PUSH_BUTTON_03_Pin, PUSH_BUTTON_04_Pin};

void Push_ButtonHandler(uint16_t GPIO_Pin)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	4603      	mov	r3, r0
 80031cc:	80fb      	strh	r3, [r7, #6]
    currentTime = HAL_GetTick();
 80031ce:	f001 ffa3 	bl	8005118 <HAL_GetTick>
 80031d2:	4603      	mov	r3, r0
 80031d4:	4a13      	ldr	r2, [pc, #76]	@ (8003224 <Push_ButtonHandler+0x60>)
 80031d6:	6013      	str	r3, [r2, #0]

    for(int j = 0; j < 4; j++) {
 80031d8:	2300      	movs	r3, #0
 80031da:	60fb      	str	r3, [r7, #12]
 80031dc:	e01a      	b.n	8003214 <Push_ButtonHandler+0x50>
        if((GPIO_Pin == BUTTON_PINS[j]) && (currentTime - previousTime > 100)) {
 80031de:	4a12      	ldr	r2, [pc, #72]	@ (8003228 <Push_ButtonHandler+0x64>)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80031e6:	88fa      	ldrh	r2, [r7, #6]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d110      	bne.n	800320e <Push_ButtonHandler+0x4a>
 80031ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003224 <Push_ButtonHandler+0x60>)
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	4b0e      	ldr	r3, [pc, #56]	@ (800322c <Push_ButtonHandler+0x68>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	2b64      	cmp	r3, #100	@ 0x64
 80031f8:	d909      	bls.n	800320e <Push_ButtonHandler+0x4a>
        	Menu_Handler(j);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff ff7a 	bl	80030f8 <Menu_Handler>
//            LED_Toggle(j+1);  // Keep your existing LED toggle
            previousTime = currentTime;
 8003204:	4b07      	ldr	r3, [pc, #28]	@ (8003224 <Push_ButtonHandler+0x60>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a08      	ldr	r2, [pc, #32]	@ (800322c <Push_ButtonHandler+0x68>)
 800320a:	6013      	str	r3, [r2, #0]
            break;
 800320c:	e006      	b.n	800321c <Push_ButtonHandler+0x58>
    for(int j = 0; j < 4; j++) {
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	3301      	adds	r3, #1
 8003212:	60fb      	str	r3, [r7, #12]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2b03      	cmp	r3, #3
 8003218:	dde1      	ble.n	80031de <Push_ButtonHandler+0x1a>
        }
    }
}
 800321a:	bf00      	nop
 800321c:	bf00      	nop
 800321e:	3710      	adds	r7, #16
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	200008c0 	.word	0x200008c0
 8003228:	0800f474 	.word	0x0800f474
 800322c:	200008c4 	.word	0x200008c4

08003230 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003234:	4b17      	ldr	r3, [pc, #92]	@ (8003294 <MX_CAN1_Init+0x64>)
 8003236:	4a18      	ldr	r2, [pc, #96]	@ (8003298 <MX_CAN1_Init+0x68>)
 8003238:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 800323a:	4b16      	ldr	r3, [pc, #88]	@ (8003294 <MX_CAN1_Init+0x64>)
 800323c:	2209      	movs	r2, #9
 800323e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003240:	4b14      	ldr	r3, [pc, #80]	@ (8003294 <MX_CAN1_Init+0x64>)
 8003242:	2200      	movs	r2, #0
 8003244:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003246:	4b13      	ldr	r3, [pc, #76]	@ (8003294 <MX_CAN1_Init+0x64>)
 8003248:	2200      	movs	r2, #0
 800324a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 800324c:	4b11      	ldr	r3, [pc, #68]	@ (8003294 <MX_CAN1_Init+0x64>)
 800324e:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8003252:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8003254:	4b0f      	ldr	r3, [pc, #60]	@ (8003294 <MX_CAN1_Init+0x64>)
 8003256:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800325a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800325c:	4b0d      	ldr	r3, [pc, #52]	@ (8003294 <MX_CAN1_Init+0x64>)
 800325e:	2200      	movs	r2, #0
 8003260:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8003262:	4b0c      	ldr	r3, [pc, #48]	@ (8003294 <MX_CAN1_Init+0x64>)
 8003264:	2200      	movs	r2, #0
 8003266:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8003268:	4b0a      	ldr	r3, [pc, #40]	@ (8003294 <MX_CAN1_Init+0x64>)
 800326a:	2200      	movs	r2, #0
 800326c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800326e:	4b09      	ldr	r3, [pc, #36]	@ (8003294 <MX_CAN1_Init+0x64>)
 8003270:	2200      	movs	r2, #0
 8003272:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003274:	4b07      	ldr	r3, [pc, #28]	@ (8003294 <MX_CAN1_Init+0x64>)
 8003276:	2200      	movs	r2, #0
 8003278:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800327a:	4b06      	ldr	r3, [pc, #24]	@ (8003294 <MX_CAN1_Init+0x64>)
 800327c:	2200      	movs	r2, #0
 800327e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8003280:	4804      	ldr	r0, [pc, #16]	@ (8003294 <MX_CAN1_Init+0x64>)
 8003282:	f001 ff79 	bl	8005178 <HAL_CAN_Init>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800328c:	f001 f9cd 	bl	800462a <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8003290:	bf00      	nop
 8003292:	bd80      	pop	{r7, pc}
 8003294:	200008c8 	.word	0x200008c8
 8003298:	40006400 	.word	0x40006400

0800329c <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80032a0:	4b16      	ldr	r3, [pc, #88]	@ (80032fc <MX_CAN2_Init+0x60>)
 80032a2:	4a17      	ldr	r2, [pc, #92]	@ (8003300 <MX_CAN2_Init+0x64>)
 80032a4:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 80032a6:	4b15      	ldr	r3, [pc, #84]	@ (80032fc <MX_CAN2_Init+0x60>)
 80032a8:	2210      	movs	r2, #16
 80032aa:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80032ac:	4b13      	ldr	r3, [pc, #76]	@ (80032fc <MX_CAN2_Init+0x60>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80032b2:	4b12      	ldr	r3, [pc, #72]	@ (80032fc <MX_CAN2_Init+0x60>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 80032b8:	4b10      	ldr	r3, [pc, #64]	@ (80032fc <MX_CAN2_Init+0x60>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80032be:	4b0f      	ldr	r3, [pc, #60]	@ (80032fc <MX_CAN2_Init+0x60>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80032c4:	4b0d      	ldr	r3, [pc, #52]	@ (80032fc <MX_CAN2_Init+0x60>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80032ca:	4b0c      	ldr	r3, [pc, #48]	@ (80032fc <MX_CAN2_Init+0x60>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80032d0:	4b0a      	ldr	r3, [pc, #40]	@ (80032fc <MX_CAN2_Init+0x60>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80032d6:	4b09      	ldr	r3, [pc, #36]	@ (80032fc <MX_CAN2_Init+0x60>)
 80032d8:	2200      	movs	r2, #0
 80032da:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80032dc:	4b07      	ldr	r3, [pc, #28]	@ (80032fc <MX_CAN2_Init+0x60>)
 80032de:	2200      	movs	r2, #0
 80032e0:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80032e2:	4b06      	ldr	r3, [pc, #24]	@ (80032fc <MX_CAN2_Init+0x60>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80032e8:	4804      	ldr	r0, [pc, #16]	@ (80032fc <MX_CAN2_Init+0x60>)
 80032ea:	f001 ff45 	bl	8005178 <HAL_CAN_Init>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d001      	beq.n	80032f8 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 80032f4:	f001 f999 	bl	800462a <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80032f8:	bf00      	nop
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	200008f0 	.word	0x200008f0
 8003300:	40006800 	.word	0x40006800

08003304 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b08c      	sub	sp, #48	@ 0x30
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800330c:	f107 031c 	add.w	r3, r7, #28
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	605a      	str	r2, [r3, #4]
 8003316:	609a      	str	r2, [r3, #8]
 8003318:	60da      	str	r2, [r3, #12]
 800331a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a4a      	ldr	r2, [pc, #296]	@ (800344c <HAL_CAN_MspInit+0x148>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d145      	bne.n	80033b2 <HAL_CAN_MspInit+0xae>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003326:	4b4a      	ldr	r3, [pc, #296]	@ (8003450 <HAL_CAN_MspInit+0x14c>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	3301      	adds	r3, #1
 800332c:	4a48      	ldr	r2, [pc, #288]	@ (8003450 <HAL_CAN_MspInit+0x14c>)
 800332e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003330:	4b47      	ldr	r3, [pc, #284]	@ (8003450 <HAL_CAN_MspInit+0x14c>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2b01      	cmp	r3, #1
 8003336:	d10d      	bne.n	8003354 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003338:	2300      	movs	r3, #0
 800333a:	61bb      	str	r3, [r7, #24]
 800333c:	4b45      	ldr	r3, [pc, #276]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 800333e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003340:	4a44      	ldr	r2, [pc, #272]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 8003342:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003346:	6413      	str	r3, [r2, #64]	@ 0x40
 8003348:	4b42      	ldr	r3, [pc, #264]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 800334a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003350:	61bb      	str	r3, [r7, #24]
 8003352:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003354:	2300      	movs	r3, #0
 8003356:	617b      	str	r3, [r7, #20]
 8003358:	4b3e      	ldr	r3, [pc, #248]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 800335a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335c:	4a3d      	ldr	r2, [pc, #244]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 800335e:	f043 0308 	orr.w	r3, r3, #8
 8003362:	6313      	str	r3, [r2, #48]	@ 0x30
 8003364:	4b3b      	ldr	r3, [pc, #236]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 8003366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003368:	f003 0308 	and.w	r3, r3, #8
 800336c:	617b      	str	r3, [r7, #20]
 800336e:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003370:	2303      	movs	r3, #3
 8003372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003374:	2302      	movs	r3, #2
 8003376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003378:	2300      	movs	r3, #0
 800337a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800337c:	2303      	movs	r3, #3
 800337e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003380:	2309      	movs	r3, #9
 8003382:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003384:	f107 031c 	add.w	r3, r7, #28
 8003388:	4619      	mov	r1, r3
 800338a:	4833      	ldr	r0, [pc, #204]	@ (8003458 <HAL_CAN_MspInit+0x154>)
 800338c:	f002 fce4 	bl	8005d58 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8003390:	2200      	movs	r2, #0
 8003392:	2100      	movs	r1, #0
 8003394:	2014      	movs	r0, #20
 8003396:	f002 fc16 	bl	8005bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800339a:	2014      	movs	r0, #20
 800339c:	f002 fc2f 	bl	8005bfe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80033a0:	2200      	movs	r2, #0
 80033a2:	2100      	movs	r1, #0
 80033a4:	2015      	movs	r0, #21
 80033a6:	f002 fc0e 	bl	8005bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80033aa:	2015      	movs	r0, #21
 80033ac:	f002 fc27 	bl	8005bfe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 80033b0:	e048      	b.n	8003444 <HAL_CAN_MspInit+0x140>
  else if(canHandle->Instance==CAN2)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a29      	ldr	r2, [pc, #164]	@ (800345c <HAL_CAN_MspInit+0x158>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d143      	bne.n	8003444 <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80033bc:	2300      	movs	r3, #0
 80033be:	613b      	str	r3, [r7, #16]
 80033c0:	4b24      	ldr	r3, [pc, #144]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 80033c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c4:	4a23      	ldr	r2, [pc, #140]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 80033c6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80033ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80033cc:	4b21      	ldr	r3, [pc, #132]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 80033ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80033d4:	613b      	str	r3, [r7, #16]
 80033d6:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80033d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003450 <HAL_CAN_MspInit+0x14c>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	3301      	adds	r3, #1
 80033de:	4a1c      	ldr	r2, [pc, #112]	@ (8003450 <HAL_CAN_MspInit+0x14c>)
 80033e0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80033e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003450 <HAL_CAN_MspInit+0x14c>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d10d      	bne.n	8003406 <HAL_CAN_MspInit+0x102>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80033ea:	2300      	movs	r3, #0
 80033ec:	60fb      	str	r3, [r7, #12]
 80033ee:	4b19      	ldr	r3, [pc, #100]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 80033f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f2:	4a18      	ldr	r2, [pc, #96]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 80033f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80033f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80033fa:	4b16      	ldr	r3, [pc, #88]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 80033fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003402:	60fb      	str	r3, [r7, #12]
 8003404:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003406:	2300      	movs	r3, #0
 8003408:	60bb      	str	r3, [r7, #8]
 800340a:	4b12      	ldr	r3, [pc, #72]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 800340c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340e:	4a11      	ldr	r2, [pc, #68]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 8003410:	f043 0302 	orr.w	r3, r3, #2
 8003414:	6313      	str	r3, [r2, #48]	@ 0x30
 8003416:	4b0f      	ldr	r3, [pc, #60]	@ (8003454 <HAL_CAN_MspInit+0x150>)
 8003418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341a:	f003 0302 	and.w	r3, r3, #2
 800341e:	60bb      	str	r3, [r7, #8]
 8003420:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003422:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003426:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003428:	2302      	movs	r3, #2
 800342a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800342c:	2300      	movs	r3, #0
 800342e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003430:	2303      	movs	r3, #3
 8003432:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8003434:	2309      	movs	r3, #9
 8003436:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003438:	f107 031c 	add.w	r3, r7, #28
 800343c:	4619      	mov	r1, r3
 800343e:	4808      	ldr	r0, [pc, #32]	@ (8003460 <HAL_CAN_MspInit+0x15c>)
 8003440:	f002 fc8a 	bl	8005d58 <HAL_GPIO_Init>
}
 8003444:	bf00      	nop
 8003446:	3730      	adds	r7, #48	@ 0x30
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}
 800344c:	40006400 	.word	0x40006400
 8003450:	20000918 	.word	0x20000918
 8003454:	40023800 	.word	0x40023800
 8003458:	40020c00 	.word	0x40020c00
 800345c:	40006800 	.word	0x40006800
 8003460:	40020400 	.word	0x40020400

08003464 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8003468:	2200      	movs	r2, #0
 800346a:	2108      	movs	r1, #8
 800346c:	4803      	ldr	r0, [pc, #12]	@ (800347c <SELECT+0x18>)
 800346e:	f002 fe1f 	bl	80060b0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8003472:	2001      	movs	r0, #1
 8003474:	f001 fe5c 	bl	8005130 <HAL_Delay>
}
 8003478:	bf00      	nop
 800347a:	bd80      	pop	{r7, pc}
 800347c:	40020c00 	.word	0x40020c00

08003480 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8003484:	2201      	movs	r2, #1
 8003486:	2108      	movs	r1, #8
 8003488:	4803      	ldr	r0, [pc, #12]	@ (8003498 <DESELECT+0x18>)
 800348a:	f002 fe11 	bl	80060b0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800348e:	2001      	movs	r0, #1
 8003490:	f001 fe4e 	bl	8005130 <HAL_Delay>
}
 8003494:	bf00      	nop
 8003496:	bd80      	pop	{r7, pc}
 8003498:	40020c00 	.word	0x40020c00

0800349c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	4603      	mov	r3, r0
 80034a4:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80034a6:	bf00      	nop
 80034a8:	4b08      	ldr	r3, [pc, #32]	@ (80034cc <SPI_TxByte+0x30>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d1f8      	bne.n	80034a8 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80034b6:	1df9      	adds	r1, r7, #7
 80034b8:	2364      	movs	r3, #100	@ 0x64
 80034ba:	2201      	movs	r2, #1
 80034bc:	4803      	ldr	r0, [pc, #12]	@ (80034cc <SPI_TxByte+0x30>)
 80034be:	f003 fce4 	bl	8006e8a <HAL_SPI_Transmit>
}
 80034c2:	bf00      	nop
 80034c4:	3708      	adds	r7, #8
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	20000a1c 	.word	0x20000a1c

080034d0 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	460b      	mov	r3, r1
 80034da:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80034dc:	bf00      	nop
 80034de:	4b08      	ldr	r3, [pc, #32]	@ (8003500 <SPI_TxBuffer+0x30>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f003 0302 	and.w	r3, r3, #2
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d1f8      	bne.n	80034de <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80034ec:	887a      	ldrh	r2, [r7, #2]
 80034ee:	2364      	movs	r3, #100	@ 0x64
 80034f0:	6879      	ldr	r1, [r7, #4]
 80034f2:	4803      	ldr	r0, [pc, #12]	@ (8003500 <SPI_TxBuffer+0x30>)
 80034f4:	f003 fcc9 	bl	8006e8a <HAL_SPI_Transmit>
}
 80034f8:	bf00      	nop
 80034fa:	3708      	adds	r7, #8
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	20000a1c 	.word	0x20000a1c

08003504 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800350a:	23ff      	movs	r3, #255	@ 0xff
 800350c:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800350e:	bf00      	nop
 8003510:	4b09      	ldr	r3, [pc, #36]	@ (8003538 <SPI_RxByte+0x34>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b02      	cmp	r3, #2
 800351c:	d1f8      	bne.n	8003510 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800351e:	1dba      	adds	r2, r7, #6
 8003520:	1df9      	adds	r1, r7, #7
 8003522:	2364      	movs	r3, #100	@ 0x64
 8003524:	9300      	str	r3, [sp, #0]
 8003526:	2301      	movs	r3, #1
 8003528:	4803      	ldr	r0, [pc, #12]	@ (8003538 <SPI_RxByte+0x34>)
 800352a:	f003 fdf2 	bl	8007112 <HAL_SPI_TransmitReceive>

	return data;
 800352e:	79bb      	ldrb	r3, [r7, #6]
}
 8003530:	4618      	mov	r0, r3
 8003532:	3708      	adds	r7, #8
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	20000a1c 	.word	0x20000a1c

0800353c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8003544:	f7ff ffde 	bl	8003504 <SPI_RxByte>
 8003548:	4603      	mov	r3, r0
 800354a:	461a      	mov	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	701a      	strb	r2, [r3, #0]
}
 8003550:	bf00      	nop
 8003552:	3708      	adds	r7, #8
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
    uint8_t res;
    uint16_t retry_count = 0;
 800355e:	2300      	movs	r3, #0
 8003560:	80fb      	strh	r3, [r7, #6]

    Timer2 = 500;  // 500ms timeout
 8003562:	4b1c      	ldr	r3, [pc, #112]	@ (80035d4 <SD_ReadyWait+0x7c>)
 8003564:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003568:	801a      	strh	r2, [r3, #0]

    do {
        res = SPI_RxByte();
 800356a:	f7ff ffcb 	bl	8003504 <SPI_RxByte>
 800356e:	4603      	mov	r3, r0
 8003570:	717b      	strb	r3, [r7, #5]
        retry_count++;
 8003572:	88fb      	ldrh	r3, [r7, #6]
 8003574:	3301      	adds	r3, #1
 8003576:	80fb      	strh	r3, [r7, #6]

        /* Visual feedback every 100 attempts */
        if ((retry_count % 100) == 0) {
 8003578:	88fb      	ldrh	r3, [r7, #6]
 800357a:	4a17      	ldr	r2, [pc, #92]	@ (80035d8 <SD_ReadyWait+0x80>)
 800357c:	fba2 1203 	umull	r1, r2, r2, r3
 8003580:	0952      	lsrs	r2, r2, #5
 8003582:	2164      	movs	r1, #100	@ 0x64
 8003584:	fb01 f202 	mul.w	r2, r1, r2
 8003588:	1a9b      	subs	r3, r3, r2
 800358a:	b29b      	uxth	r3, r3
 800358c:	2b00      	cmp	r3, #0
 800358e:	d102      	bne.n	8003596 <SD_ReadyWait+0x3e>
            LED_Toggle(9);
 8003590:	2009      	movs	r0, #9
 8003592:	f7ff fbc5 	bl	8002d20 <LED_Toggle>
        }

        /* Safety break after too many retries */
        if (retry_count >= 5000) {
 8003596:	88fb      	ldrh	r3, [r7, #6]
 8003598:	f241 3287 	movw	r2, #4999	@ 0x1387
 800359c:	4293      	cmp	r3, r2
 800359e:	d90b      	bls.n	80035b8 <SD_ReadyWait+0x60>
            Stat |= STA_NOINIT;  // Mark card as uninitialized
 80035a0:	4b0e      	ldr	r3, [pc, #56]	@ (80035dc <SD_ReadyWait+0x84>)
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	f043 0301 	orr.w	r3, r3, #1
 80035aa:	b2da      	uxtb	r2, r3
 80035ac:	4b0b      	ldr	r3, [pc, #44]	@ (80035dc <SD_ReadyWait+0x84>)
 80035ae:	701a      	strb	r2, [r3, #0]
            SD_PowerOff();       // Power off SD card
 80035b0:	f000 f858 	bl	8003664 <SD_PowerOff>
            return 0;
 80035b4:	2300      	movs	r3, #0
 80035b6:	e008      	b.n	80035ca <SD_ReadyWait+0x72>
        }
    } while ((res != 0xFF) && Timer2);
 80035b8:	797b      	ldrb	r3, [r7, #5]
 80035ba:	2bff      	cmp	r3, #255	@ 0xff
 80035bc:	d004      	beq.n	80035c8 <SD_ReadyWait+0x70>
 80035be:	4b05      	ldr	r3, [pc, #20]	@ (80035d4 <SD_ReadyWait+0x7c>)
 80035c0:	881b      	ldrh	r3, [r3, #0]
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1d0      	bne.n	800356a <SD_ReadyWait+0x12>

    return res;
 80035c8:	797b      	ldrb	r3, [r7, #5]
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	20000ad0 	.word	0x20000ad0
 80035d8:	51eb851f 	.word	0x51eb851f
 80035dc:	20000090 	.word	0x20000090

080035e0 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80035e6:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80035ea:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80035ec:	f7ff ff48 	bl	8003480 <DESELECT>
	for(int i = 0; i < 10; i++)
 80035f0:	2300      	movs	r3, #0
 80035f2:	60bb      	str	r3, [r7, #8]
 80035f4:	e005      	b.n	8003602 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80035f6:	20ff      	movs	r0, #255	@ 0xff
 80035f8:	f7ff ff50 	bl	800349c <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	3301      	adds	r3, #1
 8003600:	60bb      	str	r3, [r7, #8]
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	2b09      	cmp	r3, #9
 8003606:	ddf6      	ble.n	80035f6 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8003608:	f7ff ff2c 	bl	8003464 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 800360c:	2340      	movs	r3, #64	@ 0x40
 800360e:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8003610:	2300      	movs	r3, #0
 8003612:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8003614:	2300      	movs	r3, #0
 8003616:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8003618:	2300      	movs	r3, #0
 800361a:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 800361c:	2300      	movs	r3, #0
 800361e:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8003620:	2395      	movs	r3, #149	@ 0x95
 8003622:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8003624:	463b      	mov	r3, r7
 8003626:	2106      	movs	r1, #6
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff ff51 	bl	80034d0 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800362e:	e002      	b.n	8003636 <SD_PowerOn+0x56>
	{
		cnt--;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	3b01      	subs	r3, #1
 8003634:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8003636:	f7ff ff65 	bl	8003504 <SPI_RxByte>
 800363a:	4603      	mov	r3, r0
 800363c:	2b01      	cmp	r3, #1
 800363e:	d002      	beq.n	8003646 <SD_PowerOn+0x66>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d1f4      	bne.n	8003630 <SD_PowerOn+0x50>
	}

	DESELECT();
 8003646:	f7ff ff1b 	bl	8003480 <DESELECT>
	SPI_TxByte(0XFF);
 800364a:	20ff      	movs	r0, #255	@ 0xff
 800364c:	f7ff ff26 	bl	800349c <SPI_TxByte>

	PowerFlag = 1;
 8003650:	4b03      	ldr	r3, [pc, #12]	@ (8003660 <SD_PowerOn+0x80>)
 8003652:	2201      	movs	r2, #1
 8003654:	701a      	strb	r2, [r3, #0]
}
 8003656:	bf00      	nop
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	2000091d 	.word	0x2000091d

08003664 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8003668:	4b03      	ldr	r3, [pc, #12]	@ (8003678 <SD_PowerOff+0x14>)
 800366a:	2200      	movs	r2, #0
 800366c:	701a      	strb	r2, [r3, #0]
}
 800366e:	bf00      	nop
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr
 8003678:	2000091d 	.word	0x2000091d

0800367c <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 800367c:	b480      	push	{r7}
 800367e:	af00      	add	r7, sp, #0
	return PowerFlag;
 8003680:	4b03      	ldr	r3, [pc, #12]	@ (8003690 <SD_CheckPower+0x14>)
 8003682:	781b      	ldrb	r3, [r3, #0]
}
 8003684:	4618      	mov	r0, r3
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	2000091d 	.word	0x2000091d

08003694 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800369e:	4b14      	ldr	r3, [pc, #80]	@ (80036f0 <SD_RxDataBlock+0x5c>)
 80036a0:	22c8      	movs	r2, #200	@ 0xc8
 80036a2:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 80036a4:	f7ff ff2e 	bl	8003504 <SPI_RxByte>
 80036a8:	4603      	mov	r3, r0
 80036aa:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 80036ac:	7bfb      	ldrb	r3, [r7, #15]
 80036ae:	2bff      	cmp	r3, #255	@ 0xff
 80036b0:	d104      	bne.n	80036bc <SD_RxDataBlock+0x28>
 80036b2:	4b0f      	ldr	r3, [pc, #60]	@ (80036f0 <SD_RxDataBlock+0x5c>)
 80036b4:	881b      	ldrh	r3, [r3, #0]
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1f3      	bne.n	80036a4 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 80036bc:	7bfb      	ldrb	r3, [r7, #15]
 80036be:	2bfe      	cmp	r3, #254	@ 0xfe
 80036c0:	d001      	beq.n	80036c6 <SD_RxDataBlock+0x32>
 80036c2:	2300      	movs	r3, #0
 80036c4:	e00f      	b.n	80036e6 <SD_RxDataBlock+0x52>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	1c5a      	adds	r2, r3, #1
 80036ca:	607a      	str	r2, [r7, #4]
 80036cc:	4618      	mov	r0, r3
 80036ce:	f7ff ff35 	bl	800353c <SPI_RxBytePtr>
	} while(len--);
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	1e5a      	subs	r2, r3, #1
 80036d6:	603a      	str	r2, [r7, #0]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d1f4      	bne.n	80036c6 <SD_RxDataBlock+0x32>

	/* discard CRC */
	SPI_RxByte();
 80036dc:	f7ff ff12 	bl	8003504 <SPI_RxByte>
	SPI_RxByte();
 80036e0:	f7ff ff10 	bl	8003504 <SPI_RxByte>

	return TRUE;
 80036e4:	2301      	movs	r3, #1
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3710      	adds	r7, #16
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	20000ace 	.word	0x20000ace

080036f4 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	460b      	mov	r3, r1
 80036fe:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8003700:	2300      	movs	r3, #0
 8003702:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8003704:	f7ff ff28 	bl	8003558 <SD_ReadyWait>
 8003708:	4603      	mov	r3, r0
 800370a:	2bff      	cmp	r3, #255	@ 0xff
 800370c:	d001      	beq.n	8003712 <SD_TxDataBlock+0x1e>
 800370e:	2300      	movs	r3, #0
 8003710:	e02f      	b.n	8003772 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 8003712:	78fb      	ldrb	r3, [r7, #3]
 8003714:	4618      	mov	r0, r3
 8003716:	f7ff fec1 	bl	800349c <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 800371a:	78fb      	ldrb	r3, [r7, #3]
 800371c:	2bfd      	cmp	r3, #253	@ 0xfd
 800371e:	d020      	beq.n	8003762 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8003720:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f7ff fed3 	bl	80034d0 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 800372a:	f7ff feeb 	bl	8003504 <SPI_RxByte>
		SPI_RxByte();
 800372e:	f7ff fee9 	bl	8003504 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8003732:	e00b      	b.n	800374c <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8003734:	f7ff fee6 	bl	8003504 <SPI_RxByte>
 8003738:	4603      	mov	r3, r0
 800373a:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 800373c:	7bfb      	ldrb	r3, [r7, #15]
 800373e:	f003 031f 	and.w	r3, r3, #31
 8003742:	2b05      	cmp	r3, #5
 8003744:	d006      	beq.n	8003754 <SD_TxDataBlock+0x60>
			i++;
 8003746:	7bbb      	ldrb	r3, [r7, #14]
 8003748:	3301      	adds	r3, #1
 800374a:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 800374c:	7bbb      	ldrb	r3, [r7, #14]
 800374e:	2b40      	cmp	r3, #64	@ 0x40
 8003750:	d9f0      	bls.n	8003734 <SD_TxDataBlock+0x40>
 8003752:	e000      	b.n	8003756 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8003754:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8003756:	bf00      	nop
 8003758:	f7ff fed4 	bl	8003504 <SPI_RxByte>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d0fa      	beq.n	8003758 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8003762:	7bfb      	ldrb	r3, [r7, #15]
 8003764:	f003 031f 	and.w	r3, r3, #31
 8003768:	2b05      	cmp	r3, #5
 800376a:	d101      	bne.n	8003770 <SD_TxDataBlock+0x7c>
 800376c:	2301      	movs	r3, #1
 800376e:	e000      	b.n	8003772 <SD_TxDataBlock+0x7e>

	return FALSE;
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	3710      	adds	r7, #16
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}

0800377a <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800377a:	b580      	push	{r7, lr}
 800377c:	b084      	sub	sp, #16
 800377e:	af00      	add	r7, sp, #0
 8003780:	4603      	mov	r3, r0
 8003782:	6039      	str	r1, [r7, #0]
 8003784:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8003786:	f7ff fee7 	bl	8003558 <SD_ReadyWait>
 800378a:	4603      	mov	r3, r0
 800378c:	2bff      	cmp	r3, #255	@ 0xff
 800378e:	d001      	beq.n	8003794 <SD_SendCmd+0x1a>
 8003790:	23ff      	movs	r3, #255	@ 0xff
 8003792:	e042      	b.n	800381a <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8003794:	79fb      	ldrb	r3, [r7, #7]
 8003796:	4618      	mov	r0, r3
 8003798:	f7ff fe80 	bl	800349c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	0e1b      	lsrs	r3, r3, #24
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7ff fe7a 	bl	800349c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	0c1b      	lsrs	r3, r3, #16
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7ff fe74 	bl	800349c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	0a1b      	lsrs	r3, r3, #8
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	4618      	mov	r0, r3
 80037bc:	f7ff fe6e 	bl	800349c <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	4618      	mov	r0, r3
 80037c6:	f7ff fe69 	bl	800349c <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80037ca:	79fb      	ldrb	r3, [r7, #7]
 80037cc:	2b40      	cmp	r3, #64	@ 0x40
 80037ce:	d102      	bne.n	80037d6 <SD_SendCmd+0x5c>
 80037d0:	2395      	movs	r3, #149	@ 0x95
 80037d2:	73fb      	strb	r3, [r7, #15]
 80037d4:	e007      	b.n	80037e6 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 80037d6:	79fb      	ldrb	r3, [r7, #7]
 80037d8:	2b48      	cmp	r3, #72	@ 0x48
 80037da:	d102      	bne.n	80037e2 <SD_SendCmd+0x68>
 80037dc:	2387      	movs	r3, #135	@ 0x87
 80037de:	73fb      	strb	r3, [r7, #15]
 80037e0:	e001      	b.n	80037e6 <SD_SendCmd+0x6c>
	else crc = 1;
 80037e2:	2301      	movs	r3, #1
 80037e4:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80037e6:	7bfb      	ldrb	r3, [r7, #15]
 80037e8:	4618      	mov	r0, r3
 80037ea:	f7ff fe57 	bl	800349c <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80037ee:	79fb      	ldrb	r3, [r7, #7]
 80037f0:	2b4c      	cmp	r3, #76	@ 0x4c
 80037f2:	d101      	bne.n	80037f8 <SD_SendCmd+0x7e>
 80037f4:	f7ff fe86 	bl	8003504 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80037f8:	230a      	movs	r3, #10
 80037fa:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80037fc:	f7ff fe82 	bl	8003504 <SPI_RxByte>
 8003800:	4603      	mov	r3, r0
 8003802:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8003804:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8003808:	2b00      	cmp	r3, #0
 800380a:	da05      	bge.n	8003818 <SD_SendCmd+0x9e>
 800380c:	7bbb      	ldrb	r3, [r7, #14]
 800380e:	3b01      	subs	r3, #1
 8003810:	73bb      	strb	r3, [r7, #14]
 8003812:	7bbb      	ldrb	r3, [r7, #14]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d1f1      	bne.n	80037fc <SD_SendCmd+0x82>

	return res;
 8003818:	7b7b      	ldrb	r3, [r7, #13]
}
 800381a:	4618      	mov	r0, r3
 800381c:	3710      	adds	r7, #16
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
	...

08003824 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8003824:	b590      	push	{r4, r7, lr}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	4603      	mov	r3, r0
 800382c:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800382e:	79fb      	ldrb	r3, [r7, #7]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d001      	beq.n	8003838 <SD_disk_initialize+0x14>
 8003834:	2301      	movs	r3, #1
 8003836:	e0d6      	b.n	80039e6 <SD_disk_initialize+0x1c2>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8003838:	4b6d      	ldr	r3, [pc, #436]	@ (80039f0 <SD_disk_initialize+0x1cc>)
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	b2db      	uxtb	r3, r3
 800383e:	f003 0302 	and.w	r3, r3, #2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <SD_disk_initialize+0x2a>
 8003846:	4b6a      	ldr	r3, [pc, #424]	@ (80039f0 <SD_disk_initialize+0x1cc>)
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	b2db      	uxtb	r3, r3
 800384c:	e0cb      	b.n	80039e6 <SD_disk_initialize+0x1c2>

	/* power on */
	SD_PowerOn();
 800384e:	f7ff fec7 	bl	80035e0 <SD_PowerOn>

	/* slave select */
	SELECT();
 8003852:	f7ff fe07 	bl	8003464 <SELECT>

	/* check disk type */
	type = 0;
 8003856:	2300      	movs	r3, #0
 8003858:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 800385a:	2100      	movs	r1, #0
 800385c:	2040      	movs	r0, #64	@ 0x40
 800385e:	f7ff ff8c 	bl	800377a <SD_SendCmd>
 8003862:	4603      	mov	r3, r0
 8003864:	2b01      	cmp	r3, #1
 8003866:	f040 80a6 	bne.w	80039b6 <SD_disk_initialize+0x192>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800386a:	4b62      	ldr	r3, [pc, #392]	@ (80039f4 <SD_disk_initialize+0x1d0>)
 800386c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003870:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8003872:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8003876:	2048      	movs	r0, #72	@ 0x48
 8003878:	f7ff ff7f 	bl	800377a <SD_SendCmd>
 800387c:	4603      	mov	r3, r0
 800387e:	2b01      	cmp	r3, #1
 8003880:	d158      	bne.n	8003934 <SD_disk_initialize+0x110>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8003882:	2300      	movs	r3, #0
 8003884:	73fb      	strb	r3, [r7, #15]
 8003886:	e00c      	b.n	80038a2 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8003888:	7bfc      	ldrb	r4, [r7, #15]
 800388a:	f7ff fe3b 	bl	8003504 <SPI_RxByte>
 800388e:	4603      	mov	r3, r0
 8003890:	461a      	mov	r2, r3
 8003892:	f104 0310 	add.w	r3, r4, #16
 8003896:	443b      	add	r3, r7
 8003898:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 800389c:	7bfb      	ldrb	r3, [r7, #15]
 800389e:	3301      	adds	r3, #1
 80038a0:	73fb      	strb	r3, [r7, #15]
 80038a2:	7bfb      	ldrb	r3, [r7, #15]
 80038a4:	2b03      	cmp	r3, #3
 80038a6:	d9ef      	bls.n	8003888 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80038a8:	7abb      	ldrb	r3, [r7, #10]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	f040 8083 	bne.w	80039b6 <SD_disk_initialize+0x192>
 80038b0:	7afb      	ldrb	r3, [r7, #11]
 80038b2:	2baa      	cmp	r3, #170	@ 0xaa
 80038b4:	d17f      	bne.n	80039b6 <SD_disk_initialize+0x192>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80038b6:	2100      	movs	r1, #0
 80038b8:	2077      	movs	r0, #119	@ 0x77
 80038ba:	f7ff ff5e 	bl	800377a <SD_SendCmd>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d807      	bhi.n	80038d4 <SD_disk_initialize+0xb0>
 80038c4:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80038c8:	2069      	movs	r0, #105	@ 0x69
 80038ca:	f7ff ff56 	bl	800377a <SD_SendCmd>
 80038ce:	4603      	mov	r3, r0
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d005      	beq.n	80038e0 <SD_disk_initialize+0xbc>
				} while (Timer1);
 80038d4:	4b47      	ldr	r3, [pc, #284]	@ (80039f4 <SD_disk_initialize+0x1d0>)
 80038d6:	881b      	ldrh	r3, [r3, #0]
 80038d8:	b29b      	uxth	r3, r3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1eb      	bne.n	80038b6 <SD_disk_initialize+0x92>
 80038de:	e000      	b.n	80038e2 <SD_disk_initialize+0xbe>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80038e0:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80038e2:	4b44      	ldr	r3, [pc, #272]	@ (80039f4 <SD_disk_initialize+0x1d0>)
 80038e4:	881b      	ldrh	r3, [r3, #0]
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d064      	beq.n	80039b6 <SD_disk_initialize+0x192>
 80038ec:	2100      	movs	r1, #0
 80038ee:	207a      	movs	r0, #122	@ 0x7a
 80038f0:	f7ff ff43 	bl	800377a <SD_SendCmd>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d15d      	bne.n	80039b6 <SD_disk_initialize+0x192>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80038fa:	2300      	movs	r3, #0
 80038fc:	73fb      	strb	r3, [r7, #15]
 80038fe:	e00c      	b.n	800391a <SD_disk_initialize+0xf6>
					{
						ocr[n] = SPI_RxByte();
 8003900:	7bfc      	ldrb	r4, [r7, #15]
 8003902:	f7ff fdff 	bl	8003504 <SPI_RxByte>
 8003906:	4603      	mov	r3, r0
 8003908:	461a      	mov	r2, r3
 800390a:	f104 0310 	add.w	r3, r4, #16
 800390e:	443b      	add	r3, r7
 8003910:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8003914:	7bfb      	ldrb	r3, [r7, #15]
 8003916:	3301      	adds	r3, #1
 8003918:	73fb      	strb	r3, [r7, #15]
 800391a:	7bfb      	ldrb	r3, [r7, #15]
 800391c:	2b03      	cmp	r3, #3
 800391e:	d9ef      	bls.n	8003900 <SD_disk_initialize+0xdc>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8003920:	7a3b      	ldrb	r3, [r7, #8]
 8003922:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <SD_disk_initialize+0x10a>
 800392a:	230c      	movs	r3, #12
 800392c:	e000      	b.n	8003930 <SD_disk_initialize+0x10c>
 800392e:	2304      	movs	r3, #4
 8003930:	73bb      	strb	r3, [r7, #14]
 8003932:	e040      	b.n	80039b6 <SD_disk_initialize+0x192>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8003934:	2100      	movs	r1, #0
 8003936:	2077      	movs	r0, #119	@ 0x77
 8003938:	f7ff ff1f 	bl	800377a <SD_SendCmd>
 800393c:	4603      	mov	r3, r0
 800393e:	2b01      	cmp	r3, #1
 8003940:	d808      	bhi.n	8003954 <SD_disk_initialize+0x130>
 8003942:	2100      	movs	r1, #0
 8003944:	2069      	movs	r0, #105	@ 0x69
 8003946:	f7ff ff18 	bl	800377a <SD_SendCmd>
 800394a:	4603      	mov	r3, r0
 800394c:	2b01      	cmp	r3, #1
 800394e:	d801      	bhi.n	8003954 <SD_disk_initialize+0x130>
 8003950:	2302      	movs	r3, #2
 8003952:	e000      	b.n	8003956 <SD_disk_initialize+0x132>
 8003954:	2301      	movs	r3, #1
 8003956:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8003958:	7bbb      	ldrb	r3, [r7, #14]
 800395a:	2b02      	cmp	r3, #2
 800395c:	d10e      	bne.n	800397c <SD_disk_initialize+0x158>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 800395e:	2100      	movs	r1, #0
 8003960:	2077      	movs	r0, #119	@ 0x77
 8003962:	f7ff ff0a 	bl	800377a <SD_SendCmd>
 8003966:	4603      	mov	r3, r0
 8003968:	2b01      	cmp	r3, #1
 800396a:	d80e      	bhi.n	800398a <SD_disk_initialize+0x166>
 800396c:	2100      	movs	r1, #0
 800396e:	2069      	movs	r0, #105	@ 0x69
 8003970:	f7ff ff03 	bl	800377a <SD_SendCmd>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d107      	bne.n	800398a <SD_disk_initialize+0x166>
 800397a:	e00d      	b.n	8003998 <SD_disk_initialize+0x174>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800397c:	2100      	movs	r1, #0
 800397e:	2041      	movs	r0, #65	@ 0x41
 8003980:	f7ff fefb 	bl	800377a <SD_SendCmd>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d005      	beq.n	8003996 <SD_disk_initialize+0x172>
				}

			} while (Timer1);
 800398a:	4b1a      	ldr	r3, [pc, #104]	@ (80039f4 <SD_disk_initialize+0x1d0>)
 800398c:	881b      	ldrh	r3, [r3, #0]
 800398e:	b29b      	uxth	r3, r3
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1e1      	bne.n	8003958 <SD_disk_initialize+0x134>
 8003994:	e000      	b.n	8003998 <SD_disk_initialize+0x174>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8003996:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8003998:	4b16      	ldr	r3, [pc, #88]	@ (80039f4 <SD_disk_initialize+0x1d0>)
 800399a:	881b      	ldrh	r3, [r3, #0]
 800399c:	b29b      	uxth	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d007      	beq.n	80039b2 <SD_disk_initialize+0x18e>
 80039a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80039a6:	2050      	movs	r0, #80	@ 0x50
 80039a8:	f7ff fee7 	bl	800377a <SD_SendCmd>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <SD_disk_initialize+0x192>
 80039b2:	2300      	movs	r3, #0
 80039b4:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 80039b6:	4a10      	ldr	r2, [pc, #64]	@ (80039f8 <SD_disk_initialize+0x1d4>)
 80039b8:	7bbb      	ldrb	r3, [r7, #14]
 80039ba:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 80039bc:	f7ff fd60 	bl	8003480 <DESELECT>
	SPI_RxByte();
 80039c0:	f7ff fda0 	bl	8003504 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 80039c4:	7bbb      	ldrb	r3, [r7, #14]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d008      	beq.n	80039dc <SD_disk_initialize+0x1b8>
	{
		Stat &= ~STA_NOINIT;
 80039ca:	4b09      	ldr	r3, [pc, #36]	@ (80039f0 <SD_disk_initialize+0x1cc>)
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	f023 0301 	bic.w	r3, r3, #1
 80039d4:	b2da      	uxtb	r2, r3
 80039d6:	4b06      	ldr	r3, [pc, #24]	@ (80039f0 <SD_disk_initialize+0x1cc>)
 80039d8:	701a      	strb	r2, [r3, #0]
 80039da:	e001      	b.n	80039e0 <SD_disk_initialize+0x1bc>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 80039dc:	f7ff fe42 	bl	8003664 <SD_PowerOff>
	}

	return Stat;
 80039e0:	4b03      	ldr	r3, [pc, #12]	@ (80039f0 <SD_disk_initialize+0x1cc>)
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	b2db      	uxtb	r3, r3
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd90      	pop	{r4, r7, pc}
 80039ee:	bf00      	nop
 80039f0:	20000090 	.word	0x20000090
 80039f4:	20000ace 	.word	0x20000ace
 80039f8:	2000091c 	.word	0x2000091c

080039fc <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	4603      	mov	r3, r0
 8003a04:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8003a06:	79fb      	ldrb	r3, [r7, #7]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d001      	beq.n	8003a10 <SD_disk_status+0x14>
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e002      	b.n	8003a16 <SD_disk_status+0x1a>
	return Stat;
 8003a10:	4b04      	ldr	r3, [pc, #16]	@ (8003a24 <SD_disk_status+0x28>)
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	b2db      	uxtb	r3, r3
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	370c      	adds	r7, #12
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	20000090 	.word	0x20000090

08003a28 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	60b9      	str	r1, [r7, #8]
 8003a30:	607a      	str	r2, [r7, #4]
 8003a32:	603b      	str	r3, [r7, #0]
 8003a34:	4603      	mov	r3, r0
 8003a36:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8003a38:	7bfb      	ldrb	r3, [r7, #15]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d102      	bne.n	8003a44 <SD_disk_read+0x1c>
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d101      	bne.n	8003a48 <SD_disk_read+0x20>
 8003a44:	2304      	movs	r3, #4
 8003a46:	e054      	b.n	8003af2 <SD_disk_read+0xca>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8003a48:	4b2c      	ldr	r3, [pc, #176]	@ (8003afc <SD_disk_read+0xd4>)
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <SD_disk_read+0x32>
 8003a56:	2303      	movs	r3, #3
 8003a58:	e04b      	b.n	8003af2 <SD_disk_read+0xca>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8003a5a:	4b29      	ldr	r3, [pc, #164]	@ (8003b00 <SD_disk_read+0xd8>)
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	f003 0304 	and.w	r3, r3, #4
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d102      	bne.n	8003a6c <SD_disk_read+0x44>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	025b      	lsls	r3, r3, #9
 8003a6a:	607b      	str	r3, [r7, #4]

	SELECT();
 8003a6c:	f7ff fcfa 	bl	8003464 <SELECT>

	if (count == 1)
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d111      	bne.n	8003a9a <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8003a76:	6879      	ldr	r1, [r7, #4]
 8003a78:	2051      	movs	r0, #81	@ 0x51
 8003a7a:	f7ff fe7e 	bl	800377a <SD_SendCmd>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d12c      	bne.n	8003ade <SD_disk_read+0xb6>
 8003a84:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003a88:	68b8      	ldr	r0, [r7, #8]
 8003a8a:	f7ff fe03 	bl	8003694 <SD_RxDataBlock>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d024      	beq.n	8003ade <SD_disk_read+0xb6>
 8003a94:	2300      	movs	r3, #0
 8003a96:	603b      	str	r3, [r7, #0]
 8003a98:	e021      	b.n	8003ade <SD_disk_read+0xb6>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8003a9a:	6879      	ldr	r1, [r7, #4]
 8003a9c:	2052      	movs	r0, #82	@ 0x52
 8003a9e:	f7ff fe6c 	bl	800377a <SD_SendCmd>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d11a      	bne.n	8003ade <SD_disk_read+0xb6>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8003aa8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003aac:	68b8      	ldr	r0, [r7, #8]
 8003aae:	f7ff fdf1 	bl	8003694 <SD_RxDataBlock>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	f083 0301 	eor.w	r3, r3, #1
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d10a      	bne.n	8003ad4 <SD_disk_read+0xac>
				buff += 512;
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003ac4:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	603b      	str	r3, [r7, #0]
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1ea      	bne.n	8003aa8 <SD_disk_read+0x80>
 8003ad2:	e000      	b.n	8003ad6 <SD_disk_read+0xae>
				if (!SD_RxDataBlock(buff, 512)) break;
 8003ad4:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	204c      	movs	r0, #76	@ 0x4c
 8003ada:	f7ff fe4e 	bl	800377a <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8003ade:	f7ff fccf 	bl	8003480 <DESELECT>
	SPI_RxByte();
 8003ae2:	f7ff fd0f 	bl	8003504 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	bf14      	ite	ne
 8003aec:	2301      	movne	r3, #1
 8003aee:	2300      	moveq	r3, #0
 8003af0:	b2db      	uxtb	r3, r3
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3710      	adds	r7, #16
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	20000090 	.word	0x20000090
 8003b00:	2000091c 	.word	0x2000091c

08003b04 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60b9      	str	r1, [r7, #8]
 8003b0c:	607a      	str	r2, [r7, #4]
 8003b0e:	603b      	str	r3, [r7, #0]
 8003b10:	4603      	mov	r3, r0
 8003b12:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8003b14:	7bfb      	ldrb	r3, [r7, #15]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d102      	bne.n	8003b20 <SD_disk_write+0x1c>
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d101      	bne.n	8003b24 <SD_disk_write+0x20>
 8003b20:	2304      	movs	r3, #4
 8003b22:	e071      	b.n	8003c08 <SD_disk_write+0x104>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8003b24:	4b3a      	ldr	r3, [pc, #232]	@ (8003c10 <SD_disk_write+0x10c>)
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	f003 0301 	and.w	r3, r3, #1
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <SD_disk_write+0x32>
 8003b32:	2303      	movs	r3, #3
 8003b34:	e068      	b.n	8003c08 <SD_disk_write+0x104>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8003b36:	4b36      	ldr	r3, [pc, #216]	@ (8003c10 <SD_disk_write+0x10c>)
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	f003 0304 	and.w	r3, r3, #4
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <SD_disk_write+0x44>
 8003b44:	2302      	movs	r3, #2
 8003b46:	e05f      	b.n	8003c08 <SD_disk_write+0x104>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8003b48:	4b32      	ldr	r3, [pc, #200]	@ (8003c14 <SD_disk_write+0x110>)
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	f003 0304 	and.w	r3, r3, #4
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d102      	bne.n	8003b5a <SD_disk_write+0x56>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	025b      	lsls	r3, r3, #9
 8003b58:	607b      	str	r3, [r7, #4]

	SELECT();
 8003b5a:	f7ff fc83 	bl	8003464 <SELECT>

	if (count == 1)
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d110      	bne.n	8003b86 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8003b64:	6879      	ldr	r1, [r7, #4]
 8003b66:	2058      	movs	r0, #88	@ 0x58
 8003b68:	f7ff fe07 	bl	800377a <SD_SendCmd>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d140      	bne.n	8003bf4 <SD_disk_write+0xf0>
 8003b72:	21fe      	movs	r1, #254	@ 0xfe
 8003b74:	68b8      	ldr	r0, [r7, #8]
 8003b76:	f7ff fdbd 	bl	80036f4 <SD_TxDataBlock>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d039      	beq.n	8003bf4 <SD_disk_write+0xf0>
			count = 0;
 8003b80:	2300      	movs	r3, #0
 8003b82:	603b      	str	r3, [r7, #0]
 8003b84:	e036      	b.n	8003bf4 <SD_disk_write+0xf0>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8003b86:	4b23      	ldr	r3, [pc, #140]	@ (8003c14 <SD_disk_write+0x110>)
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d007      	beq.n	8003ba2 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8003b92:	2100      	movs	r1, #0
 8003b94:	2077      	movs	r0, #119	@ 0x77
 8003b96:	f7ff fdf0 	bl	800377a <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8003b9a:	6839      	ldr	r1, [r7, #0]
 8003b9c:	2057      	movs	r0, #87	@ 0x57
 8003b9e:	f7ff fdec 	bl	800377a <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8003ba2:	6879      	ldr	r1, [r7, #4]
 8003ba4:	2059      	movs	r0, #89	@ 0x59
 8003ba6:	f7ff fde8 	bl	800377a <SD_SendCmd>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d121      	bne.n	8003bf4 <SD_disk_write+0xf0>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8003bb0:	21fc      	movs	r1, #252	@ 0xfc
 8003bb2:	68b8      	ldr	r0, [r7, #8]
 8003bb4:	f7ff fd9e 	bl	80036f4 <SD_TxDataBlock>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	f083 0301 	eor.w	r3, r3, #1
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d10a      	bne.n	8003bda <SD_disk_write+0xd6>
				buff += 512;
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003bca:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	603b      	str	r3, [r7, #0]
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1eb      	bne.n	8003bb0 <SD_disk_write+0xac>
 8003bd8:	e000      	b.n	8003bdc <SD_disk_write+0xd8>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8003bda:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8003bdc:	21fd      	movs	r1, #253	@ 0xfd
 8003bde:	2000      	movs	r0, #0
 8003be0:	f7ff fd88 	bl	80036f4 <SD_TxDataBlock>
 8003be4:	4603      	mov	r3, r0
 8003be6:	f083 0301 	eor.w	r3, r3, #1
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d001      	beq.n	8003bf4 <SD_disk_write+0xf0>
			{
				count = 1;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8003bf4:	f7ff fc44 	bl	8003480 <DESELECT>
	SPI_RxByte();
 8003bf8:	f7ff fc84 	bl	8003504 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	bf14      	ite	ne
 8003c02:	2301      	movne	r3, #1
 8003c04:	2300      	moveq	r3, #0
 8003c06:	b2db      	uxtb	r3, r3
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3710      	adds	r7, #16
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	20000090 	.word	0x20000090
 8003c14:	2000091c 	.word	0x2000091c

08003c18 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8003c18:	b590      	push	{r4, r7, lr}
 8003c1a:	b08b      	sub	sp, #44	@ 0x2c
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	4603      	mov	r3, r0
 8003c20:	603a      	str	r2, [r7, #0]
 8003c22:	71fb      	strb	r3, [r7, #7]
 8003c24:	460b      	mov	r3, r1
 8003c26:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8003c2c:	79fb      	ldrb	r3, [r7, #7]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <SD_disk_ioctl+0x1e>
 8003c32:	2304      	movs	r3, #4
 8003c34:	e113      	b.n	8003e5e <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (ctrl == CTRL_POWER)
 8003c3c:	79bb      	ldrb	r3, [r7, #6]
 8003c3e:	2b05      	cmp	r3, #5
 8003c40:	d124      	bne.n	8003c8c <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8003c42:	6a3b      	ldr	r3, [r7, #32]
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d012      	beq.n	8003c70 <SD_disk_ioctl+0x58>
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	dc1a      	bgt.n	8003c84 <SD_disk_ioctl+0x6c>
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d002      	beq.n	8003c58 <SD_disk_ioctl+0x40>
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d006      	beq.n	8003c64 <SD_disk_ioctl+0x4c>
 8003c56:	e015      	b.n	8003c84 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8003c58:	f7ff fd04 	bl	8003664 <SD_PowerOff>
			res = RES_OK;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8003c62:	e0fa      	b.n	8003e5a <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 8003c64:	f7ff fcbc 	bl	80035e0 <SD_PowerOn>
			res = RES_OK;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8003c6e:	e0f4      	b.n	8003e5a <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8003c70:	6a3b      	ldr	r3, [r7, #32]
 8003c72:	1c5c      	adds	r4, r3, #1
 8003c74:	f7ff fd02 	bl	800367c <SD_CheckPower>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8003c82:	e0ea      	b.n	8003e5a <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 8003c84:	2304      	movs	r3, #4
 8003c86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003c8a:	e0e6      	b.n	8003e5a <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8003c8c:	4b76      	ldr	r3, [pc, #472]	@ (8003e68 <SD_disk_ioctl+0x250>)
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d001      	beq.n	8003c9e <SD_disk_ioctl+0x86>
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e0df      	b.n	8003e5e <SD_disk_ioctl+0x246>

		SELECT();
 8003c9e:	f7ff fbe1 	bl	8003464 <SELECT>

		switch (ctrl)
 8003ca2:	79bb      	ldrb	r3, [r7, #6]
 8003ca4:	2b0d      	cmp	r3, #13
 8003ca6:	f200 80c9 	bhi.w	8003e3c <SD_disk_ioctl+0x224>
 8003caa:	a201      	add	r2, pc, #4	@ (adr r2, 8003cb0 <SD_disk_ioctl+0x98>)
 8003cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cb0:	08003da7 	.word	0x08003da7
 8003cb4:	08003ce9 	.word	0x08003ce9
 8003cb8:	08003d97 	.word	0x08003d97
 8003cbc:	08003e3d 	.word	0x08003e3d
 8003cc0:	08003e3d 	.word	0x08003e3d
 8003cc4:	08003e3d 	.word	0x08003e3d
 8003cc8:	08003e3d 	.word	0x08003e3d
 8003ccc:	08003e3d 	.word	0x08003e3d
 8003cd0:	08003e3d 	.word	0x08003e3d
 8003cd4:	08003e3d 	.word	0x08003e3d
 8003cd8:	08003e3d 	.word	0x08003e3d
 8003cdc:	08003db9 	.word	0x08003db9
 8003ce0:	08003ddd 	.word	0x08003ddd
 8003ce4:	08003e01 	.word	0x08003e01
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8003ce8:	2100      	movs	r1, #0
 8003cea:	2049      	movs	r0, #73	@ 0x49
 8003cec:	f7ff fd45 	bl	800377a <SD_SendCmd>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	f040 80a6 	bne.w	8003e44 <SD_disk_ioctl+0x22c>
 8003cf8:	f107 030c 	add.w	r3, r7, #12
 8003cfc:	2110      	movs	r1, #16
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7ff fcc8 	bl	8003694 <SD_RxDataBlock>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	f000 809c 	beq.w	8003e44 <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 8003d0c:	7b3b      	ldrb	r3, [r7, #12]
 8003d0e:	099b      	lsrs	r3, r3, #6
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d10d      	bne.n	8003d32 <SD_disk_ioctl+0x11a>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8003d16:	7d7b      	ldrb	r3, [r7, #21]
 8003d18:	461a      	mov	r2, r3
 8003d1a:	7d3b      	ldrb	r3, [r7, #20]
 8003d1c:	021b      	lsls	r3, r3, #8
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	4413      	add	r3, r2
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	3301      	adds	r3, #1
 8003d26:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8003d28:	8bfb      	ldrh	r3, [r7, #30]
 8003d2a:	029a      	lsls	r2, r3, #10
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	601a      	str	r2, [r3, #0]
 8003d30:	e02d      	b.n	8003d8e <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8003d32:	7c7b      	ldrb	r3, [r7, #17]
 8003d34:	f003 030f 	and.w	r3, r3, #15
 8003d38:	b2da      	uxtb	r2, r3
 8003d3a:	7dbb      	ldrb	r3, [r7, #22]
 8003d3c:	09db      	lsrs	r3, r3, #7
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	4413      	add	r3, r2
 8003d42:	b2da      	uxtb	r2, r3
 8003d44:	7d7b      	ldrb	r3, [r7, #21]
 8003d46:	005b      	lsls	r3, r3, #1
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	f003 0306 	and.w	r3, r3, #6
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	4413      	add	r3, r2
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	3302      	adds	r3, #2
 8003d56:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8003d5a:	7d3b      	ldrb	r3, [r7, #20]
 8003d5c:	099b      	lsrs	r3, r3, #6
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	461a      	mov	r2, r3
 8003d62:	7cfb      	ldrb	r3, [r7, #19]
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	4413      	add	r3, r2
 8003d6a:	b29a      	uxth	r2, r3
 8003d6c:	7cbb      	ldrb	r3, [r7, #18]
 8003d6e:	029b      	lsls	r3, r3, #10
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	4413      	add	r3, r2
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8003d80:	8bfa      	ldrh	r2, [r7, #30]
 8003d82:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003d86:	3b09      	subs	r3, #9
 8003d88:	409a      	lsls	r2, r3
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
			break;
 8003d94:	e056      	b.n	8003e44 <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d9c:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8003da4:	e055      	b.n	8003e52 <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8003da6:	f7ff fbd7 	bl	8003558 <SD_ReadyWait>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2bff      	cmp	r3, #255	@ 0xff
 8003dae:	d14b      	bne.n	8003e48 <SD_disk_ioctl+0x230>
 8003db0:	2300      	movs	r3, #0
 8003db2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8003db6:	e047      	b.n	8003e48 <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8003db8:	2100      	movs	r1, #0
 8003dba:	2049      	movs	r0, #73	@ 0x49
 8003dbc:	f7ff fcdd 	bl	800377a <SD_SendCmd>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d142      	bne.n	8003e4c <SD_disk_ioctl+0x234>
 8003dc6:	2110      	movs	r1, #16
 8003dc8:	6a38      	ldr	r0, [r7, #32]
 8003dca:	f7ff fc63 	bl	8003694 <SD_RxDataBlock>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d03b      	beq.n	8003e4c <SD_disk_ioctl+0x234>
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8003dda:	e037      	b.n	8003e4c <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8003ddc:	2100      	movs	r1, #0
 8003dde:	204a      	movs	r0, #74	@ 0x4a
 8003de0:	f7ff fccb 	bl	800377a <SD_SendCmd>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d132      	bne.n	8003e50 <SD_disk_ioctl+0x238>
 8003dea:	2110      	movs	r1, #16
 8003dec:	6a38      	ldr	r0, [r7, #32]
 8003dee:	f7ff fc51 	bl	8003694 <SD_RxDataBlock>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d02b      	beq.n	8003e50 <SD_disk_ioctl+0x238>
 8003df8:	2300      	movs	r3, #0
 8003dfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8003dfe:	e027      	b.n	8003e50 <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8003e00:	2100      	movs	r1, #0
 8003e02:	207a      	movs	r0, #122	@ 0x7a
 8003e04:	f7ff fcb9 	bl	800377a <SD_SendCmd>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d116      	bne.n	8003e3c <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 8003e0e:	2300      	movs	r3, #0
 8003e10:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003e14:	e00b      	b.n	8003e2e <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 8003e16:	6a3c      	ldr	r4, [r7, #32]
 8003e18:	1c63      	adds	r3, r4, #1
 8003e1a:	623b      	str	r3, [r7, #32]
 8003e1c:	f7ff fb72 	bl	8003504 <SPI_RxByte>
 8003e20:	4603      	mov	r3, r0
 8003e22:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8003e24:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003e28:	3301      	adds	r3, #1
 8003e2a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003e2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003e32:	2b03      	cmp	r3, #3
 8003e34:	d9ef      	bls.n	8003e16 <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 8003e36:	2300      	movs	r3, #0
 8003e38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
		default:
			res = RES_PARERR;
 8003e3c:	2304      	movs	r3, #4
 8003e3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003e42:	e006      	b.n	8003e52 <SD_disk_ioctl+0x23a>
			break;
 8003e44:	bf00      	nop
 8003e46:	e004      	b.n	8003e52 <SD_disk_ioctl+0x23a>
			break;
 8003e48:	bf00      	nop
 8003e4a:	e002      	b.n	8003e52 <SD_disk_ioctl+0x23a>
			break;
 8003e4c:	bf00      	nop
 8003e4e:	e000      	b.n	8003e52 <SD_disk_ioctl+0x23a>
			break;
 8003e50:	bf00      	nop
		}

		DESELECT();
 8003e52:	f7ff fb15 	bl	8003480 <DESELECT>
		SPI_RxByte();
 8003e56:	f7ff fb55 	bl	8003504 <SPI_RxByte>
	}

	return res;
 8003e5a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	372c      	adds	r7, #44	@ 0x2c
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd90      	pop	{r4, r7, pc}
 8003e66:	bf00      	nop
 8003e68:	20000090 	.word	0x20000090

08003e6c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b08e      	sub	sp, #56	@ 0x38
 8003e70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e76:	2200      	movs	r2, #0
 8003e78:	601a      	str	r2, [r3, #0]
 8003e7a:	605a      	str	r2, [r3, #4]
 8003e7c:	609a      	str	r2, [r3, #8]
 8003e7e:	60da      	str	r2, [r3, #12]
 8003e80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e82:	2300      	movs	r3, #0
 8003e84:	623b      	str	r3, [r7, #32]
 8003e86:	4bb5      	ldr	r3, [pc, #724]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e8a:	4ab4      	ldr	r2, [pc, #720]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003e8c:	f043 0304 	orr.w	r3, r3, #4
 8003e90:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e92:	4bb2      	ldr	r3, [pc, #712]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e96:	f003 0304 	and.w	r3, r3, #4
 8003e9a:	623b      	str	r3, [r7, #32]
 8003e9c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	61fb      	str	r3, [r7, #28]
 8003ea2:	4bae      	ldr	r3, [pc, #696]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea6:	4aad      	ldr	r2, [pc, #692]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003ea8:	f043 0320 	orr.w	r3, r3, #32
 8003eac:	6313      	str	r3, [r2, #48]	@ 0x30
 8003eae:	4bab      	ldr	r3, [pc, #684]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb2:	f003 0320 	and.w	r3, r3, #32
 8003eb6:	61fb      	str	r3, [r7, #28]
 8003eb8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003eba:	2300      	movs	r3, #0
 8003ebc:	61bb      	str	r3, [r7, #24]
 8003ebe:	4ba7      	ldr	r3, [pc, #668]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec2:	4aa6      	ldr	r2, [pc, #664]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003ec4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ec8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003eca:	4ba4      	ldr	r3, [pc, #656]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ece:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ed2:	61bb      	str	r3, [r7, #24]
 8003ed4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	617b      	str	r3, [r7, #20]
 8003eda:	4ba0      	ldr	r3, [pc, #640]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ede:	4a9f      	ldr	r2, [pc, #636]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003ee0:	f043 0301 	orr.w	r3, r3, #1
 8003ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ee6:	4b9d      	ldr	r3, [pc, #628]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	617b      	str	r3, [r7, #20]
 8003ef0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	613b      	str	r3, [r7, #16]
 8003ef6:	4b99      	ldr	r3, [pc, #612]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003efa:	4a98      	ldr	r2, [pc, #608]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003efc:	f043 0310 	orr.w	r3, r3, #16
 8003f00:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f02:	4b96      	ldr	r3, [pc, #600]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f06:	f003 0310 	and.w	r3, r3, #16
 8003f0a:	613b      	str	r3, [r7, #16]
 8003f0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f0e:	2300      	movs	r3, #0
 8003f10:	60fb      	str	r3, [r7, #12]
 8003f12:	4b92      	ldr	r3, [pc, #584]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f16:	4a91      	ldr	r2, [pc, #580]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003f18:	f043 0302 	orr.w	r3, r3, #2
 8003f1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f1e:	4b8f      	ldr	r3, [pc, #572]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	60fb      	str	r3, [r7, #12]
 8003f28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	60bb      	str	r3, [r7, #8]
 8003f2e:	4b8b      	ldr	r3, [pc, #556]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f32:	4a8a      	ldr	r2, [pc, #552]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003f34:	f043 0308 	orr.w	r3, r3, #8
 8003f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f3a:	4b88      	ldr	r3, [pc, #544]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3e:	f003 0308 	and.w	r3, r3, #8
 8003f42:	60bb      	str	r3, [r7, #8]
 8003f44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003f46:	2300      	movs	r3, #0
 8003f48:	607b      	str	r3, [r7, #4]
 8003f4a:	4b84      	ldr	r3, [pc, #528]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f4e:	4a83      	ldr	r2, [pc, #524]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003f50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f56:	4b81      	ldr	r3, [pc, #516]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f5e:	607b      	str	r3, [r7, #4]
 8003f60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003f62:	2300      	movs	r3, #0
 8003f64:	603b      	str	r3, [r7, #0]
 8003f66:	4b7d      	ldr	r3, [pc, #500]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6a:	4a7c      	ldr	r2, [pc, #496]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003f6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f72:	4b7a      	ldr	r3, [pc, #488]	@ (800415c <MX_GPIO_Init+0x2f0>)
 8003f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f7a:	603b      	str	r3, [r7, #0]
 8003f7c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART2_ENABLE_GPIO_Port, USART2_ENABLE_Pin, GPIO_PIN_RESET);
 8003f7e:	2200      	movs	r2, #0
 8003f80:	2102      	movs	r1, #2
 8003f82:	4877      	ldr	r0, [pc, #476]	@ (8004160 <MX_GPIO_Init+0x2f4>)
 8003f84:	f002 f894 	bl	80060b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, Temp_LED_Pin|LED_09_Pin, GPIO_PIN_SET);
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f244 0140 	movw	r1, #16448	@ 0x4040
 8003f8e:	4875      	ldr	r0, [pc, #468]	@ (8004164 <MX_GPIO_Init+0x2f8>)
 8003f90:	f002 f88e 	bl	80060b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_ISO_01_GPIO_Port, CS_ISO_01_Pin, GPIO_PIN_SET);
 8003f94:	2201      	movs	r2, #1
 8003f96:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003f9a:	4873      	ldr	r0, [pc, #460]	@ (8004168 <MX_GPIO_Init+0x2fc>)
 8003f9c:	f002 f888 	bl	80060b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CS_ISO_02_Pin|USART3_ENABLE_Pin, GPIO_PIN_RESET);
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8003fa6:	4871      	ldr	r0, [pc, #452]	@ (800416c <MX_GPIO_Init+0x300>)
 8003fa8:	f002 f882 	bl	80060b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin, GPIO_PIN_SET);
 8003fac:	2201      	movs	r2, #1
 8003fae:	210c      	movs	r1, #12
 8003fb0:	486f      	ldr	r0, [pc, #444]	@ (8004170 <MX_GPIO_Init+0x304>)
 8003fb2:	f002 f87d 	bl	80060b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, BACKLIGHT_1_Pin|BACKLIGHT_2_Pin|LED_07_Pin|LED_02_Pin
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f24e 0130 	movw	r1, #57392	@ 0xe030
 8003fbc:	486c      	ldr	r0, [pc, #432]	@ (8004170 <MX_GPIO_Init+0x304>)
 8003fbe:	f002 f877 	bl	80060b0 <HAL_GPIO_WritePin>
                          |LED_06_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART6_ENABLE_GPIO_Port, USART6_ENABLE_Pin, GPIO_PIN_RESET);
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003fc8:	486a      	ldr	r0, [pc, #424]	@ (8004174 <MX_GPIO_Init+0x308>)
 8003fca:	f002 f871 	bl	80060b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_08_GPIO_Port, LED_08_Pin, GPIO_PIN_RESET);
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003fd4:	4863      	ldr	r0, [pc, #396]	@ (8004164 <MX_GPIO_Init+0x2f8>)
 8003fd6:	f002 f86b 	bl	80060b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DISPLAY_CS_Pin|SPI5_CS_02_Pin, GPIO_PIN_SET);
 8003fda:	2201      	movs	r2, #1
 8003fdc:	210c      	movs	r1, #12
 8003fde:	4863      	ldr	r0, [pc, #396]	@ (800416c <MX_GPIO_Init+0x300>)
 8003fe0:	f002 f866 	bl	80060b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_01_Pin|LED_05_Pin|USART1_ENABLE_Pin, GPIO_PIN_RESET);
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	2138      	movs	r1, #56	@ 0x38
 8003fe8:	485f      	ldr	r0, [pc, #380]	@ (8004168 <MX_GPIO_Init+0x2fc>)
 8003fea:	f002 f861 	bl	80060b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_04_Pin|LED_03_Pin, GPIO_PIN_RESET);
 8003fee:	2200      	movs	r2, #0
 8003ff0:	2103      	movs	r1, #3
 8003ff2:	4861      	ldr	r0, [pc, #388]	@ (8004178 <MX_GPIO_Init+0x30c>)
 8003ff4:	f002 f85c 	bl	80060b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, RS485_YELLOW_LED_02_Pin|RS485_GREEN_LED_02_Pin|RS485_YELLOW_LED_01_Pin|RS485_GREEN_LED_01_Pin, GPIO_PIN_RESET);
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	21f0      	movs	r1, #240	@ 0xf0
 8003ffc:	485f      	ldr	r0, [pc, #380]	@ (800417c <MX_GPIO_Init+0x310>)
 8003ffe:	f002 f857 	bl	80060b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USART2_ENABLE_Pin;
 8004002:	2302      	movs	r3, #2
 8004004:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004006:	2301      	movs	r3, #1
 8004008:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800400a:	2300      	movs	r3, #0
 800400c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800400e:	2300      	movs	r3, #0
 8004010:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USART2_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8004012:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004016:	4619      	mov	r1, r3
 8004018:	4851      	ldr	r0, [pc, #324]	@ (8004160 <MX_GPIO_Init+0x2f4>)
 800401a:	f001 fe9d 	bl	8005d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = Temp_LED_Pin|LED_08_Pin;
 800401e:	f248 0340 	movw	r3, #32832	@ 0x8040
 8004022:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004024:	2301      	movs	r3, #1
 8004026:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004028:	2300      	movs	r3, #0
 800402a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800402c:	2300      	movs	r3, #0
 800402e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004030:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004034:	4619      	mov	r1, r3
 8004036:	484b      	ldr	r0, [pc, #300]	@ (8004164 <MX_GPIO_Init+0x2f8>)
 8004038:	f001 fe8e 	bl	8005d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CS_ISO_01_Pin|LED_01_Pin|LED_05_Pin|USART1_ENABLE_Pin;
 800403c:	f248 0338 	movw	r3, #32824	@ 0x8038
 8004040:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004042:	2301      	movs	r3, #1
 8004044:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004046:	2300      	movs	r3, #0
 8004048:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800404a:	2300      	movs	r3, #0
 800404c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800404e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004052:	4619      	mov	r1, r3
 8004054:	4844      	ldr	r0, [pc, #272]	@ (8004168 <MX_GPIO_Init+0x2fc>)
 8004056:	f001 fe7f 	bl	8005d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = CS_ISO_02_Pin|USART3_ENABLE_Pin|DISPLAY_CS_Pin|SPI5_CS_02_Pin;
 800405a:	f640 430c 	movw	r3, #3084	@ 0xc0c
 800405e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004060:	2301      	movs	r3, #1
 8004062:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004064:	2300      	movs	r3, #0
 8004066:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004068:	2300      	movs	r3, #0
 800406a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800406c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004070:	4619      	mov	r1, r3
 8004072:	483e      	ldr	r0, [pc, #248]	@ (800416c <MX_GPIO_Init+0x300>)
 8004074:	f001 fe70 	bl	8005d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_01_Pin|PUSH_BUTTON_03_Pin|PUSH_BUTTON_04_Pin;
 8004078:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800407c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800407e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8004082:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004084:	2300      	movs	r3, #0
 8004086:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004088:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800408c:	4619      	mov	r1, r3
 800408e:	4837      	ldr	r0, [pc, #220]	@ (800416c <MX_GPIO_Init+0x300>)
 8004090:	f001 fe62 	bl	8005d58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_02_Pin;
 8004094:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004098:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800409a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800409e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a0:	2300      	movs	r3, #0
 80040a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PUSH_BUTTON_02_GPIO_Port, &GPIO_InitStruct);
 80040a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040a8:	4619      	mov	r1, r3
 80040aa:	4830      	ldr	r0, [pc, #192]	@ (800416c <MX_GPIO_Init+0x300>)
 80040ac:	f001 fe54 	bl	8005d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin|BACKLIGHT_1_Pin|BACKLIGHT_2_Pin
 80040b0:	f24e 033c 	movw	r3, #57404	@ 0xe03c
 80040b4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_07_Pin|LED_02_Pin|LED_06_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040b6:	2301      	movs	r3, #1
 80040b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ba:	2300      	movs	r3, #0
 80040bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040be:	2300      	movs	r3, #0
 80040c0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80040c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040c6:	4619      	mov	r1, r3
 80040c8:	4829      	ldr	r0, [pc, #164]	@ (8004170 <MX_GPIO_Init+0x304>)
 80040ca:	f001 fe45 	bl	8005d58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USART6_ENABLE_Pin;
 80040ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80040d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040d4:	2301      	movs	r3, #1
 80040d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040d8:	2300      	movs	r3, #0
 80040da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040dc:	2300      	movs	r3, #0
 80040de:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USART6_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80040e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040e4:	4619      	mov	r1, r3
 80040e6:	4823      	ldr	r0, [pc, #140]	@ (8004174 <MX_GPIO_Init+0x308>)
 80040e8:	f001 fe36 	bl	8005d58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CD_Pin;
 80040ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80040f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040f2:	2300      	movs	r3, #0
 80040f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040f6:	2301      	movs	r3, #1
 80040f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CD_GPIO_Port, &GPIO_InitStruct);
 80040fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040fe:	4619      	mov	r1, r3
 8004100:	4818      	ldr	r0, [pc, #96]	@ (8004164 <MX_GPIO_Init+0x2f8>)
 8004102:	f001 fe29 	bl	8005d58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_09_Pin;
 8004106:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800410a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800410c:	2301      	movs	r3, #1
 800410e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004110:	2301      	movs	r3, #1
 8004112:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004114:	2300      	movs	r3, #0
 8004116:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LED_09_GPIO_Port, &GPIO_InitStruct);
 8004118:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800411c:	4619      	mov	r1, r3
 800411e:	4811      	ldr	r0, [pc, #68]	@ (8004164 <MX_GPIO_Init+0x2f8>)
 8004120:	f001 fe1a 	bl	8005d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = DIP_SWITCH_01_Pin|DIP_SWITCH_02_Pin|DIP_SWITCH_03_Pin|DIP_SWITCH_04_Pin;
 8004124:	23f0      	movs	r3, #240	@ 0xf0
 8004126:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004128:	2300      	movs	r3, #0
 800412a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800412c:	2300      	movs	r3, #0
 800412e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004130:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004134:	4619      	mov	r1, r3
 8004136:	480d      	ldr	r0, [pc, #52]	@ (800416c <MX_GPIO_Init+0x300>)
 8004138:	f001 fe0e 	bl	8005d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = DIP_SWITCH_MODE_01_Pin|DIP_SWITCH_MODE_02_Pin|DIP_SWITCH_MODE_03_Pin|DIP_SWITCH_MODE_04_Pin;
 800413c:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8004140:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004142:	2300      	movs	r3, #0
 8004144:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004146:	2300      	movs	r3, #0
 8004148:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800414a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800414e:	4619      	mov	r1, r3
 8004150:	4807      	ldr	r0, [pc, #28]	@ (8004170 <MX_GPIO_Init+0x304>)
 8004152:	f001 fe01 	bl	8005d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LED_04_Pin|LED_03_Pin;
 8004156:	2303      	movs	r3, #3
 8004158:	e012      	b.n	8004180 <MX_GPIO_Init+0x314>
 800415a:	bf00      	nop
 800415c:	40023800 	.word	0x40023800
 8004160:	40020000 	.word	0x40020000
 8004164:	40021c00 	.word	0x40021c00
 8004168:	40020400 	.word	0x40020400
 800416c:	40020c00 	.word	0x40020c00
 8004170:	40021800 	.word	0x40021800
 8004174:	40020800 	.word	0x40020800
 8004178:	40021000 	.word	0x40021000
 800417c:	40022000 	.word	0x40022000
 8004180:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004182:	2301      	movs	r3, #1
 8004184:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004186:	2300      	movs	r3, #0
 8004188:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800418a:	2300      	movs	r3, #0
 800418c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800418e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004192:	4619      	mov	r1, r3
 8004194:	480e      	ldr	r0, [pc, #56]	@ (80041d0 <MX_GPIO_Init+0x364>)
 8004196:	f001 fddf 	bl	8005d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = RS485_YELLOW_LED_02_Pin|RS485_GREEN_LED_02_Pin|RS485_YELLOW_LED_01_Pin|RS485_GREEN_LED_01_Pin;
 800419a:	23f0      	movs	r3, #240	@ 0xf0
 800419c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800419e:	2301      	movs	r3, #1
 80041a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a2:	2300      	movs	r3, #0
 80041a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041a6:	2300      	movs	r3, #0
 80041a8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80041aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041ae:	4619      	mov	r1, r3
 80041b0:	4808      	ldr	r0, [pc, #32]	@ (80041d4 <MX_GPIO_Init+0x368>)
 80041b2:	f001 fdd1 	bl	8005d58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80041b6:	2200      	movs	r2, #0
 80041b8:	2100      	movs	r1, #0
 80041ba:	2028      	movs	r0, #40	@ 0x28
 80041bc:	f001 fd03 	bl	8005bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80041c0:	2028      	movs	r0, #40	@ 0x28
 80041c2:	f001 fd1c 	bl	8005bfe <HAL_NVIC_EnableIRQ>

}
 80041c6:	bf00      	nop
 80041c8:	3738      	adds	r7, #56	@ 0x38
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	40021000 	.word	0x40021000
 80041d4:	40022000 	.word	0x40022000

080041d8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80041dc:	4b1b      	ldr	r3, [pc, #108]	@ (800424c <MX_I2C1_Init+0x74>)
 80041de:	4a1c      	ldr	r2, [pc, #112]	@ (8004250 <MX_I2C1_Init+0x78>)
 80041e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80041e2:	4b1a      	ldr	r3, [pc, #104]	@ (800424c <MX_I2C1_Init+0x74>)
 80041e4:	4a1b      	ldr	r2, [pc, #108]	@ (8004254 <MX_I2C1_Init+0x7c>)
 80041e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80041e8:	4b18      	ldr	r3, [pc, #96]	@ (800424c <MX_I2C1_Init+0x74>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80041ee:	4b17      	ldr	r3, [pc, #92]	@ (800424c <MX_I2C1_Init+0x74>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80041f4:	4b15      	ldr	r3, [pc, #84]	@ (800424c <MX_I2C1_Init+0x74>)
 80041f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80041fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80041fc:	4b13      	ldr	r3, [pc, #76]	@ (800424c <MX_I2C1_Init+0x74>)
 80041fe:	2200      	movs	r2, #0
 8004200:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004202:	4b12      	ldr	r3, [pc, #72]	@ (800424c <MX_I2C1_Init+0x74>)
 8004204:	2200      	movs	r2, #0
 8004206:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004208:	4b10      	ldr	r3, [pc, #64]	@ (800424c <MX_I2C1_Init+0x74>)
 800420a:	2200      	movs	r2, #0
 800420c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800420e:	4b0f      	ldr	r3, [pc, #60]	@ (800424c <MX_I2C1_Init+0x74>)
 8004210:	2200      	movs	r2, #0
 8004212:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004214:	480d      	ldr	r0, [pc, #52]	@ (800424c <MX_I2C1_Init+0x74>)
 8004216:	f001 ff97 	bl	8006148 <HAL_I2C_Init>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d001      	beq.n	8004224 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004220:	f000 fa03 	bl	800462a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004224:	2100      	movs	r1, #0
 8004226:	4809      	ldr	r0, [pc, #36]	@ (800424c <MX_I2C1_Init+0x74>)
 8004228:	f002 f8d2 	bl	80063d0 <HAL_I2CEx_ConfigAnalogFilter>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d001      	beq.n	8004236 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8004232:	f000 f9fa 	bl	800462a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004236:	2100      	movs	r1, #0
 8004238:	4804      	ldr	r0, [pc, #16]	@ (800424c <MX_I2C1_Init+0x74>)
 800423a:	f002 f905 	bl	8006448 <HAL_I2CEx_ConfigDigitalFilter>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d001      	beq.n	8004248 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8004244:	f000 f9f1 	bl	800462a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004248:	bf00      	nop
 800424a:	bd80      	pop	{r7, pc}
 800424c:	20000920 	.word	0x20000920
 8004250:	40005400 	.word	0x40005400
 8004254:	00061a80 	.word	0x00061a80

08004258 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800425c:	4b1b      	ldr	r3, [pc, #108]	@ (80042cc <MX_I2C2_Init+0x74>)
 800425e:	4a1c      	ldr	r2, [pc, #112]	@ (80042d0 <MX_I2C2_Init+0x78>)
 8004260:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8004262:	4b1a      	ldr	r3, [pc, #104]	@ (80042cc <MX_I2C2_Init+0x74>)
 8004264:	4a1b      	ldr	r2, [pc, #108]	@ (80042d4 <MX_I2C2_Init+0x7c>)
 8004266:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004268:	4b18      	ldr	r3, [pc, #96]	@ (80042cc <MX_I2C2_Init+0x74>)
 800426a:	2200      	movs	r2, #0
 800426c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800426e:	4b17      	ldr	r3, [pc, #92]	@ (80042cc <MX_I2C2_Init+0x74>)
 8004270:	2200      	movs	r2, #0
 8004272:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004274:	4b15      	ldr	r3, [pc, #84]	@ (80042cc <MX_I2C2_Init+0x74>)
 8004276:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800427a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800427c:	4b13      	ldr	r3, [pc, #76]	@ (80042cc <MX_I2C2_Init+0x74>)
 800427e:	2200      	movs	r2, #0
 8004280:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004282:	4b12      	ldr	r3, [pc, #72]	@ (80042cc <MX_I2C2_Init+0x74>)
 8004284:	2200      	movs	r2, #0
 8004286:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004288:	4b10      	ldr	r3, [pc, #64]	@ (80042cc <MX_I2C2_Init+0x74>)
 800428a:	2200      	movs	r2, #0
 800428c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800428e:	4b0f      	ldr	r3, [pc, #60]	@ (80042cc <MX_I2C2_Init+0x74>)
 8004290:	2200      	movs	r2, #0
 8004292:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004294:	480d      	ldr	r0, [pc, #52]	@ (80042cc <MX_I2C2_Init+0x74>)
 8004296:	f001 ff57 	bl	8006148 <HAL_I2C_Init>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d001      	beq.n	80042a4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80042a0:	f000 f9c3 	bl	800462a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80042a4:	2100      	movs	r1, #0
 80042a6:	4809      	ldr	r0, [pc, #36]	@ (80042cc <MX_I2C2_Init+0x74>)
 80042a8:	f002 f892 	bl	80063d0 <HAL_I2CEx_ConfigAnalogFilter>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d001      	beq.n	80042b6 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80042b2:	f000 f9ba 	bl	800462a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80042b6:	2100      	movs	r1, #0
 80042b8:	4804      	ldr	r0, [pc, #16]	@ (80042cc <MX_I2C2_Init+0x74>)
 80042ba:	f002 f8c5 	bl	8006448 <HAL_I2CEx_ConfigDigitalFilter>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d001      	beq.n	80042c8 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80042c4:	f000 f9b1 	bl	800462a <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80042c8:	bf00      	nop
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	20000974 	.word	0x20000974
 80042d0:	40005800 	.word	0x40005800
 80042d4:	000186a0 	.word	0x000186a0

080042d8 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80042dc:	4b1b      	ldr	r3, [pc, #108]	@ (800434c <MX_I2C3_Init+0x74>)
 80042de:	4a1c      	ldr	r2, [pc, #112]	@ (8004350 <MX_I2C3_Init+0x78>)
 80042e0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80042e2:	4b1a      	ldr	r3, [pc, #104]	@ (800434c <MX_I2C3_Init+0x74>)
 80042e4:	4a1b      	ldr	r2, [pc, #108]	@ (8004354 <MX_I2C3_Init+0x7c>)
 80042e6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80042e8:	4b18      	ldr	r3, [pc, #96]	@ (800434c <MX_I2C3_Init+0x74>)
 80042ea:	2200      	movs	r2, #0
 80042ec:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80042ee:	4b17      	ldr	r3, [pc, #92]	@ (800434c <MX_I2C3_Init+0x74>)
 80042f0:	2200      	movs	r2, #0
 80042f2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042f4:	4b15      	ldr	r3, [pc, #84]	@ (800434c <MX_I2C3_Init+0x74>)
 80042f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80042fa:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80042fc:	4b13      	ldr	r3, [pc, #76]	@ (800434c <MX_I2C3_Init+0x74>)
 80042fe:	2200      	movs	r2, #0
 8004300:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8004302:	4b12      	ldr	r3, [pc, #72]	@ (800434c <MX_I2C3_Init+0x74>)
 8004304:	2200      	movs	r2, #0
 8004306:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004308:	4b10      	ldr	r3, [pc, #64]	@ (800434c <MX_I2C3_Init+0x74>)
 800430a:	2200      	movs	r2, #0
 800430c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800430e:	4b0f      	ldr	r3, [pc, #60]	@ (800434c <MX_I2C3_Init+0x74>)
 8004310:	2200      	movs	r2, #0
 8004312:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8004314:	480d      	ldr	r0, [pc, #52]	@ (800434c <MX_I2C3_Init+0x74>)
 8004316:	f001 ff17 	bl	8006148 <HAL_I2C_Init>
 800431a:	4603      	mov	r3, r0
 800431c:	2b00      	cmp	r3, #0
 800431e:	d001      	beq.n	8004324 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8004320:	f000 f983 	bl	800462a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004324:	2100      	movs	r1, #0
 8004326:	4809      	ldr	r0, [pc, #36]	@ (800434c <MX_I2C3_Init+0x74>)
 8004328:	f002 f852 	bl	80063d0 <HAL_I2CEx_ConfigAnalogFilter>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8004332:	f000 f97a 	bl	800462a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8004336:	2100      	movs	r1, #0
 8004338:	4804      	ldr	r0, [pc, #16]	@ (800434c <MX_I2C3_Init+0x74>)
 800433a:	f002 f885 	bl	8006448 <HAL_I2CEx_ConfigDigitalFilter>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d001      	beq.n	8004348 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8004344:	f000 f971 	bl	800462a <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8004348:	bf00      	nop
 800434a:	bd80      	pop	{r7, pc}
 800434c:	200009c8 	.word	0x200009c8
 8004350:	40005c00 	.word	0x40005c00
 8004354:	000186a0 	.word	0x000186a0

08004358 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b08e      	sub	sp, #56	@ 0x38
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004360:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004364:	2200      	movs	r2, #0
 8004366:	601a      	str	r2, [r3, #0]
 8004368:	605a      	str	r2, [r3, #4]
 800436a:	609a      	str	r2, [r3, #8]
 800436c:	60da      	str	r2, [r3, #12]
 800436e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a4c      	ldr	r2, [pc, #304]	@ (80044a8 <HAL_I2C_MspInit+0x150>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d12d      	bne.n	80043d6 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800437a:	2300      	movs	r3, #0
 800437c:	623b      	str	r3, [r7, #32]
 800437e:	4b4b      	ldr	r3, [pc, #300]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 8004380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004382:	4a4a      	ldr	r2, [pc, #296]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 8004384:	f043 0302 	orr.w	r3, r3, #2
 8004388:	6313      	str	r3, [r2, #48]	@ 0x30
 800438a:	4b48      	ldr	r3, [pc, #288]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 800438c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	623b      	str	r3, [r7, #32]
 8004394:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004396:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800439a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800439c:	2312      	movs	r3, #18
 800439e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a0:	2300      	movs	r3, #0
 80043a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043a4:	2303      	movs	r3, #3
 80043a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80043a8:	2304      	movs	r3, #4
 80043aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043b0:	4619      	mov	r1, r3
 80043b2:	483f      	ldr	r0, [pc, #252]	@ (80044b0 <HAL_I2C_MspInit+0x158>)
 80043b4:	f001 fcd0 	bl	8005d58 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80043b8:	2300      	movs	r3, #0
 80043ba:	61fb      	str	r3, [r7, #28]
 80043bc:	4b3b      	ldr	r3, [pc, #236]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 80043be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c0:	4a3a      	ldr	r2, [pc, #232]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 80043c2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80043c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80043c8:	4b38      	ldr	r3, [pc, #224]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 80043ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043d0:	61fb      	str	r3, [r7, #28]
 80043d2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80043d4:	e063      	b.n	800449e <HAL_I2C_MspInit+0x146>
  else if(i2cHandle->Instance==I2C2)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a36      	ldr	r2, [pc, #216]	@ (80044b4 <HAL_I2C_MspInit+0x15c>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d12c      	bne.n	800443a <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80043e0:	2300      	movs	r3, #0
 80043e2:	61bb      	str	r3, [r7, #24]
 80043e4:	4b31      	ldr	r3, [pc, #196]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 80043e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e8:	4a30      	ldr	r2, [pc, #192]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 80043ea:	f043 0320 	orr.w	r3, r3, #32
 80043ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80043f0:	4b2e      	ldr	r3, [pc, #184]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 80043f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f4:	f003 0320 	and.w	r3, r3, #32
 80043f8:	61bb      	str	r3, [r7, #24]
 80043fa:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80043fc:	2303      	movs	r3, #3
 80043fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004400:	2312      	movs	r3, #18
 8004402:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004404:	2300      	movs	r3, #0
 8004406:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004408:	2303      	movs	r3, #3
 800440a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800440c:	2304      	movs	r3, #4
 800440e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004410:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004414:	4619      	mov	r1, r3
 8004416:	4828      	ldr	r0, [pc, #160]	@ (80044b8 <HAL_I2C_MspInit+0x160>)
 8004418:	f001 fc9e 	bl	8005d58 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800441c:	2300      	movs	r3, #0
 800441e:	617b      	str	r3, [r7, #20]
 8004420:	4b22      	ldr	r3, [pc, #136]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 8004422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004424:	4a21      	ldr	r2, [pc, #132]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 8004426:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800442a:	6413      	str	r3, [r2, #64]	@ 0x40
 800442c:	4b1f      	ldr	r3, [pc, #124]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 800442e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004430:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004434:	617b      	str	r3, [r7, #20]
 8004436:	697b      	ldr	r3, [r7, #20]
}
 8004438:	e031      	b.n	800449e <HAL_I2C_MspInit+0x146>
  else if(i2cHandle->Instance==I2C3)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a1f      	ldr	r2, [pc, #124]	@ (80044bc <HAL_I2C_MspInit+0x164>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d12c      	bne.n	800449e <HAL_I2C_MspInit+0x146>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004444:	2300      	movs	r3, #0
 8004446:	613b      	str	r3, [r7, #16]
 8004448:	4b18      	ldr	r3, [pc, #96]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 800444a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800444c:	4a17      	ldr	r2, [pc, #92]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 800444e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004452:	6313      	str	r3, [r2, #48]	@ 0x30
 8004454:	4b15      	ldr	r3, [pc, #84]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 8004456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004458:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800445c:	613b      	str	r3, [r7, #16]
 800445e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004460:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8004464:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004466:	2312      	movs	r3, #18
 8004468:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800446a:	2300      	movs	r3, #0
 800446c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800446e:	2303      	movs	r3, #3
 8004470:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004472:	2304      	movs	r3, #4
 8004474:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004476:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800447a:	4619      	mov	r1, r3
 800447c:	4810      	ldr	r0, [pc, #64]	@ (80044c0 <HAL_I2C_MspInit+0x168>)
 800447e:	f001 fc6b 	bl	8005d58 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004482:	2300      	movs	r3, #0
 8004484:	60fb      	str	r3, [r7, #12]
 8004486:	4b09      	ldr	r3, [pc, #36]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 8004488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448a:	4a08      	ldr	r2, [pc, #32]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 800448c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004490:	6413      	str	r3, [r2, #64]	@ 0x40
 8004492:	4b06      	ldr	r3, [pc, #24]	@ (80044ac <HAL_I2C_MspInit+0x154>)
 8004494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004496:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800449a:	60fb      	str	r3, [r7, #12]
 800449c:	68fb      	ldr	r3, [r7, #12]
}
 800449e:	bf00      	nop
 80044a0:	3738      	adds	r7, #56	@ 0x38
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	40005400 	.word	0x40005400
 80044ac:	40023800 	.word	0x40023800
 80044b0:	40020400 	.word	0x40020400
 80044b4:	40005800 	.word	0x40005800
 80044b8:	40021400 	.word	0x40021400
 80044bc:	40005c00 	.word	0x40005c00
 80044c0:	40021c00 	.word	0x40021c00

080044c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80044c8:	f000 fdc0 	bl	800504c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80044cc:	f000 f834 	bl	8004538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80044d0:	f7ff fccc 	bl	8003e6c <MX_GPIO_Init>
  MX_SPI3_Init();
 80044d4:	f000 f8b0 	bl	8004638 <MX_SPI3_Init>
  MX_I2C1_Init();
 80044d8:	f7ff fe7e 	bl	80041d8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80044dc:	f000 fbda 	bl	8004c94 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80044e0:	f000 fc02 	bl	8004ce8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80044e4:	f000 fc2a 	bl	8004d3c <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 80044e8:	f000 fc52 	bl	8004d90 <MX_USART6_UART_Init>
  MX_CAN1_Init();
 80044ec:	f7fe fea0 	bl	8003230 <MX_CAN1_Init>
  MX_CAN2_Init();
 80044f0:	f7fe fed4 	bl	800329c <MX_CAN2_Init>
  MX_SPI4_Init();
 80044f4:	f000 f8d6 	bl	80046a4 <MX_SPI4_Init>
  MX_I2C2_Init();
 80044f8:	f7ff feae 	bl	8004258 <MX_I2C2_Init>
  MX_I2C3_Init();
 80044fc:	f7ff feec 	bl	80042d8 <MX_I2C3_Init>
  MX_FATFS_Init();
 8004500:	f004 fc20 	bl	8008d44 <MX_FATFS_Init>
  MX_TIM2_Init();
 8004504:	f000 fb58 	bl	8004bb8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

//  RTC_Init(&hi2c1);


  MODBUS_Init(MODBUS_PC);
 8004508:	2000      	movs	r0, #0
 800450a:	f7fe fc9d 	bl	8002e48 <MODBUS_Init>
  MODBUS_Init(MODBUS_DC);
 800450e:	2001      	movs	r0, #1
 8004510:	f7fe fc9a 	bl	8002e48 <MODBUS_Init>
  MODBUS_Init(MODBUS_CH3);
 8004514:	2002      	movs	r0, #2
 8004516:	f7fe fc97 	bl	8002e48 <MODBUS_Init>
  MODBUS_Init(MODBUS_CH4);
 800451a:	2003      	movs	r0, #3
 800451c:	f7fe fc94 	bl	8002e48 <MODBUS_Init>

  LED_Init();
 8004520:	f7fe fbde 	bl	8002ce0 <LED_Init>

  Display_Init();
 8004524:	f7fe fb94 	bl	8002c50 <Display_Init>
//      }

//      HAL_Delay(100); // Update every second

//	  Check_SDCard();
	  LED_Toggle(1);
 8004528:	2001      	movs	r0, #1
 800452a:	f7fe fbf9 	bl	8002d20 <LED_Toggle>
	  HAL_Delay(100);
 800452e:	2064      	movs	r0, #100	@ 0x64
 8004530:	f000 fdfe 	bl	8005130 <HAL_Delay>
	  LED_Toggle(1);
 8004534:	bf00      	nop
 8004536:	e7f7      	b.n	8004528 <main+0x64>

08004538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b094      	sub	sp, #80	@ 0x50
 800453c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800453e:	f107 0320 	add.w	r3, r7, #32
 8004542:	2230      	movs	r2, #48	@ 0x30
 8004544:	2100      	movs	r1, #0
 8004546:	4618      	mov	r0, r3
 8004548:	f005 fb27 	bl	8009b9a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800454c:	f107 030c 	add.w	r3, r7, #12
 8004550:	2200      	movs	r2, #0
 8004552:	601a      	str	r2, [r3, #0]
 8004554:	605a      	str	r2, [r3, #4]
 8004556:	609a      	str	r2, [r3, #8]
 8004558:	60da      	str	r2, [r3, #12]
 800455a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800455c:	2300      	movs	r3, #0
 800455e:	60bb      	str	r3, [r7, #8]
 8004560:	4b29      	ldr	r3, [pc, #164]	@ (8004608 <SystemClock_Config+0xd0>)
 8004562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004564:	4a28      	ldr	r2, [pc, #160]	@ (8004608 <SystemClock_Config+0xd0>)
 8004566:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800456a:	6413      	str	r3, [r2, #64]	@ 0x40
 800456c:	4b26      	ldr	r3, [pc, #152]	@ (8004608 <SystemClock_Config+0xd0>)
 800456e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004570:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004574:	60bb      	str	r3, [r7, #8]
 8004576:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8004578:	2300      	movs	r3, #0
 800457a:	607b      	str	r3, [r7, #4]
 800457c:	4b23      	ldr	r3, [pc, #140]	@ (800460c <SystemClock_Config+0xd4>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004584:	4a21      	ldr	r2, [pc, #132]	@ (800460c <SystemClock_Config+0xd4>)
 8004586:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800458a:	6013      	str	r3, [r2, #0]
 800458c:	4b1f      	ldr	r3, [pc, #124]	@ (800460c <SystemClock_Config+0xd4>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004594:	607b      	str	r3, [r7, #4]
 8004596:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004598:	2301      	movs	r3, #1
 800459a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800459c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80045a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80045a2:	2302      	movs	r3, #2
 80045a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80045a6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80045aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80045ac:	2319      	movs	r3, #25
 80045ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80045b0:	2390      	movs	r3, #144	@ 0x90
 80045b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80045b4:	2302      	movs	r3, #2
 80045b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80045b8:	2304      	movs	r3, #4
 80045ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045bc:	f107 0320 	add.w	r3, r7, #32
 80045c0:	4618      	mov	r0, r3
 80045c2:	f001 ff81 	bl	80064c8 <HAL_RCC_OscConfig>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d001      	beq.n	80045d0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80045cc:	f000 f82d 	bl	800462a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045d0:	230f      	movs	r3, #15
 80045d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80045d4:	2302      	movs	r3, #2
 80045d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80045d8:	2300      	movs	r3, #0
 80045da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80045dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80045e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80045e8:	f107 030c 	add.w	r3, r7, #12
 80045ec:	2102      	movs	r1, #2
 80045ee:	4618      	mov	r0, r3
 80045f0:	f002 f9e2 	bl	80069b8 <HAL_RCC_ClockConfig>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d001      	beq.n	80045fe <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80045fa:	f000 f816 	bl	800462a <Error_Handler>
  }
}
 80045fe:	bf00      	nop
 8004600:	3750      	adds	r7, #80	@ 0x50
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	40023800 	.word	0x40023800
 800460c:	40007000 	.word	0x40007000

08004610 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
 8004616:	4603      	mov	r3, r0
 8004618:	80fb      	strh	r3, [r7, #6]
    UNUSED(GPIO_Pin);
    Push_ButtonHandler(GPIO_Pin);
 800461a:	88fb      	ldrh	r3, [r7, #6]
 800461c:	4618      	mov	r0, r3
 800461e:	f7fe fdd1 	bl	80031c4 <Push_ButtonHandler>
}
 8004622:	bf00      	nop
 8004624:	3708      	adds	r7, #8
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}

0800462a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800462a:	b480      	push	{r7}
 800462c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800462e:	b672      	cpsid	i
}
 8004630:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004632:	bf00      	nop
 8004634:	e7fd      	b.n	8004632 <Error_Handler+0x8>
	...

08004638 <MX_SPI3_Init>:
SPI_HandleTypeDef hspi3;
SPI_HandleTypeDef hspi4;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800463c:	4b17      	ldr	r3, [pc, #92]	@ (800469c <MX_SPI3_Init+0x64>)
 800463e:	4a18      	ldr	r2, [pc, #96]	@ (80046a0 <MX_SPI3_Init+0x68>)
 8004640:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004642:	4b16      	ldr	r3, [pc, #88]	@ (800469c <MX_SPI3_Init+0x64>)
 8004644:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004648:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800464a:	4b14      	ldr	r3, [pc, #80]	@ (800469c <MX_SPI3_Init+0x64>)
 800464c:	2200      	movs	r2, #0
 800464e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004650:	4b12      	ldr	r3, [pc, #72]	@ (800469c <MX_SPI3_Init+0x64>)
 8004652:	2200      	movs	r2, #0
 8004654:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004656:	4b11      	ldr	r3, [pc, #68]	@ (800469c <MX_SPI3_Init+0x64>)
 8004658:	2200      	movs	r2, #0
 800465a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800465c:	4b0f      	ldr	r3, [pc, #60]	@ (800469c <MX_SPI3_Init+0x64>)
 800465e:	2200      	movs	r2, #0
 8004660:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004662:	4b0e      	ldr	r3, [pc, #56]	@ (800469c <MX_SPI3_Init+0x64>)
 8004664:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004668:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800466a:	4b0c      	ldr	r3, [pc, #48]	@ (800469c <MX_SPI3_Init+0x64>)
 800466c:	2218      	movs	r2, #24
 800466e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004670:	4b0a      	ldr	r3, [pc, #40]	@ (800469c <MX_SPI3_Init+0x64>)
 8004672:	2200      	movs	r2, #0
 8004674:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004676:	4b09      	ldr	r3, [pc, #36]	@ (800469c <MX_SPI3_Init+0x64>)
 8004678:	2200      	movs	r2, #0
 800467a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800467c:	4b07      	ldr	r3, [pc, #28]	@ (800469c <MX_SPI3_Init+0x64>)
 800467e:	2200      	movs	r2, #0
 8004680:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8004682:	4b06      	ldr	r3, [pc, #24]	@ (800469c <MX_SPI3_Init+0x64>)
 8004684:	220a      	movs	r2, #10
 8004686:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004688:	4804      	ldr	r0, [pc, #16]	@ (800469c <MX_SPI3_Init+0x64>)
 800468a:	f002 fb75 	bl	8006d78 <HAL_SPI_Init>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d001      	beq.n	8004698 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8004694:	f7ff ffc9 	bl	800462a <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004698:	bf00      	nop
 800469a:	bd80      	pop	{r7, pc}
 800469c:	20000a1c 	.word	0x20000a1c
 80046a0:	40003c00 	.word	0x40003c00

080046a4 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 80046a8:	4b17      	ldr	r3, [pc, #92]	@ (8004708 <MX_SPI4_Init+0x64>)
 80046aa:	4a18      	ldr	r2, [pc, #96]	@ (800470c <MX_SPI4_Init+0x68>)
 80046ac:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80046ae:	4b16      	ldr	r3, [pc, #88]	@ (8004708 <MX_SPI4_Init+0x64>)
 80046b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80046b4:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80046b6:	4b14      	ldr	r3, [pc, #80]	@ (8004708 <MX_SPI4_Init+0x64>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80046bc:	4b12      	ldr	r3, [pc, #72]	@ (8004708 <MX_SPI4_Init+0x64>)
 80046be:	2200      	movs	r2, #0
 80046c0:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80046c2:	4b11      	ldr	r3, [pc, #68]	@ (8004708 <MX_SPI4_Init+0x64>)
 80046c4:	2202      	movs	r2, #2
 80046c6:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 80046c8:	4b0f      	ldr	r3, [pc, #60]	@ (8004708 <MX_SPI4_Init+0x64>)
 80046ca:	2201      	movs	r2, #1
 80046cc:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80046ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004708 <MX_SPI4_Init+0x64>)
 80046d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046d4:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046d6:	4b0c      	ldr	r3, [pc, #48]	@ (8004708 <MX_SPI4_Init+0x64>)
 80046d8:	2200      	movs	r2, #0
 80046da:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80046dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004708 <MX_SPI4_Init+0x64>)
 80046de:	2200      	movs	r2, #0
 80046e0:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80046e2:	4b09      	ldr	r3, [pc, #36]	@ (8004708 <MX_SPI4_Init+0x64>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046e8:	4b07      	ldr	r3, [pc, #28]	@ (8004708 <MX_SPI4_Init+0x64>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 80046ee:	4b06      	ldr	r3, [pc, #24]	@ (8004708 <MX_SPI4_Init+0x64>)
 80046f0:	220a      	movs	r2, #10
 80046f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80046f4:	4804      	ldr	r0, [pc, #16]	@ (8004708 <MX_SPI4_Init+0x64>)
 80046f6:	f002 fb3f 	bl	8006d78 <HAL_SPI_Init>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d001      	beq.n	8004704 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8004700:	f7ff ff93 	bl	800462a <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8004704:	bf00      	nop
 8004706:	bd80      	pop	{r7, pc}
 8004708:	20000a74 	.word	0x20000a74
 800470c:	40013400 	.word	0x40013400

08004710 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b08c      	sub	sp, #48	@ 0x30
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004718:	f107 031c 	add.w	r3, r7, #28
 800471c:	2200      	movs	r2, #0
 800471e:	601a      	str	r2, [r3, #0]
 8004720:	605a      	str	r2, [r3, #4]
 8004722:	609a      	str	r2, [r3, #8]
 8004724:	60da      	str	r2, [r3, #12]
 8004726:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a3b      	ldr	r2, [pc, #236]	@ (800481c <HAL_SPI_MspInit+0x10c>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d135      	bne.n	800479e <HAL_SPI_MspInit+0x8e>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004732:	2300      	movs	r3, #0
 8004734:	61bb      	str	r3, [r7, #24]
 8004736:	4b3a      	ldr	r3, [pc, #232]	@ (8004820 <HAL_SPI_MspInit+0x110>)
 8004738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473a:	4a39      	ldr	r2, [pc, #228]	@ (8004820 <HAL_SPI_MspInit+0x110>)
 800473c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004740:	6413      	str	r3, [r2, #64]	@ 0x40
 8004742:	4b37      	ldr	r3, [pc, #220]	@ (8004820 <HAL_SPI_MspInit+0x110>)
 8004744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004746:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800474a:	61bb      	str	r3, [r7, #24]
 800474c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800474e:	2300      	movs	r3, #0
 8004750:	617b      	str	r3, [r7, #20]
 8004752:	4b33      	ldr	r3, [pc, #204]	@ (8004820 <HAL_SPI_MspInit+0x110>)
 8004754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004756:	4a32      	ldr	r2, [pc, #200]	@ (8004820 <HAL_SPI_MspInit+0x110>)
 8004758:	f043 0304 	orr.w	r3, r3, #4
 800475c:	6313      	str	r3, [r2, #48]	@ 0x30
 800475e:	4b30      	ldr	r3, [pc, #192]	@ (8004820 <HAL_SPI_MspInit+0x110>)
 8004760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004762:	f003 0304 	and.w	r3, r3, #4
 8004766:	617b      	str	r3, [r7, #20]
 8004768:	697b      	ldr	r3, [r7, #20]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800476a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800476e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004770:	2302      	movs	r3, #2
 8004772:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004774:	2300      	movs	r3, #0
 8004776:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004778:	2303      	movs	r3, #3
 800477a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800477c:	2306      	movs	r3, #6
 800477e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004780:	f107 031c 	add.w	r3, r7, #28
 8004784:	4619      	mov	r1, r3
 8004786:	4827      	ldr	r0, [pc, #156]	@ (8004824 <HAL_SPI_MspInit+0x114>)
 8004788:	f001 fae6 	bl	8005d58 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800478c:	2200      	movs	r2, #0
 800478e:	2100      	movs	r1, #0
 8004790:	2033      	movs	r0, #51	@ 0x33
 8004792:	f001 fa18 	bl	8005bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8004796:	2033      	movs	r0, #51	@ 0x33
 8004798:	f001 fa31 	bl	8005bfe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800479c:	e039      	b.n	8004812 <HAL_SPI_MspInit+0x102>
  else if(spiHandle->Instance==SPI4)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a21      	ldr	r2, [pc, #132]	@ (8004828 <HAL_SPI_MspInit+0x118>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d134      	bne.n	8004812 <HAL_SPI_MspInit+0x102>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80047a8:	2300      	movs	r3, #0
 80047aa:	613b      	str	r3, [r7, #16]
 80047ac:	4b1c      	ldr	r3, [pc, #112]	@ (8004820 <HAL_SPI_MspInit+0x110>)
 80047ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004820 <HAL_SPI_MspInit+0x110>)
 80047b2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80047b6:	6453      	str	r3, [r2, #68]	@ 0x44
 80047b8:	4b19      	ldr	r3, [pc, #100]	@ (8004820 <HAL_SPI_MspInit+0x110>)
 80047ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047c0:	613b      	str	r3, [r7, #16]
 80047c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80047c4:	2300      	movs	r3, #0
 80047c6:	60fb      	str	r3, [r7, #12]
 80047c8:	4b15      	ldr	r3, [pc, #84]	@ (8004820 <HAL_SPI_MspInit+0x110>)
 80047ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047cc:	4a14      	ldr	r2, [pc, #80]	@ (8004820 <HAL_SPI_MspInit+0x110>)
 80047ce:	f043 0310 	orr.w	r3, r3, #16
 80047d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80047d4:	4b12      	ldr	r3, [pc, #72]	@ (8004820 <HAL_SPI_MspInit+0x110>)
 80047d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047d8:	f003 0310 	and.w	r3, r3, #16
 80047dc:	60fb      	str	r3, [r7, #12]
 80047de:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80047e0:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80047e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047e6:	2302      	movs	r3, #2
 80047e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ea:	2300      	movs	r3, #0
 80047ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047ee:	2303      	movs	r3, #3
 80047f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80047f2:	2305      	movs	r3, #5
 80047f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80047f6:	f107 031c 	add.w	r3, r7, #28
 80047fa:	4619      	mov	r1, r3
 80047fc:	480b      	ldr	r0, [pc, #44]	@ (800482c <HAL_SPI_MspInit+0x11c>)
 80047fe:	f001 faab 	bl	8005d58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 8004802:	2200      	movs	r2, #0
 8004804:	2100      	movs	r1, #0
 8004806:	2054      	movs	r0, #84	@ 0x54
 8004808:	f001 f9dd 	bl	8005bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 800480c:	2054      	movs	r0, #84	@ 0x54
 800480e:	f001 f9f6 	bl	8005bfe <HAL_NVIC_EnableIRQ>
}
 8004812:	bf00      	nop
 8004814:	3730      	adds	r7, #48	@ 0x30
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	40003c00 	.word	0x40003c00
 8004820:	40023800 	.word	0x40023800
 8004824:	40020800 	.word	0x40020800
 8004828:	40013400 	.word	0x40013400
 800482c:	40021000 	.word	0x40021000

08004830 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004836:	2300      	movs	r3, #0
 8004838:	607b      	str	r3, [r7, #4]
 800483a:	4b10      	ldr	r3, [pc, #64]	@ (800487c <HAL_MspInit+0x4c>)
 800483c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800483e:	4a0f      	ldr	r2, [pc, #60]	@ (800487c <HAL_MspInit+0x4c>)
 8004840:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004844:	6453      	str	r3, [r2, #68]	@ 0x44
 8004846:	4b0d      	ldr	r3, [pc, #52]	@ (800487c <HAL_MspInit+0x4c>)
 8004848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800484a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800484e:	607b      	str	r3, [r7, #4]
 8004850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004852:	2300      	movs	r3, #0
 8004854:	603b      	str	r3, [r7, #0]
 8004856:	4b09      	ldr	r3, [pc, #36]	@ (800487c <HAL_MspInit+0x4c>)
 8004858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485a:	4a08      	ldr	r2, [pc, #32]	@ (800487c <HAL_MspInit+0x4c>)
 800485c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004860:	6413      	str	r3, [r2, #64]	@ 0x40
 8004862:	4b06      	ldr	r3, [pc, #24]	@ (800487c <HAL_MspInit+0x4c>)
 8004864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004866:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800486a:	603b      	str	r3, [r7, #0]
 800486c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800486e:	bf00      	nop
 8004870:	370c      	adds	r7, #12
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop
 800487c:	40023800 	.word	0x40023800

08004880 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint16_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8004880:	b480      	push	{r7}
 8004882:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8004884:	4b0e      	ldr	r3, [pc, #56]	@ (80048c0 <SDTimer_Handler+0x40>)
 8004886:	881b      	ldrh	r3, [r3, #0]
 8004888:	b29b      	uxth	r3, r3
 800488a:	2b00      	cmp	r3, #0
 800488c:	d006      	beq.n	800489c <SDTimer_Handler+0x1c>
    Timer1--;
 800488e:	4b0c      	ldr	r3, [pc, #48]	@ (80048c0 <SDTimer_Handler+0x40>)
 8004890:	881b      	ldrh	r3, [r3, #0]
 8004892:	b29b      	uxth	r3, r3
 8004894:	3b01      	subs	r3, #1
 8004896:	b29a      	uxth	r2, r3
 8004898:	4b09      	ldr	r3, [pc, #36]	@ (80048c0 <SDTimer_Handler+0x40>)
 800489a:	801a      	strh	r2, [r3, #0]

  if(Timer2 > 0)
 800489c:	4b09      	ldr	r3, [pc, #36]	@ (80048c4 <SDTimer_Handler+0x44>)
 800489e:	881b      	ldrh	r3, [r3, #0]
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d006      	beq.n	80048b4 <SDTimer_Handler+0x34>
    Timer2--;
 80048a6:	4b07      	ldr	r3, [pc, #28]	@ (80048c4 <SDTimer_Handler+0x44>)
 80048a8:	881b      	ldrh	r3, [r3, #0]
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	3b01      	subs	r3, #1
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	4b04      	ldr	r3, [pc, #16]	@ (80048c4 <SDTimer_Handler+0x44>)
 80048b2:	801a      	strh	r2, [r3, #0]
}
 80048b4:	bf00      	nop
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	20000ace 	.word	0x20000ace
 80048c4:	20000ad0 	.word	0x20000ad0

080048c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80048c8:	b480      	push	{r7}
 80048ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80048cc:	bf00      	nop
 80048ce:	e7fd      	b.n	80048cc <NMI_Handler+0x4>

080048d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80048d0:	b480      	push	{r7}
 80048d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80048d4:	bf00      	nop
 80048d6:	e7fd      	b.n	80048d4 <HardFault_Handler+0x4>

080048d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80048d8:	b480      	push	{r7}
 80048da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80048dc:	bf00      	nop
 80048de:	e7fd      	b.n	80048dc <MemManage_Handler+0x4>

080048e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80048e0:	b480      	push	{r7}
 80048e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80048e4:	bf00      	nop
 80048e6:	e7fd      	b.n	80048e4 <BusFault_Handler+0x4>

080048e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80048e8:	b480      	push	{r7}
 80048ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80048ec:	bf00      	nop
 80048ee:	e7fd      	b.n	80048ec <UsageFault_Handler+0x4>

080048f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80048f0:	b480      	push	{r7}
 80048f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80048f4:	bf00      	nop
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr

080048fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80048fe:	b480      	push	{r7}
 8004900:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004902:	bf00      	nop
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004910:	bf00      	nop
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr
	...

0800491c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

	if(FatFsCnt >= 10)
 8004920:	4b06      	ldr	r3, [pc, #24]	@ (800493c <SysTick_Handler+0x20>)
 8004922:	781b      	ldrb	r3, [r3, #0]
 8004924:	b2db      	uxtb	r3, r3
 8004926:	2b09      	cmp	r3, #9
 8004928:	d904      	bls.n	8004934 <SysTick_Handler+0x18>
	{
		FatFsCnt = 0;
 800492a:	4b04      	ldr	r3, [pc, #16]	@ (800493c <SysTick_Handler+0x20>)
 800492c:	2200      	movs	r2, #0
 800492e:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 8004930:	f7ff ffa6 	bl	8004880 <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004934:	f000 fbdc 	bl	80050f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004938:	bf00      	nop
 800493a:	bd80      	pop	{r7, pc}
 800493c:	20000acc 	.word	0x20000acc

08004940 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004944:	4802      	ldr	r0, [pc, #8]	@ (8004950 <CAN1_RX0_IRQHandler+0x10>)
 8004946:	f000 fe34 	bl	80055b2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800494a:	bf00      	nop
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	200008c8 	.word	0x200008c8

08004954 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004958:	4802      	ldr	r0, [pc, #8]	@ (8004964 <CAN1_RX1_IRQHandler+0x10>)
 800495a:	f000 fe2a 	bl	80055b2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800495e:	bf00      	nop
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	200008c8 	.word	0x200008c8

08004968 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800496c:	4802      	ldr	r0, [pc, #8]	@ (8004978 <USART1_IRQHandler+0x10>)
 800496e:	f003 faed 	bl	8007f4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004972:	bf00      	nop
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	20000b20 	.word	0x20000b20

0800497c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004980:	4802      	ldr	r0, [pc, #8]	@ (800498c <USART2_IRQHandler+0x10>)
 8004982:	f003 fae3 	bl	8007f4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004986:	bf00      	nop
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	20000b68 	.word	0x20000b68

08004990 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004994:	4802      	ldr	r0, [pc, #8]	@ (80049a0 <USART3_IRQHandler+0x10>)
 8004996:	f003 fad9 	bl	8007f4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800499a:	bf00      	nop
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	20000bb0 	.word	0x20000bb0

080049a4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_01_Pin);
 80049a8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80049ac:	f001 fbb4 	bl	8006118 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_02_Pin);
 80049b0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80049b4:	f001 fbb0 	bl	8006118 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_03_Pin);
 80049b8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80049bc:	f001 fbac 	bl	8006118 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_04_Pin);
 80049c0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80049c4:	f001 fba8 	bl	8006118 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80049c8:	bf00      	nop
 80049ca:	bd80      	pop	{r7, pc}

080049cc <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80049d0:	4802      	ldr	r0, [pc, #8]	@ (80049dc <SPI3_IRQHandler+0x10>)
 80049d2:	f002 fd47 	bl	8007464 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80049d6:	bf00      	nop
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	20000a1c 	.word	0x20000a1c

080049e0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80049e4:	4802      	ldr	r0, [pc, #8]	@ (80049f0 <USART6_IRQHandler+0x10>)
 80049e6:	f003 fab1 	bl	8007f4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80049ea:	bf00      	nop
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	20000bf8 	.word	0x20000bf8

080049f4 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 80049f8:	4802      	ldr	r0, [pc, #8]	@ (8004a04 <SPI4_IRQHandler+0x10>)
 80049fa:	f002 fd33 	bl	8007464 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 80049fe:	bf00      	nop
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	20000a74 	.word	0x20000a74

08004a08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	af00      	add	r7, sp, #0
  return 1;
 8004a0c:	2301      	movs	r3, #1
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <_kill>:

int _kill(int pid, int sig)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004a22:	f005 f92b 	bl	8009c7c <__errno>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2216      	movs	r2, #22
 8004a2a:	601a      	str	r2, [r3, #0]
  return -1;
 8004a2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3708      	adds	r7, #8
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <_exit>:

void _exit (int status)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004a40:	f04f 31ff 	mov.w	r1, #4294967295
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f7ff ffe7 	bl	8004a18 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004a4a:	bf00      	nop
 8004a4c:	e7fd      	b.n	8004a4a <_exit+0x12>

08004a4e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004a4e:	b580      	push	{r7, lr}
 8004a50:	b086      	sub	sp, #24
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	60f8      	str	r0, [r7, #12]
 8004a56:	60b9      	str	r1, [r7, #8]
 8004a58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	617b      	str	r3, [r7, #20]
 8004a5e:	e00a      	b.n	8004a76 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004a60:	f3af 8000 	nop.w
 8004a64:	4601      	mov	r1, r0
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	1c5a      	adds	r2, r3, #1
 8004a6a:	60ba      	str	r2, [r7, #8]
 8004a6c:	b2ca      	uxtb	r2, r1
 8004a6e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	3301      	adds	r3, #1
 8004a74:	617b      	str	r3, [r7, #20]
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	dbf0      	blt.n	8004a60 <_read+0x12>
  }

  return len;
 8004a7e:	687b      	ldr	r3, [r7, #4]
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3718      	adds	r7, #24
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b086      	sub	sp, #24
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a94:	2300      	movs	r3, #0
 8004a96:	617b      	str	r3, [r7, #20]
 8004a98:	e009      	b.n	8004aae <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	1c5a      	adds	r2, r3, #1
 8004a9e:	60ba      	str	r2, [r7, #8]
 8004aa0:	781b      	ldrb	r3, [r3, #0]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	3301      	adds	r3, #1
 8004aac:	617b      	str	r3, [r7, #20]
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	dbf1      	blt.n	8004a9a <_write+0x12>
  }
  return len;
 8004ab6:	687b      	ldr	r3, [r7, #4]
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3718      	adds	r7, #24
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <_close>:

int _close(int file)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004ac8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	370c      	adds	r7, #12
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr

08004ad8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b083      	sub	sp, #12
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004ae8:	605a      	str	r2, [r3, #4]
  return 0;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <_isatty>:

int _isatty(int file)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004b00:	2301      	movs	r3, #1
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	370c      	adds	r7, #12
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr

08004b0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004b0e:	b480      	push	{r7}
 8004b10:	b085      	sub	sp, #20
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	60f8      	str	r0, [r7, #12]
 8004b16:	60b9      	str	r1, [r7, #8]
 8004b18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004b1a:	2300      	movs	r3, #0
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3714      	adds	r7, #20
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr

08004b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b30:	4a14      	ldr	r2, [pc, #80]	@ (8004b84 <_sbrk+0x5c>)
 8004b32:	4b15      	ldr	r3, [pc, #84]	@ (8004b88 <_sbrk+0x60>)
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b3c:	4b13      	ldr	r3, [pc, #76]	@ (8004b8c <_sbrk+0x64>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d102      	bne.n	8004b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b44:	4b11      	ldr	r3, [pc, #68]	@ (8004b8c <_sbrk+0x64>)
 8004b46:	4a12      	ldr	r2, [pc, #72]	@ (8004b90 <_sbrk+0x68>)
 8004b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b4a:	4b10      	ldr	r3, [pc, #64]	@ (8004b8c <_sbrk+0x64>)
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4413      	add	r3, r2
 8004b52:	693a      	ldr	r2, [r7, #16]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d207      	bcs.n	8004b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b58:	f005 f890 	bl	8009c7c <__errno>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	220c      	movs	r2, #12
 8004b60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004b62:	f04f 33ff 	mov.w	r3, #4294967295
 8004b66:	e009      	b.n	8004b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b68:	4b08      	ldr	r3, [pc, #32]	@ (8004b8c <_sbrk+0x64>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b6e:	4b07      	ldr	r3, [pc, #28]	@ (8004b8c <_sbrk+0x64>)
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4413      	add	r3, r2
 8004b76:	4a05      	ldr	r2, [pc, #20]	@ (8004b8c <_sbrk+0x64>)
 8004b78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3718      	adds	r7, #24
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	20030000 	.word	0x20030000
 8004b88:	00000400 	.word	0x00000400
 8004b8c:	20000ad4 	.word	0x20000ad4
 8004b90:	20000da8 	.word	0x20000da8

08004b94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b94:	b480      	push	{r7}
 8004b96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004b98:	4b06      	ldr	r3, [pc, #24]	@ (8004bb4 <SystemInit+0x20>)
 8004b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b9e:	4a05      	ldr	r2, [pc, #20]	@ (8004bb4 <SystemInit+0x20>)
 8004ba0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004ba4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004ba8:	bf00      	nop
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	e000ed00 	.word	0xe000ed00

08004bb8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b086      	sub	sp, #24
 8004bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004bbe:	f107 0308 	add.w	r3, r7, #8
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	601a      	str	r2, [r3, #0]
 8004bc6:	605a      	str	r2, [r3, #4]
 8004bc8:	609a      	str	r2, [r3, #8]
 8004bca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004bcc:	463b      	mov	r3, r7
 8004bce:	2200      	movs	r2, #0
 8004bd0:	601a      	str	r2, [r3, #0]
 8004bd2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8004c50 <MX_TIM2_Init+0x98>)
 8004bd6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004bda:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8004bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8004c50 <MX_TIM2_Init+0x98>)
 8004bde:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8004be2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004be4:	4b1a      	ldr	r3, [pc, #104]	@ (8004c50 <MX_TIM2_Init+0x98>)
 8004be6:	2200      	movs	r2, #0
 8004be8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8004bea:	4b19      	ldr	r3, [pc, #100]	@ (8004c50 <MX_TIM2_Init+0x98>)
 8004bec:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004bf0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004bf2:	4b17      	ldr	r3, [pc, #92]	@ (8004c50 <MX_TIM2_Init+0x98>)
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004bf8:	4b15      	ldr	r3, [pc, #84]	@ (8004c50 <MX_TIM2_Init+0x98>)
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004bfe:	4814      	ldr	r0, [pc, #80]	@ (8004c50 <MX_TIM2_Init+0x98>)
 8004c00:	f002 fe1e 	bl	8007840 <HAL_TIM_Base_Init>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d001      	beq.n	8004c0e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8004c0a:	f7ff fd0e 	bl	800462a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004c14:	f107 0308 	add.w	r3, r7, #8
 8004c18:	4619      	mov	r1, r3
 8004c1a:	480d      	ldr	r0, [pc, #52]	@ (8004c50 <MX_TIM2_Init+0x98>)
 8004c1c:	f002 fe5f 	bl	80078de <HAL_TIM_ConfigClockSource>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d001      	beq.n	8004c2a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8004c26:	f7ff fd00 	bl	800462a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004c32:	463b      	mov	r3, r7
 8004c34:	4619      	mov	r1, r3
 8004c36:	4806      	ldr	r0, [pc, #24]	@ (8004c50 <MX_TIM2_Init+0x98>)
 8004c38:	f003 f85e 	bl	8007cf8 <HAL_TIMEx_MasterConfigSynchronization>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d001      	beq.n	8004c46 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8004c42:	f7ff fcf2 	bl	800462a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004c46:	bf00      	nop
 8004c48:	3718      	adds	r7, #24
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	20000ad8 	.word	0x20000ad8

08004c54 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b085      	sub	sp, #20
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c64:	d10d      	bne.n	8004c82 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004c66:	2300      	movs	r3, #0
 8004c68:	60fb      	str	r3, [r7, #12]
 8004c6a:	4b09      	ldr	r3, [pc, #36]	@ (8004c90 <HAL_TIM_Base_MspInit+0x3c>)
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6e:	4a08      	ldr	r2, [pc, #32]	@ (8004c90 <HAL_TIM_Base_MspInit+0x3c>)
 8004c70:	f043 0301 	orr.w	r3, r3, #1
 8004c74:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c76:	4b06      	ldr	r3, [pc, #24]	@ (8004c90 <HAL_TIM_Base_MspInit+0x3c>)
 8004c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7a:	f003 0301 	and.w	r3, r3, #1
 8004c7e:	60fb      	str	r3, [r7, #12]
 8004c80:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8004c82:	bf00      	nop
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	40023800 	.word	0x40023800

08004c94 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart6;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004c98:	4b11      	ldr	r3, [pc, #68]	@ (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004c9a:	4a12      	ldr	r2, [pc, #72]	@ (8004ce4 <MX_USART1_UART_Init+0x50>)
 8004c9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004c9e:	4b10      	ldr	r3, [pc, #64]	@ (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004ca0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004ca4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004cac:	4b0c      	ldr	r3, [pc, #48]	@ (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004cb8:	4b09      	ldr	r3, [pc, #36]	@ (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004cba:	220c      	movs	r2, #12
 8004cbc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004cbe:	4b08      	ldr	r3, [pc, #32]	@ (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004cc4:	4b06      	ldr	r3, [pc, #24]	@ (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004cca:	4805      	ldr	r0, [pc, #20]	@ (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004ccc:	f003 f890 	bl	8007df0 <HAL_UART_Init>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d001      	beq.n	8004cda <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004cd6:	f7ff fca8 	bl	800462a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004cda:	bf00      	nop
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	20000b20 	.word	0x20000b20
 8004ce4:	40011000 	.word	0x40011000

08004ce8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004cec:	4b11      	ldr	r3, [pc, #68]	@ (8004d34 <MX_USART2_UART_Init+0x4c>)
 8004cee:	4a12      	ldr	r2, [pc, #72]	@ (8004d38 <MX_USART2_UART_Init+0x50>)
 8004cf0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004cf2:	4b10      	ldr	r3, [pc, #64]	@ (8004d34 <MX_USART2_UART_Init+0x4c>)
 8004cf4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004cf8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8004d34 <MX_USART2_UART_Init+0x4c>)
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004d00:	4b0c      	ldr	r3, [pc, #48]	@ (8004d34 <MX_USART2_UART_Init+0x4c>)
 8004d02:	2200      	movs	r2, #0
 8004d04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004d06:	4b0b      	ldr	r3, [pc, #44]	@ (8004d34 <MX_USART2_UART_Init+0x4c>)
 8004d08:	2200      	movs	r2, #0
 8004d0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004d0c:	4b09      	ldr	r3, [pc, #36]	@ (8004d34 <MX_USART2_UART_Init+0x4c>)
 8004d0e:	220c      	movs	r2, #12
 8004d10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d12:	4b08      	ldr	r3, [pc, #32]	@ (8004d34 <MX_USART2_UART_Init+0x4c>)
 8004d14:	2200      	movs	r2, #0
 8004d16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d18:	4b06      	ldr	r3, [pc, #24]	@ (8004d34 <MX_USART2_UART_Init+0x4c>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004d1e:	4805      	ldr	r0, [pc, #20]	@ (8004d34 <MX_USART2_UART_Init+0x4c>)
 8004d20:	f003 f866 	bl	8007df0 <HAL_UART_Init>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d001      	beq.n	8004d2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004d2a:	f7ff fc7e 	bl	800462a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004d2e:	bf00      	nop
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	20000b68 	.word	0x20000b68
 8004d38:	40004400 	.word	0x40004400

08004d3c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004d40:	4b11      	ldr	r3, [pc, #68]	@ (8004d88 <MX_USART3_UART_Init+0x4c>)
 8004d42:	4a12      	ldr	r2, [pc, #72]	@ (8004d8c <MX_USART3_UART_Init+0x50>)
 8004d44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004d46:	4b10      	ldr	r3, [pc, #64]	@ (8004d88 <MX_USART3_UART_Init+0x4c>)
 8004d48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004d4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8004d88 <MX_USART3_UART_Init+0x4c>)
 8004d50:	2200      	movs	r2, #0
 8004d52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004d54:	4b0c      	ldr	r3, [pc, #48]	@ (8004d88 <MX_USART3_UART_Init+0x4c>)
 8004d56:	2200      	movs	r2, #0
 8004d58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004d88 <MX_USART3_UART_Init+0x4c>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004d60:	4b09      	ldr	r3, [pc, #36]	@ (8004d88 <MX_USART3_UART_Init+0x4c>)
 8004d62:	220c      	movs	r2, #12
 8004d64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d66:	4b08      	ldr	r3, [pc, #32]	@ (8004d88 <MX_USART3_UART_Init+0x4c>)
 8004d68:	2200      	movs	r2, #0
 8004d6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d6c:	4b06      	ldr	r3, [pc, #24]	@ (8004d88 <MX_USART3_UART_Init+0x4c>)
 8004d6e:	2200      	movs	r2, #0
 8004d70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004d72:	4805      	ldr	r0, [pc, #20]	@ (8004d88 <MX_USART3_UART_Init+0x4c>)
 8004d74:	f003 f83c 	bl	8007df0 <HAL_UART_Init>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d001      	beq.n	8004d82 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8004d7e:	f7ff fc54 	bl	800462a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004d82:	bf00      	nop
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	20000bb0 	.word	0x20000bb0
 8004d8c:	40004800 	.word	0x40004800

08004d90 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8004d94:	4b11      	ldr	r3, [pc, #68]	@ (8004ddc <MX_USART6_UART_Init+0x4c>)
 8004d96:	4a12      	ldr	r2, [pc, #72]	@ (8004de0 <MX_USART6_UART_Init+0x50>)
 8004d98:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8004d9a:	4b10      	ldr	r3, [pc, #64]	@ (8004ddc <MX_USART6_UART_Init+0x4c>)
 8004d9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004da0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004da2:	4b0e      	ldr	r3, [pc, #56]	@ (8004ddc <MX_USART6_UART_Init+0x4c>)
 8004da4:	2200      	movs	r2, #0
 8004da6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004da8:	4b0c      	ldr	r3, [pc, #48]	@ (8004ddc <MX_USART6_UART_Init+0x4c>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004dae:	4b0b      	ldr	r3, [pc, #44]	@ (8004ddc <MX_USART6_UART_Init+0x4c>)
 8004db0:	2200      	movs	r2, #0
 8004db2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004db4:	4b09      	ldr	r3, [pc, #36]	@ (8004ddc <MX_USART6_UART_Init+0x4c>)
 8004db6:	220c      	movs	r2, #12
 8004db8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004dba:	4b08      	ldr	r3, [pc, #32]	@ (8004ddc <MX_USART6_UART_Init+0x4c>)
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004dc0:	4b06      	ldr	r3, [pc, #24]	@ (8004ddc <MX_USART6_UART_Init+0x4c>)
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004dc6:	4805      	ldr	r0, [pc, #20]	@ (8004ddc <MX_USART6_UART_Init+0x4c>)
 8004dc8:	f003 f812 	bl	8007df0 <HAL_UART_Init>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d001      	beq.n	8004dd6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8004dd2:	f7ff fc2a 	bl	800462a <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8004dd6:	bf00      	nop
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	20000bf8 	.word	0x20000bf8
 8004de0:	40011400 	.word	0x40011400

08004de4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b090      	sub	sp, #64	@ 0x40
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004df0:	2200      	movs	r2, #0
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	605a      	str	r2, [r3, #4]
 8004df6:	609a      	str	r2, [r3, #8]
 8004df8:	60da      	str	r2, [r3, #12]
 8004dfa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a74      	ldr	r2, [pc, #464]	@ (8004fd4 <HAL_UART_MspInit+0x1f0>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d134      	bne.n	8004e70 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004e06:	2300      	movs	r3, #0
 8004e08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e0a:	4b73      	ldr	r3, [pc, #460]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e0e:	4a72      	ldr	r2, [pc, #456]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004e10:	f043 0310 	orr.w	r3, r3, #16
 8004e14:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e16:	4b70      	ldr	r3, [pc, #448]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e1a:	f003 0310 	and.w	r3, r3, #16
 8004e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e22:	2300      	movs	r3, #0
 8004e24:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e26:	4b6c      	ldr	r3, [pc, #432]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e2a:	4a6b      	ldr	r2, [pc, #428]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004e2c:	f043 0302 	orr.w	r3, r3, #2
 8004e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e32:	4b69      	ldr	r3, [pc, #420]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004e3e:	23c0      	movs	r3, #192	@ 0xc0
 8004e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e42:	2302      	movs	r3, #2
 8004e44:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e46:	2300      	movs	r3, #0
 8004e48:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004e4e:	2307      	movs	r3, #7
 8004e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e52:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004e56:	4619      	mov	r1, r3
 8004e58:	4860      	ldr	r0, [pc, #384]	@ (8004fdc <HAL_UART_MspInit+0x1f8>)
 8004e5a:	f000 ff7d 	bl	8005d58 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004e5e:	2200      	movs	r2, #0
 8004e60:	2100      	movs	r1, #0
 8004e62:	2025      	movs	r0, #37	@ 0x25
 8004e64:	f000 feaf 	bl	8005bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004e68:	2025      	movs	r0, #37	@ 0x25
 8004e6a:	f000 fec8 	bl	8005bfe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004e6e:	e0ad      	b.n	8004fcc <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART2)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a5a      	ldr	r2, [pc, #360]	@ (8004fe0 <HAL_UART_MspInit+0x1fc>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d134      	bne.n	8004ee4 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	623b      	str	r3, [r7, #32]
 8004e7e:	4b56      	ldr	r3, [pc, #344]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e82:	4a55      	ldr	r2, [pc, #340]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004e84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e88:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e8a:	4b53      	ldr	r3, [pc, #332]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e92:	623b      	str	r3, [r7, #32]
 8004e94:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e96:	2300      	movs	r3, #0
 8004e98:	61fb      	str	r3, [r7, #28]
 8004e9a:	4b4f      	ldr	r3, [pc, #316]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e9e:	4a4e      	ldr	r2, [pc, #312]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004ea0:	f043 0301 	orr.w	r3, r3, #1
 8004ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ea6:	4b4c      	ldr	r3, [pc, #304]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eaa:	f003 0301 	and.w	r3, r3, #1
 8004eae:	61fb      	str	r3, [r7, #28]
 8004eb0:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004eb2:	230c      	movs	r3, #12
 8004eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004ec2:	2307      	movs	r3, #7
 8004ec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ec6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004eca:	4619      	mov	r1, r3
 8004ecc:	4845      	ldr	r0, [pc, #276]	@ (8004fe4 <HAL_UART_MspInit+0x200>)
 8004ece:	f000 ff43 	bl	8005d58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	2100      	movs	r1, #0
 8004ed6:	2026      	movs	r0, #38	@ 0x26
 8004ed8:	f000 fe75 	bl	8005bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004edc:	2026      	movs	r0, #38	@ 0x26
 8004ede:	f000 fe8e 	bl	8005bfe <HAL_NVIC_EnableIRQ>
}
 8004ee2:	e073      	b.n	8004fcc <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART3)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a3f      	ldr	r2, [pc, #252]	@ (8004fe8 <HAL_UART_MspInit+0x204>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d135      	bne.n	8004f5a <HAL_UART_MspInit+0x176>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004eee:	2300      	movs	r3, #0
 8004ef0:	61bb      	str	r3, [r7, #24]
 8004ef2:	4b39      	ldr	r3, [pc, #228]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef6:	4a38      	ldr	r2, [pc, #224]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004ef8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004efc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004efe:	4b36      	ldr	r3, [pc, #216]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f06:	61bb      	str	r3, [r7, #24]
 8004f08:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	617b      	str	r3, [r7, #20]
 8004f0e:	4b32      	ldr	r3, [pc, #200]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f12:	4a31      	ldr	r2, [pc, #196]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004f14:	f043 0308 	orr.w	r3, r3, #8
 8004f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f1a:	4b2f      	ldr	r3, [pc, #188]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f1e:	f003 0308 	and.w	r3, r3, #8
 8004f22:	617b      	str	r3, [r7, #20]
 8004f24:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004f26:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f30:	2300      	movs	r3, #0
 8004f32:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f34:	2303      	movs	r3, #3
 8004f36:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004f38:	2307      	movs	r3, #7
 8004f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004f3c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004f40:	4619      	mov	r1, r3
 8004f42:	482a      	ldr	r0, [pc, #168]	@ (8004fec <HAL_UART_MspInit+0x208>)
 8004f44:	f000 ff08 	bl	8005d58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004f48:	2200      	movs	r2, #0
 8004f4a:	2100      	movs	r1, #0
 8004f4c:	2027      	movs	r0, #39	@ 0x27
 8004f4e:	f000 fe3a 	bl	8005bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004f52:	2027      	movs	r0, #39	@ 0x27
 8004f54:	f000 fe53 	bl	8005bfe <HAL_NVIC_EnableIRQ>
}
 8004f58:	e038      	b.n	8004fcc <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART6)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a24      	ldr	r2, [pc, #144]	@ (8004ff0 <HAL_UART_MspInit+0x20c>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d133      	bne.n	8004fcc <HAL_UART_MspInit+0x1e8>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004f64:	2300      	movs	r3, #0
 8004f66:	613b      	str	r3, [r7, #16]
 8004f68:	4b1b      	ldr	r3, [pc, #108]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f6c:	4a1a      	ldr	r2, [pc, #104]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004f6e:	f043 0320 	orr.w	r3, r3, #32
 8004f72:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f74:	4b18      	ldr	r3, [pc, #96]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f78:	f003 0320 	and.w	r3, r3, #32
 8004f7c:	613b      	str	r3, [r7, #16]
 8004f7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f80:	2300      	movs	r3, #0
 8004f82:	60fb      	str	r3, [r7, #12]
 8004f84:	4b14      	ldr	r3, [pc, #80]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f88:	4a13      	ldr	r2, [pc, #76]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004f8a:	f043 0304 	orr.w	r3, r3, #4
 8004f8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f90:	4b11      	ldr	r3, [pc, #68]	@ (8004fd8 <HAL_UART_MspInit+0x1f4>)
 8004f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f94:	f003 0304 	and.w	r3, r3, #4
 8004f98:	60fb      	str	r3, [r7, #12]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004f9c:	23c0      	movs	r3, #192	@ 0xc0
 8004f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fa0:	2302      	movs	r3, #2
 8004fa2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004fac:	2308      	movs	r3, #8
 8004fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fb0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004fb4:	4619      	mov	r1, r3
 8004fb6:	480f      	ldr	r0, [pc, #60]	@ (8004ff4 <HAL_UART_MspInit+0x210>)
 8004fb8:	f000 fece 	bl	8005d58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	2100      	movs	r1, #0
 8004fc0:	2047      	movs	r0, #71	@ 0x47
 8004fc2:	f000 fe00 	bl	8005bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004fc6:	2047      	movs	r0, #71	@ 0x47
 8004fc8:	f000 fe19 	bl	8005bfe <HAL_NVIC_EnableIRQ>
}
 8004fcc:	bf00      	nop
 8004fce:	3740      	adds	r7, #64	@ 0x40
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	40011000 	.word	0x40011000
 8004fd8:	40023800 	.word	0x40023800
 8004fdc:	40020400 	.word	0x40020400
 8004fe0:	40004400 	.word	0x40004400
 8004fe4:	40020000 	.word	0x40020000
 8004fe8:	40004800 	.word	0x40004800
 8004fec:	40020c00 	.word	0x40020c00
 8004ff0:	40011400 	.word	0x40011400
 8004ff4:	40020800 	.word	0x40020800

08004ff8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8004ff8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005030 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004ffc:	f7ff fdca 	bl	8004b94 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005000:	480c      	ldr	r0, [pc, #48]	@ (8005034 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005002:	490d      	ldr	r1, [pc, #52]	@ (8005038 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005004:	4a0d      	ldr	r2, [pc, #52]	@ (800503c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005006:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005008:	e002      	b.n	8005010 <LoopCopyDataInit>

0800500a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800500a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800500c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800500e:	3304      	adds	r3, #4

08005010 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005010:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005012:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005014:	d3f9      	bcc.n	800500a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005016:	4a0a      	ldr	r2, [pc, #40]	@ (8005040 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005018:	4c0a      	ldr	r4, [pc, #40]	@ (8005044 <LoopFillZerobss+0x22>)
  movs r3, #0
 800501a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800501c:	e001      	b.n	8005022 <LoopFillZerobss>

0800501e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800501e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005020:	3204      	adds	r2, #4

08005022 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005022:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005024:	d3fb      	bcc.n	800501e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8005026:	f004 fe2f 	bl	8009c88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800502a:	f7ff fa4b 	bl	80044c4 <main>
  bx  lr    
 800502e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8005030:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8005034:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005038:	2000027c 	.word	0x2000027c
  ldr r2, =_sidata
 800503c:	0800f818 	.word	0x0800f818
  ldr r2, =_sbss
 8005040:	2000027c 	.word	0x2000027c
  ldr r4, =_ebss
 8005044:	20000da4 	.word	0x20000da4

08005048 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005048:	e7fe      	b.n	8005048 <ADC_IRQHandler>
	...

0800504c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005050:	4b0e      	ldr	r3, [pc, #56]	@ (800508c <HAL_Init+0x40>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a0d      	ldr	r2, [pc, #52]	@ (800508c <HAL_Init+0x40>)
 8005056:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800505a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800505c:	4b0b      	ldr	r3, [pc, #44]	@ (800508c <HAL_Init+0x40>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a0a      	ldr	r2, [pc, #40]	@ (800508c <HAL_Init+0x40>)
 8005062:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005066:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005068:	4b08      	ldr	r3, [pc, #32]	@ (800508c <HAL_Init+0x40>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a07      	ldr	r2, [pc, #28]	@ (800508c <HAL_Init+0x40>)
 800506e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005072:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005074:	2003      	movs	r0, #3
 8005076:	f000 fd9b 	bl	8005bb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800507a:	200f      	movs	r0, #15
 800507c:	f000 f808 	bl	8005090 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005080:	f7ff fbd6 	bl	8004830 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	40023c00 	.word	0x40023c00

08005090 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005098:	4b12      	ldr	r3, [pc, #72]	@ (80050e4 <HAL_InitTick+0x54>)
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	4b12      	ldr	r3, [pc, #72]	@ (80050e8 <HAL_InitTick+0x58>)
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	4619      	mov	r1, r3
 80050a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80050a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80050aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ae:	4618      	mov	r0, r3
 80050b0:	f000 fdb3 	bl	8005c1a <HAL_SYSTICK_Config>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d001      	beq.n	80050be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e00e      	b.n	80050dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2b0f      	cmp	r3, #15
 80050c2:	d80a      	bhi.n	80050da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80050c4:	2200      	movs	r2, #0
 80050c6:	6879      	ldr	r1, [r7, #4]
 80050c8:	f04f 30ff 	mov.w	r0, #4294967295
 80050cc:	f000 fd7b 	bl	8005bc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80050d0:	4a06      	ldr	r2, [pc, #24]	@ (80050ec <HAL_InitTick+0x5c>)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80050d6:	2300      	movs	r3, #0
 80050d8:	e000      	b.n	80050dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3708      	adds	r7, #8
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	20000094 	.word	0x20000094
 80050e8:	2000009c 	.word	0x2000009c
 80050ec:	20000098 	.word	0x20000098

080050f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80050f0:	b480      	push	{r7}
 80050f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80050f4:	4b06      	ldr	r3, [pc, #24]	@ (8005110 <HAL_IncTick+0x20>)
 80050f6:	781b      	ldrb	r3, [r3, #0]
 80050f8:	461a      	mov	r2, r3
 80050fa:	4b06      	ldr	r3, [pc, #24]	@ (8005114 <HAL_IncTick+0x24>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4413      	add	r3, r2
 8005100:	4a04      	ldr	r2, [pc, #16]	@ (8005114 <HAL_IncTick+0x24>)
 8005102:	6013      	str	r3, [r2, #0]
}
 8005104:	bf00      	nop
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr
 800510e:	bf00      	nop
 8005110:	2000009c 	.word	0x2000009c
 8005114:	20000c40 	.word	0x20000c40

08005118 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005118:	b480      	push	{r7}
 800511a:	af00      	add	r7, sp, #0
  return uwTick;
 800511c:	4b03      	ldr	r3, [pc, #12]	@ (800512c <HAL_GetTick+0x14>)
 800511e:	681b      	ldr	r3, [r3, #0]
}
 8005120:	4618      	mov	r0, r3
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	20000c40 	.word	0x20000c40

08005130 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005138:	f7ff ffee 	bl	8005118 <HAL_GetTick>
 800513c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005148:	d005      	beq.n	8005156 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800514a:	4b0a      	ldr	r3, [pc, #40]	@ (8005174 <HAL_Delay+0x44>)
 800514c:	781b      	ldrb	r3, [r3, #0]
 800514e:	461a      	mov	r2, r3
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	4413      	add	r3, r2
 8005154:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005156:	bf00      	nop
 8005158:	f7ff ffde 	bl	8005118 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	68fa      	ldr	r2, [r7, #12]
 8005164:	429a      	cmp	r2, r3
 8005166:	d8f7      	bhi.n	8005158 <HAL_Delay+0x28>
  {
  }
}
 8005168:	bf00      	nop
 800516a:	bf00      	nop
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	2000009c 	.word	0x2000009c

08005178 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e0ed      	b.n	8005366 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d102      	bne.n	800519c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f7fe f8b4 	bl	8003304 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f042 0201 	orr.w	r2, r2, #1
 80051aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80051ac:	f7ff ffb4 	bl	8005118 <HAL_GetTick>
 80051b0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80051b2:	e012      	b.n	80051da <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80051b4:	f7ff ffb0 	bl	8005118 <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	2b0a      	cmp	r3, #10
 80051c0:	d90b      	bls.n	80051da <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2205      	movs	r2, #5
 80051d2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e0c5      	b.n	8005366 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	f003 0301 	and.w	r3, r3, #1
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d0e5      	beq.n	80051b4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f022 0202 	bic.w	r2, r2, #2
 80051f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80051f8:	f7ff ff8e 	bl	8005118 <HAL_GetTick>
 80051fc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80051fe:	e012      	b.n	8005226 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005200:	f7ff ff8a 	bl	8005118 <HAL_GetTick>
 8005204:	4602      	mov	r2, r0
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	1ad3      	subs	r3, r2, r3
 800520a:	2b0a      	cmp	r3, #10
 800520c:	d90b      	bls.n	8005226 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005212:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2205      	movs	r2, #5
 800521e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	e09f      	b.n	8005366 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	f003 0302 	and.w	r3, r3, #2
 8005230:	2b00      	cmp	r3, #0
 8005232:	d1e5      	bne.n	8005200 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	7e1b      	ldrb	r3, [r3, #24]
 8005238:	2b01      	cmp	r3, #1
 800523a:	d108      	bne.n	800524e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800524a:	601a      	str	r2, [r3, #0]
 800524c:	e007      	b.n	800525e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800525c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	7e5b      	ldrb	r3, [r3, #25]
 8005262:	2b01      	cmp	r3, #1
 8005264:	d108      	bne.n	8005278 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005274:	601a      	str	r2, [r3, #0]
 8005276:	e007      	b.n	8005288 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005286:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	7e9b      	ldrb	r3, [r3, #26]
 800528c:	2b01      	cmp	r3, #1
 800528e:	d108      	bne.n	80052a2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f042 0220 	orr.w	r2, r2, #32
 800529e:	601a      	str	r2, [r3, #0]
 80052a0:	e007      	b.n	80052b2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f022 0220 	bic.w	r2, r2, #32
 80052b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	7edb      	ldrb	r3, [r3, #27]
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d108      	bne.n	80052cc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f022 0210 	bic.w	r2, r2, #16
 80052c8:	601a      	str	r2, [r3, #0]
 80052ca:	e007      	b.n	80052dc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f042 0210 	orr.w	r2, r2, #16
 80052da:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	7f1b      	ldrb	r3, [r3, #28]
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d108      	bne.n	80052f6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f042 0208 	orr.w	r2, r2, #8
 80052f2:	601a      	str	r2, [r3, #0]
 80052f4:	e007      	b.n	8005306 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f022 0208 	bic.w	r2, r2, #8
 8005304:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	7f5b      	ldrb	r3, [r3, #29]
 800530a:	2b01      	cmp	r3, #1
 800530c:	d108      	bne.n	8005320 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f042 0204 	orr.w	r2, r2, #4
 800531c:	601a      	str	r2, [r3, #0]
 800531e:	e007      	b.n	8005330 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f022 0204 	bic.w	r2, r2, #4
 800532e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	689a      	ldr	r2, [r3, #8]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	431a      	orrs	r2, r3
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	691b      	ldr	r3, [r3, #16]
 800533e:	431a      	orrs	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	ea42 0103 	orr.w	r1, r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	1e5a      	subs	r2, r3, #1
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	430a      	orrs	r2, r1
 8005354:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005364:	2300      	movs	r3, #0
}
 8005366:	4618      	mov	r0, r3
 8005368:	3710      	adds	r7, #16
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800536e:	b480      	push	{r7}
 8005370:	b087      	sub	sp, #28
 8005372:	af00      	add	r7, sp, #0
 8005374:	60f8      	str	r0, [r7, #12]
 8005376:	60b9      	str	r1, [r7, #8]
 8005378:	607a      	str	r2, [r7, #4]
 800537a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005382:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005384:	7dfb      	ldrb	r3, [r7, #23]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d003      	beq.n	8005392 <HAL_CAN_GetRxMessage+0x24>
 800538a:	7dfb      	ldrb	r3, [r7, #23]
 800538c:	2b02      	cmp	r3, #2
 800538e:	f040 8103 	bne.w	8005598 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d10e      	bne.n	80053b6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	f003 0303 	and.w	r3, r3, #3
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d116      	bne.n	80053d4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053aa:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e0f7      	b.n	80055a6 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	691b      	ldr	r3, [r3, #16]
 80053bc:	f003 0303 	and.w	r3, r3, #3
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d107      	bne.n	80053d4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	e0e8      	b.n	80055a6 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	331b      	adds	r3, #27
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	4413      	add	r3, r2
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0204 	and.w	r2, r3, #4
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d10c      	bne.n	800540c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	331b      	adds	r3, #27
 80053fa:	011b      	lsls	r3, r3, #4
 80053fc:	4413      	add	r3, r2
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	0d5b      	lsrs	r3, r3, #21
 8005402:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	601a      	str	r2, [r3, #0]
 800540a:	e00b      	b.n	8005424 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	331b      	adds	r3, #27
 8005414:	011b      	lsls	r3, r3, #4
 8005416:	4413      	add	r3, r2
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	08db      	lsrs	r3, r3, #3
 800541c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	331b      	adds	r3, #27
 800542c:	011b      	lsls	r3, r3, #4
 800542e:	4413      	add	r3, r2
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0202 	and.w	r2, r3, #2
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	331b      	adds	r3, #27
 8005442:	011b      	lsls	r3, r3, #4
 8005444:	4413      	add	r3, r2
 8005446:	3304      	adds	r3, #4
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0308 	and.w	r3, r3, #8
 800544e:	2b00      	cmp	r3, #0
 8005450:	d003      	beq.n	800545a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2208      	movs	r2, #8
 8005456:	611a      	str	r2, [r3, #16]
 8005458:	e00b      	b.n	8005472 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	331b      	adds	r3, #27
 8005462:	011b      	lsls	r3, r3, #4
 8005464:	4413      	add	r3, r2
 8005466:	3304      	adds	r3, #4
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 020f 	and.w	r2, r3, #15
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	331b      	adds	r3, #27
 800547a:	011b      	lsls	r3, r3, #4
 800547c:	4413      	add	r3, r2
 800547e:	3304      	adds	r3, #4
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	0a1b      	lsrs	r3, r3, #8
 8005484:	b2da      	uxtb	r2, r3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	331b      	adds	r3, #27
 8005492:	011b      	lsls	r3, r3, #4
 8005494:	4413      	add	r3, r2
 8005496:	3304      	adds	r3, #4
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	0c1b      	lsrs	r3, r3, #16
 800549c:	b29a      	uxth	r2, r3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	011b      	lsls	r3, r3, #4
 80054aa:	4413      	add	r3, r2
 80054ac:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	b2da      	uxtb	r2, r3
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	011b      	lsls	r3, r3, #4
 80054c0:	4413      	add	r3, r2
 80054c2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	0a1a      	lsrs	r2, r3, #8
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	3301      	adds	r3, #1
 80054ce:	b2d2      	uxtb	r2, r2
 80054d0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	011b      	lsls	r3, r3, #4
 80054da:	4413      	add	r3, r2
 80054dc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	0c1a      	lsrs	r2, r3, #16
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	3302      	adds	r3, #2
 80054e8:	b2d2      	uxtb	r2, r2
 80054ea:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	011b      	lsls	r3, r3, #4
 80054f4:	4413      	add	r3, r2
 80054f6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	0e1a      	lsrs	r2, r3, #24
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	3303      	adds	r3, #3
 8005502:	b2d2      	uxtb	r2, r2
 8005504:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	011b      	lsls	r3, r3, #4
 800550e:	4413      	add	r3, r2
 8005510:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	3304      	adds	r3, #4
 800551a:	b2d2      	uxtb	r2, r2
 800551c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	011b      	lsls	r3, r3, #4
 8005526:	4413      	add	r3, r2
 8005528:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	0a1a      	lsrs	r2, r3, #8
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	3305      	adds	r3, #5
 8005534:	b2d2      	uxtb	r2, r2
 8005536:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	011b      	lsls	r3, r3, #4
 8005540:	4413      	add	r3, r2
 8005542:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	0c1a      	lsrs	r2, r3, #16
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	3306      	adds	r3, #6
 800554e:	b2d2      	uxtb	r2, r2
 8005550:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	011b      	lsls	r3, r3, #4
 800555a:	4413      	add	r3, r2
 800555c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	0e1a      	lsrs	r2, r3, #24
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	3307      	adds	r3, #7
 8005568:	b2d2      	uxtb	r2, r2
 800556a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d108      	bne.n	8005584 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	68da      	ldr	r2, [r3, #12]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f042 0220 	orr.w	r2, r2, #32
 8005580:	60da      	str	r2, [r3, #12]
 8005582:	e007      	b.n	8005594 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	691a      	ldr	r2, [r3, #16]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f042 0220 	orr.w	r2, r2, #32
 8005592:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005594:	2300      	movs	r3, #0
 8005596:	e006      	b.n	80055a6 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800559c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
  }
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	371c      	adds	r7, #28
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr

080055b2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b08a      	sub	sp, #40	@ 0x28
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80055ba:	2300      	movs	r3, #0
 80055bc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	691b      	ldr	r3, [r3, #16]
 80055e4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	699b      	ldr	r3, [r3, #24]
 80055ec:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80055ee:	6a3b      	ldr	r3, [r7, #32]
 80055f0:	f003 0301 	and.w	r3, r3, #1
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d07c      	beq.n	80056f2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	f003 0301 	and.w	r3, r3, #1
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d023      	beq.n	800564a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	2201      	movs	r2, #1
 8005608:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	f003 0302 	and.w	r3, r3, #2
 8005610:	2b00      	cmp	r3, #0
 8005612:	d003      	beq.n	800561c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f000 f983 	bl	8005920 <HAL_CAN_TxMailbox0CompleteCallback>
 800561a:	e016      	b.n	800564a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800561c:	69bb      	ldr	r3, [r7, #24]
 800561e:	f003 0304 	and.w	r3, r3, #4
 8005622:	2b00      	cmp	r3, #0
 8005624:	d004      	beq.n	8005630 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005628:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800562c:	627b      	str	r3, [r7, #36]	@ 0x24
 800562e:	e00c      	b.n	800564a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005630:	69bb      	ldr	r3, [r7, #24]
 8005632:	f003 0308 	and.w	r3, r3, #8
 8005636:	2b00      	cmp	r3, #0
 8005638:	d004      	beq.n	8005644 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800563a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800563c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005640:	627b      	str	r3, [r7, #36]	@ 0x24
 8005642:	e002      	b.n	800564a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f000 f989 	bl	800595c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005650:	2b00      	cmp	r3, #0
 8005652:	d024      	beq.n	800569e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800565c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005664:	2b00      	cmp	r3, #0
 8005666:	d003      	beq.n	8005670 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f000 f963 	bl	8005934 <HAL_CAN_TxMailbox1CompleteCallback>
 800566e:	e016      	b.n	800569e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005676:	2b00      	cmp	r3, #0
 8005678:	d004      	beq.n	8005684 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800567a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800567c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005680:	627b      	str	r3, [r7, #36]	@ 0x24
 8005682:	e00c      	b.n	800569e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800568a:	2b00      	cmp	r3, #0
 800568c:	d004      	beq.n	8005698 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800568e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005690:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005694:	627b      	str	r3, [r7, #36]	@ 0x24
 8005696:	e002      	b.n	800569e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f000 f969 	bl	8005970 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d024      	beq.n	80056f2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80056b0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d003      	beq.n	80056c4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80056bc:	6878      	ldr	r0, [r7, #4]
 80056be:	f000 f943 	bl	8005948 <HAL_CAN_TxMailbox2CompleteCallback>
 80056c2:	e016      	b.n	80056f2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80056c4:	69bb      	ldr	r3, [r7, #24]
 80056c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d004      	beq.n	80056d8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80056ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80056d6:	e00c      	b.n	80056f2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80056d8:	69bb      	ldr	r3, [r7, #24]
 80056da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d004      	beq.n	80056ec <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80056e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80056ea:	e002      	b.n	80056f2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 f949 	bl	8005984 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80056f2:	6a3b      	ldr	r3, [r7, #32]
 80056f4:	f003 0308 	and.w	r3, r3, #8
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d00c      	beq.n	8005716 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	f003 0310 	and.w	r3, r3, #16
 8005702:	2b00      	cmp	r3, #0
 8005704:	d007      	beq.n	8005716 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005708:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800570c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	2210      	movs	r2, #16
 8005714:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005716:	6a3b      	ldr	r3, [r7, #32]
 8005718:	f003 0304 	and.w	r3, r3, #4
 800571c:	2b00      	cmp	r3, #0
 800571e:	d00b      	beq.n	8005738 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	f003 0308 	and.w	r3, r3, #8
 8005726:	2b00      	cmp	r3, #0
 8005728:	d006      	beq.n	8005738 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2208      	movs	r2, #8
 8005730:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 f930 	bl	8005998 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005738:	6a3b      	ldr	r3, [r7, #32]
 800573a:	f003 0302 	and.w	r3, r3, #2
 800573e:	2b00      	cmp	r3, #0
 8005740:	d009      	beq.n	8005756 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	f003 0303 	and.w	r3, r3, #3
 800574c:	2b00      	cmp	r3, #0
 800574e:	d002      	beq.n	8005756 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f7fd f9cd 	bl	8002af0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005756:	6a3b      	ldr	r3, [r7, #32]
 8005758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00c      	beq.n	800577a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	f003 0310 	and.w	r3, r3, #16
 8005766:	2b00      	cmp	r3, #0
 8005768:	d007      	beq.n	800577a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800576a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005770:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	2210      	movs	r2, #16
 8005778:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800577a:	6a3b      	ldr	r3, [r7, #32]
 800577c:	f003 0320 	and.w	r3, r3, #32
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00b      	beq.n	800579c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	f003 0308 	and.w	r3, r3, #8
 800578a:	2b00      	cmp	r3, #0
 800578c:	d006      	beq.n	800579c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2208      	movs	r2, #8
 8005794:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 f912 	bl	80059c0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800579c:	6a3b      	ldr	r3, [r7, #32]
 800579e:	f003 0310 	and.w	r3, r3, #16
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d009      	beq.n	80057ba <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	691b      	ldr	r3, [r3, #16]
 80057ac:	f003 0303 	and.w	r3, r3, #3
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d002      	beq.n	80057ba <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 f8f9 	bl	80059ac <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80057ba:	6a3b      	ldr	r3, [r7, #32]
 80057bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d00b      	beq.n	80057dc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	f003 0310 	and.w	r3, r3, #16
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d006      	beq.n	80057dc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	2210      	movs	r2, #16
 80057d4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 f8fc 	bl	80059d4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80057dc:	6a3b      	ldr	r3, [r7, #32]
 80057de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00b      	beq.n	80057fe <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	f003 0308 	and.w	r3, r3, #8
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d006      	beq.n	80057fe <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	2208      	movs	r2, #8
 80057f6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 f8f5 	bl	80059e8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80057fe:	6a3b      	ldr	r3, [r7, #32]
 8005800:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d07b      	beq.n	8005900 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005808:	69fb      	ldr	r3, [r7, #28]
 800580a:	f003 0304 	and.w	r3, r3, #4
 800580e:	2b00      	cmp	r3, #0
 8005810:	d072      	beq.n	80058f8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005812:	6a3b      	ldr	r3, [r7, #32]
 8005814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005818:	2b00      	cmp	r3, #0
 800581a:	d008      	beq.n	800582e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005828:	f043 0301 	orr.w	r3, r3, #1
 800582c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800582e:	6a3b      	ldr	r3, [r7, #32]
 8005830:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005834:	2b00      	cmp	r3, #0
 8005836:	d008      	beq.n	800584a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800583e:	2b00      	cmp	r3, #0
 8005840:	d003      	beq.n	800584a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005844:	f043 0302 	orr.w	r3, r3, #2
 8005848:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800584a:	6a3b      	ldr	r3, [r7, #32]
 800584c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005850:	2b00      	cmp	r3, #0
 8005852:	d008      	beq.n	8005866 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800585a:	2b00      	cmp	r3, #0
 800585c:	d003      	beq.n	8005866 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800585e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005860:	f043 0304 	orr.w	r3, r3, #4
 8005864:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005866:	6a3b      	ldr	r3, [r7, #32]
 8005868:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800586c:	2b00      	cmp	r3, #0
 800586e:	d043      	beq.n	80058f8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005876:	2b00      	cmp	r3, #0
 8005878:	d03e      	beq.n	80058f8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005880:	2b60      	cmp	r3, #96	@ 0x60
 8005882:	d02b      	beq.n	80058dc <HAL_CAN_IRQHandler+0x32a>
 8005884:	2b60      	cmp	r3, #96	@ 0x60
 8005886:	d82e      	bhi.n	80058e6 <HAL_CAN_IRQHandler+0x334>
 8005888:	2b50      	cmp	r3, #80	@ 0x50
 800588a:	d022      	beq.n	80058d2 <HAL_CAN_IRQHandler+0x320>
 800588c:	2b50      	cmp	r3, #80	@ 0x50
 800588e:	d82a      	bhi.n	80058e6 <HAL_CAN_IRQHandler+0x334>
 8005890:	2b40      	cmp	r3, #64	@ 0x40
 8005892:	d019      	beq.n	80058c8 <HAL_CAN_IRQHandler+0x316>
 8005894:	2b40      	cmp	r3, #64	@ 0x40
 8005896:	d826      	bhi.n	80058e6 <HAL_CAN_IRQHandler+0x334>
 8005898:	2b30      	cmp	r3, #48	@ 0x30
 800589a:	d010      	beq.n	80058be <HAL_CAN_IRQHandler+0x30c>
 800589c:	2b30      	cmp	r3, #48	@ 0x30
 800589e:	d822      	bhi.n	80058e6 <HAL_CAN_IRQHandler+0x334>
 80058a0:	2b10      	cmp	r3, #16
 80058a2:	d002      	beq.n	80058aa <HAL_CAN_IRQHandler+0x2f8>
 80058a4:	2b20      	cmp	r3, #32
 80058a6:	d005      	beq.n	80058b4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80058a8:	e01d      	b.n	80058e6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80058aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ac:	f043 0308 	orr.w	r3, r3, #8
 80058b0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80058b2:	e019      	b.n	80058e8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80058b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b6:	f043 0310 	orr.w	r3, r3, #16
 80058ba:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80058bc:	e014      	b.n	80058e8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80058be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c0:	f043 0320 	orr.w	r3, r3, #32
 80058c4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80058c6:	e00f      	b.n	80058e8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80058c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058ce:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80058d0:	e00a      	b.n	80058e8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80058d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058d8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80058da:	e005      	b.n	80058e8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80058dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058e2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80058e4:	e000      	b.n	80058e8 <HAL_CAN_IRQHandler+0x336>
            break;
 80058e6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	699a      	ldr	r2, [r3, #24]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80058f6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2204      	movs	r2, #4
 80058fe:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005902:	2b00      	cmp	r3, #0
 8005904:	d008      	beq.n	8005918 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800590a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590c:	431a      	orrs	r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 f872 	bl	80059fc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005918:	bf00      	nop
 800591a:	3728      	adds	r7, #40	@ 0x28
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005928:	bf00      	nop
 800592a:	370c      	adds	r7, #12
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800593c:	bf00      	nop
 800593e:	370c      	adds	r7, #12
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr

08005948 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005948:	b480      	push	{r7}
 800594a:	b083      	sub	sp, #12
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005950:	bf00      	nop
 8005952:	370c      	adds	r7, #12
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr

0800595c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800595c:	b480      	push	{r7}
 800595e:	b083      	sub	sp, #12
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005964:	bf00      	nop
 8005966:	370c      	adds	r7, #12
 8005968:	46bd      	mov	sp, r7
 800596a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596e:	4770      	bx	lr

08005970 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005970:	b480      	push	{r7}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005978:	bf00      	nop
 800597a:	370c      	adds	r7, #12
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr

08005984 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005984:	b480      	push	{r7}
 8005986:	b083      	sub	sp, #12
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800598c:	bf00      	nop
 800598e:	370c      	adds	r7, #12
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr

08005998 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005998:	b480      	push	{r7}
 800599a:	b083      	sub	sp, #12
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80059a0:	bf00      	nop
 80059a2:	370c      	adds	r7, #12
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80059b4:	bf00      	nop
 80059b6:	370c      	adds	r7, #12
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80059c8:	bf00      	nop
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80059dc:	bf00      	nop
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr

080059fc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005a04:	bf00      	nop
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b085      	sub	sp, #20
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f003 0307 	and.w	r3, r3, #7
 8005a1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a20:	4b0c      	ldr	r3, [pc, #48]	@ (8005a54 <__NVIC_SetPriorityGrouping+0x44>)
 8005a22:	68db      	ldr	r3, [r3, #12]
 8005a24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a26:	68ba      	ldr	r2, [r7, #8]
 8005a28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005a3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a42:	4a04      	ldr	r2, [pc, #16]	@ (8005a54 <__NVIC_SetPriorityGrouping+0x44>)
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	60d3      	str	r3, [r2, #12]
}
 8005a48:	bf00      	nop
 8005a4a:	3714      	adds	r7, #20
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr
 8005a54:	e000ed00 	.word	0xe000ed00

08005a58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a5c:	4b04      	ldr	r3, [pc, #16]	@ (8005a70 <__NVIC_GetPriorityGrouping+0x18>)
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	0a1b      	lsrs	r3, r3, #8
 8005a62:	f003 0307 	and.w	r3, r3, #7
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr
 8005a70:	e000ed00 	.word	0xe000ed00

08005a74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	db0b      	blt.n	8005a9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a86:	79fb      	ldrb	r3, [r7, #7]
 8005a88:	f003 021f 	and.w	r2, r3, #31
 8005a8c:	4907      	ldr	r1, [pc, #28]	@ (8005aac <__NVIC_EnableIRQ+0x38>)
 8005a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a92:	095b      	lsrs	r3, r3, #5
 8005a94:	2001      	movs	r0, #1
 8005a96:	fa00 f202 	lsl.w	r2, r0, r2
 8005a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005a9e:	bf00      	nop
 8005aa0:	370c      	adds	r7, #12
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	e000e100 	.word	0xe000e100

08005ab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b083      	sub	sp, #12
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	6039      	str	r1, [r7, #0]
 8005aba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	db0a      	blt.n	8005ada <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	b2da      	uxtb	r2, r3
 8005ac8:	490c      	ldr	r1, [pc, #48]	@ (8005afc <__NVIC_SetPriority+0x4c>)
 8005aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ace:	0112      	lsls	r2, r2, #4
 8005ad0:	b2d2      	uxtb	r2, r2
 8005ad2:	440b      	add	r3, r1
 8005ad4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005ad8:	e00a      	b.n	8005af0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	b2da      	uxtb	r2, r3
 8005ade:	4908      	ldr	r1, [pc, #32]	@ (8005b00 <__NVIC_SetPriority+0x50>)
 8005ae0:	79fb      	ldrb	r3, [r7, #7]
 8005ae2:	f003 030f 	and.w	r3, r3, #15
 8005ae6:	3b04      	subs	r3, #4
 8005ae8:	0112      	lsls	r2, r2, #4
 8005aea:	b2d2      	uxtb	r2, r2
 8005aec:	440b      	add	r3, r1
 8005aee:	761a      	strb	r2, [r3, #24]
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr
 8005afc:	e000e100 	.word	0xe000e100
 8005b00:	e000ed00 	.word	0xe000ed00

08005b04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b089      	sub	sp, #36	@ 0x24
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f003 0307 	and.w	r3, r3, #7
 8005b16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b18:	69fb      	ldr	r3, [r7, #28]
 8005b1a:	f1c3 0307 	rsb	r3, r3, #7
 8005b1e:	2b04      	cmp	r3, #4
 8005b20:	bf28      	it	cs
 8005b22:	2304      	movcs	r3, #4
 8005b24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	3304      	adds	r3, #4
 8005b2a:	2b06      	cmp	r3, #6
 8005b2c:	d902      	bls.n	8005b34 <NVIC_EncodePriority+0x30>
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	3b03      	subs	r3, #3
 8005b32:	e000      	b.n	8005b36 <NVIC_EncodePriority+0x32>
 8005b34:	2300      	movs	r3, #0
 8005b36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b38:	f04f 32ff 	mov.w	r2, #4294967295
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b42:	43da      	mvns	r2, r3
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	401a      	ands	r2, r3
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	fa01 f303 	lsl.w	r3, r1, r3
 8005b56:	43d9      	mvns	r1, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b5c:	4313      	orrs	r3, r2
         );
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3724      	adds	r7, #36	@ 0x24
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr
	...

08005b6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b082      	sub	sp, #8
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	3b01      	subs	r3, #1
 8005b78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b7c:	d301      	bcc.n	8005b82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e00f      	b.n	8005ba2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b82:	4a0a      	ldr	r2, [pc, #40]	@ (8005bac <SysTick_Config+0x40>)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	3b01      	subs	r3, #1
 8005b88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005b8a:	210f      	movs	r1, #15
 8005b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b90:	f7ff ff8e 	bl	8005ab0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005b94:	4b05      	ldr	r3, [pc, #20]	@ (8005bac <SysTick_Config+0x40>)
 8005b96:	2200      	movs	r2, #0
 8005b98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b9a:	4b04      	ldr	r3, [pc, #16]	@ (8005bac <SysTick_Config+0x40>)
 8005b9c:	2207      	movs	r2, #7
 8005b9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005ba0:	2300      	movs	r3, #0
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3708      	adds	r7, #8
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	e000e010 	.word	0xe000e010

08005bb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f7ff ff29 	bl	8005a10 <__NVIC_SetPriorityGrouping>
}
 8005bbe:	bf00      	nop
 8005bc0:	3708      	adds	r7, #8
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}

08005bc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005bc6:	b580      	push	{r7, lr}
 8005bc8:	b086      	sub	sp, #24
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	4603      	mov	r3, r0
 8005bce:	60b9      	str	r1, [r7, #8]
 8005bd0:	607a      	str	r2, [r7, #4]
 8005bd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005bd8:	f7ff ff3e 	bl	8005a58 <__NVIC_GetPriorityGrouping>
 8005bdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	68b9      	ldr	r1, [r7, #8]
 8005be2:	6978      	ldr	r0, [r7, #20]
 8005be4:	f7ff ff8e 	bl	8005b04 <NVIC_EncodePriority>
 8005be8:	4602      	mov	r2, r0
 8005bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bee:	4611      	mov	r1, r2
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f7ff ff5d 	bl	8005ab0 <__NVIC_SetPriority>
}
 8005bf6:	bf00      	nop
 8005bf8:	3718      	adds	r7, #24
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}

08005bfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bfe:	b580      	push	{r7, lr}
 8005c00:	b082      	sub	sp, #8
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	4603      	mov	r3, r0
 8005c06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f7ff ff31 	bl	8005a74 <__NVIC_EnableIRQ>
}
 8005c12:	bf00      	nop
 8005c14:	3708      	adds	r7, #8
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b082      	sub	sp, #8
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f7ff ffa2 	bl	8005b6c <SysTick_Config>
 8005c28:	4603      	mov	r3, r0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3708      	adds	r7, #8
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd80      	pop	{r7, pc}

08005c32 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005c32:	b580      	push	{r7, lr}
 8005c34:	b084      	sub	sp, #16
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c3e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005c40:	f7ff fa6a 	bl	8005118 <HAL_GetTick>
 8005c44:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	d008      	beq.n	8005c64 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2280      	movs	r2, #128	@ 0x80
 8005c56:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e052      	b.n	8005d0a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f022 0216 	bic.w	r2, r2, #22
 8005c72:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	695a      	ldr	r2, [r3, #20]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c82:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d103      	bne.n	8005c94 <HAL_DMA_Abort+0x62>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d007      	beq.n	8005ca4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 0208 	bic.w	r2, r2, #8
 8005ca2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f022 0201 	bic.w	r2, r2, #1
 8005cb2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cb4:	e013      	b.n	8005cde <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005cb6:	f7ff fa2f 	bl	8005118 <HAL_GetTick>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	1ad3      	subs	r3, r2, r3
 8005cc0:	2b05      	cmp	r3, #5
 8005cc2:	d90c      	bls.n	8005cde <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2220      	movs	r2, #32
 8005cc8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2203      	movs	r2, #3
 8005cce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e015      	b.n	8005d0a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f003 0301 	and.w	r3, r3, #1
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1e4      	bne.n	8005cb6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cf0:	223f      	movs	r2, #63	@ 0x3f
 8005cf2:	409a      	lsls	r2, r3
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3710      	adds	r7, #16
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}

08005d12 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005d12:	b480      	push	{r7}
 8005d14:	b083      	sub	sp, #12
 8005d16:	af00      	add	r7, sp, #0
 8005d18:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d004      	beq.n	8005d30 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2280      	movs	r2, #128	@ 0x80
 8005d2a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e00c      	b.n	8005d4a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2205      	movs	r2, #5
 8005d34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f022 0201 	bic.w	r2, r2, #1
 8005d46:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005d48:	2300      	movs	r3, #0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	370c      	adds	r7, #12
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr
	...

08005d58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b089      	sub	sp, #36	@ 0x24
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
 8005d60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005d62:	2300      	movs	r3, #0
 8005d64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005d66:	2300      	movs	r3, #0
 8005d68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d6e:	2300      	movs	r3, #0
 8005d70:	61fb      	str	r3, [r7, #28]
 8005d72:	e177      	b.n	8006064 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005d74:	2201      	movs	r2, #1
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	fa02 f303 	lsl.w	r3, r2, r3
 8005d7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	697a      	ldr	r2, [r7, #20]
 8005d84:	4013      	ands	r3, r2
 8005d86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005d88:	693a      	ldr	r2, [r7, #16]
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	f040 8166 	bne.w	800605e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	f003 0303 	and.w	r3, r3, #3
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d005      	beq.n	8005daa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005da6:	2b02      	cmp	r3, #2
 8005da8:	d130      	bne.n	8005e0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005db0:	69fb      	ldr	r3, [r7, #28]
 8005db2:	005b      	lsls	r3, r3, #1
 8005db4:	2203      	movs	r2, #3
 8005db6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dba:	43db      	mvns	r3, r3
 8005dbc:	69ba      	ldr	r2, [r7, #24]
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	68da      	ldr	r2, [r3, #12]
 8005dc6:	69fb      	ldr	r3, [r7, #28]
 8005dc8:	005b      	lsls	r3, r3, #1
 8005dca:	fa02 f303 	lsl.w	r3, r2, r3
 8005dce:	69ba      	ldr	r2, [r7, #24]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	69ba      	ldr	r2, [r7, #24]
 8005dd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005de0:	2201      	movs	r2, #1
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	fa02 f303 	lsl.w	r3, r2, r3
 8005de8:	43db      	mvns	r3, r3
 8005dea:	69ba      	ldr	r2, [r7, #24]
 8005dec:	4013      	ands	r3, r2
 8005dee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	091b      	lsrs	r3, r3, #4
 8005df6:	f003 0201 	and.w	r2, r3, #1
 8005dfa:	69fb      	ldr	r3, [r7, #28]
 8005dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005e00:	69ba      	ldr	r2, [r7, #24]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	69ba      	ldr	r2, [r7, #24]
 8005e0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	f003 0303 	and.w	r3, r3, #3
 8005e14:	2b03      	cmp	r3, #3
 8005e16:	d017      	beq.n	8005e48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005e1e:	69fb      	ldr	r3, [r7, #28]
 8005e20:	005b      	lsls	r3, r3, #1
 8005e22:	2203      	movs	r2, #3
 8005e24:	fa02 f303 	lsl.w	r3, r2, r3
 8005e28:	43db      	mvns	r3, r3
 8005e2a:	69ba      	ldr	r2, [r7, #24]
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	689a      	ldr	r2, [r3, #8]
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	005b      	lsls	r3, r3, #1
 8005e38:	fa02 f303 	lsl.w	r3, r2, r3
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	69ba      	ldr	r2, [r7, #24]
 8005e46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	f003 0303 	and.w	r3, r3, #3
 8005e50:	2b02      	cmp	r3, #2
 8005e52:	d123      	bne.n	8005e9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	08da      	lsrs	r2, r3, #3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	3208      	adds	r2, #8
 8005e5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005e62:	69fb      	ldr	r3, [r7, #28]
 8005e64:	f003 0307 	and.w	r3, r3, #7
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	220f      	movs	r2, #15
 8005e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e70:	43db      	mvns	r3, r3
 8005e72:	69ba      	ldr	r2, [r7, #24]
 8005e74:	4013      	ands	r3, r2
 8005e76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	691a      	ldr	r2, [r3, #16]
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	f003 0307 	and.w	r3, r3, #7
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	fa02 f303 	lsl.w	r3, r2, r3
 8005e88:	69ba      	ldr	r2, [r7, #24]
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	08da      	lsrs	r2, r3, #3
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	3208      	adds	r2, #8
 8005e96:	69b9      	ldr	r1, [r7, #24]
 8005e98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005ea2:	69fb      	ldr	r3, [r7, #28]
 8005ea4:	005b      	lsls	r3, r3, #1
 8005ea6:	2203      	movs	r2, #3
 8005ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8005eac:	43db      	mvns	r3, r3
 8005eae:	69ba      	ldr	r2, [r7, #24]
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	f003 0203 	and.w	r2, r3, #3
 8005ebc:	69fb      	ldr	r3, [r7, #28]
 8005ebe:	005b      	lsls	r3, r3, #1
 8005ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec4:	69ba      	ldr	r2, [r7, #24]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	69ba      	ldr	r2, [r7, #24]
 8005ece:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	f000 80c0 	beq.w	800605e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ede:	2300      	movs	r3, #0
 8005ee0:	60fb      	str	r3, [r7, #12]
 8005ee2:	4b66      	ldr	r3, [pc, #408]	@ (800607c <HAL_GPIO_Init+0x324>)
 8005ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ee6:	4a65      	ldr	r2, [pc, #404]	@ (800607c <HAL_GPIO_Init+0x324>)
 8005ee8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005eec:	6453      	str	r3, [r2, #68]	@ 0x44
 8005eee:	4b63      	ldr	r3, [pc, #396]	@ (800607c <HAL_GPIO_Init+0x324>)
 8005ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ef2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ef6:	60fb      	str	r3, [r7, #12]
 8005ef8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005efa:	4a61      	ldr	r2, [pc, #388]	@ (8006080 <HAL_GPIO_Init+0x328>)
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	089b      	lsrs	r3, r3, #2
 8005f00:	3302      	adds	r3, #2
 8005f02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	f003 0303 	and.w	r3, r3, #3
 8005f0e:	009b      	lsls	r3, r3, #2
 8005f10:	220f      	movs	r2, #15
 8005f12:	fa02 f303 	lsl.w	r3, r2, r3
 8005f16:	43db      	mvns	r3, r3
 8005f18:	69ba      	ldr	r2, [r7, #24]
 8005f1a:	4013      	ands	r3, r2
 8005f1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a58      	ldr	r2, [pc, #352]	@ (8006084 <HAL_GPIO_Init+0x32c>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d037      	beq.n	8005f96 <HAL_GPIO_Init+0x23e>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a57      	ldr	r2, [pc, #348]	@ (8006088 <HAL_GPIO_Init+0x330>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d031      	beq.n	8005f92 <HAL_GPIO_Init+0x23a>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a56      	ldr	r2, [pc, #344]	@ (800608c <HAL_GPIO_Init+0x334>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d02b      	beq.n	8005f8e <HAL_GPIO_Init+0x236>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a55      	ldr	r2, [pc, #340]	@ (8006090 <HAL_GPIO_Init+0x338>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d025      	beq.n	8005f8a <HAL_GPIO_Init+0x232>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a54      	ldr	r2, [pc, #336]	@ (8006094 <HAL_GPIO_Init+0x33c>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d01f      	beq.n	8005f86 <HAL_GPIO_Init+0x22e>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a53      	ldr	r2, [pc, #332]	@ (8006098 <HAL_GPIO_Init+0x340>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d019      	beq.n	8005f82 <HAL_GPIO_Init+0x22a>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a52      	ldr	r2, [pc, #328]	@ (800609c <HAL_GPIO_Init+0x344>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d013      	beq.n	8005f7e <HAL_GPIO_Init+0x226>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	4a51      	ldr	r2, [pc, #324]	@ (80060a0 <HAL_GPIO_Init+0x348>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d00d      	beq.n	8005f7a <HAL_GPIO_Init+0x222>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a50      	ldr	r2, [pc, #320]	@ (80060a4 <HAL_GPIO_Init+0x34c>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d007      	beq.n	8005f76 <HAL_GPIO_Init+0x21e>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a4f      	ldr	r2, [pc, #316]	@ (80060a8 <HAL_GPIO_Init+0x350>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d101      	bne.n	8005f72 <HAL_GPIO_Init+0x21a>
 8005f6e:	2309      	movs	r3, #9
 8005f70:	e012      	b.n	8005f98 <HAL_GPIO_Init+0x240>
 8005f72:	230a      	movs	r3, #10
 8005f74:	e010      	b.n	8005f98 <HAL_GPIO_Init+0x240>
 8005f76:	2308      	movs	r3, #8
 8005f78:	e00e      	b.n	8005f98 <HAL_GPIO_Init+0x240>
 8005f7a:	2307      	movs	r3, #7
 8005f7c:	e00c      	b.n	8005f98 <HAL_GPIO_Init+0x240>
 8005f7e:	2306      	movs	r3, #6
 8005f80:	e00a      	b.n	8005f98 <HAL_GPIO_Init+0x240>
 8005f82:	2305      	movs	r3, #5
 8005f84:	e008      	b.n	8005f98 <HAL_GPIO_Init+0x240>
 8005f86:	2304      	movs	r3, #4
 8005f88:	e006      	b.n	8005f98 <HAL_GPIO_Init+0x240>
 8005f8a:	2303      	movs	r3, #3
 8005f8c:	e004      	b.n	8005f98 <HAL_GPIO_Init+0x240>
 8005f8e:	2302      	movs	r3, #2
 8005f90:	e002      	b.n	8005f98 <HAL_GPIO_Init+0x240>
 8005f92:	2301      	movs	r3, #1
 8005f94:	e000      	b.n	8005f98 <HAL_GPIO_Init+0x240>
 8005f96:	2300      	movs	r3, #0
 8005f98:	69fa      	ldr	r2, [r7, #28]
 8005f9a:	f002 0203 	and.w	r2, r2, #3
 8005f9e:	0092      	lsls	r2, r2, #2
 8005fa0:	4093      	lsls	r3, r2
 8005fa2:	69ba      	ldr	r2, [r7, #24]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005fa8:	4935      	ldr	r1, [pc, #212]	@ (8006080 <HAL_GPIO_Init+0x328>)
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	089b      	lsrs	r3, r3, #2
 8005fae:	3302      	adds	r3, #2
 8005fb0:	69ba      	ldr	r2, [r7, #24]
 8005fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005fb6:	4b3d      	ldr	r3, [pc, #244]	@ (80060ac <HAL_GPIO_Init+0x354>)
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	43db      	mvns	r3, r3
 8005fc0:	69ba      	ldr	r2, [r7, #24]
 8005fc2:	4013      	ands	r3, r2
 8005fc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d003      	beq.n	8005fda <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005fd2:	69ba      	ldr	r2, [r7, #24]
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005fda:	4a34      	ldr	r2, [pc, #208]	@ (80060ac <HAL_GPIO_Init+0x354>)
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005fe0:	4b32      	ldr	r3, [pc, #200]	@ (80060ac <HAL_GPIO_Init+0x354>)
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	43db      	mvns	r3, r3
 8005fea:	69ba      	ldr	r2, [r7, #24]
 8005fec:	4013      	ands	r3, r2
 8005fee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d003      	beq.n	8006004 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005ffc:	69ba      	ldr	r2, [r7, #24]
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	4313      	orrs	r3, r2
 8006002:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006004:	4a29      	ldr	r2, [pc, #164]	@ (80060ac <HAL_GPIO_Init+0x354>)
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800600a:	4b28      	ldr	r3, [pc, #160]	@ (80060ac <HAL_GPIO_Init+0x354>)
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	43db      	mvns	r3, r3
 8006014:	69ba      	ldr	r2, [r7, #24]
 8006016:	4013      	ands	r3, r2
 8006018:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d003      	beq.n	800602e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006026:	69ba      	ldr	r2, [r7, #24]
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	4313      	orrs	r3, r2
 800602c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800602e:	4a1f      	ldr	r2, [pc, #124]	@ (80060ac <HAL_GPIO_Init+0x354>)
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006034:	4b1d      	ldr	r3, [pc, #116]	@ (80060ac <HAL_GPIO_Init+0x354>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	43db      	mvns	r3, r3
 800603e:	69ba      	ldr	r2, [r7, #24]
 8006040:	4013      	ands	r3, r2
 8006042:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800604c:	2b00      	cmp	r3, #0
 800604e:	d003      	beq.n	8006058 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006050:	69ba      	ldr	r2, [r7, #24]
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	4313      	orrs	r3, r2
 8006056:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006058:	4a14      	ldr	r2, [pc, #80]	@ (80060ac <HAL_GPIO_Init+0x354>)
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	3301      	adds	r3, #1
 8006062:	61fb      	str	r3, [r7, #28]
 8006064:	69fb      	ldr	r3, [r7, #28]
 8006066:	2b0f      	cmp	r3, #15
 8006068:	f67f ae84 	bls.w	8005d74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800606c:	bf00      	nop
 800606e:	bf00      	nop
 8006070:	3724      	adds	r7, #36	@ 0x24
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr
 800607a:	bf00      	nop
 800607c:	40023800 	.word	0x40023800
 8006080:	40013800 	.word	0x40013800
 8006084:	40020000 	.word	0x40020000
 8006088:	40020400 	.word	0x40020400
 800608c:	40020800 	.word	0x40020800
 8006090:	40020c00 	.word	0x40020c00
 8006094:	40021000 	.word	0x40021000
 8006098:	40021400 	.word	0x40021400
 800609c:	40021800 	.word	0x40021800
 80060a0:	40021c00 	.word	0x40021c00
 80060a4:	40022000 	.word	0x40022000
 80060a8:	40022400 	.word	0x40022400
 80060ac:	40013c00 	.word	0x40013c00

080060b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	460b      	mov	r3, r1
 80060ba:	807b      	strh	r3, [r7, #2]
 80060bc:	4613      	mov	r3, r2
 80060be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80060c0:	787b      	ldrb	r3, [r7, #1]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d003      	beq.n	80060ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80060c6:	887a      	ldrh	r2, [r7, #2]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80060cc:	e003      	b.n	80060d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80060ce:	887b      	ldrh	r3, [r7, #2]
 80060d0:	041a      	lsls	r2, r3, #16
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	619a      	str	r2, [r3, #24]
}
 80060d6:	bf00      	nop
 80060d8:	370c      	adds	r7, #12
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr

080060e2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b085      	sub	sp, #20
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
 80060ea:	460b      	mov	r3, r1
 80060ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	695b      	ldr	r3, [r3, #20]
 80060f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80060f4:	887a      	ldrh	r2, [r7, #2]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	4013      	ands	r3, r2
 80060fa:	041a      	lsls	r2, r3, #16
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	43d9      	mvns	r1, r3
 8006100:	887b      	ldrh	r3, [r7, #2]
 8006102:	400b      	ands	r3, r1
 8006104:	431a      	orrs	r2, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	619a      	str	r2, [r3, #24]
}
 800610a:	bf00      	nop
 800610c:	3714      	adds	r7, #20
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
	...

08006118 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
 800611e:	4603      	mov	r3, r0
 8006120:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006122:	4b08      	ldr	r3, [pc, #32]	@ (8006144 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006124:	695a      	ldr	r2, [r3, #20]
 8006126:	88fb      	ldrh	r3, [r7, #6]
 8006128:	4013      	ands	r3, r2
 800612a:	2b00      	cmp	r3, #0
 800612c:	d006      	beq.n	800613c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800612e:	4a05      	ldr	r2, [pc, #20]	@ (8006144 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006130:	88fb      	ldrh	r3, [r7, #6]
 8006132:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006134:	88fb      	ldrh	r3, [r7, #6]
 8006136:	4618      	mov	r0, r3
 8006138:	f7fe fa6a 	bl	8004610 <HAL_GPIO_EXTI_Callback>
  }
}
 800613c:	bf00      	nop
 800613e:	3708      	adds	r7, #8
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}
 8006144:	40013c00 	.word	0x40013c00

08006148 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d101      	bne.n	800615a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e12b      	b.n	80063b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006160:	b2db      	uxtb	r3, r3
 8006162:	2b00      	cmp	r3, #0
 8006164:	d106      	bne.n	8006174 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f7fe f8f2 	bl	8004358 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2224      	movs	r2, #36	@ 0x24
 8006178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f022 0201 	bic.w	r2, r2, #1
 800618a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800619a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	681a      	ldr	r2, [r3, #0]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80061aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80061ac:	f000 fdbc 	bl	8006d28 <HAL_RCC_GetPCLK1Freq>
 80061b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	4a81      	ldr	r2, [pc, #516]	@ (80063bc <HAL_I2C_Init+0x274>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d807      	bhi.n	80061cc <HAL_I2C_Init+0x84>
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	4a80      	ldr	r2, [pc, #512]	@ (80063c0 <HAL_I2C_Init+0x278>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	bf94      	ite	ls
 80061c4:	2301      	movls	r3, #1
 80061c6:	2300      	movhi	r3, #0
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	e006      	b.n	80061da <HAL_I2C_Init+0x92>
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	4a7d      	ldr	r2, [pc, #500]	@ (80063c4 <HAL_I2C_Init+0x27c>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	bf94      	ite	ls
 80061d4:	2301      	movls	r3, #1
 80061d6:	2300      	movhi	r3, #0
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d001      	beq.n	80061e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e0e7      	b.n	80063b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	4a78      	ldr	r2, [pc, #480]	@ (80063c8 <HAL_I2C_Init+0x280>)
 80061e6:	fba2 2303 	umull	r2, r3, r2, r3
 80061ea:	0c9b      	lsrs	r3, r3, #18
 80061ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	68ba      	ldr	r2, [r7, #8]
 80061fe:	430a      	orrs	r2, r1
 8006200:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	6a1b      	ldr	r3, [r3, #32]
 8006208:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	4a6a      	ldr	r2, [pc, #424]	@ (80063bc <HAL_I2C_Init+0x274>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d802      	bhi.n	800621c <HAL_I2C_Init+0xd4>
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	3301      	adds	r3, #1
 800621a:	e009      	b.n	8006230 <HAL_I2C_Init+0xe8>
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006222:	fb02 f303 	mul.w	r3, r2, r3
 8006226:	4a69      	ldr	r2, [pc, #420]	@ (80063cc <HAL_I2C_Init+0x284>)
 8006228:	fba2 2303 	umull	r2, r3, r2, r3
 800622c:	099b      	lsrs	r3, r3, #6
 800622e:	3301      	adds	r3, #1
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	6812      	ldr	r2, [r2, #0]
 8006234:	430b      	orrs	r3, r1
 8006236:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	69db      	ldr	r3, [r3, #28]
 800623e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006242:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	495c      	ldr	r1, [pc, #368]	@ (80063bc <HAL_I2C_Init+0x274>)
 800624c:	428b      	cmp	r3, r1
 800624e:	d819      	bhi.n	8006284 <HAL_I2C_Init+0x13c>
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	1e59      	subs	r1, r3, #1
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	005b      	lsls	r3, r3, #1
 800625a:	fbb1 f3f3 	udiv	r3, r1, r3
 800625e:	1c59      	adds	r1, r3, #1
 8006260:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006264:	400b      	ands	r3, r1
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00a      	beq.n	8006280 <HAL_I2C_Init+0x138>
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	1e59      	subs	r1, r3, #1
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	005b      	lsls	r3, r3, #1
 8006274:	fbb1 f3f3 	udiv	r3, r1, r3
 8006278:	3301      	adds	r3, #1
 800627a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800627e:	e051      	b.n	8006324 <HAL_I2C_Init+0x1dc>
 8006280:	2304      	movs	r3, #4
 8006282:	e04f      	b.n	8006324 <HAL_I2C_Init+0x1dc>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d111      	bne.n	80062b0 <HAL_I2C_Init+0x168>
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	1e58      	subs	r0, r3, #1
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6859      	ldr	r1, [r3, #4]
 8006294:	460b      	mov	r3, r1
 8006296:	005b      	lsls	r3, r3, #1
 8006298:	440b      	add	r3, r1
 800629a:	fbb0 f3f3 	udiv	r3, r0, r3
 800629e:	3301      	adds	r3, #1
 80062a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	bf0c      	ite	eq
 80062a8:	2301      	moveq	r3, #1
 80062aa:	2300      	movne	r3, #0
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	e012      	b.n	80062d6 <HAL_I2C_Init+0x18e>
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	1e58      	subs	r0, r3, #1
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6859      	ldr	r1, [r3, #4]
 80062b8:	460b      	mov	r3, r1
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	440b      	add	r3, r1
 80062be:	0099      	lsls	r1, r3, #2
 80062c0:	440b      	add	r3, r1
 80062c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80062c6:	3301      	adds	r3, #1
 80062c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	bf0c      	ite	eq
 80062d0:	2301      	moveq	r3, #1
 80062d2:	2300      	movne	r3, #0
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d001      	beq.n	80062de <HAL_I2C_Init+0x196>
 80062da:	2301      	movs	r3, #1
 80062dc:	e022      	b.n	8006324 <HAL_I2C_Init+0x1dc>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d10e      	bne.n	8006304 <HAL_I2C_Init+0x1bc>
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	1e58      	subs	r0, r3, #1
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6859      	ldr	r1, [r3, #4]
 80062ee:	460b      	mov	r3, r1
 80062f0:	005b      	lsls	r3, r3, #1
 80062f2:	440b      	add	r3, r1
 80062f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80062f8:	3301      	adds	r3, #1
 80062fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006302:	e00f      	b.n	8006324 <HAL_I2C_Init+0x1dc>
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	1e58      	subs	r0, r3, #1
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6859      	ldr	r1, [r3, #4]
 800630c:	460b      	mov	r3, r1
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	440b      	add	r3, r1
 8006312:	0099      	lsls	r1, r3, #2
 8006314:	440b      	add	r3, r1
 8006316:	fbb0 f3f3 	udiv	r3, r0, r3
 800631a:	3301      	adds	r3, #1
 800631c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006320:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006324:	6879      	ldr	r1, [r7, #4]
 8006326:	6809      	ldr	r1, [r1, #0]
 8006328:	4313      	orrs	r3, r2
 800632a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	69da      	ldr	r2, [r3, #28]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6a1b      	ldr	r3, [r3, #32]
 800633e:	431a      	orrs	r2, r3
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	430a      	orrs	r2, r1
 8006346:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006352:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	6911      	ldr	r1, [r2, #16]
 800635a:	687a      	ldr	r2, [r7, #4]
 800635c:	68d2      	ldr	r2, [r2, #12]
 800635e:	4311      	orrs	r1, r2
 8006360:	687a      	ldr	r2, [r7, #4]
 8006362:	6812      	ldr	r2, [r2, #0]
 8006364:	430b      	orrs	r3, r1
 8006366:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	695a      	ldr	r2, [r3, #20]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	699b      	ldr	r3, [r3, #24]
 800637a:	431a      	orrs	r2, r3
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	430a      	orrs	r2, r1
 8006382:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f042 0201 	orr.w	r2, r2, #1
 8006392:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2200      	movs	r2, #0
 8006398:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2220      	movs	r2, #32
 800639e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80063b0:	2300      	movs	r3, #0
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3710      	adds	r7, #16
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}
 80063ba:	bf00      	nop
 80063bc:	000186a0 	.word	0x000186a0
 80063c0:	001e847f 	.word	0x001e847f
 80063c4:	003d08ff 	.word	0x003d08ff
 80063c8:	431bde83 	.word	0x431bde83
 80063cc:	10624dd3 	.word	0x10624dd3

080063d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	2b20      	cmp	r3, #32
 80063e4:	d129      	bne.n	800643a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2224      	movs	r2, #36	@ 0x24
 80063ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f022 0201 	bic.w	r2, r2, #1
 80063fc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f022 0210 	bic.w	r2, r2, #16
 800640c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	683a      	ldr	r2, [r7, #0]
 800641a:	430a      	orrs	r2, r1
 800641c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f042 0201 	orr.w	r2, r2, #1
 800642c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2220      	movs	r2, #32
 8006432:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006436:	2300      	movs	r3, #0
 8006438:	e000      	b.n	800643c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800643a:	2302      	movs	r3, #2
  }
}
 800643c:	4618      	mov	r0, r3
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006448:	b480      	push	{r7}
 800644a:	b085      	sub	sp, #20
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
 8006450:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8006452:	2300      	movs	r3, #0
 8006454:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800645c:	b2db      	uxtb	r3, r3
 800645e:	2b20      	cmp	r3, #32
 8006460:	d12a      	bne.n	80064b8 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2224      	movs	r2, #36	@ 0x24
 8006466:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f022 0201 	bic.w	r2, r2, #1
 8006478:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006480:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8006482:	89fb      	ldrh	r3, [r7, #14]
 8006484:	f023 030f 	bic.w	r3, r3, #15
 8006488:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	b29a      	uxth	r2, r3
 800648e:	89fb      	ldrh	r3, [r7, #14]
 8006490:	4313      	orrs	r3, r2
 8006492:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	89fa      	ldrh	r2, [r7, #14]
 800649a:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681a      	ldr	r2, [r3, #0]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f042 0201 	orr.w	r2, r2, #1
 80064aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2220      	movs	r2, #32
 80064b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80064b4:	2300      	movs	r3, #0
 80064b6:	e000      	b.n	80064ba <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80064b8:	2302      	movs	r3, #2
  }
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3714      	adds	r7, #20
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr
	...

080064c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b086      	sub	sp, #24
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d101      	bne.n	80064da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e267      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 0301 	and.w	r3, r3, #1
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d075      	beq.n	80065d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80064e6:	4b88      	ldr	r3, [pc, #544]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f003 030c 	and.w	r3, r3, #12
 80064ee:	2b04      	cmp	r3, #4
 80064f0:	d00c      	beq.n	800650c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064f2:	4b85      	ldr	r3, [pc, #532]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80064fa:	2b08      	cmp	r3, #8
 80064fc:	d112      	bne.n	8006524 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064fe:	4b82      	ldr	r3, [pc, #520]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006506:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800650a:	d10b      	bne.n	8006524 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800650c:	4b7e      	ldr	r3, [pc, #504]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006514:	2b00      	cmp	r3, #0
 8006516:	d05b      	beq.n	80065d0 <HAL_RCC_OscConfig+0x108>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d157      	bne.n	80065d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e242      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800652c:	d106      	bne.n	800653c <HAL_RCC_OscConfig+0x74>
 800652e:	4b76      	ldr	r3, [pc, #472]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a75      	ldr	r2, [pc, #468]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 8006534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006538:	6013      	str	r3, [r2, #0]
 800653a:	e01d      	b.n	8006578 <HAL_RCC_OscConfig+0xb0>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006544:	d10c      	bne.n	8006560 <HAL_RCC_OscConfig+0x98>
 8006546:	4b70      	ldr	r3, [pc, #448]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a6f      	ldr	r2, [pc, #444]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 800654c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006550:	6013      	str	r3, [r2, #0]
 8006552:	4b6d      	ldr	r3, [pc, #436]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a6c      	ldr	r2, [pc, #432]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 8006558:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800655c:	6013      	str	r3, [r2, #0]
 800655e:	e00b      	b.n	8006578 <HAL_RCC_OscConfig+0xb0>
 8006560:	4b69      	ldr	r3, [pc, #420]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a68      	ldr	r2, [pc, #416]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 8006566:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800656a:	6013      	str	r3, [r2, #0]
 800656c:	4b66      	ldr	r3, [pc, #408]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a65      	ldr	r2, [pc, #404]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 8006572:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006576:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d013      	beq.n	80065a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006580:	f7fe fdca 	bl	8005118 <HAL_GetTick>
 8006584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006586:	e008      	b.n	800659a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006588:	f7fe fdc6 	bl	8005118 <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	2b64      	cmp	r3, #100	@ 0x64
 8006594:	d901      	bls.n	800659a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e207      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800659a:	4b5b      	ldr	r3, [pc, #364]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d0f0      	beq.n	8006588 <HAL_RCC_OscConfig+0xc0>
 80065a6:	e014      	b.n	80065d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065a8:	f7fe fdb6 	bl	8005118 <HAL_GetTick>
 80065ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065ae:	e008      	b.n	80065c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065b0:	f7fe fdb2 	bl	8005118 <HAL_GetTick>
 80065b4:	4602      	mov	r2, r0
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	1ad3      	subs	r3, r2, r3
 80065ba:	2b64      	cmp	r3, #100	@ 0x64
 80065bc:	d901      	bls.n	80065c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e1f3      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065c2:	4b51      	ldr	r3, [pc, #324]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d1f0      	bne.n	80065b0 <HAL_RCC_OscConfig+0xe8>
 80065ce:	e000      	b.n	80065d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f003 0302 	and.w	r3, r3, #2
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d063      	beq.n	80066a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80065de:	4b4a      	ldr	r3, [pc, #296]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	f003 030c 	and.w	r3, r3, #12
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d00b      	beq.n	8006602 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065ea:	4b47      	ldr	r3, [pc, #284]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80065f2:	2b08      	cmp	r3, #8
 80065f4:	d11c      	bne.n	8006630 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065f6:	4b44      	ldr	r3, [pc, #272]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d116      	bne.n	8006630 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006602:	4b41      	ldr	r3, [pc, #260]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 0302 	and.w	r3, r3, #2
 800660a:	2b00      	cmp	r3, #0
 800660c:	d005      	beq.n	800661a <HAL_RCC_OscConfig+0x152>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	2b01      	cmp	r3, #1
 8006614:	d001      	beq.n	800661a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e1c7      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800661a:	4b3b      	ldr	r3, [pc, #236]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	00db      	lsls	r3, r3, #3
 8006628:	4937      	ldr	r1, [pc, #220]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 800662a:	4313      	orrs	r3, r2
 800662c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800662e:	e03a      	b.n	80066a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	68db      	ldr	r3, [r3, #12]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d020      	beq.n	800667a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006638:	4b34      	ldr	r3, [pc, #208]	@ (800670c <HAL_RCC_OscConfig+0x244>)
 800663a:	2201      	movs	r2, #1
 800663c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800663e:	f7fe fd6b 	bl	8005118 <HAL_GetTick>
 8006642:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006644:	e008      	b.n	8006658 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006646:	f7fe fd67 	bl	8005118 <HAL_GetTick>
 800664a:	4602      	mov	r2, r0
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	2b02      	cmp	r3, #2
 8006652:	d901      	bls.n	8006658 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006654:	2303      	movs	r3, #3
 8006656:	e1a8      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006658:	4b2b      	ldr	r3, [pc, #172]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0302 	and.w	r3, r3, #2
 8006660:	2b00      	cmp	r3, #0
 8006662:	d0f0      	beq.n	8006646 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006664:	4b28      	ldr	r3, [pc, #160]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	691b      	ldr	r3, [r3, #16]
 8006670:	00db      	lsls	r3, r3, #3
 8006672:	4925      	ldr	r1, [pc, #148]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 8006674:	4313      	orrs	r3, r2
 8006676:	600b      	str	r3, [r1, #0]
 8006678:	e015      	b.n	80066a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800667a:	4b24      	ldr	r3, [pc, #144]	@ (800670c <HAL_RCC_OscConfig+0x244>)
 800667c:	2200      	movs	r2, #0
 800667e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006680:	f7fe fd4a 	bl	8005118 <HAL_GetTick>
 8006684:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006686:	e008      	b.n	800669a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006688:	f7fe fd46 	bl	8005118 <HAL_GetTick>
 800668c:	4602      	mov	r2, r0
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	1ad3      	subs	r3, r2, r3
 8006692:	2b02      	cmp	r3, #2
 8006694:	d901      	bls.n	800669a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006696:	2303      	movs	r3, #3
 8006698:	e187      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800669a:	4b1b      	ldr	r3, [pc, #108]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 0302 	and.w	r3, r3, #2
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d1f0      	bne.n	8006688 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0308 	and.w	r3, r3, #8
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d036      	beq.n	8006720 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	695b      	ldr	r3, [r3, #20]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d016      	beq.n	80066e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066ba:	4b15      	ldr	r3, [pc, #84]	@ (8006710 <HAL_RCC_OscConfig+0x248>)
 80066bc:	2201      	movs	r2, #1
 80066be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066c0:	f7fe fd2a 	bl	8005118 <HAL_GetTick>
 80066c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066c6:	e008      	b.n	80066da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066c8:	f7fe fd26 	bl	8005118 <HAL_GetTick>
 80066cc:	4602      	mov	r2, r0
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	2b02      	cmp	r3, #2
 80066d4:	d901      	bls.n	80066da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80066d6:	2303      	movs	r3, #3
 80066d8:	e167      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066da:	4b0b      	ldr	r3, [pc, #44]	@ (8006708 <HAL_RCC_OscConfig+0x240>)
 80066dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066de:	f003 0302 	and.w	r3, r3, #2
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d0f0      	beq.n	80066c8 <HAL_RCC_OscConfig+0x200>
 80066e6:	e01b      	b.n	8006720 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066e8:	4b09      	ldr	r3, [pc, #36]	@ (8006710 <HAL_RCC_OscConfig+0x248>)
 80066ea:	2200      	movs	r2, #0
 80066ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066ee:	f7fe fd13 	bl	8005118 <HAL_GetTick>
 80066f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066f4:	e00e      	b.n	8006714 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066f6:	f7fe fd0f 	bl	8005118 <HAL_GetTick>
 80066fa:	4602      	mov	r2, r0
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	1ad3      	subs	r3, r2, r3
 8006700:	2b02      	cmp	r3, #2
 8006702:	d907      	bls.n	8006714 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006704:	2303      	movs	r3, #3
 8006706:	e150      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
 8006708:	40023800 	.word	0x40023800
 800670c:	42470000 	.word	0x42470000
 8006710:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006714:	4b88      	ldr	r3, [pc, #544]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 8006716:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006718:	f003 0302 	and.w	r3, r3, #2
 800671c:	2b00      	cmp	r3, #0
 800671e:	d1ea      	bne.n	80066f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 0304 	and.w	r3, r3, #4
 8006728:	2b00      	cmp	r3, #0
 800672a:	f000 8097 	beq.w	800685c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800672e:	2300      	movs	r3, #0
 8006730:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006732:	4b81      	ldr	r3, [pc, #516]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 8006734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006736:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800673a:	2b00      	cmp	r3, #0
 800673c:	d10f      	bne.n	800675e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800673e:	2300      	movs	r3, #0
 8006740:	60bb      	str	r3, [r7, #8]
 8006742:	4b7d      	ldr	r3, [pc, #500]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 8006744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006746:	4a7c      	ldr	r2, [pc, #496]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 8006748:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800674c:	6413      	str	r3, [r2, #64]	@ 0x40
 800674e:	4b7a      	ldr	r3, [pc, #488]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 8006750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006752:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006756:	60bb      	str	r3, [r7, #8]
 8006758:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800675a:	2301      	movs	r3, #1
 800675c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800675e:	4b77      	ldr	r3, [pc, #476]	@ (800693c <HAL_RCC_OscConfig+0x474>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006766:	2b00      	cmp	r3, #0
 8006768:	d118      	bne.n	800679c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800676a:	4b74      	ldr	r3, [pc, #464]	@ (800693c <HAL_RCC_OscConfig+0x474>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a73      	ldr	r2, [pc, #460]	@ (800693c <HAL_RCC_OscConfig+0x474>)
 8006770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006774:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006776:	f7fe fccf 	bl	8005118 <HAL_GetTick>
 800677a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800677c:	e008      	b.n	8006790 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800677e:	f7fe fccb 	bl	8005118 <HAL_GetTick>
 8006782:	4602      	mov	r2, r0
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	1ad3      	subs	r3, r2, r3
 8006788:	2b02      	cmp	r3, #2
 800678a:	d901      	bls.n	8006790 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800678c:	2303      	movs	r3, #3
 800678e:	e10c      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006790:	4b6a      	ldr	r3, [pc, #424]	@ (800693c <HAL_RCC_OscConfig+0x474>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006798:	2b00      	cmp	r3, #0
 800679a:	d0f0      	beq.n	800677e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	689b      	ldr	r3, [r3, #8]
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d106      	bne.n	80067b2 <HAL_RCC_OscConfig+0x2ea>
 80067a4:	4b64      	ldr	r3, [pc, #400]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 80067a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067a8:	4a63      	ldr	r2, [pc, #396]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 80067aa:	f043 0301 	orr.w	r3, r3, #1
 80067ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80067b0:	e01c      	b.n	80067ec <HAL_RCC_OscConfig+0x324>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	2b05      	cmp	r3, #5
 80067b8:	d10c      	bne.n	80067d4 <HAL_RCC_OscConfig+0x30c>
 80067ba:	4b5f      	ldr	r3, [pc, #380]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 80067bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067be:	4a5e      	ldr	r2, [pc, #376]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 80067c0:	f043 0304 	orr.w	r3, r3, #4
 80067c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80067c6:	4b5c      	ldr	r3, [pc, #368]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 80067c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067ca:	4a5b      	ldr	r2, [pc, #364]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 80067cc:	f043 0301 	orr.w	r3, r3, #1
 80067d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80067d2:	e00b      	b.n	80067ec <HAL_RCC_OscConfig+0x324>
 80067d4:	4b58      	ldr	r3, [pc, #352]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 80067d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067d8:	4a57      	ldr	r2, [pc, #348]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 80067da:	f023 0301 	bic.w	r3, r3, #1
 80067de:	6713      	str	r3, [r2, #112]	@ 0x70
 80067e0:	4b55      	ldr	r3, [pc, #340]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 80067e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067e4:	4a54      	ldr	r2, [pc, #336]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 80067e6:	f023 0304 	bic.w	r3, r3, #4
 80067ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d015      	beq.n	8006820 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067f4:	f7fe fc90 	bl	8005118 <HAL_GetTick>
 80067f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067fa:	e00a      	b.n	8006812 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067fc:	f7fe fc8c 	bl	8005118 <HAL_GetTick>
 8006800:	4602      	mov	r2, r0
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	1ad3      	subs	r3, r2, r3
 8006806:	f241 3288 	movw	r2, #5000	@ 0x1388
 800680a:	4293      	cmp	r3, r2
 800680c:	d901      	bls.n	8006812 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800680e:	2303      	movs	r3, #3
 8006810:	e0cb      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006812:	4b49      	ldr	r3, [pc, #292]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 8006814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006816:	f003 0302 	and.w	r3, r3, #2
 800681a:	2b00      	cmp	r3, #0
 800681c:	d0ee      	beq.n	80067fc <HAL_RCC_OscConfig+0x334>
 800681e:	e014      	b.n	800684a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006820:	f7fe fc7a 	bl	8005118 <HAL_GetTick>
 8006824:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006826:	e00a      	b.n	800683e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006828:	f7fe fc76 	bl	8005118 <HAL_GetTick>
 800682c:	4602      	mov	r2, r0
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006836:	4293      	cmp	r3, r2
 8006838:	d901      	bls.n	800683e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800683a:	2303      	movs	r3, #3
 800683c:	e0b5      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800683e:	4b3e      	ldr	r3, [pc, #248]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 8006840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006842:	f003 0302 	and.w	r3, r3, #2
 8006846:	2b00      	cmp	r3, #0
 8006848:	d1ee      	bne.n	8006828 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800684a:	7dfb      	ldrb	r3, [r7, #23]
 800684c:	2b01      	cmp	r3, #1
 800684e:	d105      	bne.n	800685c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006850:	4b39      	ldr	r3, [pc, #228]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 8006852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006854:	4a38      	ldr	r2, [pc, #224]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 8006856:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800685a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	699b      	ldr	r3, [r3, #24]
 8006860:	2b00      	cmp	r3, #0
 8006862:	f000 80a1 	beq.w	80069a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006866:	4b34      	ldr	r3, [pc, #208]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	f003 030c 	and.w	r3, r3, #12
 800686e:	2b08      	cmp	r3, #8
 8006870:	d05c      	beq.n	800692c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	699b      	ldr	r3, [r3, #24]
 8006876:	2b02      	cmp	r3, #2
 8006878:	d141      	bne.n	80068fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800687a:	4b31      	ldr	r3, [pc, #196]	@ (8006940 <HAL_RCC_OscConfig+0x478>)
 800687c:	2200      	movs	r2, #0
 800687e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006880:	f7fe fc4a 	bl	8005118 <HAL_GetTick>
 8006884:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006886:	e008      	b.n	800689a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006888:	f7fe fc46 	bl	8005118 <HAL_GetTick>
 800688c:	4602      	mov	r2, r0
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	2b02      	cmp	r3, #2
 8006894:	d901      	bls.n	800689a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006896:	2303      	movs	r3, #3
 8006898:	e087      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800689a:	4b27      	ldr	r3, [pc, #156]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1f0      	bne.n	8006888 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	69da      	ldr	r2, [r3, #28]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6a1b      	ldr	r3, [r3, #32]
 80068ae:	431a      	orrs	r2, r3
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068b4:	019b      	lsls	r3, r3, #6
 80068b6:	431a      	orrs	r2, r3
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068bc:	085b      	lsrs	r3, r3, #1
 80068be:	3b01      	subs	r3, #1
 80068c0:	041b      	lsls	r3, r3, #16
 80068c2:	431a      	orrs	r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c8:	061b      	lsls	r3, r3, #24
 80068ca:	491b      	ldr	r1, [pc, #108]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 80068cc:	4313      	orrs	r3, r2
 80068ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068d0:	4b1b      	ldr	r3, [pc, #108]	@ (8006940 <HAL_RCC_OscConfig+0x478>)
 80068d2:	2201      	movs	r2, #1
 80068d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068d6:	f7fe fc1f 	bl	8005118 <HAL_GetTick>
 80068da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068dc:	e008      	b.n	80068f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068de:	f7fe fc1b 	bl	8005118 <HAL_GetTick>
 80068e2:	4602      	mov	r2, r0
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	1ad3      	subs	r3, r2, r3
 80068e8:	2b02      	cmp	r3, #2
 80068ea:	d901      	bls.n	80068f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	e05c      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068f0:	4b11      	ldr	r3, [pc, #68]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d0f0      	beq.n	80068de <HAL_RCC_OscConfig+0x416>
 80068fc:	e054      	b.n	80069a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068fe:	4b10      	ldr	r3, [pc, #64]	@ (8006940 <HAL_RCC_OscConfig+0x478>)
 8006900:	2200      	movs	r2, #0
 8006902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006904:	f7fe fc08 	bl	8005118 <HAL_GetTick>
 8006908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800690a:	e008      	b.n	800691e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800690c:	f7fe fc04 	bl	8005118 <HAL_GetTick>
 8006910:	4602      	mov	r2, r0
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	1ad3      	subs	r3, r2, r3
 8006916:	2b02      	cmp	r3, #2
 8006918:	d901      	bls.n	800691e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800691a:	2303      	movs	r3, #3
 800691c:	e045      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800691e:	4b06      	ldr	r3, [pc, #24]	@ (8006938 <HAL_RCC_OscConfig+0x470>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1f0      	bne.n	800690c <HAL_RCC_OscConfig+0x444>
 800692a:	e03d      	b.n	80069a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	699b      	ldr	r3, [r3, #24]
 8006930:	2b01      	cmp	r3, #1
 8006932:	d107      	bne.n	8006944 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006934:	2301      	movs	r3, #1
 8006936:	e038      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
 8006938:	40023800 	.word	0x40023800
 800693c:	40007000 	.word	0x40007000
 8006940:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006944:	4b1b      	ldr	r3, [pc, #108]	@ (80069b4 <HAL_RCC_OscConfig+0x4ec>)
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	699b      	ldr	r3, [r3, #24]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d028      	beq.n	80069a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800695c:	429a      	cmp	r2, r3
 800695e:	d121      	bne.n	80069a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800696a:	429a      	cmp	r2, r3
 800696c:	d11a      	bne.n	80069a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006974:	4013      	ands	r3, r2
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800697a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800697c:	4293      	cmp	r3, r2
 800697e:	d111      	bne.n	80069a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800698a:	085b      	lsrs	r3, r3, #1
 800698c:	3b01      	subs	r3, #1
 800698e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006990:	429a      	cmp	r2, r3
 8006992:	d107      	bne.n	80069a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800699e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d001      	beq.n	80069a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e000      	b.n	80069aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80069a8:	2300      	movs	r3, #0
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3718      	adds	r7, #24
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop
 80069b4:	40023800 	.word	0x40023800

080069b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b084      	sub	sp, #16
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
 80069c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d101      	bne.n	80069cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	e0cc      	b.n	8006b66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80069cc:	4b68      	ldr	r3, [pc, #416]	@ (8006b70 <HAL_RCC_ClockConfig+0x1b8>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 030f 	and.w	r3, r3, #15
 80069d4:	683a      	ldr	r2, [r7, #0]
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d90c      	bls.n	80069f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069da:	4b65      	ldr	r3, [pc, #404]	@ (8006b70 <HAL_RCC_ClockConfig+0x1b8>)
 80069dc:	683a      	ldr	r2, [r7, #0]
 80069de:	b2d2      	uxtb	r2, r2
 80069e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069e2:	4b63      	ldr	r3, [pc, #396]	@ (8006b70 <HAL_RCC_ClockConfig+0x1b8>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 030f 	and.w	r3, r3, #15
 80069ea:	683a      	ldr	r2, [r7, #0]
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d001      	beq.n	80069f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80069f0:	2301      	movs	r3, #1
 80069f2:	e0b8      	b.n	8006b66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 0302 	and.w	r3, r3, #2
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d020      	beq.n	8006a42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f003 0304 	and.w	r3, r3, #4
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d005      	beq.n	8006a18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a0c:	4b59      	ldr	r3, [pc, #356]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	4a58      	ldr	r2, [pc, #352]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a12:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006a16:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f003 0308 	and.w	r3, r3, #8
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d005      	beq.n	8006a30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a24:	4b53      	ldr	r3, [pc, #332]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	4a52      	ldr	r2, [pc, #328]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a2a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006a2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a30:	4b50      	ldr	r3, [pc, #320]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	494d      	ldr	r1, [pc, #308]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f003 0301 	and.w	r3, r3, #1
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d044      	beq.n	8006ad8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d107      	bne.n	8006a66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a56:	4b47      	ldr	r3, [pc, #284]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d119      	bne.n	8006a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e07f      	b.n	8006b66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	2b02      	cmp	r3, #2
 8006a6c:	d003      	beq.n	8006a76 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a72:	2b03      	cmp	r3, #3
 8006a74:	d107      	bne.n	8006a86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a76:	4b3f      	ldr	r3, [pc, #252]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d109      	bne.n	8006a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e06f      	b.n	8006b66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a86:	4b3b      	ldr	r3, [pc, #236]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f003 0302 	and.w	r3, r3, #2
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d101      	bne.n	8006a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	e067      	b.n	8006b66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a96:	4b37      	ldr	r3, [pc, #220]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	f023 0203 	bic.w	r2, r3, #3
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	4934      	ldr	r1, [pc, #208]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006aa8:	f7fe fb36 	bl	8005118 <HAL_GetTick>
 8006aac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006aae:	e00a      	b.n	8006ac6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ab0:	f7fe fb32 	bl	8005118 <HAL_GetTick>
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	1ad3      	subs	r3, r2, r3
 8006aba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d901      	bls.n	8006ac6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006ac2:	2303      	movs	r3, #3
 8006ac4:	e04f      	b.n	8006b66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ac6:	4b2b      	ldr	r3, [pc, #172]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	f003 020c 	and.w	r2, r3, #12
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	009b      	lsls	r3, r3, #2
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d1eb      	bne.n	8006ab0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006ad8:	4b25      	ldr	r3, [pc, #148]	@ (8006b70 <HAL_RCC_ClockConfig+0x1b8>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f003 030f 	and.w	r3, r3, #15
 8006ae0:	683a      	ldr	r2, [r7, #0]
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d20c      	bcs.n	8006b00 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ae6:	4b22      	ldr	r3, [pc, #136]	@ (8006b70 <HAL_RCC_ClockConfig+0x1b8>)
 8006ae8:	683a      	ldr	r2, [r7, #0]
 8006aea:	b2d2      	uxtb	r2, r2
 8006aec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006aee:	4b20      	ldr	r3, [pc, #128]	@ (8006b70 <HAL_RCC_ClockConfig+0x1b8>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 030f 	and.w	r3, r3, #15
 8006af6:	683a      	ldr	r2, [r7, #0]
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d001      	beq.n	8006b00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	e032      	b.n	8006b66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f003 0304 	and.w	r3, r3, #4
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d008      	beq.n	8006b1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b0c:	4b19      	ldr	r3, [pc, #100]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b0e:	689b      	ldr	r3, [r3, #8]
 8006b10:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	4916      	ldr	r1, [pc, #88]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f003 0308 	and.w	r3, r3, #8
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d009      	beq.n	8006b3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b2a:	4b12      	ldr	r3, [pc, #72]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	691b      	ldr	r3, [r3, #16]
 8006b36:	00db      	lsls	r3, r3, #3
 8006b38:	490e      	ldr	r1, [pc, #56]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006b3e:	f000 f821 	bl	8006b84 <HAL_RCC_GetSysClockFreq>
 8006b42:	4602      	mov	r2, r0
 8006b44:	4b0b      	ldr	r3, [pc, #44]	@ (8006b74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	091b      	lsrs	r3, r3, #4
 8006b4a:	f003 030f 	and.w	r3, r3, #15
 8006b4e:	490a      	ldr	r1, [pc, #40]	@ (8006b78 <HAL_RCC_ClockConfig+0x1c0>)
 8006b50:	5ccb      	ldrb	r3, [r1, r3]
 8006b52:	fa22 f303 	lsr.w	r3, r2, r3
 8006b56:	4a09      	ldr	r2, [pc, #36]	@ (8006b7c <HAL_RCC_ClockConfig+0x1c4>)
 8006b58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006b5a:	4b09      	ldr	r3, [pc, #36]	@ (8006b80 <HAL_RCC_ClockConfig+0x1c8>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f7fe fa96 	bl	8005090 <HAL_InitTick>

  return HAL_OK;
 8006b64:	2300      	movs	r3, #0
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3710      	adds	r7, #16
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	40023c00 	.word	0x40023c00
 8006b74:	40023800 	.word	0x40023800
 8006b78:	0800f47c 	.word	0x0800f47c
 8006b7c:	20000094 	.word	0x20000094
 8006b80:	20000098 	.word	0x20000098

08006b84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b88:	b090      	sub	sp, #64	@ 0x40
 8006b8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006b90:	2300      	movs	r3, #0
 8006b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006b94:	2300      	movs	r3, #0
 8006b96:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b9c:	4b59      	ldr	r3, [pc, #356]	@ (8006d04 <HAL_RCC_GetSysClockFreq+0x180>)
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	f003 030c 	and.w	r3, r3, #12
 8006ba4:	2b08      	cmp	r3, #8
 8006ba6:	d00d      	beq.n	8006bc4 <HAL_RCC_GetSysClockFreq+0x40>
 8006ba8:	2b08      	cmp	r3, #8
 8006baa:	f200 80a1 	bhi.w	8006cf0 <HAL_RCC_GetSysClockFreq+0x16c>
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d002      	beq.n	8006bb8 <HAL_RCC_GetSysClockFreq+0x34>
 8006bb2:	2b04      	cmp	r3, #4
 8006bb4:	d003      	beq.n	8006bbe <HAL_RCC_GetSysClockFreq+0x3a>
 8006bb6:	e09b      	b.n	8006cf0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006bb8:	4b53      	ldr	r3, [pc, #332]	@ (8006d08 <HAL_RCC_GetSysClockFreq+0x184>)
 8006bba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006bbc:	e09b      	b.n	8006cf6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006bbe:	4b53      	ldr	r3, [pc, #332]	@ (8006d0c <HAL_RCC_GetSysClockFreq+0x188>)
 8006bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006bc2:	e098      	b.n	8006cf6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006bc4:	4b4f      	ldr	r3, [pc, #316]	@ (8006d04 <HAL_RCC_GetSysClockFreq+0x180>)
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006bcc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006bce:	4b4d      	ldr	r3, [pc, #308]	@ (8006d04 <HAL_RCC_GetSysClockFreq+0x180>)
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d028      	beq.n	8006c2c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bda:	4b4a      	ldr	r3, [pc, #296]	@ (8006d04 <HAL_RCC_GetSysClockFreq+0x180>)
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	099b      	lsrs	r3, r3, #6
 8006be0:	2200      	movs	r2, #0
 8006be2:	623b      	str	r3, [r7, #32]
 8006be4:	627a      	str	r2, [r7, #36]	@ 0x24
 8006be6:	6a3b      	ldr	r3, [r7, #32]
 8006be8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006bec:	2100      	movs	r1, #0
 8006bee:	4b47      	ldr	r3, [pc, #284]	@ (8006d0c <HAL_RCC_GetSysClockFreq+0x188>)
 8006bf0:	fb03 f201 	mul.w	r2, r3, r1
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	fb00 f303 	mul.w	r3, r0, r3
 8006bfa:	4413      	add	r3, r2
 8006bfc:	4a43      	ldr	r2, [pc, #268]	@ (8006d0c <HAL_RCC_GetSysClockFreq+0x188>)
 8006bfe:	fba0 1202 	umull	r1, r2, r0, r2
 8006c02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c04:	460a      	mov	r2, r1
 8006c06:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006c08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c0a:	4413      	add	r3, r2
 8006c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c10:	2200      	movs	r2, #0
 8006c12:	61bb      	str	r3, [r7, #24]
 8006c14:	61fa      	str	r2, [r7, #28]
 8006c16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006c1e:	f7f9 ffd3 	bl	8000bc8 <__aeabi_uldivmod>
 8006c22:	4602      	mov	r2, r0
 8006c24:	460b      	mov	r3, r1
 8006c26:	4613      	mov	r3, r2
 8006c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c2a:	e053      	b.n	8006cd4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c2c:	4b35      	ldr	r3, [pc, #212]	@ (8006d04 <HAL_RCC_GetSysClockFreq+0x180>)
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	099b      	lsrs	r3, r3, #6
 8006c32:	2200      	movs	r2, #0
 8006c34:	613b      	str	r3, [r7, #16]
 8006c36:	617a      	str	r2, [r7, #20]
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006c3e:	f04f 0b00 	mov.w	fp, #0
 8006c42:	4652      	mov	r2, sl
 8006c44:	465b      	mov	r3, fp
 8006c46:	f04f 0000 	mov.w	r0, #0
 8006c4a:	f04f 0100 	mov.w	r1, #0
 8006c4e:	0159      	lsls	r1, r3, #5
 8006c50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c54:	0150      	lsls	r0, r2, #5
 8006c56:	4602      	mov	r2, r0
 8006c58:	460b      	mov	r3, r1
 8006c5a:	ebb2 080a 	subs.w	r8, r2, sl
 8006c5e:	eb63 090b 	sbc.w	r9, r3, fp
 8006c62:	f04f 0200 	mov.w	r2, #0
 8006c66:	f04f 0300 	mov.w	r3, #0
 8006c6a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006c6e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006c72:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006c76:	ebb2 0408 	subs.w	r4, r2, r8
 8006c7a:	eb63 0509 	sbc.w	r5, r3, r9
 8006c7e:	f04f 0200 	mov.w	r2, #0
 8006c82:	f04f 0300 	mov.w	r3, #0
 8006c86:	00eb      	lsls	r3, r5, #3
 8006c88:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c8c:	00e2      	lsls	r2, r4, #3
 8006c8e:	4614      	mov	r4, r2
 8006c90:	461d      	mov	r5, r3
 8006c92:	eb14 030a 	adds.w	r3, r4, sl
 8006c96:	603b      	str	r3, [r7, #0]
 8006c98:	eb45 030b 	adc.w	r3, r5, fp
 8006c9c:	607b      	str	r3, [r7, #4]
 8006c9e:	f04f 0200 	mov.w	r2, #0
 8006ca2:	f04f 0300 	mov.w	r3, #0
 8006ca6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006caa:	4629      	mov	r1, r5
 8006cac:	028b      	lsls	r3, r1, #10
 8006cae:	4621      	mov	r1, r4
 8006cb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006cb4:	4621      	mov	r1, r4
 8006cb6:	028a      	lsls	r2, r1, #10
 8006cb8:	4610      	mov	r0, r2
 8006cba:	4619      	mov	r1, r3
 8006cbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	60bb      	str	r3, [r7, #8]
 8006cc2:	60fa      	str	r2, [r7, #12]
 8006cc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006cc8:	f7f9 ff7e 	bl	8000bc8 <__aeabi_uldivmod>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	460b      	mov	r3, r1
 8006cd0:	4613      	mov	r3, r2
 8006cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8006d04 <HAL_RCC_GetSysClockFreq+0x180>)
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	0c1b      	lsrs	r3, r3, #16
 8006cda:	f003 0303 	and.w	r3, r3, #3
 8006cde:	3301      	adds	r3, #1
 8006ce0:	005b      	lsls	r3, r3, #1
 8006ce2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006ce4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006cee:	e002      	b.n	8006cf6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006cf0:	4b05      	ldr	r3, [pc, #20]	@ (8006d08 <HAL_RCC_GetSysClockFreq+0x184>)
 8006cf2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006cf4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3740      	adds	r7, #64	@ 0x40
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d02:	bf00      	nop
 8006d04:	40023800 	.word	0x40023800
 8006d08:	00f42400 	.word	0x00f42400
 8006d0c:	017d7840 	.word	0x017d7840

08006d10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d10:	b480      	push	{r7}
 8006d12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d14:	4b03      	ldr	r3, [pc, #12]	@ (8006d24 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d16:	681b      	ldr	r3, [r3, #0]
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d20:	4770      	bx	lr
 8006d22:	bf00      	nop
 8006d24:	20000094 	.word	0x20000094

08006d28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006d2c:	f7ff fff0 	bl	8006d10 <HAL_RCC_GetHCLKFreq>
 8006d30:	4602      	mov	r2, r0
 8006d32:	4b05      	ldr	r3, [pc, #20]	@ (8006d48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d34:	689b      	ldr	r3, [r3, #8]
 8006d36:	0a9b      	lsrs	r3, r3, #10
 8006d38:	f003 0307 	and.w	r3, r3, #7
 8006d3c:	4903      	ldr	r1, [pc, #12]	@ (8006d4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d3e:	5ccb      	ldrb	r3, [r1, r3]
 8006d40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	40023800 	.word	0x40023800
 8006d4c:	0800f48c 	.word	0x0800f48c

08006d50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006d54:	f7ff ffdc 	bl	8006d10 <HAL_RCC_GetHCLKFreq>
 8006d58:	4602      	mov	r2, r0
 8006d5a:	4b05      	ldr	r3, [pc, #20]	@ (8006d70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	0b5b      	lsrs	r3, r3, #13
 8006d60:	f003 0307 	and.w	r3, r3, #7
 8006d64:	4903      	ldr	r1, [pc, #12]	@ (8006d74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d66:	5ccb      	ldrb	r3, [r1, r3]
 8006d68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	bd80      	pop	{r7, pc}
 8006d70:	40023800 	.word	0x40023800
 8006d74:	0800f48c 	.word	0x0800f48c

08006d78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b082      	sub	sp, #8
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d101      	bne.n	8006d8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	e07b      	b.n	8006e82 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d108      	bne.n	8006da4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d9a:	d009      	beq.n	8006db0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	61da      	str	r2, [r3, #28]
 8006da2:	e005      	b.n	8006db0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2200      	movs	r2, #0
 8006dae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2200      	movs	r2, #0
 8006db4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d106      	bne.n	8006dd0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f7fd fca0 	bl	8004710 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2202      	movs	r2, #2
 8006dd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006de6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006df8:	431a      	orrs	r2, r3
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	68db      	ldr	r3, [r3, #12]
 8006dfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e02:	431a      	orrs	r2, r3
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	691b      	ldr	r3, [r3, #16]
 8006e08:	f003 0302 	and.w	r3, r3, #2
 8006e0c:	431a      	orrs	r2, r3
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	695b      	ldr	r3, [r3, #20]
 8006e12:	f003 0301 	and.w	r3, r3, #1
 8006e16:	431a      	orrs	r2, r3
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	699b      	ldr	r3, [r3, #24]
 8006e1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e20:	431a      	orrs	r2, r3
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	69db      	ldr	r3, [r3, #28]
 8006e26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e2a:	431a      	orrs	r2, r3
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6a1b      	ldr	r3, [r3, #32]
 8006e30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e34:	ea42 0103 	orr.w	r1, r2, r3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e3c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	430a      	orrs	r2, r1
 8006e46:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	0c1b      	lsrs	r3, r3, #16
 8006e4e:	f003 0104 	and.w	r1, r3, #4
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e56:	f003 0210 	and.w	r2, r3, #16
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	430a      	orrs	r2, r1
 8006e60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	69da      	ldr	r2, [r3, #28]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006e70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006e80:	2300      	movs	r3, #0
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3708      	adds	r7, #8
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}

08006e8a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e8a:	b580      	push	{r7, lr}
 8006e8c:	b088      	sub	sp, #32
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	60f8      	str	r0, [r7, #12]
 8006e92:	60b9      	str	r1, [r7, #8]
 8006e94:	603b      	str	r3, [r7, #0]
 8006e96:	4613      	mov	r3, r2
 8006e98:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e9a:	f7fe f93d 	bl	8005118 <HAL_GetTick>
 8006e9e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006ea0:	88fb      	ldrh	r3, [r7, #6]
 8006ea2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	d001      	beq.n	8006eb4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006eb0:	2302      	movs	r3, #2
 8006eb2:	e12a      	b.n	800710a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d002      	beq.n	8006ec0 <HAL_SPI_Transmit+0x36>
 8006eba:	88fb      	ldrh	r3, [r7, #6]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d101      	bne.n	8006ec4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	e122      	b.n	800710a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d101      	bne.n	8006ed2 <HAL_SPI_Transmit+0x48>
 8006ece:	2302      	movs	r3, #2
 8006ed0:	e11b      	b.n	800710a <HAL_SPI_Transmit+0x280>
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2203      	movs	r2, #3
 8006ede:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	68ba      	ldr	r2, [r7, #8]
 8006eec:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	88fa      	ldrh	r2, [r7, #6]
 8006ef2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	88fa      	ldrh	r2, [r7, #6]
 8006ef8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2200      	movs	r2, #0
 8006efe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2200      	movs	r2, #0
 8006f04:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2200      	movs	r2, #0
 8006f16:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f20:	d10f      	bne.n	8006f42 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f30:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	681a      	ldr	r2, [r3, #0]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006f40:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f4c:	2b40      	cmp	r3, #64	@ 0x40
 8006f4e:	d007      	beq.n	8006f60 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f5e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	68db      	ldr	r3, [r3, #12]
 8006f64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f68:	d152      	bne.n	8007010 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d002      	beq.n	8006f78 <HAL_SPI_Transmit+0xee>
 8006f72:	8b7b      	ldrh	r3, [r7, #26]
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d145      	bne.n	8007004 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f7c:	881a      	ldrh	r2, [r3, #0]
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f88:	1c9a      	adds	r2, r3, #2
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	3b01      	subs	r3, #1
 8006f96:	b29a      	uxth	r2, r3
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006f9c:	e032      	b.n	8007004 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	f003 0302 	and.w	r3, r3, #2
 8006fa8:	2b02      	cmp	r3, #2
 8006faa:	d112      	bne.n	8006fd2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fb0:	881a      	ldrh	r2, [r3, #0]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fbc:	1c9a      	adds	r2, r3, #2
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006fc6:	b29b      	uxth	r3, r3
 8006fc8:	3b01      	subs	r3, #1
 8006fca:	b29a      	uxth	r2, r3
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006fd0:	e018      	b.n	8007004 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006fd2:	f7fe f8a1 	bl	8005118 <HAL_GetTick>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	1ad3      	subs	r3, r2, r3
 8006fdc:	683a      	ldr	r2, [r7, #0]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d803      	bhi.n	8006fea <HAL_SPI_Transmit+0x160>
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fe8:	d102      	bne.n	8006ff0 <HAL_SPI_Transmit+0x166>
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d109      	bne.n	8007004 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007000:	2303      	movs	r3, #3
 8007002:	e082      	b.n	800710a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007008:	b29b      	uxth	r3, r3
 800700a:	2b00      	cmp	r3, #0
 800700c:	d1c7      	bne.n	8006f9e <HAL_SPI_Transmit+0x114>
 800700e:	e053      	b.n	80070b8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d002      	beq.n	800701e <HAL_SPI_Transmit+0x194>
 8007018:	8b7b      	ldrh	r3, [r7, #26]
 800701a:	2b01      	cmp	r3, #1
 800701c:	d147      	bne.n	80070ae <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	330c      	adds	r3, #12
 8007028:	7812      	ldrb	r2, [r2, #0]
 800702a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007030:	1c5a      	adds	r2, r3, #1
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800703a:	b29b      	uxth	r3, r3
 800703c:	3b01      	subs	r3, #1
 800703e:	b29a      	uxth	r2, r3
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007044:	e033      	b.n	80070ae <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	689b      	ldr	r3, [r3, #8]
 800704c:	f003 0302 	and.w	r3, r3, #2
 8007050:	2b02      	cmp	r3, #2
 8007052:	d113      	bne.n	800707c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	330c      	adds	r3, #12
 800705e:	7812      	ldrb	r2, [r2, #0]
 8007060:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007066:	1c5a      	adds	r2, r3, #1
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007070:	b29b      	uxth	r3, r3
 8007072:	3b01      	subs	r3, #1
 8007074:	b29a      	uxth	r2, r3
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	86da      	strh	r2, [r3, #54]	@ 0x36
 800707a:	e018      	b.n	80070ae <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800707c:	f7fe f84c 	bl	8005118 <HAL_GetTick>
 8007080:	4602      	mov	r2, r0
 8007082:	69fb      	ldr	r3, [r7, #28]
 8007084:	1ad3      	subs	r3, r2, r3
 8007086:	683a      	ldr	r2, [r7, #0]
 8007088:	429a      	cmp	r2, r3
 800708a:	d803      	bhi.n	8007094 <HAL_SPI_Transmit+0x20a>
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007092:	d102      	bne.n	800709a <HAL_SPI_Transmit+0x210>
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d109      	bne.n	80070ae <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2201      	movs	r2, #1
 800709e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2200      	movs	r2, #0
 80070a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80070aa:	2303      	movs	r3, #3
 80070ac:	e02d      	b.n	800710a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d1c6      	bne.n	8007046 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80070b8:	69fa      	ldr	r2, [r7, #28]
 80070ba:	6839      	ldr	r1, [r7, #0]
 80070bc:	68f8      	ldr	r0, [r7, #12]
 80070be:	f000 fb6b 	bl	8007798 <SPI_EndRxTxTransaction>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d002      	beq.n	80070ce <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2220      	movs	r2, #32
 80070cc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	689b      	ldr	r3, [r3, #8]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d10a      	bne.n	80070ec <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070d6:	2300      	movs	r3, #0
 80070d8:	617b      	str	r3, [r7, #20]
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	68db      	ldr	r3, [r3, #12]
 80070e0:	617b      	str	r3, [r7, #20]
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	617b      	str	r3, [r7, #20]
 80070ea:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2200      	movs	r2, #0
 80070f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007100:	2b00      	cmp	r3, #0
 8007102:	d001      	beq.n	8007108 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	e000      	b.n	800710a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007108:	2300      	movs	r3, #0
  }
}
 800710a:	4618      	mov	r0, r3
 800710c:	3720      	adds	r7, #32
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}

08007112 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007112:	b580      	push	{r7, lr}
 8007114:	b08a      	sub	sp, #40	@ 0x28
 8007116:	af00      	add	r7, sp, #0
 8007118:	60f8      	str	r0, [r7, #12]
 800711a:	60b9      	str	r1, [r7, #8]
 800711c:	607a      	str	r2, [r7, #4]
 800711e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007120:	2301      	movs	r3, #1
 8007122:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007124:	f7fd fff8 	bl	8005118 <HAL_GetTick>
 8007128:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007130:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007138:	887b      	ldrh	r3, [r7, #2]
 800713a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800713c:	7ffb      	ldrb	r3, [r7, #31]
 800713e:	2b01      	cmp	r3, #1
 8007140:	d00c      	beq.n	800715c <HAL_SPI_TransmitReceive+0x4a>
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007148:	d106      	bne.n	8007158 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d102      	bne.n	8007158 <HAL_SPI_TransmitReceive+0x46>
 8007152:	7ffb      	ldrb	r3, [r7, #31]
 8007154:	2b04      	cmp	r3, #4
 8007156:	d001      	beq.n	800715c <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8007158:	2302      	movs	r3, #2
 800715a:	e17f      	b.n	800745c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d005      	beq.n	800716e <HAL_SPI_TransmitReceive+0x5c>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d002      	beq.n	800716e <HAL_SPI_TransmitReceive+0x5c>
 8007168:	887b      	ldrh	r3, [r7, #2]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d101      	bne.n	8007172 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	e174      	b.n	800745c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007178:	2b01      	cmp	r3, #1
 800717a:	d101      	bne.n	8007180 <HAL_SPI_TransmitReceive+0x6e>
 800717c:	2302      	movs	r3, #2
 800717e:	e16d      	b.n	800745c <HAL_SPI_TransmitReceive+0x34a>
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800718e:	b2db      	uxtb	r3, r3
 8007190:	2b04      	cmp	r3, #4
 8007192:	d003      	beq.n	800719c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2205      	movs	r2, #5
 8007198:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2200      	movs	r2, #0
 80071a0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	887a      	ldrh	r2, [r7, #2]
 80071ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	887a      	ldrh	r2, [r7, #2]
 80071b2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	68ba      	ldr	r2, [r7, #8]
 80071b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	887a      	ldrh	r2, [r7, #2]
 80071be:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	887a      	ldrh	r2, [r7, #2]
 80071c4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2200      	movs	r2, #0
 80071ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2200      	movs	r2, #0
 80071d0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071dc:	2b40      	cmp	r3, #64	@ 0x40
 80071de:	d007      	beq.n	80071f0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071f8:	d17e      	bne.n	80072f8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d002      	beq.n	8007208 <HAL_SPI_TransmitReceive+0xf6>
 8007202:	8afb      	ldrh	r3, [r7, #22]
 8007204:	2b01      	cmp	r3, #1
 8007206:	d16c      	bne.n	80072e2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800720c:	881a      	ldrh	r2, [r3, #0]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007218:	1c9a      	adds	r2, r3, #2
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007222:	b29b      	uxth	r3, r3
 8007224:	3b01      	subs	r3, #1
 8007226:	b29a      	uxth	r2, r3
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800722c:	e059      	b.n	80072e2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	f003 0302 	and.w	r3, r3, #2
 8007238:	2b02      	cmp	r3, #2
 800723a:	d11b      	bne.n	8007274 <HAL_SPI_TransmitReceive+0x162>
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007240:	b29b      	uxth	r3, r3
 8007242:	2b00      	cmp	r3, #0
 8007244:	d016      	beq.n	8007274 <HAL_SPI_TransmitReceive+0x162>
 8007246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007248:	2b01      	cmp	r3, #1
 800724a:	d113      	bne.n	8007274 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007250:	881a      	ldrh	r2, [r3, #0]
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800725c:	1c9a      	adds	r2, r3, #2
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007266:	b29b      	uxth	r3, r3
 8007268:	3b01      	subs	r3, #1
 800726a:	b29a      	uxth	r2, r3
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007270:	2300      	movs	r3, #0
 8007272:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	689b      	ldr	r3, [r3, #8]
 800727a:	f003 0301 	and.w	r3, r3, #1
 800727e:	2b01      	cmp	r3, #1
 8007280:	d119      	bne.n	80072b6 <HAL_SPI_TransmitReceive+0x1a4>
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007286:	b29b      	uxth	r3, r3
 8007288:	2b00      	cmp	r3, #0
 800728a:	d014      	beq.n	80072b6 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	68da      	ldr	r2, [r3, #12]
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007296:	b292      	uxth	r2, r2
 8007298:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800729e:	1c9a      	adds	r2, r3, #2
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	3b01      	subs	r3, #1
 80072ac:	b29a      	uxth	r2, r3
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80072b2:	2301      	movs	r3, #1
 80072b4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80072b6:	f7fd ff2f 	bl	8005118 <HAL_GetTick>
 80072ba:	4602      	mov	r2, r0
 80072bc:	6a3b      	ldr	r3, [r7, #32]
 80072be:	1ad3      	subs	r3, r2, r3
 80072c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d80d      	bhi.n	80072e2 <HAL_SPI_TransmitReceive+0x1d0>
 80072c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072cc:	d009      	beq.n	80072e2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2201      	movs	r2, #1
 80072d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2200      	movs	r2, #0
 80072da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80072de:	2303      	movs	r3, #3
 80072e0:	e0bc      	b.n	800745c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80072e6:	b29b      	uxth	r3, r3
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d1a0      	bne.n	800722e <HAL_SPI_TransmitReceive+0x11c>
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d19b      	bne.n	800722e <HAL_SPI_TransmitReceive+0x11c>
 80072f6:	e082      	b.n	80073fe <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d002      	beq.n	8007306 <HAL_SPI_TransmitReceive+0x1f4>
 8007300:	8afb      	ldrh	r3, [r7, #22]
 8007302:	2b01      	cmp	r3, #1
 8007304:	d171      	bne.n	80073ea <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	330c      	adds	r3, #12
 8007310:	7812      	ldrb	r2, [r2, #0]
 8007312:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007318:	1c5a      	adds	r2, r3, #1
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007322:	b29b      	uxth	r3, r3
 8007324:	3b01      	subs	r3, #1
 8007326:	b29a      	uxth	r2, r3
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800732c:	e05d      	b.n	80073ea <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	f003 0302 	and.w	r3, r3, #2
 8007338:	2b02      	cmp	r3, #2
 800733a:	d11c      	bne.n	8007376 <HAL_SPI_TransmitReceive+0x264>
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007340:	b29b      	uxth	r3, r3
 8007342:	2b00      	cmp	r3, #0
 8007344:	d017      	beq.n	8007376 <HAL_SPI_TransmitReceive+0x264>
 8007346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007348:	2b01      	cmp	r3, #1
 800734a:	d114      	bne.n	8007376 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	330c      	adds	r3, #12
 8007356:	7812      	ldrb	r2, [r2, #0]
 8007358:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800735e:	1c5a      	adds	r2, r3, #1
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007368:	b29b      	uxth	r3, r3
 800736a:	3b01      	subs	r3, #1
 800736c:	b29a      	uxth	r2, r3
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007372:	2300      	movs	r3, #0
 8007374:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	f003 0301 	and.w	r3, r3, #1
 8007380:	2b01      	cmp	r3, #1
 8007382:	d119      	bne.n	80073b8 <HAL_SPI_TransmitReceive+0x2a6>
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007388:	b29b      	uxth	r3, r3
 800738a:	2b00      	cmp	r3, #0
 800738c:	d014      	beq.n	80073b8 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	68da      	ldr	r2, [r3, #12]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007398:	b2d2      	uxtb	r2, r2
 800739a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073a0:	1c5a      	adds	r2, r3, #1
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	3b01      	subs	r3, #1
 80073ae:	b29a      	uxth	r2, r3
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80073b4:	2301      	movs	r3, #1
 80073b6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80073b8:	f7fd feae 	bl	8005118 <HAL_GetTick>
 80073bc:	4602      	mov	r2, r0
 80073be:	6a3b      	ldr	r3, [r7, #32]
 80073c0:	1ad3      	subs	r3, r2, r3
 80073c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073c4:	429a      	cmp	r2, r3
 80073c6:	d803      	bhi.n	80073d0 <HAL_SPI_TransmitReceive+0x2be>
 80073c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ce:	d102      	bne.n	80073d6 <HAL_SPI_TransmitReceive+0x2c4>
 80073d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d109      	bne.n	80073ea <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2201      	movs	r2, #1
 80073da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	2200      	movs	r2, #0
 80073e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80073e6:	2303      	movs	r3, #3
 80073e8:	e038      	b.n	800745c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d19c      	bne.n	800732e <HAL_SPI_TransmitReceive+0x21c>
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d197      	bne.n	800732e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80073fe:	6a3a      	ldr	r2, [r7, #32]
 8007400:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	f000 f9c8 	bl	8007798 <SPI_EndRxTxTransaction>
 8007408:	4603      	mov	r3, r0
 800740a:	2b00      	cmp	r3, #0
 800740c:	d008      	beq.n	8007420 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2220      	movs	r2, #32
 8007412:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2200      	movs	r2, #0
 8007418:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800741c:	2301      	movs	r3, #1
 800741e:	e01d      	b.n	800745c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d10a      	bne.n	800743e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007428:	2300      	movs	r3, #0
 800742a:	613b      	str	r3, [r7, #16]
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	68db      	ldr	r3, [r3, #12]
 8007432:	613b      	str	r3, [r7, #16]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	613b      	str	r3, [r7, #16]
 800743c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2201      	movs	r2, #1
 8007442:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	2200      	movs	r2, #0
 800744a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007452:	2b00      	cmp	r3, #0
 8007454:	d001      	beq.n	800745a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e000      	b.n	800745c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800745a:	2300      	movs	r3, #0
  }
}
 800745c:	4618      	mov	r0, r3
 800745e:	3728      	adds	r7, #40	@ 0x28
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}

08007464 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b088      	sub	sp, #32
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800747c:	69bb      	ldr	r3, [r7, #24]
 800747e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007482:	2b00      	cmp	r3, #0
 8007484:	d10e      	bne.n	80074a4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007486:	69bb      	ldr	r3, [r7, #24]
 8007488:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800748c:	2b00      	cmp	r3, #0
 800748e:	d009      	beq.n	80074a4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007490:	69fb      	ldr	r3, [r7, #28]
 8007492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007496:	2b00      	cmp	r3, #0
 8007498:	d004      	beq.n	80074a4 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	4798      	blx	r3
    return;
 80074a2:	e0ce      	b.n	8007642 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80074a4:	69bb      	ldr	r3, [r7, #24]
 80074a6:	f003 0302 	and.w	r3, r3, #2
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d009      	beq.n	80074c2 <HAL_SPI_IRQHandler+0x5e>
 80074ae:	69fb      	ldr	r3, [r7, #28]
 80074b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d004      	beq.n	80074c2 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	4798      	blx	r3
    return;
 80074c0:	e0bf      	b.n	8007642 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80074c2:	69bb      	ldr	r3, [r7, #24]
 80074c4:	f003 0320 	and.w	r3, r3, #32
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d10a      	bne.n	80074e2 <HAL_SPI_IRQHandler+0x7e>
 80074cc:	69bb      	ldr	r3, [r7, #24]
 80074ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d105      	bne.n	80074e2 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80074d6:	69bb      	ldr	r3, [r7, #24]
 80074d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074dc:	2b00      	cmp	r3, #0
 80074de:	f000 80b0 	beq.w	8007642 <HAL_SPI_IRQHandler+0x1de>
 80074e2:	69fb      	ldr	r3, [r7, #28]
 80074e4:	f003 0320 	and.w	r3, r3, #32
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	f000 80aa 	beq.w	8007642 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80074ee:	69bb      	ldr	r3, [r7, #24]
 80074f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d023      	beq.n	8007540 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80074fe:	b2db      	uxtb	r3, r3
 8007500:	2b03      	cmp	r3, #3
 8007502:	d011      	beq.n	8007528 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007508:	f043 0204 	orr.w	r2, r3, #4
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007510:	2300      	movs	r3, #0
 8007512:	617b      	str	r3, [r7, #20]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	68db      	ldr	r3, [r3, #12]
 800751a:	617b      	str	r3, [r7, #20]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	689b      	ldr	r3, [r3, #8]
 8007522:	617b      	str	r3, [r7, #20]
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	e00b      	b.n	8007540 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007528:	2300      	movs	r3, #0
 800752a:	613b      	str	r3, [r7, #16]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	68db      	ldr	r3, [r3, #12]
 8007532:	613b      	str	r3, [r7, #16]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	613b      	str	r3, [r7, #16]
 800753c:	693b      	ldr	r3, [r7, #16]
        return;
 800753e:	e080      	b.n	8007642 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007540:	69bb      	ldr	r3, [r7, #24]
 8007542:	f003 0320 	and.w	r3, r3, #32
 8007546:	2b00      	cmp	r3, #0
 8007548:	d014      	beq.n	8007574 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800754e:	f043 0201 	orr.w	r2, r3, #1
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007556:	2300      	movs	r3, #0
 8007558:	60fb      	str	r3, [r7, #12]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	60fb      	str	r3, [r7, #12]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007570:	601a      	str	r2, [r3, #0]
 8007572:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007574:	69bb      	ldr	r3, [r7, #24]
 8007576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800757a:	2b00      	cmp	r3, #0
 800757c:	d00c      	beq.n	8007598 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007582:	f043 0208 	orr.w	r2, r3, #8
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800758a:	2300      	movs	r3, #0
 800758c:	60bb      	str	r3, [r7, #8]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	689b      	ldr	r3, [r3, #8]
 8007594:	60bb      	str	r3, [r7, #8]
 8007596:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800759c:	2b00      	cmp	r3, #0
 800759e:	d04f      	beq.n	8007640 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	685a      	ldr	r2, [r3, #4]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80075ae:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80075b8:	69fb      	ldr	r3, [r7, #28]
 80075ba:	f003 0302 	and.w	r3, r3, #2
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d104      	bne.n	80075cc <HAL_SPI_IRQHandler+0x168>
 80075c2:	69fb      	ldr	r3, [r7, #28]
 80075c4:	f003 0301 	and.w	r3, r3, #1
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d034      	beq.n	8007636 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	685a      	ldr	r2, [r3, #4]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f022 0203 	bic.w	r2, r2, #3
 80075da:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d011      	beq.n	8007608 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075e8:	4a17      	ldr	r2, [pc, #92]	@ (8007648 <HAL_SPI_IRQHandler+0x1e4>)
 80075ea:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075f0:	4618      	mov	r0, r3
 80075f2:	f7fe fb8e 	bl	8005d12 <HAL_DMA_Abort_IT>
 80075f6:	4603      	mov	r3, r0
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d005      	beq.n	8007608 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007600:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800760c:	2b00      	cmp	r3, #0
 800760e:	d016      	beq.n	800763e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007614:	4a0c      	ldr	r2, [pc, #48]	@ (8007648 <HAL_SPI_IRQHandler+0x1e4>)
 8007616:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800761c:	4618      	mov	r0, r3
 800761e:	f7fe fb78 	bl	8005d12 <HAL_DMA_Abort_IT>
 8007622:	4603      	mov	r3, r0
 8007624:	2b00      	cmp	r3, #0
 8007626:	d00a      	beq.n	800763e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800762c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8007634:	e003      	b.n	800763e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f000 f808 	bl	800764c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800763c:	e000      	b.n	8007640 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800763e:	bf00      	nop
    return;
 8007640:	bf00      	nop
  }
}
 8007642:	3720      	adds	r7, #32
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}
 8007648:	08007661 	.word	0x08007661

0800764c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800764c:	b480      	push	{r7}
 800764e:	b083      	sub	sp, #12
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007654:	bf00      	nop
 8007656:	370c      	adds	r7, #12
 8007658:	46bd      	mov	sp, r7
 800765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765e:	4770      	bx	lr

08007660 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b084      	sub	sp, #16
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800766c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2200      	movs	r2, #0
 8007672:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2200      	movs	r2, #0
 8007678:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800767a:	68f8      	ldr	r0, [r7, #12]
 800767c:	f7ff ffe6 	bl	800764c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007680:	bf00      	nop
 8007682:	3710      	adds	r7, #16
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}

08007688 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b088      	sub	sp, #32
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	603b      	str	r3, [r7, #0]
 8007694:	4613      	mov	r3, r2
 8007696:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007698:	f7fd fd3e 	bl	8005118 <HAL_GetTick>
 800769c:	4602      	mov	r2, r0
 800769e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076a0:	1a9b      	subs	r3, r3, r2
 80076a2:	683a      	ldr	r2, [r7, #0]
 80076a4:	4413      	add	r3, r2
 80076a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80076a8:	f7fd fd36 	bl	8005118 <HAL_GetTick>
 80076ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80076ae:	4b39      	ldr	r3, [pc, #228]	@ (8007794 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	015b      	lsls	r3, r3, #5
 80076b4:	0d1b      	lsrs	r3, r3, #20
 80076b6:	69fa      	ldr	r2, [r7, #28]
 80076b8:	fb02 f303 	mul.w	r3, r2, r3
 80076bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80076be:	e054      	b.n	800776a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c6:	d050      	beq.n	800776a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80076c8:	f7fd fd26 	bl	8005118 <HAL_GetTick>
 80076cc:	4602      	mov	r2, r0
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	1ad3      	subs	r3, r2, r3
 80076d2:	69fa      	ldr	r2, [r7, #28]
 80076d4:	429a      	cmp	r2, r3
 80076d6:	d902      	bls.n	80076de <SPI_WaitFlagStateUntilTimeout+0x56>
 80076d8:	69fb      	ldr	r3, [r7, #28]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d13d      	bne.n	800775a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	685a      	ldr	r2, [r3, #4]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80076ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076f6:	d111      	bne.n	800771c <SPI_WaitFlagStateUntilTimeout+0x94>
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007700:	d004      	beq.n	800770c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	689b      	ldr	r3, [r3, #8]
 8007706:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800770a:	d107      	bne.n	800771c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800771a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007720:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007724:	d10f      	bne.n	8007746 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007734:	601a      	str	r2, [r3, #0]
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007744:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2201      	movs	r2, #1
 800774a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2200      	movs	r2, #0
 8007752:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007756:	2303      	movs	r3, #3
 8007758:	e017      	b.n	800778a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d101      	bne.n	8007764 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007760:	2300      	movs	r3, #0
 8007762:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	3b01      	subs	r3, #1
 8007768:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	689a      	ldr	r2, [r3, #8]
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	4013      	ands	r3, r2
 8007774:	68ba      	ldr	r2, [r7, #8]
 8007776:	429a      	cmp	r2, r3
 8007778:	bf0c      	ite	eq
 800777a:	2301      	moveq	r3, #1
 800777c:	2300      	movne	r3, #0
 800777e:	b2db      	uxtb	r3, r3
 8007780:	461a      	mov	r2, r3
 8007782:	79fb      	ldrb	r3, [r7, #7]
 8007784:	429a      	cmp	r2, r3
 8007786:	d19b      	bne.n	80076c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007788:	2300      	movs	r3, #0
}
 800778a:	4618      	mov	r0, r3
 800778c:	3720      	adds	r7, #32
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	20000094 	.word	0x20000094

08007798 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b088      	sub	sp, #32
 800779c:	af02      	add	r7, sp, #8
 800779e:	60f8      	str	r0, [r7, #12]
 80077a0:	60b9      	str	r1, [r7, #8]
 80077a2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	9300      	str	r3, [sp, #0]
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	2201      	movs	r2, #1
 80077ac:	2102      	movs	r1, #2
 80077ae:	68f8      	ldr	r0, [r7, #12]
 80077b0:	f7ff ff6a 	bl	8007688 <SPI_WaitFlagStateUntilTimeout>
 80077b4:	4603      	mov	r3, r0
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d007      	beq.n	80077ca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077be:	f043 0220 	orr.w	r2, r3, #32
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80077c6:	2303      	movs	r3, #3
 80077c8:	e032      	b.n	8007830 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80077ca:	4b1b      	ldr	r3, [pc, #108]	@ (8007838 <SPI_EndRxTxTransaction+0xa0>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4a1b      	ldr	r2, [pc, #108]	@ (800783c <SPI_EndRxTxTransaction+0xa4>)
 80077d0:	fba2 2303 	umull	r2, r3, r2, r3
 80077d4:	0d5b      	lsrs	r3, r3, #21
 80077d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80077da:	fb02 f303 	mul.w	r3, r2, r3
 80077de:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077e8:	d112      	bne.n	8007810 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	9300      	str	r3, [sp, #0]
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	2200      	movs	r2, #0
 80077f2:	2180      	movs	r1, #128	@ 0x80
 80077f4:	68f8      	ldr	r0, [r7, #12]
 80077f6:	f7ff ff47 	bl	8007688 <SPI_WaitFlagStateUntilTimeout>
 80077fa:	4603      	mov	r3, r0
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d016      	beq.n	800782e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007804:	f043 0220 	orr.w	r2, r3, #32
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800780c:	2303      	movs	r3, #3
 800780e:	e00f      	b.n	8007830 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d00a      	beq.n	800782c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	3b01      	subs	r3, #1
 800781a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007826:	2b80      	cmp	r3, #128	@ 0x80
 8007828:	d0f2      	beq.n	8007810 <SPI_EndRxTxTransaction+0x78>
 800782a:	e000      	b.n	800782e <SPI_EndRxTxTransaction+0x96>
        break;
 800782c:	bf00      	nop
  }

  return HAL_OK;
 800782e:	2300      	movs	r3, #0
}
 8007830:	4618      	mov	r0, r3
 8007832:	3718      	adds	r7, #24
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}
 8007838:	20000094 	.word	0x20000094
 800783c:	165e9f81 	.word	0x165e9f81

08007840 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b082      	sub	sp, #8
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d101      	bne.n	8007852 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	e041      	b.n	80078d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007858:	b2db      	uxtb	r3, r3
 800785a:	2b00      	cmp	r3, #0
 800785c:	d106      	bne.n	800786c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2200      	movs	r2, #0
 8007862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f7fd f9f4 	bl	8004c54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2202      	movs	r2, #2
 8007870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681a      	ldr	r2, [r3, #0]
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	3304      	adds	r3, #4
 800787c:	4619      	mov	r1, r3
 800787e:	4610      	mov	r0, r2
 8007880:	f000 f8f4 	bl	8007a6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2201      	movs	r2, #1
 8007890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2201      	movs	r2, #1
 8007898:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2201      	movs	r2, #1
 80078a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2201      	movs	r2, #1
 80078a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2201      	movs	r2, #1
 80078b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2201      	movs	r2, #1
 80078b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2201      	movs	r2, #1
 80078c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2201      	movs	r2, #1
 80078c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2201      	movs	r2, #1
 80078d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80078d4:	2300      	movs	r3, #0
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3708      	adds	r7, #8
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}

080078de <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80078de:	b580      	push	{r7, lr}
 80078e0:	b084      	sub	sp, #16
 80078e2:	af00      	add	r7, sp, #0
 80078e4:	6078      	str	r0, [r7, #4]
 80078e6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80078e8:	2300      	movs	r3, #0
 80078ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078f2:	2b01      	cmp	r3, #1
 80078f4:	d101      	bne.n	80078fa <HAL_TIM_ConfigClockSource+0x1c>
 80078f6:	2302      	movs	r3, #2
 80078f8:	e0b4      	b.n	8007a64 <HAL_TIM_ConfigClockSource+0x186>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2201      	movs	r2, #1
 80078fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2202      	movs	r2, #2
 8007906:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007918:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007920:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	68ba      	ldr	r2, [r7, #8]
 8007928:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007932:	d03e      	beq.n	80079b2 <HAL_TIM_ConfigClockSource+0xd4>
 8007934:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007938:	f200 8087 	bhi.w	8007a4a <HAL_TIM_ConfigClockSource+0x16c>
 800793c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007940:	f000 8086 	beq.w	8007a50 <HAL_TIM_ConfigClockSource+0x172>
 8007944:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007948:	d87f      	bhi.n	8007a4a <HAL_TIM_ConfigClockSource+0x16c>
 800794a:	2b70      	cmp	r3, #112	@ 0x70
 800794c:	d01a      	beq.n	8007984 <HAL_TIM_ConfigClockSource+0xa6>
 800794e:	2b70      	cmp	r3, #112	@ 0x70
 8007950:	d87b      	bhi.n	8007a4a <HAL_TIM_ConfigClockSource+0x16c>
 8007952:	2b60      	cmp	r3, #96	@ 0x60
 8007954:	d050      	beq.n	80079f8 <HAL_TIM_ConfigClockSource+0x11a>
 8007956:	2b60      	cmp	r3, #96	@ 0x60
 8007958:	d877      	bhi.n	8007a4a <HAL_TIM_ConfigClockSource+0x16c>
 800795a:	2b50      	cmp	r3, #80	@ 0x50
 800795c:	d03c      	beq.n	80079d8 <HAL_TIM_ConfigClockSource+0xfa>
 800795e:	2b50      	cmp	r3, #80	@ 0x50
 8007960:	d873      	bhi.n	8007a4a <HAL_TIM_ConfigClockSource+0x16c>
 8007962:	2b40      	cmp	r3, #64	@ 0x40
 8007964:	d058      	beq.n	8007a18 <HAL_TIM_ConfigClockSource+0x13a>
 8007966:	2b40      	cmp	r3, #64	@ 0x40
 8007968:	d86f      	bhi.n	8007a4a <HAL_TIM_ConfigClockSource+0x16c>
 800796a:	2b30      	cmp	r3, #48	@ 0x30
 800796c:	d064      	beq.n	8007a38 <HAL_TIM_ConfigClockSource+0x15a>
 800796e:	2b30      	cmp	r3, #48	@ 0x30
 8007970:	d86b      	bhi.n	8007a4a <HAL_TIM_ConfigClockSource+0x16c>
 8007972:	2b20      	cmp	r3, #32
 8007974:	d060      	beq.n	8007a38 <HAL_TIM_ConfigClockSource+0x15a>
 8007976:	2b20      	cmp	r3, #32
 8007978:	d867      	bhi.n	8007a4a <HAL_TIM_ConfigClockSource+0x16c>
 800797a:	2b00      	cmp	r3, #0
 800797c:	d05c      	beq.n	8007a38 <HAL_TIM_ConfigClockSource+0x15a>
 800797e:	2b10      	cmp	r3, #16
 8007980:	d05a      	beq.n	8007a38 <HAL_TIM_ConfigClockSource+0x15a>
 8007982:	e062      	b.n	8007a4a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007994:	f000 f990 	bl	8007cb8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	689b      	ldr	r3, [r3, #8]
 800799e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80079a6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	68ba      	ldr	r2, [r7, #8]
 80079ae:	609a      	str	r2, [r3, #8]
      break;
 80079b0:	e04f      	b.n	8007a52 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80079c2:	f000 f979 	bl	8007cb8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	689a      	ldr	r2, [r3, #8]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079d4:	609a      	str	r2, [r3, #8]
      break;
 80079d6:	e03c      	b.n	8007a52 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079e4:	461a      	mov	r2, r3
 80079e6:	f000 f8ed 	bl	8007bc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	2150      	movs	r1, #80	@ 0x50
 80079f0:	4618      	mov	r0, r3
 80079f2:	f000 f946 	bl	8007c82 <TIM_ITRx_SetConfig>
      break;
 80079f6:	e02c      	b.n	8007a52 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a04:	461a      	mov	r2, r3
 8007a06:	f000 f90c 	bl	8007c22 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	2160      	movs	r1, #96	@ 0x60
 8007a10:	4618      	mov	r0, r3
 8007a12:	f000 f936 	bl	8007c82 <TIM_ITRx_SetConfig>
      break;
 8007a16:	e01c      	b.n	8007a52 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a24:	461a      	mov	r2, r3
 8007a26:	f000 f8cd 	bl	8007bc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	2140      	movs	r1, #64	@ 0x40
 8007a30:	4618      	mov	r0, r3
 8007a32:	f000 f926 	bl	8007c82 <TIM_ITRx_SetConfig>
      break;
 8007a36:	e00c      	b.n	8007a52 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681a      	ldr	r2, [r3, #0]
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4619      	mov	r1, r3
 8007a42:	4610      	mov	r0, r2
 8007a44:	f000 f91d 	bl	8007c82 <TIM_ITRx_SetConfig>
      break;
 8007a48:	e003      	b.n	8007a52 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	73fb      	strb	r3, [r7, #15]
      break;
 8007a4e:	e000      	b.n	8007a52 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007a50:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2201      	movs	r2, #1
 8007a56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3710      	adds	r7, #16
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b085      	sub	sp, #20
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	4a46      	ldr	r2, [pc, #280]	@ (8007b98 <TIM_Base_SetConfig+0x12c>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d013      	beq.n	8007aac <TIM_Base_SetConfig+0x40>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a8a:	d00f      	beq.n	8007aac <TIM_Base_SetConfig+0x40>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	4a43      	ldr	r2, [pc, #268]	@ (8007b9c <TIM_Base_SetConfig+0x130>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d00b      	beq.n	8007aac <TIM_Base_SetConfig+0x40>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	4a42      	ldr	r2, [pc, #264]	@ (8007ba0 <TIM_Base_SetConfig+0x134>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d007      	beq.n	8007aac <TIM_Base_SetConfig+0x40>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	4a41      	ldr	r2, [pc, #260]	@ (8007ba4 <TIM_Base_SetConfig+0x138>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d003      	beq.n	8007aac <TIM_Base_SetConfig+0x40>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	4a40      	ldr	r2, [pc, #256]	@ (8007ba8 <TIM_Base_SetConfig+0x13c>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d108      	bne.n	8007abe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ab2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	68fa      	ldr	r2, [r7, #12]
 8007aba:	4313      	orrs	r3, r2
 8007abc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	4a35      	ldr	r2, [pc, #212]	@ (8007b98 <TIM_Base_SetConfig+0x12c>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d02b      	beq.n	8007b1e <TIM_Base_SetConfig+0xb2>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007acc:	d027      	beq.n	8007b1e <TIM_Base_SetConfig+0xb2>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4a32      	ldr	r2, [pc, #200]	@ (8007b9c <TIM_Base_SetConfig+0x130>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d023      	beq.n	8007b1e <TIM_Base_SetConfig+0xb2>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a31      	ldr	r2, [pc, #196]	@ (8007ba0 <TIM_Base_SetConfig+0x134>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d01f      	beq.n	8007b1e <TIM_Base_SetConfig+0xb2>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4a30      	ldr	r2, [pc, #192]	@ (8007ba4 <TIM_Base_SetConfig+0x138>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d01b      	beq.n	8007b1e <TIM_Base_SetConfig+0xb2>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	4a2f      	ldr	r2, [pc, #188]	@ (8007ba8 <TIM_Base_SetConfig+0x13c>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d017      	beq.n	8007b1e <TIM_Base_SetConfig+0xb2>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	4a2e      	ldr	r2, [pc, #184]	@ (8007bac <TIM_Base_SetConfig+0x140>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d013      	beq.n	8007b1e <TIM_Base_SetConfig+0xb2>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	4a2d      	ldr	r2, [pc, #180]	@ (8007bb0 <TIM_Base_SetConfig+0x144>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d00f      	beq.n	8007b1e <TIM_Base_SetConfig+0xb2>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	4a2c      	ldr	r2, [pc, #176]	@ (8007bb4 <TIM_Base_SetConfig+0x148>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d00b      	beq.n	8007b1e <TIM_Base_SetConfig+0xb2>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	4a2b      	ldr	r2, [pc, #172]	@ (8007bb8 <TIM_Base_SetConfig+0x14c>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d007      	beq.n	8007b1e <TIM_Base_SetConfig+0xb2>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	4a2a      	ldr	r2, [pc, #168]	@ (8007bbc <TIM_Base_SetConfig+0x150>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d003      	beq.n	8007b1e <TIM_Base_SetConfig+0xb2>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	4a29      	ldr	r2, [pc, #164]	@ (8007bc0 <TIM_Base_SetConfig+0x154>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d108      	bne.n	8007b30 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	68db      	ldr	r3, [r3, #12]
 8007b2a:	68fa      	ldr	r2, [r7, #12]
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	695b      	ldr	r3, [r3, #20]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	68fa      	ldr	r2, [r7, #12]
 8007b42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	689a      	ldr	r2, [r3, #8]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	4a10      	ldr	r2, [pc, #64]	@ (8007b98 <TIM_Base_SetConfig+0x12c>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d003      	beq.n	8007b64 <TIM_Base_SetConfig+0xf8>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	4a12      	ldr	r2, [pc, #72]	@ (8007ba8 <TIM_Base_SetConfig+0x13c>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d103      	bne.n	8007b6c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	691a      	ldr	r2, [r3, #16]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2201      	movs	r2, #1
 8007b70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	691b      	ldr	r3, [r3, #16]
 8007b76:	f003 0301 	and.w	r3, r3, #1
 8007b7a:	2b01      	cmp	r3, #1
 8007b7c:	d105      	bne.n	8007b8a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	691b      	ldr	r3, [r3, #16]
 8007b82:	f023 0201 	bic.w	r2, r3, #1
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	611a      	str	r2, [r3, #16]
  }
}
 8007b8a:	bf00      	nop
 8007b8c:	3714      	adds	r7, #20
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b94:	4770      	bx	lr
 8007b96:	bf00      	nop
 8007b98:	40010000 	.word	0x40010000
 8007b9c:	40000400 	.word	0x40000400
 8007ba0:	40000800 	.word	0x40000800
 8007ba4:	40000c00 	.word	0x40000c00
 8007ba8:	40010400 	.word	0x40010400
 8007bac:	40014000 	.word	0x40014000
 8007bb0:	40014400 	.word	0x40014400
 8007bb4:	40014800 	.word	0x40014800
 8007bb8:	40001800 	.word	0x40001800
 8007bbc:	40001c00 	.word	0x40001c00
 8007bc0:	40002000 	.word	0x40002000

08007bc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b087      	sub	sp, #28
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	60b9      	str	r1, [r7, #8]
 8007bce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	6a1b      	ldr	r3, [r3, #32]
 8007bd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	6a1b      	ldr	r3, [r3, #32]
 8007bda:	f023 0201 	bic.w	r2, r3, #1
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	699b      	ldr	r3, [r3, #24]
 8007be6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007bee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	011b      	lsls	r3, r3, #4
 8007bf4:	693a      	ldr	r2, [r7, #16]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	f023 030a 	bic.w	r3, r3, #10
 8007c00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007c02:	697a      	ldr	r2, [r7, #20]
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	4313      	orrs	r3, r2
 8007c08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	693a      	ldr	r2, [r7, #16]
 8007c0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	697a      	ldr	r2, [r7, #20]
 8007c14:	621a      	str	r2, [r3, #32]
}
 8007c16:	bf00      	nop
 8007c18:	371c      	adds	r7, #28
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr

08007c22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c22:	b480      	push	{r7}
 8007c24:	b087      	sub	sp, #28
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	60f8      	str	r0, [r7, #12]
 8007c2a:	60b9      	str	r1, [r7, #8]
 8007c2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	6a1b      	ldr	r3, [r3, #32]
 8007c32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6a1b      	ldr	r3, [r3, #32]
 8007c38:	f023 0210 	bic.w	r2, r3, #16
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	699b      	ldr	r3, [r3, #24]
 8007c44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	031b      	lsls	r3, r3, #12
 8007c52:	693a      	ldr	r2, [r7, #16]
 8007c54:	4313      	orrs	r3, r2
 8007c56:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007c5e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	011b      	lsls	r3, r3, #4
 8007c64:	697a      	ldr	r2, [r7, #20]
 8007c66:	4313      	orrs	r3, r2
 8007c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	693a      	ldr	r2, [r7, #16]
 8007c6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	697a      	ldr	r2, [r7, #20]
 8007c74:	621a      	str	r2, [r3, #32]
}
 8007c76:	bf00      	nop
 8007c78:	371c      	adds	r7, #28
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c80:	4770      	bx	lr

08007c82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c82:	b480      	push	{r7}
 8007c84:	b085      	sub	sp, #20
 8007c86:	af00      	add	r7, sp, #0
 8007c88:	6078      	str	r0, [r7, #4]
 8007c8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c9a:	683a      	ldr	r2, [r7, #0]
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	f043 0307 	orr.w	r3, r3, #7
 8007ca4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	68fa      	ldr	r2, [r7, #12]
 8007caa:	609a      	str	r2, [r3, #8]
}
 8007cac:	bf00      	nop
 8007cae:	3714      	adds	r7, #20
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr

08007cb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b087      	sub	sp, #28
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	60f8      	str	r0, [r7, #12]
 8007cc0:	60b9      	str	r1, [r7, #8]
 8007cc2:	607a      	str	r2, [r7, #4]
 8007cc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	689b      	ldr	r3, [r3, #8]
 8007cca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007cd2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	021a      	lsls	r2, r3, #8
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	431a      	orrs	r2, r3
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	697a      	ldr	r2, [r7, #20]
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	697a      	ldr	r2, [r7, #20]
 8007cea:	609a      	str	r2, [r3, #8]
}
 8007cec:	bf00      	nop
 8007cee:	371c      	adds	r7, #28
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d08:	2b01      	cmp	r3, #1
 8007d0a:	d101      	bne.n	8007d10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d0c:	2302      	movs	r3, #2
 8007d0e:	e05a      	b.n	8007dc6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2201      	movs	r2, #1
 8007d14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2202      	movs	r2, #2
 8007d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	68fa      	ldr	r2, [r7, #12]
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	68fa      	ldr	r2, [r7, #12]
 8007d48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a21      	ldr	r2, [pc, #132]	@ (8007dd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d022      	beq.n	8007d9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d5c:	d01d      	beq.n	8007d9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a1d      	ldr	r2, [pc, #116]	@ (8007dd8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d018      	beq.n	8007d9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a1b      	ldr	r2, [pc, #108]	@ (8007ddc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d013      	beq.n	8007d9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a1a      	ldr	r2, [pc, #104]	@ (8007de0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d00e      	beq.n	8007d9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a18      	ldr	r2, [pc, #96]	@ (8007de4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d009      	beq.n	8007d9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a17      	ldr	r2, [pc, #92]	@ (8007de8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d004      	beq.n	8007d9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a15      	ldr	r2, [pc, #84]	@ (8007dec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d10c      	bne.n	8007db4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007da0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	68ba      	ldr	r2, [r7, #8]
 8007da8:	4313      	orrs	r3, r2
 8007daa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	68ba      	ldr	r2, [r7, #8]
 8007db2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2201      	movs	r2, #1
 8007db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007dc4:	2300      	movs	r3, #0
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	3714      	adds	r7, #20
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd0:	4770      	bx	lr
 8007dd2:	bf00      	nop
 8007dd4:	40010000 	.word	0x40010000
 8007dd8:	40000400 	.word	0x40000400
 8007ddc:	40000800 	.word	0x40000800
 8007de0:	40000c00 	.word	0x40000c00
 8007de4:	40010400 	.word	0x40010400
 8007de8:	40014000 	.word	0x40014000
 8007dec:	40001800 	.word	0x40001800

08007df0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b082      	sub	sp, #8
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d101      	bne.n	8007e02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	e042      	b.n	8007e88 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e08:	b2db      	uxtb	r3, r3
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d106      	bne.n	8007e1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2200      	movs	r2, #0
 8007e12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f7fc ffe4 	bl	8004de4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2224      	movs	r2, #36	@ 0x24
 8007e20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	68da      	ldr	r2, [r3, #12]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007e32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 fd11 	bl	800885c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	691a      	ldr	r2, [r3, #16]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007e48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	695a      	ldr	r2, [r3, #20]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007e58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	68da      	ldr	r2, [r3, #12]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007e68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2220      	movs	r2, #32
 8007e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2220      	movs	r2, #32
 8007e7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007e86:	2300      	movs	r3, #0
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3708      	adds	r7, #8
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}

08007e90 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b08c      	sub	sp, #48	@ 0x30
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	60f8      	str	r0, [r7, #12]
 8007e98:	60b9      	str	r1, [r7, #8]
 8007e9a:	4613      	mov	r3, r2
 8007e9c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	2b20      	cmp	r3, #32
 8007ea8:	d14a      	bne.n	8007f40 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d002      	beq.n	8007eb6 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8007eb0:	88fb      	ldrh	r3, [r7, #6]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d101      	bne.n	8007eba <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	e043      	b.n	8007f42 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8007ec6:	88fb      	ldrh	r3, [r7, #6]
 8007ec8:	461a      	mov	r2, r3
 8007eca:	68b9      	ldr	r1, [r7, #8]
 8007ecc:	68f8      	ldr	r0, [r7, #12]
 8007ece:	f000 faed 	bl	80084ac <UART_Start_Receive_IT>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007ed8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d12c      	bne.n	8007f3a <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	d125      	bne.n	8007f34 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007ee8:	2300      	movs	r3, #0
 8007eea:	613b      	str	r3, [r7, #16]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	613b      	str	r3, [r7, #16]
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	613b      	str	r3, [r7, #16]
 8007efc:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	330c      	adds	r3, #12
 8007f04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f06:	69bb      	ldr	r3, [r7, #24]
 8007f08:	e853 3f00 	ldrex	r3, [r3]
 8007f0c:	617b      	str	r3, [r7, #20]
   return(result);
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	f043 0310 	orr.w	r3, r3, #16
 8007f14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	330c      	adds	r3, #12
 8007f1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007f1e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007f20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f22:	6a39      	ldr	r1, [r7, #32]
 8007f24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f26:	e841 2300 	strex	r3, r2, [r1]
 8007f2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f2c:	69fb      	ldr	r3, [r7, #28]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d1e5      	bne.n	8007efe <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8007f32:	e002      	b.n	8007f3a <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007f34:	2301      	movs	r3, #1
 8007f36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8007f3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f3e:	e000      	b.n	8007f42 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8007f40:	2302      	movs	r3, #2
  }
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3730      	adds	r7, #48	@ 0x30
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}
	...

08007f4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b0ba      	sub	sp, #232	@ 0xe8
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	695b      	ldr	r3, [r3, #20]
 8007f6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007f72:	2300      	movs	r3, #0
 8007f74:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007f7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f82:	f003 030f 	and.w	r3, r3, #15
 8007f86:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007f8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d10f      	bne.n	8007fb2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007f92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f96:	f003 0320 	and.w	r3, r3, #32
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d009      	beq.n	8007fb2 <HAL_UART_IRQHandler+0x66>
 8007f9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fa2:	f003 0320 	and.w	r3, r3, #32
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d003      	beq.n	8007fb2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f000 fb97 	bl	80086de <UART_Receive_IT>
      return;
 8007fb0:	e25b      	b.n	800846a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007fb2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	f000 80de 	beq.w	8008178 <HAL_UART_IRQHandler+0x22c>
 8007fbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fc0:	f003 0301 	and.w	r3, r3, #1
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d106      	bne.n	8007fd6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007fc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fcc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f000 80d1 	beq.w	8008178 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fda:	f003 0301 	and.w	r3, r3, #1
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d00b      	beq.n	8007ffa <HAL_UART_IRQHandler+0xae>
 8007fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fe6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d005      	beq.n	8007ffa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ff2:	f043 0201 	orr.w	r2, r3, #1
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007ffa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ffe:	f003 0304 	and.w	r3, r3, #4
 8008002:	2b00      	cmp	r3, #0
 8008004:	d00b      	beq.n	800801e <HAL_UART_IRQHandler+0xd2>
 8008006:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800800a:	f003 0301 	and.w	r3, r3, #1
 800800e:	2b00      	cmp	r3, #0
 8008010:	d005      	beq.n	800801e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008016:	f043 0202 	orr.w	r2, r3, #2
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800801e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008022:	f003 0302 	and.w	r3, r3, #2
 8008026:	2b00      	cmp	r3, #0
 8008028:	d00b      	beq.n	8008042 <HAL_UART_IRQHandler+0xf6>
 800802a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800802e:	f003 0301 	and.w	r3, r3, #1
 8008032:	2b00      	cmp	r3, #0
 8008034:	d005      	beq.n	8008042 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800803a:	f043 0204 	orr.w	r2, r3, #4
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008046:	f003 0308 	and.w	r3, r3, #8
 800804a:	2b00      	cmp	r3, #0
 800804c:	d011      	beq.n	8008072 <HAL_UART_IRQHandler+0x126>
 800804e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008052:	f003 0320 	and.w	r3, r3, #32
 8008056:	2b00      	cmp	r3, #0
 8008058:	d105      	bne.n	8008066 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800805a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800805e:	f003 0301 	and.w	r3, r3, #1
 8008062:	2b00      	cmp	r3, #0
 8008064:	d005      	beq.n	8008072 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800806a:	f043 0208 	orr.w	r2, r3, #8
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008076:	2b00      	cmp	r3, #0
 8008078:	f000 81f2 	beq.w	8008460 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800807c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008080:	f003 0320 	and.w	r3, r3, #32
 8008084:	2b00      	cmp	r3, #0
 8008086:	d008      	beq.n	800809a <HAL_UART_IRQHandler+0x14e>
 8008088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800808c:	f003 0320 	and.w	r3, r3, #32
 8008090:	2b00      	cmp	r3, #0
 8008092:	d002      	beq.n	800809a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f000 fb22 	bl	80086de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	695b      	ldr	r3, [r3, #20]
 80080a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080a4:	2b40      	cmp	r3, #64	@ 0x40
 80080a6:	bf0c      	ite	eq
 80080a8:	2301      	moveq	r3, #1
 80080aa:	2300      	movne	r3, #0
 80080ac:	b2db      	uxtb	r3, r3
 80080ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080b6:	f003 0308 	and.w	r3, r3, #8
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d103      	bne.n	80080c6 <HAL_UART_IRQHandler+0x17a>
 80080be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d04f      	beq.n	8008166 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 fa2a 	bl	8008520 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	695b      	ldr	r3, [r3, #20]
 80080d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080d6:	2b40      	cmp	r3, #64	@ 0x40
 80080d8:	d141      	bne.n	800815e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	3314      	adds	r3, #20
 80080e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80080e8:	e853 3f00 	ldrex	r3, [r3]
 80080ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80080f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80080f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	3314      	adds	r3, #20
 8008102:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008106:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800810a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800810e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008112:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008116:	e841 2300 	strex	r3, r2, [r1]
 800811a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800811e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008122:	2b00      	cmp	r3, #0
 8008124:	d1d9      	bne.n	80080da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800812a:	2b00      	cmp	r3, #0
 800812c:	d013      	beq.n	8008156 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008132:	4a7e      	ldr	r2, [pc, #504]	@ (800832c <HAL_UART_IRQHandler+0x3e0>)
 8008134:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800813a:	4618      	mov	r0, r3
 800813c:	f7fd fde9 	bl	8005d12 <HAL_DMA_Abort_IT>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d016      	beq.n	8008174 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800814a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800814c:	687a      	ldr	r2, [r7, #4]
 800814e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008150:	4610      	mov	r0, r2
 8008152:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008154:	e00e      	b.n	8008174 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 f99e 	bl	8008498 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800815c:	e00a      	b.n	8008174 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 f99a 	bl	8008498 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008164:	e006      	b.n	8008174 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 f996 	bl	8008498 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008172:	e175      	b.n	8008460 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008174:	bf00      	nop
    return;
 8008176:	e173      	b.n	8008460 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800817c:	2b01      	cmp	r3, #1
 800817e:	f040 814f 	bne.w	8008420 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008186:	f003 0310 	and.w	r3, r3, #16
 800818a:	2b00      	cmp	r3, #0
 800818c:	f000 8148 	beq.w	8008420 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008190:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008194:	f003 0310 	and.w	r3, r3, #16
 8008198:	2b00      	cmp	r3, #0
 800819a:	f000 8141 	beq.w	8008420 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800819e:	2300      	movs	r3, #0
 80081a0:	60bb      	str	r3, [r7, #8]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	60bb      	str	r3, [r7, #8]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	60bb      	str	r3, [r7, #8]
 80081b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	695b      	ldr	r3, [r3, #20]
 80081ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081be:	2b40      	cmp	r3, #64	@ 0x40
 80081c0:	f040 80b6 	bne.w	8008330 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80081d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	f000 8145 	beq.w	8008464 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80081de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80081e2:	429a      	cmp	r2, r3
 80081e4:	f080 813e 	bcs.w	8008464 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80081ee:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081f4:	69db      	ldr	r3, [r3, #28]
 80081f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081fa:	f000 8088 	beq.w	800830e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	330c      	adds	r3, #12
 8008204:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008208:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800820c:	e853 3f00 	ldrex	r3, [r3]
 8008210:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008214:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008218:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800821c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	330c      	adds	r3, #12
 8008226:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800822a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800822e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008232:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008236:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800823a:	e841 2300 	strex	r3, r2, [r1]
 800823e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008242:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008246:	2b00      	cmp	r3, #0
 8008248:	d1d9      	bne.n	80081fe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	3314      	adds	r3, #20
 8008250:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008252:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008254:	e853 3f00 	ldrex	r3, [r3]
 8008258:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800825a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800825c:	f023 0301 	bic.w	r3, r3, #1
 8008260:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	3314      	adds	r3, #20
 800826a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800826e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008272:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008274:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008276:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800827a:	e841 2300 	strex	r3, r2, [r1]
 800827e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008280:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008282:	2b00      	cmp	r3, #0
 8008284:	d1e1      	bne.n	800824a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	3314      	adds	r3, #20
 800828c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008290:	e853 3f00 	ldrex	r3, [r3]
 8008294:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008296:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008298:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800829c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	3314      	adds	r3, #20
 80082a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80082aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80082ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80082b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80082b2:	e841 2300 	strex	r3, r2, [r1]
 80082b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80082b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d1e3      	bne.n	8008286 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2220      	movs	r2, #32
 80082c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2200      	movs	r2, #0
 80082ca:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	330c      	adds	r3, #12
 80082d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082d6:	e853 3f00 	ldrex	r3, [r3]
 80082da:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80082dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80082de:	f023 0310 	bic.w	r3, r3, #16
 80082e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	330c      	adds	r3, #12
 80082ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80082f0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80082f2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80082f6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80082f8:	e841 2300 	strex	r3, r2, [r1]
 80082fc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80082fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008300:	2b00      	cmp	r3, #0
 8008302:	d1e3      	bne.n	80082cc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008308:	4618      	mov	r0, r3
 800830a:	f7fd fc92 	bl	8005c32 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2202      	movs	r2, #2
 8008312:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800831c:	b29b      	uxth	r3, r3
 800831e:	1ad3      	subs	r3, r2, r3
 8008320:	b29b      	uxth	r3, r3
 8008322:	4619      	mov	r1, r3
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f7fa fe39 	bl	8002f9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800832a:	e09b      	b.n	8008464 <HAL_UART_IRQHandler+0x518>
 800832c:	080085e7 	.word	0x080085e7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008338:	b29b      	uxth	r3, r3
 800833a:	1ad3      	subs	r3, r2, r3
 800833c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008344:	b29b      	uxth	r3, r3
 8008346:	2b00      	cmp	r3, #0
 8008348:	f000 808e 	beq.w	8008468 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800834c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008350:	2b00      	cmp	r3, #0
 8008352:	f000 8089 	beq.w	8008468 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	330c      	adds	r3, #12
 800835c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800835e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008360:	e853 3f00 	ldrex	r3, [r3]
 8008364:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008368:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800836c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	330c      	adds	r3, #12
 8008376:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800837a:	647a      	str	r2, [r7, #68]	@ 0x44
 800837c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800837e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008380:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008382:	e841 2300 	strex	r3, r2, [r1]
 8008386:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008388:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800838a:	2b00      	cmp	r3, #0
 800838c:	d1e3      	bne.n	8008356 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	3314      	adds	r3, #20
 8008394:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008398:	e853 3f00 	ldrex	r3, [r3]
 800839c:	623b      	str	r3, [r7, #32]
   return(result);
 800839e:	6a3b      	ldr	r3, [r7, #32]
 80083a0:	f023 0301 	bic.w	r3, r3, #1
 80083a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	3314      	adds	r3, #20
 80083ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80083b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80083b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083ba:	e841 2300 	strex	r3, r2, [r1]
 80083be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d1e3      	bne.n	800838e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2220      	movs	r2, #32
 80083ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2200      	movs	r2, #0
 80083d2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	330c      	adds	r3, #12
 80083da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	e853 3f00 	ldrex	r3, [r3]
 80083e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f023 0310 	bic.w	r3, r3, #16
 80083ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	330c      	adds	r3, #12
 80083f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80083f8:	61fa      	str	r2, [r7, #28]
 80083fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fc:	69b9      	ldr	r1, [r7, #24]
 80083fe:	69fa      	ldr	r2, [r7, #28]
 8008400:	e841 2300 	strex	r3, r2, [r1]
 8008404:	617b      	str	r3, [r7, #20]
   return(result);
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d1e3      	bne.n	80083d4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2202      	movs	r2, #2
 8008410:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008412:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008416:	4619      	mov	r1, r3
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f7fa fdbf 	bl	8002f9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800841e:	e023      	b.n	8008468 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008420:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008424:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008428:	2b00      	cmp	r3, #0
 800842a:	d009      	beq.n	8008440 <HAL_UART_IRQHandler+0x4f4>
 800842c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008430:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008434:	2b00      	cmp	r3, #0
 8008436:	d003      	beq.n	8008440 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 f8e8 	bl	800860e <UART_Transmit_IT>
    return;
 800843e:	e014      	b.n	800846a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008440:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008448:	2b00      	cmp	r3, #0
 800844a:	d00e      	beq.n	800846a <HAL_UART_IRQHandler+0x51e>
 800844c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008454:	2b00      	cmp	r3, #0
 8008456:	d008      	beq.n	800846a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f000 f928 	bl	80086ae <UART_EndTransmit_IT>
    return;
 800845e:	e004      	b.n	800846a <HAL_UART_IRQHandler+0x51e>
    return;
 8008460:	bf00      	nop
 8008462:	e002      	b.n	800846a <HAL_UART_IRQHandler+0x51e>
      return;
 8008464:	bf00      	nop
 8008466:	e000      	b.n	800846a <HAL_UART_IRQHandler+0x51e>
      return;
 8008468:	bf00      	nop
  }
}
 800846a:	37e8      	adds	r7, #232	@ 0xe8
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008470:	b480      	push	{r7}
 8008472:	b083      	sub	sp, #12
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008478:	bf00      	nop
 800847a:	370c      	adds	r7, #12
 800847c:	46bd      	mov	sp, r7
 800847e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008482:	4770      	bx	lr

08008484 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008484:	b480      	push	{r7}
 8008486:	b083      	sub	sp, #12
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800848c:	bf00      	nop
 800848e:	370c      	adds	r7, #12
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr

08008498 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80084a0:	bf00      	nop
 80084a2:	370c      	adds	r7, #12
 80084a4:	46bd      	mov	sp, r7
 80084a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084aa:	4770      	bx	lr

080084ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80084ac:	b480      	push	{r7}
 80084ae:	b085      	sub	sp, #20
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	60f8      	str	r0, [r7, #12]
 80084b4:	60b9      	str	r1, [r7, #8]
 80084b6:	4613      	mov	r3, r2
 80084b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	68ba      	ldr	r2, [r7, #8]
 80084be:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	88fa      	ldrh	r2, [r7, #6]
 80084c4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	88fa      	ldrh	r2, [r7, #6]
 80084ca:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	2200      	movs	r2, #0
 80084d0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	2222      	movs	r2, #34	@ 0x22
 80084d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	691b      	ldr	r3, [r3, #16]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d007      	beq.n	80084f2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	68da      	ldr	r2, [r3, #12]
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80084f0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	695a      	ldr	r2, [r3, #20]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f042 0201 	orr.w	r2, r2, #1
 8008500:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	68da      	ldr	r2, [r3, #12]
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f042 0220 	orr.w	r2, r2, #32
 8008510:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008512:	2300      	movs	r3, #0
}
 8008514:	4618      	mov	r0, r3
 8008516:	3714      	adds	r7, #20
 8008518:	46bd      	mov	sp, r7
 800851a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851e:	4770      	bx	lr

08008520 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008520:	b480      	push	{r7}
 8008522:	b095      	sub	sp, #84	@ 0x54
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	330c      	adds	r3, #12
 800852e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008530:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008532:	e853 3f00 	ldrex	r3, [r3]
 8008536:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800853a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800853e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	330c      	adds	r3, #12
 8008546:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008548:	643a      	str	r2, [r7, #64]	@ 0x40
 800854a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800854c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800854e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008550:	e841 2300 	strex	r3, r2, [r1]
 8008554:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008558:	2b00      	cmp	r3, #0
 800855a:	d1e5      	bne.n	8008528 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	3314      	adds	r3, #20
 8008562:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008564:	6a3b      	ldr	r3, [r7, #32]
 8008566:	e853 3f00 	ldrex	r3, [r3]
 800856a:	61fb      	str	r3, [r7, #28]
   return(result);
 800856c:	69fb      	ldr	r3, [r7, #28]
 800856e:	f023 0301 	bic.w	r3, r3, #1
 8008572:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	3314      	adds	r3, #20
 800857a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800857c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800857e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008580:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008582:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008584:	e841 2300 	strex	r3, r2, [r1]
 8008588:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800858a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800858c:	2b00      	cmp	r3, #0
 800858e:	d1e5      	bne.n	800855c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008594:	2b01      	cmp	r3, #1
 8008596:	d119      	bne.n	80085cc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	330c      	adds	r3, #12
 800859e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	e853 3f00 	ldrex	r3, [r3]
 80085a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	f023 0310 	bic.w	r3, r3, #16
 80085ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	330c      	adds	r3, #12
 80085b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80085b8:	61ba      	str	r2, [r7, #24]
 80085ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085bc:	6979      	ldr	r1, [r7, #20]
 80085be:	69ba      	ldr	r2, [r7, #24]
 80085c0:	e841 2300 	strex	r3, r2, [r1]
 80085c4:	613b      	str	r3, [r7, #16]
   return(result);
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d1e5      	bne.n	8008598 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2220      	movs	r2, #32
 80085d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2200      	movs	r2, #0
 80085d8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80085da:	bf00      	nop
 80085dc:	3754      	adds	r7, #84	@ 0x54
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr

080085e6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80085e6:	b580      	push	{r7, lr}
 80085e8:	b084      	sub	sp, #16
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085f2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2200      	movs	r2, #0
 80085f8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2200      	movs	r2, #0
 80085fe:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008600:	68f8      	ldr	r0, [r7, #12]
 8008602:	f7ff ff49 	bl	8008498 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008606:	bf00      	nop
 8008608:	3710      	adds	r7, #16
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800860e:	b480      	push	{r7}
 8008610:	b085      	sub	sp, #20
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800861c:	b2db      	uxtb	r3, r3
 800861e:	2b21      	cmp	r3, #33	@ 0x21
 8008620:	d13e      	bne.n	80086a0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	689b      	ldr	r3, [r3, #8]
 8008626:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800862a:	d114      	bne.n	8008656 <UART_Transmit_IT+0x48>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	691b      	ldr	r3, [r3, #16]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d110      	bne.n	8008656 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6a1b      	ldr	r3, [r3, #32]
 8008638:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	881b      	ldrh	r3, [r3, #0]
 800863e:	461a      	mov	r2, r3
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008648:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6a1b      	ldr	r3, [r3, #32]
 800864e:	1c9a      	adds	r2, r3, #2
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	621a      	str	r2, [r3, #32]
 8008654:	e008      	b.n	8008668 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6a1b      	ldr	r3, [r3, #32]
 800865a:	1c59      	adds	r1, r3, #1
 800865c:	687a      	ldr	r2, [r7, #4]
 800865e:	6211      	str	r1, [r2, #32]
 8008660:	781a      	ldrb	r2, [r3, #0]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800866c:	b29b      	uxth	r3, r3
 800866e:	3b01      	subs	r3, #1
 8008670:	b29b      	uxth	r3, r3
 8008672:	687a      	ldr	r2, [r7, #4]
 8008674:	4619      	mov	r1, r3
 8008676:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008678:	2b00      	cmp	r3, #0
 800867a:	d10f      	bne.n	800869c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	68da      	ldr	r2, [r3, #12]
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800868a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	68da      	ldr	r2, [r3, #12]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800869a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800869c:	2300      	movs	r3, #0
 800869e:	e000      	b.n	80086a2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80086a0:	2302      	movs	r3, #2
  }
}
 80086a2:	4618      	mov	r0, r3
 80086a4:	3714      	adds	r7, #20
 80086a6:	46bd      	mov	sp, r7
 80086a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ac:	4770      	bx	lr

080086ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80086ae:	b580      	push	{r7, lr}
 80086b0:	b082      	sub	sp, #8
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	68da      	ldr	r2, [r3, #12]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80086c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2220      	movs	r2, #32
 80086ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f7ff fece 	bl	8008470 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80086d4:	2300      	movs	r3, #0
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3708      	adds	r7, #8
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}

080086de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80086de:	b580      	push	{r7, lr}
 80086e0:	b08c      	sub	sp, #48	@ 0x30
 80086e2:	af00      	add	r7, sp, #0
 80086e4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80086ec:	b2db      	uxtb	r3, r3
 80086ee:	2b22      	cmp	r3, #34	@ 0x22
 80086f0:	f040 80ae 	bne.w	8008850 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	689b      	ldr	r3, [r3, #8]
 80086f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086fc:	d117      	bne.n	800872e <UART_Receive_IT+0x50>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	691b      	ldr	r3, [r3, #16]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d113      	bne.n	800872e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008706:	2300      	movs	r3, #0
 8008708:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800870e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	685b      	ldr	r3, [r3, #4]
 8008716:	b29b      	uxth	r3, r3
 8008718:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800871c:	b29a      	uxth	r2, r3
 800871e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008720:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008726:	1c9a      	adds	r2, r3, #2
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	629a      	str	r2, [r3, #40]	@ 0x28
 800872c:	e026      	b.n	800877c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008732:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008734:	2300      	movs	r3, #0
 8008736:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	689b      	ldr	r3, [r3, #8]
 800873c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008740:	d007      	beq.n	8008752 <UART_Receive_IT+0x74>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	689b      	ldr	r3, [r3, #8]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d10a      	bne.n	8008760 <UART_Receive_IT+0x82>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	691b      	ldr	r3, [r3, #16]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d106      	bne.n	8008760 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	b2da      	uxtb	r2, r3
 800875a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800875c:	701a      	strb	r2, [r3, #0]
 800875e:	e008      	b.n	8008772 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	b2db      	uxtb	r3, r3
 8008768:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800876c:	b2da      	uxtb	r2, r3
 800876e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008770:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008776:	1c5a      	adds	r2, r3, #1
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008780:	b29b      	uxth	r3, r3
 8008782:	3b01      	subs	r3, #1
 8008784:	b29b      	uxth	r3, r3
 8008786:	687a      	ldr	r2, [r7, #4]
 8008788:	4619      	mov	r1, r3
 800878a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800878c:	2b00      	cmp	r3, #0
 800878e:	d15d      	bne.n	800884c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	68da      	ldr	r2, [r3, #12]
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f022 0220 	bic.w	r2, r2, #32
 800879e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	68da      	ldr	r2, [r3, #12]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80087ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	695a      	ldr	r2, [r3, #20]
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f022 0201 	bic.w	r2, r2, #1
 80087be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2220      	movs	r2, #32
 80087c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d135      	bne.n	8008842 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2200      	movs	r2, #0
 80087da:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	330c      	adds	r3, #12
 80087e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	e853 3f00 	ldrex	r3, [r3]
 80087ea:	613b      	str	r3, [r7, #16]
   return(result);
 80087ec:	693b      	ldr	r3, [r7, #16]
 80087ee:	f023 0310 	bic.w	r3, r3, #16
 80087f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	330c      	adds	r3, #12
 80087fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087fc:	623a      	str	r2, [r7, #32]
 80087fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008800:	69f9      	ldr	r1, [r7, #28]
 8008802:	6a3a      	ldr	r2, [r7, #32]
 8008804:	e841 2300 	strex	r3, r2, [r1]
 8008808:	61bb      	str	r3, [r7, #24]
   return(result);
 800880a:	69bb      	ldr	r3, [r7, #24]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d1e5      	bne.n	80087dc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f003 0310 	and.w	r3, r3, #16
 800881a:	2b10      	cmp	r3, #16
 800881c:	d10a      	bne.n	8008834 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800881e:	2300      	movs	r3, #0
 8008820:	60fb      	str	r3, [r7, #12]
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	60fb      	str	r3, [r7, #12]
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	685b      	ldr	r3, [r3, #4]
 8008830:	60fb      	str	r3, [r7, #12]
 8008832:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008838:	4619      	mov	r1, r3
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f7fa fbae 	bl	8002f9c <HAL_UARTEx_RxEventCallback>
 8008840:	e002      	b.n	8008848 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f7ff fe1e 	bl	8008484 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008848:	2300      	movs	r3, #0
 800884a:	e002      	b.n	8008852 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800884c:	2300      	movs	r3, #0
 800884e:	e000      	b.n	8008852 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008850:	2302      	movs	r3, #2
  }
}
 8008852:	4618      	mov	r0, r3
 8008854:	3730      	adds	r7, #48	@ 0x30
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
	...

0800885c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800885c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008860:	b0c0      	sub	sp, #256	@ 0x100
 8008862:	af00      	add	r7, sp, #0
 8008864:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	691b      	ldr	r3, [r3, #16]
 8008870:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008878:	68d9      	ldr	r1, [r3, #12]
 800887a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800887e:	681a      	ldr	r2, [r3, #0]
 8008880:	ea40 0301 	orr.w	r3, r0, r1
 8008884:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800888a:	689a      	ldr	r2, [r3, #8]
 800888c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008890:	691b      	ldr	r3, [r3, #16]
 8008892:	431a      	orrs	r2, r3
 8008894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008898:	695b      	ldr	r3, [r3, #20]
 800889a:	431a      	orrs	r2, r3
 800889c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088a0:	69db      	ldr	r3, [r3, #28]
 80088a2:	4313      	orrs	r3, r2
 80088a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80088a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	68db      	ldr	r3, [r3, #12]
 80088b0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80088b4:	f021 010c 	bic.w	r1, r1, #12
 80088b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088bc:	681a      	ldr	r2, [r3, #0]
 80088be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80088c2:	430b      	orrs	r3, r1
 80088c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80088c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	695b      	ldr	r3, [r3, #20]
 80088ce:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80088d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088d6:	6999      	ldr	r1, [r3, #24]
 80088d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088dc:	681a      	ldr	r2, [r3, #0]
 80088de:	ea40 0301 	orr.w	r3, r0, r1
 80088e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80088e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088e8:	681a      	ldr	r2, [r3, #0]
 80088ea:	4b8f      	ldr	r3, [pc, #572]	@ (8008b28 <UART_SetConfig+0x2cc>)
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d005      	beq.n	80088fc <UART_SetConfig+0xa0>
 80088f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088f4:	681a      	ldr	r2, [r3, #0]
 80088f6:	4b8d      	ldr	r3, [pc, #564]	@ (8008b2c <UART_SetConfig+0x2d0>)
 80088f8:	429a      	cmp	r2, r3
 80088fa:	d104      	bne.n	8008906 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80088fc:	f7fe fa28 	bl	8006d50 <HAL_RCC_GetPCLK2Freq>
 8008900:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008904:	e003      	b.n	800890e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008906:	f7fe fa0f 	bl	8006d28 <HAL_RCC_GetPCLK1Freq>
 800890a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800890e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008912:	69db      	ldr	r3, [r3, #28]
 8008914:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008918:	f040 810c 	bne.w	8008b34 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800891c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008920:	2200      	movs	r2, #0
 8008922:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008926:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800892a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800892e:	4622      	mov	r2, r4
 8008930:	462b      	mov	r3, r5
 8008932:	1891      	adds	r1, r2, r2
 8008934:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008936:	415b      	adcs	r3, r3
 8008938:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800893a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800893e:	4621      	mov	r1, r4
 8008940:	eb12 0801 	adds.w	r8, r2, r1
 8008944:	4629      	mov	r1, r5
 8008946:	eb43 0901 	adc.w	r9, r3, r1
 800894a:	f04f 0200 	mov.w	r2, #0
 800894e:	f04f 0300 	mov.w	r3, #0
 8008952:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008956:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800895a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800895e:	4690      	mov	r8, r2
 8008960:	4699      	mov	r9, r3
 8008962:	4623      	mov	r3, r4
 8008964:	eb18 0303 	adds.w	r3, r8, r3
 8008968:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800896c:	462b      	mov	r3, r5
 800896e:	eb49 0303 	adc.w	r3, r9, r3
 8008972:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008982:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008986:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800898a:	460b      	mov	r3, r1
 800898c:	18db      	adds	r3, r3, r3
 800898e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008990:	4613      	mov	r3, r2
 8008992:	eb42 0303 	adc.w	r3, r2, r3
 8008996:	657b      	str	r3, [r7, #84]	@ 0x54
 8008998:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800899c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80089a0:	f7f8 f912 	bl	8000bc8 <__aeabi_uldivmod>
 80089a4:	4602      	mov	r2, r0
 80089a6:	460b      	mov	r3, r1
 80089a8:	4b61      	ldr	r3, [pc, #388]	@ (8008b30 <UART_SetConfig+0x2d4>)
 80089aa:	fba3 2302 	umull	r2, r3, r3, r2
 80089ae:	095b      	lsrs	r3, r3, #5
 80089b0:	011c      	lsls	r4, r3, #4
 80089b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80089b6:	2200      	movs	r2, #0
 80089b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80089bc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80089c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80089c4:	4642      	mov	r2, r8
 80089c6:	464b      	mov	r3, r9
 80089c8:	1891      	adds	r1, r2, r2
 80089ca:	64b9      	str	r1, [r7, #72]	@ 0x48
 80089cc:	415b      	adcs	r3, r3
 80089ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80089d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80089d4:	4641      	mov	r1, r8
 80089d6:	eb12 0a01 	adds.w	sl, r2, r1
 80089da:	4649      	mov	r1, r9
 80089dc:	eb43 0b01 	adc.w	fp, r3, r1
 80089e0:	f04f 0200 	mov.w	r2, #0
 80089e4:	f04f 0300 	mov.w	r3, #0
 80089e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80089ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80089f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80089f4:	4692      	mov	sl, r2
 80089f6:	469b      	mov	fp, r3
 80089f8:	4643      	mov	r3, r8
 80089fa:	eb1a 0303 	adds.w	r3, sl, r3
 80089fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008a02:	464b      	mov	r3, r9
 8008a04:	eb4b 0303 	adc.w	r3, fp, r3
 8008a08:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	2200      	movs	r2, #0
 8008a14:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008a18:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008a1c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008a20:	460b      	mov	r3, r1
 8008a22:	18db      	adds	r3, r3, r3
 8008a24:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a26:	4613      	mov	r3, r2
 8008a28:	eb42 0303 	adc.w	r3, r2, r3
 8008a2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008a32:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008a36:	f7f8 f8c7 	bl	8000bc8 <__aeabi_uldivmod>
 8008a3a:	4602      	mov	r2, r0
 8008a3c:	460b      	mov	r3, r1
 8008a3e:	4611      	mov	r1, r2
 8008a40:	4b3b      	ldr	r3, [pc, #236]	@ (8008b30 <UART_SetConfig+0x2d4>)
 8008a42:	fba3 2301 	umull	r2, r3, r3, r1
 8008a46:	095b      	lsrs	r3, r3, #5
 8008a48:	2264      	movs	r2, #100	@ 0x64
 8008a4a:	fb02 f303 	mul.w	r3, r2, r3
 8008a4e:	1acb      	subs	r3, r1, r3
 8008a50:	00db      	lsls	r3, r3, #3
 8008a52:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008a56:	4b36      	ldr	r3, [pc, #216]	@ (8008b30 <UART_SetConfig+0x2d4>)
 8008a58:	fba3 2302 	umull	r2, r3, r3, r2
 8008a5c:	095b      	lsrs	r3, r3, #5
 8008a5e:	005b      	lsls	r3, r3, #1
 8008a60:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008a64:	441c      	add	r4, r3
 8008a66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008a70:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008a74:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008a78:	4642      	mov	r2, r8
 8008a7a:	464b      	mov	r3, r9
 8008a7c:	1891      	adds	r1, r2, r2
 8008a7e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008a80:	415b      	adcs	r3, r3
 8008a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008a88:	4641      	mov	r1, r8
 8008a8a:	1851      	adds	r1, r2, r1
 8008a8c:	6339      	str	r1, [r7, #48]	@ 0x30
 8008a8e:	4649      	mov	r1, r9
 8008a90:	414b      	adcs	r3, r1
 8008a92:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a94:	f04f 0200 	mov.w	r2, #0
 8008a98:	f04f 0300 	mov.w	r3, #0
 8008a9c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008aa0:	4659      	mov	r1, fp
 8008aa2:	00cb      	lsls	r3, r1, #3
 8008aa4:	4651      	mov	r1, sl
 8008aa6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008aaa:	4651      	mov	r1, sl
 8008aac:	00ca      	lsls	r2, r1, #3
 8008aae:	4610      	mov	r0, r2
 8008ab0:	4619      	mov	r1, r3
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	4642      	mov	r2, r8
 8008ab6:	189b      	adds	r3, r3, r2
 8008ab8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008abc:	464b      	mov	r3, r9
 8008abe:	460a      	mov	r2, r1
 8008ac0:	eb42 0303 	adc.w	r3, r2, r3
 8008ac4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008ad4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008ad8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008adc:	460b      	mov	r3, r1
 8008ade:	18db      	adds	r3, r3, r3
 8008ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ae2:	4613      	mov	r3, r2
 8008ae4:	eb42 0303 	adc.w	r3, r2, r3
 8008ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008aea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008aee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008af2:	f7f8 f869 	bl	8000bc8 <__aeabi_uldivmod>
 8008af6:	4602      	mov	r2, r0
 8008af8:	460b      	mov	r3, r1
 8008afa:	4b0d      	ldr	r3, [pc, #52]	@ (8008b30 <UART_SetConfig+0x2d4>)
 8008afc:	fba3 1302 	umull	r1, r3, r3, r2
 8008b00:	095b      	lsrs	r3, r3, #5
 8008b02:	2164      	movs	r1, #100	@ 0x64
 8008b04:	fb01 f303 	mul.w	r3, r1, r3
 8008b08:	1ad3      	subs	r3, r2, r3
 8008b0a:	00db      	lsls	r3, r3, #3
 8008b0c:	3332      	adds	r3, #50	@ 0x32
 8008b0e:	4a08      	ldr	r2, [pc, #32]	@ (8008b30 <UART_SetConfig+0x2d4>)
 8008b10:	fba2 2303 	umull	r2, r3, r2, r3
 8008b14:	095b      	lsrs	r3, r3, #5
 8008b16:	f003 0207 	and.w	r2, r3, #7
 8008b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	4422      	add	r2, r4
 8008b22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008b24:	e106      	b.n	8008d34 <UART_SetConfig+0x4d8>
 8008b26:	bf00      	nop
 8008b28:	40011000 	.word	0x40011000
 8008b2c:	40011400 	.word	0x40011400
 8008b30:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008b34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b38:	2200      	movs	r2, #0
 8008b3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008b3e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008b42:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008b46:	4642      	mov	r2, r8
 8008b48:	464b      	mov	r3, r9
 8008b4a:	1891      	adds	r1, r2, r2
 8008b4c:	6239      	str	r1, [r7, #32]
 8008b4e:	415b      	adcs	r3, r3
 8008b50:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008b56:	4641      	mov	r1, r8
 8008b58:	1854      	adds	r4, r2, r1
 8008b5a:	4649      	mov	r1, r9
 8008b5c:	eb43 0501 	adc.w	r5, r3, r1
 8008b60:	f04f 0200 	mov.w	r2, #0
 8008b64:	f04f 0300 	mov.w	r3, #0
 8008b68:	00eb      	lsls	r3, r5, #3
 8008b6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008b6e:	00e2      	lsls	r2, r4, #3
 8008b70:	4614      	mov	r4, r2
 8008b72:	461d      	mov	r5, r3
 8008b74:	4643      	mov	r3, r8
 8008b76:	18e3      	adds	r3, r4, r3
 8008b78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008b7c:	464b      	mov	r3, r9
 8008b7e:	eb45 0303 	adc.w	r3, r5, r3
 8008b82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008b86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008b92:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008b96:	f04f 0200 	mov.w	r2, #0
 8008b9a:	f04f 0300 	mov.w	r3, #0
 8008b9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008ba2:	4629      	mov	r1, r5
 8008ba4:	008b      	lsls	r3, r1, #2
 8008ba6:	4621      	mov	r1, r4
 8008ba8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008bac:	4621      	mov	r1, r4
 8008bae:	008a      	lsls	r2, r1, #2
 8008bb0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008bb4:	f7f8 f808 	bl	8000bc8 <__aeabi_uldivmod>
 8008bb8:	4602      	mov	r2, r0
 8008bba:	460b      	mov	r3, r1
 8008bbc:	4b60      	ldr	r3, [pc, #384]	@ (8008d40 <UART_SetConfig+0x4e4>)
 8008bbe:	fba3 2302 	umull	r2, r3, r3, r2
 8008bc2:	095b      	lsrs	r3, r3, #5
 8008bc4:	011c      	lsls	r4, r3, #4
 8008bc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008bca:	2200      	movs	r2, #0
 8008bcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008bd0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008bd4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008bd8:	4642      	mov	r2, r8
 8008bda:	464b      	mov	r3, r9
 8008bdc:	1891      	adds	r1, r2, r2
 8008bde:	61b9      	str	r1, [r7, #24]
 8008be0:	415b      	adcs	r3, r3
 8008be2:	61fb      	str	r3, [r7, #28]
 8008be4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008be8:	4641      	mov	r1, r8
 8008bea:	1851      	adds	r1, r2, r1
 8008bec:	6139      	str	r1, [r7, #16]
 8008bee:	4649      	mov	r1, r9
 8008bf0:	414b      	adcs	r3, r1
 8008bf2:	617b      	str	r3, [r7, #20]
 8008bf4:	f04f 0200 	mov.w	r2, #0
 8008bf8:	f04f 0300 	mov.w	r3, #0
 8008bfc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008c00:	4659      	mov	r1, fp
 8008c02:	00cb      	lsls	r3, r1, #3
 8008c04:	4651      	mov	r1, sl
 8008c06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c0a:	4651      	mov	r1, sl
 8008c0c:	00ca      	lsls	r2, r1, #3
 8008c0e:	4610      	mov	r0, r2
 8008c10:	4619      	mov	r1, r3
 8008c12:	4603      	mov	r3, r0
 8008c14:	4642      	mov	r2, r8
 8008c16:	189b      	adds	r3, r3, r2
 8008c18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008c1c:	464b      	mov	r3, r9
 8008c1e:	460a      	mov	r2, r1
 8008c20:	eb42 0303 	adc.w	r3, r2, r3
 8008c24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c2c:	685b      	ldr	r3, [r3, #4]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008c32:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008c34:	f04f 0200 	mov.w	r2, #0
 8008c38:	f04f 0300 	mov.w	r3, #0
 8008c3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008c40:	4649      	mov	r1, r9
 8008c42:	008b      	lsls	r3, r1, #2
 8008c44:	4641      	mov	r1, r8
 8008c46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008c4a:	4641      	mov	r1, r8
 8008c4c:	008a      	lsls	r2, r1, #2
 8008c4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008c52:	f7f7 ffb9 	bl	8000bc8 <__aeabi_uldivmod>
 8008c56:	4602      	mov	r2, r0
 8008c58:	460b      	mov	r3, r1
 8008c5a:	4611      	mov	r1, r2
 8008c5c:	4b38      	ldr	r3, [pc, #224]	@ (8008d40 <UART_SetConfig+0x4e4>)
 8008c5e:	fba3 2301 	umull	r2, r3, r3, r1
 8008c62:	095b      	lsrs	r3, r3, #5
 8008c64:	2264      	movs	r2, #100	@ 0x64
 8008c66:	fb02 f303 	mul.w	r3, r2, r3
 8008c6a:	1acb      	subs	r3, r1, r3
 8008c6c:	011b      	lsls	r3, r3, #4
 8008c6e:	3332      	adds	r3, #50	@ 0x32
 8008c70:	4a33      	ldr	r2, [pc, #204]	@ (8008d40 <UART_SetConfig+0x4e4>)
 8008c72:	fba2 2303 	umull	r2, r3, r2, r3
 8008c76:	095b      	lsrs	r3, r3, #5
 8008c78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008c7c:	441c      	add	r4, r3
 8008c7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c82:	2200      	movs	r2, #0
 8008c84:	673b      	str	r3, [r7, #112]	@ 0x70
 8008c86:	677a      	str	r2, [r7, #116]	@ 0x74
 8008c88:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008c8c:	4642      	mov	r2, r8
 8008c8e:	464b      	mov	r3, r9
 8008c90:	1891      	adds	r1, r2, r2
 8008c92:	60b9      	str	r1, [r7, #8]
 8008c94:	415b      	adcs	r3, r3
 8008c96:	60fb      	str	r3, [r7, #12]
 8008c98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008c9c:	4641      	mov	r1, r8
 8008c9e:	1851      	adds	r1, r2, r1
 8008ca0:	6039      	str	r1, [r7, #0]
 8008ca2:	4649      	mov	r1, r9
 8008ca4:	414b      	adcs	r3, r1
 8008ca6:	607b      	str	r3, [r7, #4]
 8008ca8:	f04f 0200 	mov.w	r2, #0
 8008cac:	f04f 0300 	mov.w	r3, #0
 8008cb0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008cb4:	4659      	mov	r1, fp
 8008cb6:	00cb      	lsls	r3, r1, #3
 8008cb8:	4651      	mov	r1, sl
 8008cba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008cbe:	4651      	mov	r1, sl
 8008cc0:	00ca      	lsls	r2, r1, #3
 8008cc2:	4610      	mov	r0, r2
 8008cc4:	4619      	mov	r1, r3
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	4642      	mov	r2, r8
 8008cca:	189b      	adds	r3, r3, r2
 8008ccc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008cce:	464b      	mov	r3, r9
 8008cd0:	460a      	mov	r2, r1
 8008cd2:	eb42 0303 	adc.w	r3, r2, r3
 8008cd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	663b      	str	r3, [r7, #96]	@ 0x60
 8008ce2:	667a      	str	r2, [r7, #100]	@ 0x64
 8008ce4:	f04f 0200 	mov.w	r2, #0
 8008ce8:	f04f 0300 	mov.w	r3, #0
 8008cec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008cf0:	4649      	mov	r1, r9
 8008cf2:	008b      	lsls	r3, r1, #2
 8008cf4:	4641      	mov	r1, r8
 8008cf6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008cfa:	4641      	mov	r1, r8
 8008cfc:	008a      	lsls	r2, r1, #2
 8008cfe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008d02:	f7f7 ff61 	bl	8000bc8 <__aeabi_uldivmod>
 8008d06:	4602      	mov	r2, r0
 8008d08:	460b      	mov	r3, r1
 8008d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8008d40 <UART_SetConfig+0x4e4>)
 8008d0c:	fba3 1302 	umull	r1, r3, r3, r2
 8008d10:	095b      	lsrs	r3, r3, #5
 8008d12:	2164      	movs	r1, #100	@ 0x64
 8008d14:	fb01 f303 	mul.w	r3, r1, r3
 8008d18:	1ad3      	subs	r3, r2, r3
 8008d1a:	011b      	lsls	r3, r3, #4
 8008d1c:	3332      	adds	r3, #50	@ 0x32
 8008d1e:	4a08      	ldr	r2, [pc, #32]	@ (8008d40 <UART_SetConfig+0x4e4>)
 8008d20:	fba2 2303 	umull	r2, r3, r2, r3
 8008d24:	095b      	lsrs	r3, r3, #5
 8008d26:	f003 020f 	and.w	r2, r3, #15
 8008d2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4422      	add	r2, r4
 8008d32:	609a      	str	r2, [r3, #8]
}
 8008d34:	bf00      	nop
 8008d36:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008d40:	51eb851f 	.word	0x51eb851f

08008d44 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008d48:	4904      	ldr	r1, [pc, #16]	@ (8008d5c <MX_FATFS_Init+0x18>)
 8008d4a:	4805      	ldr	r0, [pc, #20]	@ (8008d60 <MX_FATFS_Init+0x1c>)
 8008d4c:	f000 f8ae 	bl	8008eac <FATFS_LinkDriver>
 8008d50:	4603      	mov	r3, r0
 8008d52:	461a      	mov	r2, r3
 8008d54:	4b03      	ldr	r3, [pc, #12]	@ (8008d64 <MX_FATFS_Init+0x20>)
 8008d56:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008d58:	bf00      	nop
 8008d5a:	bd80      	pop	{r7, pc}
 8008d5c:	20000c48 	.word	0x20000c48
 8008d60:	200000a0 	.word	0x200000a0
 8008d64:	20000c44 	.word	0x20000c44

08008d68 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b082      	sub	sp, #8
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	4603      	mov	r3, r0
 8008d70:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return SD_disk_initialize (pdrv);
 8008d72:	79fb      	ldrb	r3, [r7, #7]
 8008d74:	4618      	mov	r0, r3
 8008d76:	f7fa fd55 	bl	8003824 <SD_disk_initialize>
 8008d7a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3708      	adds	r7, #8
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}

08008d84 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b082      	sub	sp, #8
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return SD_disk_status (pdrv);
 8008d8e:	79fb      	ldrb	r3, [r7, #7]
 8008d90:	4618      	mov	r0, r3
 8008d92:	f7fa fe33 	bl	80039fc <SD_disk_status>
 8008d96:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3708      	adds	r7, #8
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}

08008da0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b084      	sub	sp, #16
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	60b9      	str	r1, [r7, #8]
 8008da8:	607a      	str	r2, [r7, #4]
 8008daa:	603b      	str	r3, [r7, #0]
 8008dac:	4603      	mov	r3, r0
 8008dae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read (pdrv, buff, sector, count);
 8008db0:	7bf8      	ldrb	r0, [r7, #15]
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	687a      	ldr	r2, [r7, #4]
 8008db6:	68b9      	ldr	r1, [r7, #8]
 8008db8:	f7fa fe36 	bl	8003a28 <SD_disk_read>
 8008dbc:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	3710      	adds	r7, #16
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}

08008dc6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8008dc6:	b580      	push	{r7, lr}
 8008dc8:	b084      	sub	sp, #16
 8008dca:	af00      	add	r7, sp, #0
 8008dcc:	60b9      	str	r1, [r7, #8]
 8008dce:	607a      	str	r2, [r7, #4]
 8008dd0:	603b      	str	r3, [r7, #0]
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write (pdrv, buff, sector, count);
 8008dd6:	7bf8      	ldrb	r0, [r7, #15]
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	687a      	ldr	r2, [r7, #4]
 8008ddc:	68b9      	ldr	r1, [r7, #8]
 8008dde:	f7fa fe91 	bl	8003b04 <SD_disk_write>
 8008de2:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	3710      	adds	r7, #16
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bd80      	pop	{r7, pc}

08008dec <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b082      	sub	sp, #8
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	4603      	mov	r3, r0
 8008df4:	603a      	str	r2, [r7, #0]
 8008df6:	71fb      	strb	r3, [r7, #7]
 8008df8:	460b      	mov	r3, r1
 8008dfa:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl (pdrv, cmd, buff);
 8008dfc:	79b9      	ldrb	r1, [r7, #6]
 8008dfe:	79fb      	ldrb	r3, [r7, #7]
 8008e00:	683a      	ldr	r2, [r7, #0]
 8008e02:	4618      	mov	r0, r3
 8008e04:	f7fa ff08 	bl	8003c18 <SD_disk_ioctl>
 8008e08:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3708      	adds	r7, #8
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}
	...

08008e14 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b087      	sub	sp, #28
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	60f8      	str	r0, [r7, #12]
 8008e1c:	60b9      	str	r1, [r7, #8]
 8008e1e:	4613      	mov	r3, r2
 8008e20:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008e22:	2301      	movs	r3, #1
 8008e24:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008e26:	2300      	movs	r3, #0
 8008e28:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8008e2a:	4b1f      	ldr	r3, [pc, #124]	@ (8008ea8 <FATFS_LinkDriverEx+0x94>)
 8008e2c:	7a5b      	ldrb	r3, [r3, #9]
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d131      	bne.n	8008e98 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008e34:	4b1c      	ldr	r3, [pc, #112]	@ (8008ea8 <FATFS_LinkDriverEx+0x94>)
 8008e36:	7a5b      	ldrb	r3, [r3, #9]
 8008e38:	b2db      	uxtb	r3, r3
 8008e3a:	461a      	mov	r2, r3
 8008e3c:	4b1a      	ldr	r3, [pc, #104]	@ (8008ea8 <FATFS_LinkDriverEx+0x94>)
 8008e3e:	2100      	movs	r1, #0
 8008e40:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008e42:	4b19      	ldr	r3, [pc, #100]	@ (8008ea8 <FATFS_LinkDriverEx+0x94>)
 8008e44:	7a5b      	ldrb	r3, [r3, #9]
 8008e46:	b2db      	uxtb	r3, r3
 8008e48:	4a17      	ldr	r2, [pc, #92]	@ (8008ea8 <FATFS_LinkDriverEx+0x94>)
 8008e4a:	009b      	lsls	r3, r3, #2
 8008e4c:	4413      	add	r3, r2
 8008e4e:	68fa      	ldr	r2, [r7, #12]
 8008e50:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008e52:	4b15      	ldr	r3, [pc, #84]	@ (8008ea8 <FATFS_LinkDriverEx+0x94>)
 8008e54:	7a5b      	ldrb	r3, [r3, #9]
 8008e56:	b2db      	uxtb	r3, r3
 8008e58:	461a      	mov	r2, r3
 8008e5a:	4b13      	ldr	r3, [pc, #76]	@ (8008ea8 <FATFS_LinkDriverEx+0x94>)
 8008e5c:	4413      	add	r3, r2
 8008e5e:	79fa      	ldrb	r2, [r7, #7]
 8008e60:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008e62:	4b11      	ldr	r3, [pc, #68]	@ (8008ea8 <FATFS_LinkDriverEx+0x94>)
 8008e64:	7a5b      	ldrb	r3, [r3, #9]
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	1c5a      	adds	r2, r3, #1
 8008e6a:	b2d1      	uxtb	r1, r2
 8008e6c:	4a0e      	ldr	r2, [pc, #56]	@ (8008ea8 <FATFS_LinkDriverEx+0x94>)
 8008e6e:	7251      	strb	r1, [r2, #9]
 8008e70:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008e72:	7dbb      	ldrb	r3, [r7, #22]
 8008e74:	3330      	adds	r3, #48	@ 0x30
 8008e76:	b2da      	uxtb	r2, r3
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	3301      	adds	r3, #1
 8008e80:	223a      	movs	r2, #58	@ 0x3a
 8008e82:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	3302      	adds	r3, #2
 8008e88:	222f      	movs	r2, #47	@ 0x2f
 8008e8a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	3303      	adds	r3, #3
 8008e90:	2200      	movs	r2, #0
 8008e92:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008e94:	2300      	movs	r3, #0
 8008e96:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008e98:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	371c      	adds	r7, #28
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea4:	4770      	bx	lr
 8008ea6:	bf00      	nop
 8008ea8:	20000c4c 	.word	0x20000c4c

08008eac <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b082      	sub	sp, #8
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
 8008eb4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	6839      	ldr	r1, [r7, #0]
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f7ff ffaa 	bl	8008e14 <FATFS_LinkDriverEx>
 8008ec0:	4603      	mov	r3, r0
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3708      	adds	r7, #8
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}
	...

08008ecc <malloc>:
 8008ecc:	4b02      	ldr	r3, [pc, #8]	@ (8008ed8 <malloc+0xc>)
 8008ece:	4601      	mov	r1, r0
 8008ed0:	6818      	ldr	r0, [r3, #0]
 8008ed2:	f000 b825 	b.w	8008f20 <_malloc_r>
 8008ed6:	bf00      	nop
 8008ed8:	200000c0 	.word	0x200000c0

08008edc <sbrk_aligned>:
 8008edc:	b570      	push	{r4, r5, r6, lr}
 8008ede:	4e0f      	ldr	r6, [pc, #60]	@ (8008f1c <sbrk_aligned+0x40>)
 8008ee0:	460c      	mov	r4, r1
 8008ee2:	6831      	ldr	r1, [r6, #0]
 8008ee4:	4605      	mov	r5, r0
 8008ee6:	b911      	cbnz	r1, 8008eee <sbrk_aligned+0x12>
 8008ee8:	f000 fea6 	bl	8009c38 <_sbrk_r>
 8008eec:	6030      	str	r0, [r6, #0]
 8008eee:	4621      	mov	r1, r4
 8008ef0:	4628      	mov	r0, r5
 8008ef2:	f000 fea1 	bl	8009c38 <_sbrk_r>
 8008ef6:	1c43      	adds	r3, r0, #1
 8008ef8:	d103      	bne.n	8008f02 <sbrk_aligned+0x26>
 8008efa:	f04f 34ff 	mov.w	r4, #4294967295
 8008efe:	4620      	mov	r0, r4
 8008f00:	bd70      	pop	{r4, r5, r6, pc}
 8008f02:	1cc4      	adds	r4, r0, #3
 8008f04:	f024 0403 	bic.w	r4, r4, #3
 8008f08:	42a0      	cmp	r0, r4
 8008f0a:	d0f8      	beq.n	8008efe <sbrk_aligned+0x22>
 8008f0c:	1a21      	subs	r1, r4, r0
 8008f0e:	4628      	mov	r0, r5
 8008f10:	f000 fe92 	bl	8009c38 <_sbrk_r>
 8008f14:	3001      	adds	r0, #1
 8008f16:	d1f2      	bne.n	8008efe <sbrk_aligned+0x22>
 8008f18:	e7ef      	b.n	8008efa <sbrk_aligned+0x1e>
 8008f1a:	bf00      	nop
 8008f1c:	20000c58 	.word	0x20000c58

08008f20 <_malloc_r>:
 8008f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f24:	1ccd      	adds	r5, r1, #3
 8008f26:	f025 0503 	bic.w	r5, r5, #3
 8008f2a:	3508      	adds	r5, #8
 8008f2c:	2d0c      	cmp	r5, #12
 8008f2e:	bf38      	it	cc
 8008f30:	250c      	movcc	r5, #12
 8008f32:	2d00      	cmp	r5, #0
 8008f34:	4606      	mov	r6, r0
 8008f36:	db01      	blt.n	8008f3c <_malloc_r+0x1c>
 8008f38:	42a9      	cmp	r1, r5
 8008f3a:	d904      	bls.n	8008f46 <_malloc_r+0x26>
 8008f3c:	230c      	movs	r3, #12
 8008f3e:	6033      	str	r3, [r6, #0]
 8008f40:	2000      	movs	r0, #0
 8008f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800901c <_malloc_r+0xfc>
 8008f4a:	f000 f869 	bl	8009020 <__malloc_lock>
 8008f4e:	f8d8 3000 	ldr.w	r3, [r8]
 8008f52:	461c      	mov	r4, r3
 8008f54:	bb44      	cbnz	r4, 8008fa8 <_malloc_r+0x88>
 8008f56:	4629      	mov	r1, r5
 8008f58:	4630      	mov	r0, r6
 8008f5a:	f7ff ffbf 	bl	8008edc <sbrk_aligned>
 8008f5e:	1c43      	adds	r3, r0, #1
 8008f60:	4604      	mov	r4, r0
 8008f62:	d158      	bne.n	8009016 <_malloc_r+0xf6>
 8008f64:	f8d8 4000 	ldr.w	r4, [r8]
 8008f68:	4627      	mov	r7, r4
 8008f6a:	2f00      	cmp	r7, #0
 8008f6c:	d143      	bne.n	8008ff6 <_malloc_r+0xd6>
 8008f6e:	2c00      	cmp	r4, #0
 8008f70:	d04b      	beq.n	800900a <_malloc_r+0xea>
 8008f72:	6823      	ldr	r3, [r4, #0]
 8008f74:	4639      	mov	r1, r7
 8008f76:	4630      	mov	r0, r6
 8008f78:	eb04 0903 	add.w	r9, r4, r3
 8008f7c:	f000 fe5c 	bl	8009c38 <_sbrk_r>
 8008f80:	4581      	cmp	r9, r0
 8008f82:	d142      	bne.n	800900a <_malloc_r+0xea>
 8008f84:	6821      	ldr	r1, [r4, #0]
 8008f86:	1a6d      	subs	r5, r5, r1
 8008f88:	4629      	mov	r1, r5
 8008f8a:	4630      	mov	r0, r6
 8008f8c:	f7ff ffa6 	bl	8008edc <sbrk_aligned>
 8008f90:	3001      	adds	r0, #1
 8008f92:	d03a      	beq.n	800900a <_malloc_r+0xea>
 8008f94:	6823      	ldr	r3, [r4, #0]
 8008f96:	442b      	add	r3, r5
 8008f98:	6023      	str	r3, [r4, #0]
 8008f9a:	f8d8 3000 	ldr.w	r3, [r8]
 8008f9e:	685a      	ldr	r2, [r3, #4]
 8008fa0:	bb62      	cbnz	r2, 8008ffc <_malloc_r+0xdc>
 8008fa2:	f8c8 7000 	str.w	r7, [r8]
 8008fa6:	e00f      	b.n	8008fc8 <_malloc_r+0xa8>
 8008fa8:	6822      	ldr	r2, [r4, #0]
 8008faa:	1b52      	subs	r2, r2, r5
 8008fac:	d420      	bmi.n	8008ff0 <_malloc_r+0xd0>
 8008fae:	2a0b      	cmp	r2, #11
 8008fb0:	d917      	bls.n	8008fe2 <_malloc_r+0xc2>
 8008fb2:	1961      	adds	r1, r4, r5
 8008fb4:	42a3      	cmp	r3, r4
 8008fb6:	6025      	str	r5, [r4, #0]
 8008fb8:	bf18      	it	ne
 8008fba:	6059      	strne	r1, [r3, #4]
 8008fbc:	6863      	ldr	r3, [r4, #4]
 8008fbe:	bf08      	it	eq
 8008fc0:	f8c8 1000 	streq.w	r1, [r8]
 8008fc4:	5162      	str	r2, [r4, r5]
 8008fc6:	604b      	str	r3, [r1, #4]
 8008fc8:	4630      	mov	r0, r6
 8008fca:	f000 f82f 	bl	800902c <__malloc_unlock>
 8008fce:	f104 000b 	add.w	r0, r4, #11
 8008fd2:	1d23      	adds	r3, r4, #4
 8008fd4:	f020 0007 	bic.w	r0, r0, #7
 8008fd8:	1ac2      	subs	r2, r0, r3
 8008fda:	bf1c      	itt	ne
 8008fdc:	1a1b      	subne	r3, r3, r0
 8008fde:	50a3      	strne	r3, [r4, r2]
 8008fe0:	e7af      	b.n	8008f42 <_malloc_r+0x22>
 8008fe2:	6862      	ldr	r2, [r4, #4]
 8008fe4:	42a3      	cmp	r3, r4
 8008fe6:	bf0c      	ite	eq
 8008fe8:	f8c8 2000 	streq.w	r2, [r8]
 8008fec:	605a      	strne	r2, [r3, #4]
 8008fee:	e7eb      	b.n	8008fc8 <_malloc_r+0xa8>
 8008ff0:	4623      	mov	r3, r4
 8008ff2:	6864      	ldr	r4, [r4, #4]
 8008ff4:	e7ae      	b.n	8008f54 <_malloc_r+0x34>
 8008ff6:	463c      	mov	r4, r7
 8008ff8:	687f      	ldr	r7, [r7, #4]
 8008ffa:	e7b6      	b.n	8008f6a <_malloc_r+0x4a>
 8008ffc:	461a      	mov	r2, r3
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	42a3      	cmp	r3, r4
 8009002:	d1fb      	bne.n	8008ffc <_malloc_r+0xdc>
 8009004:	2300      	movs	r3, #0
 8009006:	6053      	str	r3, [r2, #4]
 8009008:	e7de      	b.n	8008fc8 <_malloc_r+0xa8>
 800900a:	230c      	movs	r3, #12
 800900c:	6033      	str	r3, [r6, #0]
 800900e:	4630      	mov	r0, r6
 8009010:	f000 f80c 	bl	800902c <__malloc_unlock>
 8009014:	e794      	b.n	8008f40 <_malloc_r+0x20>
 8009016:	6005      	str	r5, [r0, #0]
 8009018:	e7d6      	b.n	8008fc8 <_malloc_r+0xa8>
 800901a:	bf00      	nop
 800901c:	20000c5c 	.word	0x20000c5c

08009020 <__malloc_lock>:
 8009020:	4801      	ldr	r0, [pc, #4]	@ (8009028 <__malloc_lock+0x8>)
 8009022:	f000 be56 	b.w	8009cd2 <__retarget_lock_acquire_recursive>
 8009026:	bf00      	nop
 8009028:	20000da0 	.word	0x20000da0

0800902c <__malloc_unlock>:
 800902c:	4801      	ldr	r0, [pc, #4]	@ (8009034 <__malloc_unlock+0x8>)
 800902e:	f000 be51 	b.w	8009cd4 <__retarget_lock_release_recursive>
 8009032:	bf00      	nop
 8009034:	20000da0 	.word	0x20000da0

08009038 <__cvt>:
 8009038:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800903c:	ec57 6b10 	vmov	r6, r7, d0
 8009040:	2f00      	cmp	r7, #0
 8009042:	460c      	mov	r4, r1
 8009044:	4619      	mov	r1, r3
 8009046:	463b      	mov	r3, r7
 8009048:	bfbb      	ittet	lt
 800904a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800904e:	461f      	movlt	r7, r3
 8009050:	2300      	movge	r3, #0
 8009052:	232d      	movlt	r3, #45	@ 0x2d
 8009054:	700b      	strb	r3, [r1, #0]
 8009056:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009058:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800905c:	4691      	mov	r9, r2
 800905e:	f023 0820 	bic.w	r8, r3, #32
 8009062:	bfbc      	itt	lt
 8009064:	4632      	movlt	r2, r6
 8009066:	4616      	movlt	r6, r2
 8009068:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800906c:	d005      	beq.n	800907a <__cvt+0x42>
 800906e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009072:	d100      	bne.n	8009076 <__cvt+0x3e>
 8009074:	3401      	adds	r4, #1
 8009076:	2102      	movs	r1, #2
 8009078:	e000      	b.n	800907c <__cvt+0x44>
 800907a:	2103      	movs	r1, #3
 800907c:	ab03      	add	r3, sp, #12
 800907e:	9301      	str	r3, [sp, #4]
 8009080:	ab02      	add	r3, sp, #8
 8009082:	9300      	str	r3, [sp, #0]
 8009084:	ec47 6b10 	vmov	d0, r6, r7
 8009088:	4653      	mov	r3, sl
 800908a:	4622      	mov	r2, r4
 800908c:	f000 febc 	bl	8009e08 <_dtoa_r>
 8009090:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009094:	4605      	mov	r5, r0
 8009096:	d119      	bne.n	80090cc <__cvt+0x94>
 8009098:	f019 0f01 	tst.w	r9, #1
 800909c:	d00e      	beq.n	80090bc <__cvt+0x84>
 800909e:	eb00 0904 	add.w	r9, r0, r4
 80090a2:	2200      	movs	r2, #0
 80090a4:	2300      	movs	r3, #0
 80090a6:	4630      	mov	r0, r6
 80090a8:	4639      	mov	r1, r7
 80090aa:	f7f7 fd1d 	bl	8000ae8 <__aeabi_dcmpeq>
 80090ae:	b108      	cbz	r0, 80090b4 <__cvt+0x7c>
 80090b0:	f8cd 900c 	str.w	r9, [sp, #12]
 80090b4:	2230      	movs	r2, #48	@ 0x30
 80090b6:	9b03      	ldr	r3, [sp, #12]
 80090b8:	454b      	cmp	r3, r9
 80090ba:	d31e      	bcc.n	80090fa <__cvt+0xc2>
 80090bc:	9b03      	ldr	r3, [sp, #12]
 80090be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80090c0:	1b5b      	subs	r3, r3, r5
 80090c2:	4628      	mov	r0, r5
 80090c4:	6013      	str	r3, [r2, #0]
 80090c6:	b004      	add	sp, #16
 80090c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80090d0:	eb00 0904 	add.w	r9, r0, r4
 80090d4:	d1e5      	bne.n	80090a2 <__cvt+0x6a>
 80090d6:	7803      	ldrb	r3, [r0, #0]
 80090d8:	2b30      	cmp	r3, #48	@ 0x30
 80090da:	d10a      	bne.n	80090f2 <__cvt+0xba>
 80090dc:	2200      	movs	r2, #0
 80090de:	2300      	movs	r3, #0
 80090e0:	4630      	mov	r0, r6
 80090e2:	4639      	mov	r1, r7
 80090e4:	f7f7 fd00 	bl	8000ae8 <__aeabi_dcmpeq>
 80090e8:	b918      	cbnz	r0, 80090f2 <__cvt+0xba>
 80090ea:	f1c4 0401 	rsb	r4, r4, #1
 80090ee:	f8ca 4000 	str.w	r4, [sl]
 80090f2:	f8da 3000 	ldr.w	r3, [sl]
 80090f6:	4499      	add	r9, r3
 80090f8:	e7d3      	b.n	80090a2 <__cvt+0x6a>
 80090fa:	1c59      	adds	r1, r3, #1
 80090fc:	9103      	str	r1, [sp, #12]
 80090fe:	701a      	strb	r2, [r3, #0]
 8009100:	e7d9      	b.n	80090b6 <__cvt+0x7e>

08009102 <__exponent>:
 8009102:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009104:	2900      	cmp	r1, #0
 8009106:	bfba      	itte	lt
 8009108:	4249      	neglt	r1, r1
 800910a:	232d      	movlt	r3, #45	@ 0x2d
 800910c:	232b      	movge	r3, #43	@ 0x2b
 800910e:	2909      	cmp	r1, #9
 8009110:	7002      	strb	r2, [r0, #0]
 8009112:	7043      	strb	r3, [r0, #1]
 8009114:	dd29      	ble.n	800916a <__exponent+0x68>
 8009116:	f10d 0307 	add.w	r3, sp, #7
 800911a:	461d      	mov	r5, r3
 800911c:	270a      	movs	r7, #10
 800911e:	461a      	mov	r2, r3
 8009120:	fbb1 f6f7 	udiv	r6, r1, r7
 8009124:	fb07 1416 	mls	r4, r7, r6, r1
 8009128:	3430      	adds	r4, #48	@ 0x30
 800912a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800912e:	460c      	mov	r4, r1
 8009130:	2c63      	cmp	r4, #99	@ 0x63
 8009132:	f103 33ff 	add.w	r3, r3, #4294967295
 8009136:	4631      	mov	r1, r6
 8009138:	dcf1      	bgt.n	800911e <__exponent+0x1c>
 800913a:	3130      	adds	r1, #48	@ 0x30
 800913c:	1e94      	subs	r4, r2, #2
 800913e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009142:	1c41      	adds	r1, r0, #1
 8009144:	4623      	mov	r3, r4
 8009146:	42ab      	cmp	r3, r5
 8009148:	d30a      	bcc.n	8009160 <__exponent+0x5e>
 800914a:	f10d 0309 	add.w	r3, sp, #9
 800914e:	1a9b      	subs	r3, r3, r2
 8009150:	42ac      	cmp	r4, r5
 8009152:	bf88      	it	hi
 8009154:	2300      	movhi	r3, #0
 8009156:	3302      	adds	r3, #2
 8009158:	4403      	add	r3, r0
 800915a:	1a18      	subs	r0, r3, r0
 800915c:	b003      	add	sp, #12
 800915e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009160:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009164:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009168:	e7ed      	b.n	8009146 <__exponent+0x44>
 800916a:	2330      	movs	r3, #48	@ 0x30
 800916c:	3130      	adds	r1, #48	@ 0x30
 800916e:	7083      	strb	r3, [r0, #2]
 8009170:	70c1      	strb	r1, [r0, #3]
 8009172:	1d03      	adds	r3, r0, #4
 8009174:	e7f1      	b.n	800915a <__exponent+0x58>
	...

08009178 <_printf_float>:
 8009178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800917c:	b08d      	sub	sp, #52	@ 0x34
 800917e:	460c      	mov	r4, r1
 8009180:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009184:	4616      	mov	r6, r2
 8009186:	461f      	mov	r7, r3
 8009188:	4605      	mov	r5, r0
 800918a:	f000 fd1d 	bl	8009bc8 <_localeconv_r>
 800918e:	6803      	ldr	r3, [r0, #0]
 8009190:	9304      	str	r3, [sp, #16]
 8009192:	4618      	mov	r0, r3
 8009194:	f7f7 f87c 	bl	8000290 <strlen>
 8009198:	2300      	movs	r3, #0
 800919a:	930a      	str	r3, [sp, #40]	@ 0x28
 800919c:	f8d8 3000 	ldr.w	r3, [r8]
 80091a0:	9005      	str	r0, [sp, #20]
 80091a2:	3307      	adds	r3, #7
 80091a4:	f023 0307 	bic.w	r3, r3, #7
 80091a8:	f103 0208 	add.w	r2, r3, #8
 80091ac:	f894 a018 	ldrb.w	sl, [r4, #24]
 80091b0:	f8d4 b000 	ldr.w	fp, [r4]
 80091b4:	f8c8 2000 	str.w	r2, [r8]
 80091b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80091bc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80091c0:	9307      	str	r3, [sp, #28]
 80091c2:	f8cd 8018 	str.w	r8, [sp, #24]
 80091c6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80091ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091ce:	4b9c      	ldr	r3, [pc, #624]	@ (8009440 <_printf_float+0x2c8>)
 80091d0:	f04f 32ff 	mov.w	r2, #4294967295
 80091d4:	f7f7 fcba 	bl	8000b4c <__aeabi_dcmpun>
 80091d8:	bb70      	cbnz	r0, 8009238 <_printf_float+0xc0>
 80091da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091de:	4b98      	ldr	r3, [pc, #608]	@ (8009440 <_printf_float+0x2c8>)
 80091e0:	f04f 32ff 	mov.w	r2, #4294967295
 80091e4:	f7f7 fc94 	bl	8000b10 <__aeabi_dcmple>
 80091e8:	bb30      	cbnz	r0, 8009238 <_printf_float+0xc0>
 80091ea:	2200      	movs	r2, #0
 80091ec:	2300      	movs	r3, #0
 80091ee:	4640      	mov	r0, r8
 80091f0:	4649      	mov	r1, r9
 80091f2:	f7f7 fc83 	bl	8000afc <__aeabi_dcmplt>
 80091f6:	b110      	cbz	r0, 80091fe <_printf_float+0x86>
 80091f8:	232d      	movs	r3, #45	@ 0x2d
 80091fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091fe:	4a91      	ldr	r2, [pc, #580]	@ (8009444 <_printf_float+0x2cc>)
 8009200:	4b91      	ldr	r3, [pc, #580]	@ (8009448 <_printf_float+0x2d0>)
 8009202:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009206:	bf94      	ite	ls
 8009208:	4690      	movls	r8, r2
 800920a:	4698      	movhi	r8, r3
 800920c:	2303      	movs	r3, #3
 800920e:	6123      	str	r3, [r4, #16]
 8009210:	f02b 0304 	bic.w	r3, fp, #4
 8009214:	6023      	str	r3, [r4, #0]
 8009216:	f04f 0900 	mov.w	r9, #0
 800921a:	9700      	str	r7, [sp, #0]
 800921c:	4633      	mov	r3, r6
 800921e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009220:	4621      	mov	r1, r4
 8009222:	4628      	mov	r0, r5
 8009224:	f000 f9d2 	bl	80095cc <_printf_common>
 8009228:	3001      	adds	r0, #1
 800922a:	f040 808d 	bne.w	8009348 <_printf_float+0x1d0>
 800922e:	f04f 30ff 	mov.w	r0, #4294967295
 8009232:	b00d      	add	sp, #52	@ 0x34
 8009234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009238:	4642      	mov	r2, r8
 800923a:	464b      	mov	r3, r9
 800923c:	4640      	mov	r0, r8
 800923e:	4649      	mov	r1, r9
 8009240:	f7f7 fc84 	bl	8000b4c <__aeabi_dcmpun>
 8009244:	b140      	cbz	r0, 8009258 <_printf_float+0xe0>
 8009246:	464b      	mov	r3, r9
 8009248:	2b00      	cmp	r3, #0
 800924a:	bfbc      	itt	lt
 800924c:	232d      	movlt	r3, #45	@ 0x2d
 800924e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009252:	4a7e      	ldr	r2, [pc, #504]	@ (800944c <_printf_float+0x2d4>)
 8009254:	4b7e      	ldr	r3, [pc, #504]	@ (8009450 <_printf_float+0x2d8>)
 8009256:	e7d4      	b.n	8009202 <_printf_float+0x8a>
 8009258:	6863      	ldr	r3, [r4, #4]
 800925a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800925e:	9206      	str	r2, [sp, #24]
 8009260:	1c5a      	adds	r2, r3, #1
 8009262:	d13b      	bne.n	80092dc <_printf_float+0x164>
 8009264:	2306      	movs	r3, #6
 8009266:	6063      	str	r3, [r4, #4]
 8009268:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800926c:	2300      	movs	r3, #0
 800926e:	6022      	str	r2, [r4, #0]
 8009270:	9303      	str	r3, [sp, #12]
 8009272:	ab0a      	add	r3, sp, #40	@ 0x28
 8009274:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009278:	ab09      	add	r3, sp, #36	@ 0x24
 800927a:	9300      	str	r3, [sp, #0]
 800927c:	6861      	ldr	r1, [r4, #4]
 800927e:	ec49 8b10 	vmov	d0, r8, r9
 8009282:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009286:	4628      	mov	r0, r5
 8009288:	f7ff fed6 	bl	8009038 <__cvt>
 800928c:	9b06      	ldr	r3, [sp, #24]
 800928e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009290:	2b47      	cmp	r3, #71	@ 0x47
 8009292:	4680      	mov	r8, r0
 8009294:	d129      	bne.n	80092ea <_printf_float+0x172>
 8009296:	1cc8      	adds	r0, r1, #3
 8009298:	db02      	blt.n	80092a0 <_printf_float+0x128>
 800929a:	6863      	ldr	r3, [r4, #4]
 800929c:	4299      	cmp	r1, r3
 800929e:	dd41      	ble.n	8009324 <_printf_float+0x1ac>
 80092a0:	f1aa 0a02 	sub.w	sl, sl, #2
 80092a4:	fa5f fa8a 	uxtb.w	sl, sl
 80092a8:	3901      	subs	r1, #1
 80092aa:	4652      	mov	r2, sl
 80092ac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80092b0:	9109      	str	r1, [sp, #36]	@ 0x24
 80092b2:	f7ff ff26 	bl	8009102 <__exponent>
 80092b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80092b8:	1813      	adds	r3, r2, r0
 80092ba:	2a01      	cmp	r2, #1
 80092bc:	4681      	mov	r9, r0
 80092be:	6123      	str	r3, [r4, #16]
 80092c0:	dc02      	bgt.n	80092c8 <_printf_float+0x150>
 80092c2:	6822      	ldr	r2, [r4, #0]
 80092c4:	07d2      	lsls	r2, r2, #31
 80092c6:	d501      	bpl.n	80092cc <_printf_float+0x154>
 80092c8:	3301      	adds	r3, #1
 80092ca:	6123      	str	r3, [r4, #16]
 80092cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d0a2      	beq.n	800921a <_printf_float+0xa2>
 80092d4:	232d      	movs	r3, #45	@ 0x2d
 80092d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80092da:	e79e      	b.n	800921a <_printf_float+0xa2>
 80092dc:	9a06      	ldr	r2, [sp, #24]
 80092de:	2a47      	cmp	r2, #71	@ 0x47
 80092e0:	d1c2      	bne.n	8009268 <_printf_float+0xf0>
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d1c0      	bne.n	8009268 <_printf_float+0xf0>
 80092e6:	2301      	movs	r3, #1
 80092e8:	e7bd      	b.n	8009266 <_printf_float+0xee>
 80092ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80092ee:	d9db      	bls.n	80092a8 <_printf_float+0x130>
 80092f0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80092f4:	d118      	bne.n	8009328 <_printf_float+0x1b0>
 80092f6:	2900      	cmp	r1, #0
 80092f8:	6863      	ldr	r3, [r4, #4]
 80092fa:	dd0b      	ble.n	8009314 <_printf_float+0x19c>
 80092fc:	6121      	str	r1, [r4, #16]
 80092fe:	b913      	cbnz	r3, 8009306 <_printf_float+0x18e>
 8009300:	6822      	ldr	r2, [r4, #0]
 8009302:	07d0      	lsls	r0, r2, #31
 8009304:	d502      	bpl.n	800930c <_printf_float+0x194>
 8009306:	3301      	adds	r3, #1
 8009308:	440b      	add	r3, r1
 800930a:	6123      	str	r3, [r4, #16]
 800930c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800930e:	f04f 0900 	mov.w	r9, #0
 8009312:	e7db      	b.n	80092cc <_printf_float+0x154>
 8009314:	b913      	cbnz	r3, 800931c <_printf_float+0x1a4>
 8009316:	6822      	ldr	r2, [r4, #0]
 8009318:	07d2      	lsls	r2, r2, #31
 800931a:	d501      	bpl.n	8009320 <_printf_float+0x1a8>
 800931c:	3302      	adds	r3, #2
 800931e:	e7f4      	b.n	800930a <_printf_float+0x192>
 8009320:	2301      	movs	r3, #1
 8009322:	e7f2      	b.n	800930a <_printf_float+0x192>
 8009324:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009328:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800932a:	4299      	cmp	r1, r3
 800932c:	db05      	blt.n	800933a <_printf_float+0x1c2>
 800932e:	6823      	ldr	r3, [r4, #0]
 8009330:	6121      	str	r1, [r4, #16]
 8009332:	07d8      	lsls	r0, r3, #31
 8009334:	d5ea      	bpl.n	800930c <_printf_float+0x194>
 8009336:	1c4b      	adds	r3, r1, #1
 8009338:	e7e7      	b.n	800930a <_printf_float+0x192>
 800933a:	2900      	cmp	r1, #0
 800933c:	bfd4      	ite	le
 800933e:	f1c1 0202 	rsble	r2, r1, #2
 8009342:	2201      	movgt	r2, #1
 8009344:	4413      	add	r3, r2
 8009346:	e7e0      	b.n	800930a <_printf_float+0x192>
 8009348:	6823      	ldr	r3, [r4, #0]
 800934a:	055a      	lsls	r2, r3, #21
 800934c:	d407      	bmi.n	800935e <_printf_float+0x1e6>
 800934e:	6923      	ldr	r3, [r4, #16]
 8009350:	4642      	mov	r2, r8
 8009352:	4631      	mov	r1, r6
 8009354:	4628      	mov	r0, r5
 8009356:	47b8      	blx	r7
 8009358:	3001      	adds	r0, #1
 800935a:	d12b      	bne.n	80093b4 <_printf_float+0x23c>
 800935c:	e767      	b.n	800922e <_printf_float+0xb6>
 800935e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009362:	f240 80dd 	bls.w	8009520 <_printf_float+0x3a8>
 8009366:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800936a:	2200      	movs	r2, #0
 800936c:	2300      	movs	r3, #0
 800936e:	f7f7 fbbb 	bl	8000ae8 <__aeabi_dcmpeq>
 8009372:	2800      	cmp	r0, #0
 8009374:	d033      	beq.n	80093de <_printf_float+0x266>
 8009376:	4a37      	ldr	r2, [pc, #220]	@ (8009454 <_printf_float+0x2dc>)
 8009378:	2301      	movs	r3, #1
 800937a:	4631      	mov	r1, r6
 800937c:	4628      	mov	r0, r5
 800937e:	47b8      	blx	r7
 8009380:	3001      	adds	r0, #1
 8009382:	f43f af54 	beq.w	800922e <_printf_float+0xb6>
 8009386:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800938a:	4543      	cmp	r3, r8
 800938c:	db02      	blt.n	8009394 <_printf_float+0x21c>
 800938e:	6823      	ldr	r3, [r4, #0]
 8009390:	07d8      	lsls	r0, r3, #31
 8009392:	d50f      	bpl.n	80093b4 <_printf_float+0x23c>
 8009394:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009398:	4631      	mov	r1, r6
 800939a:	4628      	mov	r0, r5
 800939c:	47b8      	blx	r7
 800939e:	3001      	adds	r0, #1
 80093a0:	f43f af45 	beq.w	800922e <_printf_float+0xb6>
 80093a4:	f04f 0900 	mov.w	r9, #0
 80093a8:	f108 38ff 	add.w	r8, r8, #4294967295
 80093ac:	f104 0a1a 	add.w	sl, r4, #26
 80093b0:	45c8      	cmp	r8, r9
 80093b2:	dc09      	bgt.n	80093c8 <_printf_float+0x250>
 80093b4:	6823      	ldr	r3, [r4, #0]
 80093b6:	079b      	lsls	r3, r3, #30
 80093b8:	f100 8103 	bmi.w	80095c2 <_printf_float+0x44a>
 80093bc:	68e0      	ldr	r0, [r4, #12]
 80093be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093c0:	4298      	cmp	r0, r3
 80093c2:	bfb8      	it	lt
 80093c4:	4618      	movlt	r0, r3
 80093c6:	e734      	b.n	8009232 <_printf_float+0xba>
 80093c8:	2301      	movs	r3, #1
 80093ca:	4652      	mov	r2, sl
 80093cc:	4631      	mov	r1, r6
 80093ce:	4628      	mov	r0, r5
 80093d0:	47b8      	blx	r7
 80093d2:	3001      	adds	r0, #1
 80093d4:	f43f af2b 	beq.w	800922e <_printf_float+0xb6>
 80093d8:	f109 0901 	add.w	r9, r9, #1
 80093dc:	e7e8      	b.n	80093b0 <_printf_float+0x238>
 80093de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	dc39      	bgt.n	8009458 <_printf_float+0x2e0>
 80093e4:	4a1b      	ldr	r2, [pc, #108]	@ (8009454 <_printf_float+0x2dc>)
 80093e6:	2301      	movs	r3, #1
 80093e8:	4631      	mov	r1, r6
 80093ea:	4628      	mov	r0, r5
 80093ec:	47b8      	blx	r7
 80093ee:	3001      	adds	r0, #1
 80093f0:	f43f af1d 	beq.w	800922e <_printf_float+0xb6>
 80093f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80093f8:	ea59 0303 	orrs.w	r3, r9, r3
 80093fc:	d102      	bne.n	8009404 <_printf_float+0x28c>
 80093fe:	6823      	ldr	r3, [r4, #0]
 8009400:	07d9      	lsls	r1, r3, #31
 8009402:	d5d7      	bpl.n	80093b4 <_printf_float+0x23c>
 8009404:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009408:	4631      	mov	r1, r6
 800940a:	4628      	mov	r0, r5
 800940c:	47b8      	blx	r7
 800940e:	3001      	adds	r0, #1
 8009410:	f43f af0d 	beq.w	800922e <_printf_float+0xb6>
 8009414:	f04f 0a00 	mov.w	sl, #0
 8009418:	f104 0b1a 	add.w	fp, r4, #26
 800941c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800941e:	425b      	negs	r3, r3
 8009420:	4553      	cmp	r3, sl
 8009422:	dc01      	bgt.n	8009428 <_printf_float+0x2b0>
 8009424:	464b      	mov	r3, r9
 8009426:	e793      	b.n	8009350 <_printf_float+0x1d8>
 8009428:	2301      	movs	r3, #1
 800942a:	465a      	mov	r2, fp
 800942c:	4631      	mov	r1, r6
 800942e:	4628      	mov	r0, r5
 8009430:	47b8      	blx	r7
 8009432:	3001      	adds	r0, #1
 8009434:	f43f aefb 	beq.w	800922e <_printf_float+0xb6>
 8009438:	f10a 0a01 	add.w	sl, sl, #1
 800943c:	e7ee      	b.n	800941c <_printf_float+0x2a4>
 800943e:	bf00      	nop
 8009440:	7fefffff 	.word	0x7fefffff
 8009444:	0800f494 	.word	0x0800f494
 8009448:	0800f498 	.word	0x0800f498
 800944c:	0800f49c 	.word	0x0800f49c
 8009450:	0800f4a0 	.word	0x0800f4a0
 8009454:	0800f4a4 	.word	0x0800f4a4
 8009458:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800945a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800945e:	4553      	cmp	r3, sl
 8009460:	bfa8      	it	ge
 8009462:	4653      	movge	r3, sl
 8009464:	2b00      	cmp	r3, #0
 8009466:	4699      	mov	r9, r3
 8009468:	dc36      	bgt.n	80094d8 <_printf_float+0x360>
 800946a:	f04f 0b00 	mov.w	fp, #0
 800946e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009472:	f104 021a 	add.w	r2, r4, #26
 8009476:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009478:	9306      	str	r3, [sp, #24]
 800947a:	eba3 0309 	sub.w	r3, r3, r9
 800947e:	455b      	cmp	r3, fp
 8009480:	dc31      	bgt.n	80094e6 <_printf_float+0x36e>
 8009482:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009484:	459a      	cmp	sl, r3
 8009486:	dc3a      	bgt.n	80094fe <_printf_float+0x386>
 8009488:	6823      	ldr	r3, [r4, #0]
 800948a:	07da      	lsls	r2, r3, #31
 800948c:	d437      	bmi.n	80094fe <_printf_float+0x386>
 800948e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009490:	ebaa 0903 	sub.w	r9, sl, r3
 8009494:	9b06      	ldr	r3, [sp, #24]
 8009496:	ebaa 0303 	sub.w	r3, sl, r3
 800949a:	4599      	cmp	r9, r3
 800949c:	bfa8      	it	ge
 800949e:	4699      	movge	r9, r3
 80094a0:	f1b9 0f00 	cmp.w	r9, #0
 80094a4:	dc33      	bgt.n	800950e <_printf_float+0x396>
 80094a6:	f04f 0800 	mov.w	r8, #0
 80094aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80094ae:	f104 0b1a 	add.w	fp, r4, #26
 80094b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094b4:	ebaa 0303 	sub.w	r3, sl, r3
 80094b8:	eba3 0309 	sub.w	r3, r3, r9
 80094bc:	4543      	cmp	r3, r8
 80094be:	f77f af79 	ble.w	80093b4 <_printf_float+0x23c>
 80094c2:	2301      	movs	r3, #1
 80094c4:	465a      	mov	r2, fp
 80094c6:	4631      	mov	r1, r6
 80094c8:	4628      	mov	r0, r5
 80094ca:	47b8      	blx	r7
 80094cc:	3001      	adds	r0, #1
 80094ce:	f43f aeae 	beq.w	800922e <_printf_float+0xb6>
 80094d2:	f108 0801 	add.w	r8, r8, #1
 80094d6:	e7ec      	b.n	80094b2 <_printf_float+0x33a>
 80094d8:	4642      	mov	r2, r8
 80094da:	4631      	mov	r1, r6
 80094dc:	4628      	mov	r0, r5
 80094de:	47b8      	blx	r7
 80094e0:	3001      	adds	r0, #1
 80094e2:	d1c2      	bne.n	800946a <_printf_float+0x2f2>
 80094e4:	e6a3      	b.n	800922e <_printf_float+0xb6>
 80094e6:	2301      	movs	r3, #1
 80094e8:	4631      	mov	r1, r6
 80094ea:	4628      	mov	r0, r5
 80094ec:	9206      	str	r2, [sp, #24]
 80094ee:	47b8      	blx	r7
 80094f0:	3001      	adds	r0, #1
 80094f2:	f43f ae9c 	beq.w	800922e <_printf_float+0xb6>
 80094f6:	9a06      	ldr	r2, [sp, #24]
 80094f8:	f10b 0b01 	add.w	fp, fp, #1
 80094fc:	e7bb      	b.n	8009476 <_printf_float+0x2fe>
 80094fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009502:	4631      	mov	r1, r6
 8009504:	4628      	mov	r0, r5
 8009506:	47b8      	blx	r7
 8009508:	3001      	adds	r0, #1
 800950a:	d1c0      	bne.n	800948e <_printf_float+0x316>
 800950c:	e68f      	b.n	800922e <_printf_float+0xb6>
 800950e:	9a06      	ldr	r2, [sp, #24]
 8009510:	464b      	mov	r3, r9
 8009512:	4442      	add	r2, r8
 8009514:	4631      	mov	r1, r6
 8009516:	4628      	mov	r0, r5
 8009518:	47b8      	blx	r7
 800951a:	3001      	adds	r0, #1
 800951c:	d1c3      	bne.n	80094a6 <_printf_float+0x32e>
 800951e:	e686      	b.n	800922e <_printf_float+0xb6>
 8009520:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009524:	f1ba 0f01 	cmp.w	sl, #1
 8009528:	dc01      	bgt.n	800952e <_printf_float+0x3b6>
 800952a:	07db      	lsls	r3, r3, #31
 800952c:	d536      	bpl.n	800959c <_printf_float+0x424>
 800952e:	2301      	movs	r3, #1
 8009530:	4642      	mov	r2, r8
 8009532:	4631      	mov	r1, r6
 8009534:	4628      	mov	r0, r5
 8009536:	47b8      	blx	r7
 8009538:	3001      	adds	r0, #1
 800953a:	f43f ae78 	beq.w	800922e <_printf_float+0xb6>
 800953e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009542:	4631      	mov	r1, r6
 8009544:	4628      	mov	r0, r5
 8009546:	47b8      	blx	r7
 8009548:	3001      	adds	r0, #1
 800954a:	f43f ae70 	beq.w	800922e <_printf_float+0xb6>
 800954e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009552:	2200      	movs	r2, #0
 8009554:	2300      	movs	r3, #0
 8009556:	f10a 3aff 	add.w	sl, sl, #4294967295
 800955a:	f7f7 fac5 	bl	8000ae8 <__aeabi_dcmpeq>
 800955e:	b9c0      	cbnz	r0, 8009592 <_printf_float+0x41a>
 8009560:	4653      	mov	r3, sl
 8009562:	f108 0201 	add.w	r2, r8, #1
 8009566:	4631      	mov	r1, r6
 8009568:	4628      	mov	r0, r5
 800956a:	47b8      	blx	r7
 800956c:	3001      	adds	r0, #1
 800956e:	d10c      	bne.n	800958a <_printf_float+0x412>
 8009570:	e65d      	b.n	800922e <_printf_float+0xb6>
 8009572:	2301      	movs	r3, #1
 8009574:	465a      	mov	r2, fp
 8009576:	4631      	mov	r1, r6
 8009578:	4628      	mov	r0, r5
 800957a:	47b8      	blx	r7
 800957c:	3001      	adds	r0, #1
 800957e:	f43f ae56 	beq.w	800922e <_printf_float+0xb6>
 8009582:	f108 0801 	add.w	r8, r8, #1
 8009586:	45d0      	cmp	r8, sl
 8009588:	dbf3      	blt.n	8009572 <_printf_float+0x3fa>
 800958a:	464b      	mov	r3, r9
 800958c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009590:	e6df      	b.n	8009352 <_printf_float+0x1da>
 8009592:	f04f 0800 	mov.w	r8, #0
 8009596:	f104 0b1a 	add.w	fp, r4, #26
 800959a:	e7f4      	b.n	8009586 <_printf_float+0x40e>
 800959c:	2301      	movs	r3, #1
 800959e:	4642      	mov	r2, r8
 80095a0:	e7e1      	b.n	8009566 <_printf_float+0x3ee>
 80095a2:	2301      	movs	r3, #1
 80095a4:	464a      	mov	r2, r9
 80095a6:	4631      	mov	r1, r6
 80095a8:	4628      	mov	r0, r5
 80095aa:	47b8      	blx	r7
 80095ac:	3001      	adds	r0, #1
 80095ae:	f43f ae3e 	beq.w	800922e <_printf_float+0xb6>
 80095b2:	f108 0801 	add.w	r8, r8, #1
 80095b6:	68e3      	ldr	r3, [r4, #12]
 80095b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80095ba:	1a5b      	subs	r3, r3, r1
 80095bc:	4543      	cmp	r3, r8
 80095be:	dcf0      	bgt.n	80095a2 <_printf_float+0x42a>
 80095c0:	e6fc      	b.n	80093bc <_printf_float+0x244>
 80095c2:	f04f 0800 	mov.w	r8, #0
 80095c6:	f104 0919 	add.w	r9, r4, #25
 80095ca:	e7f4      	b.n	80095b6 <_printf_float+0x43e>

080095cc <_printf_common>:
 80095cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095d0:	4616      	mov	r6, r2
 80095d2:	4698      	mov	r8, r3
 80095d4:	688a      	ldr	r2, [r1, #8]
 80095d6:	690b      	ldr	r3, [r1, #16]
 80095d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80095dc:	4293      	cmp	r3, r2
 80095de:	bfb8      	it	lt
 80095e0:	4613      	movlt	r3, r2
 80095e2:	6033      	str	r3, [r6, #0]
 80095e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80095e8:	4607      	mov	r7, r0
 80095ea:	460c      	mov	r4, r1
 80095ec:	b10a      	cbz	r2, 80095f2 <_printf_common+0x26>
 80095ee:	3301      	adds	r3, #1
 80095f0:	6033      	str	r3, [r6, #0]
 80095f2:	6823      	ldr	r3, [r4, #0]
 80095f4:	0699      	lsls	r1, r3, #26
 80095f6:	bf42      	ittt	mi
 80095f8:	6833      	ldrmi	r3, [r6, #0]
 80095fa:	3302      	addmi	r3, #2
 80095fc:	6033      	strmi	r3, [r6, #0]
 80095fe:	6825      	ldr	r5, [r4, #0]
 8009600:	f015 0506 	ands.w	r5, r5, #6
 8009604:	d106      	bne.n	8009614 <_printf_common+0x48>
 8009606:	f104 0a19 	add.w	sl, r4, #25
 800960a:	68e3      	ldr	r3, [r4, #12]
 800960c:	6832      	ldr	r2, [r6, #0]
 800960e:	1a9b      	subs	r3, r3, r2
 8009610:	42ab      	cmp	r3, r5
 8009612:	dc26      	bgt.n	8009662 <_printf_common+0x96>
 8009614:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009618:	6822      	ldr	r2, [r4, #0]
 800961a:	3b00      	subs	r3, #0
 800961c:	bf18      	it	ne
 800961e:	2301      	movne	r3, #1
 8009620:	0692      	lsls	r2, r2, #26
 8009622:	d42b      	bmi.n	800967c <_printf_common+0xb0>
 8009624:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009628:	4641      	mov	r1, r8
 800962a:	4638      	mov	r0, r7
 800962c:	47c8      	blx	r9
 800962e:	3001      	adds	r0, #1
 8009630:	d01e      	beq.n	8009670 <_printf_common+0xa4>
 8009632:	6823      	ldr	r3, [r4, #0]
 8009634:	6922      	ldr	r2, [r4, #16]
 8009636:	f003 0306 	and.w	r3, r3, #6
 800963a:	2b04      	cmp	r3, #4
 800963c:	bf02      	ittt	eq
 800963e:	68e5      	ldreq	r5, [r4, #12]
 8009640:	6833      	ldreq	r3, [r6, #0]
 8009642:	1aed      	subeq	r5, r5, r3
 8009644:	68a3      	ldr	r3, [r4, #8]
 8009646:	bf0c      	ite	eq
 8009648:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800964c:	2500      	movne	r5, #0
 800964e:	4293      	cmp	r3, r2
 8009650:	bfc4      	itt	gt
 8009652:	1a9b      	subgt	r3, r3, r2
 8009654:	18ed      	addgt	r5, r5, r3
 8009656:	2600      	movs	r6, #0
 8009658:	341a      	adds	r4, #26
 800965a:	42b5      	cmp	r5, r6
 800965c:	d11a      	bne.n	8009694 <_printf_common+0xc8>
 800965e:	2000      	movs	r0, #0
 8009660:	e008      	b.n	8009674 <_printf_common+0xa8>
 8009662:	2301      	movs	r3, #1
 8009664:	4652      	mov	r2, sl
 8009666:	4641      	mov	r1, r8
 8009668:	4638      	mov	r0, r7
 800966a:	47c8      	blx	r9
 800966c:	3001      	adds	r0, #1
 800966e:	d103      	bne.n	8009678 <_printf_common+0xac>
 8009670:	f04f 30ff 	mov.w	r0, #4294967295
 8009674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009678:	3501      	adds	r5, #1
 800967a:	e7c6      	b.n	800960a <_printf_common+0x3e>
 800967c:	18e1      	adds	r1, r4, r3
 800967e:	1c5a      	adds	r2, r3, #1
 8009680:	2030      	movs	r0, #48	@ 0x30
 8009682:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009686:	4422      	add	r2, r4
 8009688:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800968c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009690:	3302      	adds	r3, #2
 8009692:	e7c7      	b.n	8009624 <_printf_common+0x58>
 8009694:	2301      	movs	r3, #1
 8009696:	4622      	mov	r2, r4
 8009698:	4641      	mov	r1, r8
 800969a:	4638      	mov	r0, r7
 800969c:	47c8      	blx	r9
 800969e:	3001      	adds	r0, #1
 80096a0:	d0e6      	beq.n	8009670 <_printf_common+0xa4>
 80096a2:	3601      	adds	r6, #1
 80096a4:	e7d9      	b.n	800965a <_printf_common+0x8e>
	...

080096a8 <_printf_i>:
 80096a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80096ac:	7e0f      	ldrb	r7, [r1, #24]
 80096ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80096b0:	2f78      	cmp	r7, #120	@ 0x78
 80096b2:	4691      	mov	r9, r2
 80096b4:	4680      	mov	r8, r0
 80096b6:	460c      	mov	r4, r1
 80096b8:	469a      	mov	sl, r3
 80096ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80096be:	d807      	bhi.n	80096d0 <_printf_i+0x28>
 80096c0:	2f62      	cmp	r7, #98	@ 0x62
 80096c2:	d80a      	bhi.n	80096da <_printf_i+0x32>
 80096c4:	2f00      	cmp	r7, #0
 80096c6:	f000 80d2 	beq.w	800986e <_printf_i+0x1c6>
 80096ca:	2f58      	cmp	r7, #88	@ 0x58
 80096cc:	f000 80b9 	beq.w	8009842 <_printf_i+0x19a>
 80096d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80096d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80096d8:	e03a      	b.n	8009750 <_printf_i+0xa8>
 80096da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80096de:	2b15      	cmp	r3, #21
 80096e0:	d8f6      	bhi.n	80096d0 <_printf_i+0x28>
 80096e2:	a101      	add	r1, pc, #4	@ (adr r1, 80096e8 <_printf_i+0x40>)
 80096e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80096e8:	08009741 	.word	0x08009741
 80096ec:	08009755 	.word	0x08009755
 80096f0:	080096d1 	.word	0x080096d1
 80096f4:	080096d1 	.word	0x080096d1
 80096f8:	080096d1 	.word	0x080096d1
 80096fc:	080096d1 	.word	0x080096d1
 8009700:	08009755 	.word	0x08009755
 8009704:	080096d1 	.word	0x080096d1
 8009708:	080096d1 	.word	0x080096d1
 800970c:	080096d1 	.word	0x080096d1
 8009710:	080096d1 	.word	0x080096d1
 8009714:	08009855 	.word	0x08009855
 8009718:	0800977f 	.word	0x0800977f
 800971c:	0800980f 	.word	0x0800980f
 8009720:	080096d1 	.word	0x080096d1
 8009724:	080096d1 	.word	0x080096d1
 8009728:	08009877 	.word	0x08009877
 800972c:	080096d1 	.word	0x080096d1
 8009730:	0800977f 	.word	0x0800977f
 8009734:	080096d1 	.word	0x080096d1
 8009738:	080096d1 	.word	0x080096d1
 800973c:	08009817 	.word	0x08009817
 8009740:	6833      	ldr	r3, [r6, #0]
 8009742:	1d1a      	adds	r2, r3, #4
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	6032      	str	r2, [r6, #0]
 8009748:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800974c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009750:	2301      	movs	r3, #1
 8009752:	e09d      	b.n	8009890 <_printf_i+0x1e8>
 8009754:	6833      	ldr	r3, [r6, #0]
 8009756:	6820      	ldr	r0, [r4, #0]
 8009758:	1d19      	adds	r1, r3, #4
 800975a:	6031      	str	r1, [r6, #0]
 800975c:	0606      	lsls	r6, r0, #24
 800975e:	d501      	bpl.n	8009764 <_printf_i+0xbc>
 8009760:	681d      	ldr	r5, [r3, #0]
 8009762:	e003      	b.n	800976c <_printf_i+0xc4>
 8009764:	0645      	lsls	r5, r0, #25
 8009766:	d5fb      	bpl.n	8009760 <_printf_i+0xb8>
 8009768:	f9b3 5000 	ldrsh.w	r5, [r3]
 800976c:	2d00      	cmp	r5, #0
 800976e:	da03      	bge.n	8009778 <_printf_i+0xd0>
 8009770:	232d      	movs	r3, #45	@ 0x2d
 8009772:	426d      	negs	r5, r5
 8009774:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009778:	4859      	ldr	r0, [pc, #356]	@ (80098e0 <_printf_i+0x238>)
 800977a:	230a      	movs	r3, #10
 800977c:	e011      	b.n	80097a2 <_printf_i+0xfa>
 800977e:	6821      	ldr	r1, [r4, #0]
 8009780:	6833      	ldr	r3, [r6, #0]
 8009782:	0608      	lsls	r0, r1, #24
 8009784:	f853 5b04 	ldr.w	r5, [r3], #4
 8009788:	d402      	bmi.n	8009790 <_printf_i+0xe8>
 800978a:	0649      	lsls	r1, r1, #25
 800978c:	bf48      	it	mi
 800978e:	b2ad      	uxthmi	r5, r5
 8009790:	2f6f      	cmp	r7, #111	@ 0x6f
 8009792:	4853      	ldr	r0, [pc, #332]	@ (80098e0 <_printf_i+0x238>)
 8009794:	6033      	str	r3, [r6, #0]
 8009796:	bf14      	ite	ne
 8009798:	230a      	movne	r3, #10
 800979a:	2308      	moveq	r3, #8
 800979c:	2100      	movs	r1, #0
 800979e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80097a2:	6866      	ldr	r6, [r4, #4]
 80097a4:	60a6      	str	r6, [r4, #8]
 80097a6:	2e00      	cmp	r6, #0
 80097a8:	bfa2      	ittt	ge
 80097aa:	6821      	ldrge	r1, [r4, #0]
 80097ac:	f021 0104 	bicge.w	r1, r1, #4
 80097b0:	6021      	strge	r1, [r4, #0]
 80097b2:	b90d      	cbnz	r5, 80097b8 <_printf_i+0x110>
 80097b4:	2e00      	cmp	r6, #0
 80097b6:	d04b      	beq.n	8009850 <_printf_i+0x1a8>
 80097b8:	4616      	mov	r6, r2
 80097ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80097be:	fb03 5711 	mls	r7, r3, r1, r5
 80097c2:	5dc7      	ldrb	r7, [r0, r7]
 80097c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80097c8:	462f      	mov	r7, r5
 80097ca:	42bb      	cmp	r3, r7
 80097cc:	460d      	mov	r5, r1
 80097ce:	d9f4      	bls.n	80097ba <_printf_i+0x112>
 80097d0:	2b08      	cmp	r3, #8
 80097d2:	d10b      	bne.n	80097ec <_printf_i+0x144>
 80097d4:	6823      	ldr	r3, [r4, #0]
 80097d6:	07df      	lsls	r7, r3, #31
 80097d8:	d508      	bpl.n	80097ec <_printf_i+0x144>
 80097da:	6923      	ldr	r3, [r4, #16]
 80097dc:	6861      	ldr	r1, [r4, #4]
 80097de:	4299      	cmp	r1, r3
 80097e0:	bfde      	ittt	le
 80097e2:	2330      	movle	r3, #48	@ 0x30
 80097e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80097e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80097ec:	1b92      	subs	r2, r2, r6
 80097ee:	6122      	str	r2, [r4, #16]
 80097f0:	f8cd a000 	str.w	sl, [sp]
 80097f4:	464b      	mov	r3, r9
 80097f6:	aa03      	add	r2, sp, #12
 80097f8:	4621      	mov	r1, r4
 80097fa:	4640      	mov	r0, r8
 80097fc:	f7ff fee6 	bl	80095cc <_printf_common>
 8009800:	3001      	adds	r0, #1
 8009802:	d14a      	bne.n	800989a <_printf_i+0x1f2>
 8009804:	f04f 30ff 	mov.w	r0, #4294967295
 8009808:	b004      	add	sp, #16
 800980a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800980e:	6823      	ldr	r3, [r4, #0]
 8009810:	f043 0320 	orr.w	r3, r3, #32
 8009814:	6023      	str	r3, [r4, #0]
 8009816:	4833      	ldr	r0, [pc, #204]	@ (80098e4 <_printf_i+0x23c>)
 8009818:	2778      	movs	r7, #120	@ 0x78
 800981a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800981e:	6823      	ldr	r3, [r4, #0]
 8009820:	6831      	ldr	r1, [r6, #0]
 8009822:	061f      	lsls	r7, r3, #24
 8009824:	f851 5b04 	ldr.w	r5, [r1], #4
 8009828:	d402      	bmi.n	8009830 <_printf_i+0x188>
 800982a:	065f      	lsls	r7, r3, #25
 800982c:	bf48      	it	mi
 800982e:	b2ad      	uxthmi	r5, r5
 8009830:	6031      	str	r1, [r6, #0]
 8009832:	07d9      	lsls	r1, r3, #31
 8009834:	bf44      	itt	mi
 8009836:	f043 0320 	orrmi.w	r3, r3, #32
 800983a:	6023      	strmi	r3, [r4, #0]
 800983c:	b11d      	cbz	r5, 8009846 <_printf_i+0x19e>
 800983e:	2310      	movs	r3, #16
 8009840:	e7ac      	b.n	800979c <_printf_i+0xf4>
 8009842:	4827      	ldr	r0, [pc, #156]	@ (80098e0 <_printf_i+0x238>)
 8009844:	e7e9      	b.n	800981a <_printf_i+0x172>
 8009846:	6823      	ldr	r3, [r4, #0]
 8009848:	f023 0320 	bic.w	r3, r3, #32
 800984c:	6023      	str	r3, [r4, #0]
 800984e:	e7f6      	b.n	800983e <_printf_i+0x196>
 8009850:	4616      	mov	r6, r2
 8009852:	e7bd      	b.n	80097d0 <_printf_i+0x128>
 8009854:	6833      	ldr	r3, [r6, #0]
 8009856:	6825      	ldr	r5, [r4, #0]
 8009858:	6961      	ldr	r1, [r4, #20]
 800985a:	1d18      	adds	r0, r3, #4
 800985c:	6030      	str	r0, [r6, #0]
 800985e:	062e      	lsls	r6, r5, #24
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	d501      	bpl.n	8009868 <_printf_i+0x1c0>
 8009864:	6019      	str	r1, [r3, #0]
 8009866:	e002      	b.n	800986e <_printf_i+0x1c6>
 8009868:	0668      	lsls	r0, r5, #25
 800986a:	d5fb      	bpl.n	8009864 <_printf_i+0x1bc>
 800986c:	8019      	strh	r1, [r3, #0]
 800986e:	2300      	movs	r3, #0
 8009870:	6123      	str	r3, [r4, #16]
 8009872:	4616      	mov	r6, r2
 8009874:	e7bc      	b.n	80097f0 <_printf_i+0x148>
 8009876:	6833      	ldr	r3, [r6, #0]
 8009878:	1d1a      	adds	r2, r3, #4
 800987a:	6032      	str	r2, [r6, #0]
 800987c:	681e      	ldr	r6, [r3, #0]
 800987e:	6862      	ldr	r2, [r4, #4]
 8009880:	2100      	movs	r1, #0
 8009882:	4630      	mov	r0, r6
 8009884:	f7f6 fcb4 	bl	80001f0 <memchr>
 8009888:	b108      	cbz	r0, 800988e <_printf_i+0x1e6>
 800988a:	1b80      	subs	r0, r0, r6
 800988c:	6060      	str	r0, [r4, #4]
 800988e:	6863      	ldr	r3, [r4, #4]
 8009890:	6123      	str	r3, [r4, #16]
 8009892:	2300      	movs	r3, #0
 8009894:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009898:	e7aa      	b.n	80097f0 <_printf_i+0x148>
 800989a:	6923      	ldr	r3, [r4, #16]
 800989c:	4632      	mov	r2, r6
 800989e:	4649      	mov	r1, r9
 80098a0:	4640      	mov	r0, r8
 80098a2:	47d0      	blx	sl
 80098a4:	3001      	adds	r0, #1
 80098a6:	d0ad      	beq.n	8009804 <_printf_i+0x15c>
 80098a8:	6823      	ldr	r3, [r4, #0]
 80098aa:	079b      	lsls	r3, r3, #30
 80098ac:	d413      	bmi.n	80098d6 <_printf_i+0x22e>
 80098ae:	68e0      	ldr	r0, [r4, #12]
 80098b0:	9b03      	ldr	r3, [sp, #12]
 80098b2:	4298      	cmp	r0, r3
 80098b4:	bfb8      	it	lt
 80098b6:	4618      	movlt	r0, r3
 80098b8:	e7a6      	b.n	8009808 <_printf_i+0x160>
 80098ba:	2301      	movs	r3, #1
 80098bc:	4632      	mov	r2, r6
 80098be:	4649      	mov	r1, r9
 80098c0:	4640      	mov	r0, r8
 80098c2:	47d0      	blx	sl
 80098c4:	3001      	adds	r0, #1
 80098c6:	d09d      	beq.n	8009804 <_printf_i+0x15c>
 80098c8:	3501      	adds	r5, #1
 80098ca:	68e3      	ldr	r3, [r4, #12]
 80098cc:	9903      	ldr	r1, [sp, #12]
 80098ce:	1a5b      	subs	r3, r3, r1
 80098d0:	42ab      	cmp	r3, r5
 80098d2:	dcf2      	bgt.n	80098ba <_printf_i+0x212>
 80098d4:	e7eb      	b.n	80098ae <_printf_i+0x206>
 80098d6:	2500      	movs	r5, #0
 80098d8:	f104 0619 	add.w	r6, r4, #25
 80098dc:	e7f5      	b.n	80098ca <_printf_i+0x222>
 80098de:	bf00      	nop
 80098e0:	0800f4a6 	.word	0x0800f4a6
 80098e4:	0800f4b7 	.word	0x0800f4b7

080098e8 <std>:
 80098e8:	2300      	movs	r3, #0
 80098ea:	b510      	push	{r4, lr}
 80098ec:	4604      	mov	r4, r0
 80098ee:	e9c0 3300 	strd	r3, r3, [r0]
 80098f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80098f6:	6083      	str	r3, [r0, #8]
 80098f8:	8181      	strh	r1, [r0, #12]
 80098fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80098fc:	81c2      	strh	r2, [r0, #14]
 80098fe:	6183      	str	r3, [r0, #24]
 8009900:	4619      	mov	r1, r3
 8009902:	2208      	movs	r2, #8
 8009904:	305c      	adds	r0, #92	@ 0x5c
 8009906:	f000 f948 	bl	8009b9a <memset>
 800990a:	4b0d      	ldr	r3, [pc, #52]	@ (8009940 <std+0x58>)
 800990c:	6263      	str	r3, [r4, #36]	@ 0x24
 800990e:	4b0d      	ldr	r3, [pc, #52]	@ (8009944 <std+0x5c>)
 8009910:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009912:	4b0d      	ldr	r3, [pc, #52]	@ (8009948 <std+0x60>)
 8009914:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009916:	4b0d      	ldr	r3, [pc, #52]	@ (800994c <std+0x64>)
 8009918:	6323      	str	r3, [r4, #48]	@ 0x30
 800991a:	4b0d      	ldr	r3, [pc, #52]	@ (8009950 <std+0x68>)
 800991c:	6224      	str	r4, [r4, #32]
 800991e:	429c      	cmp	r4, r3
 8009920:	d006      	beq.n	8009930 <std+0x48>
 8009922:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009926:	4294      	cmp	r4, r2
 8009928:	d002      	beq.n	8009930 <std+0x48>
 800992a:	33d0      	adds	r3, #208	@ 0xd0
 800992c:	429c      	cmp	r4, r3
 800992e:	d105      	bne.n	800993c <std+0x54>
 8009930:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009934:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009938:	f000 b9ca 	b.w	8009cd0 <__retarget_lock_init_recursive>
 800993c:	bd10      	pop	{r4, pc}
 800993e:	bf00      	nop
 8009940:	08009b15 	.word	0x08009b15
 8009944:	08009b37 	.word	0x08009b37
 8009948:	08009b6f 	.word	0x08009b6f
 800994c:	08009b93 	.word	0x08009b93
 8009950:	20000c60 	.word	0x20000c60

08009954 <stdio_exit_handler>:
 8009954:	4a02      	ldr	r2, [pc, #8]	@ (8009960 <stdio_exit_handler+0xc>)
 8009956:	4903      	ldr	r1, [pc, #12]	@ (8009964 <stdio_exit_handler+0x10>)
 8009958:	4803      	ldr	r0, [pc, #12]	@ (8009968 <stdio_exit_handler+0x14>)
 800995a:	f000 b869 	b.w	8009a30 <_fwalk_sglue>
 800995e:	bf00      	nop
 8009960:	200000b4 	.word	0x200000b4
 8009964:	0800b4e1 	.word	0x0800b4e1
 8009968:	200000c4 	.word	0x200000c4

0800996c <cleanup_stdio>:
 800996c:	6841      	ldr	r1, [r0, #4]
 800996e:	4b0c      	ldr	r3, [pc, #48]	@ (80099a0 <cleanup_stdio+0x34>)
 8009970:	4299      	cmp	r1, r3
 8009972:	b510      	push	{r4, lr}
 8009974:	4604      	mov	r4, r0
 8009976:	d001      	beq.n	800997c <cleanup_stdio+0x10>
 8009978:	f001 fdb2 	bl	800b4e0 <_fflush_r>
 800997c:	68a1      	ldr	r1, [r4, #8]
 800997e:	4b09      	ldr	r3, [pc, #36]	@ (80099a4 <cleanup_stdio+0x38>)
 8009980:	4299      	cmp	r1, r3
 8009982:	d002      	beq.n	800998a <cleanup_stdio+0x1e>
 8009984:	4620      	mov	r0, r4
 8009986:	f001 fdab 	bl	800b4e0 <_fflush_r>
 800998a:	68e1      	ldr	r1, [r4, #12]
 800998c:	4b06      	ldr	r3, [pc, #24]	@ (80099a8 <cleanup_stdio+0x3c>)
 800998e:	4299      	cmp	r1, r3
 8009990:	d004      	beq.n	800999c <cleanup_stdio+0x30>
 8009992:	4620      	mov	r0, r4
 8009994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009998:	f001 bda2 	b.w	800b4e0 <_fflush_r>
 800999c:	bd10      	pop	{r4, pc}
 800999e:	bf00      	nop
 80099a0:	20000c60 	.word	0x20000c60
 80099a4:	20000cc8 	.word	0x20000cc8
 80099a8:	20000d30 	.word	0x20000d30

080099ac <global_stdio_init.part.0>:
 80099ac:	b510      	push	{r4, lr}
 80099ae:	4b0b      	ldr	r3, [pc, #44]	@ (80099dc <global_stdio_init.part.0+0x30>)
 80099b0:	4c0b      	ldr	r4, [pc, #44]	@ (80099e0 <global_stdio_init.part.0+0x34>)
 80099b2:	4a0c      	ldr	r2, [pc, #48]	@ (80099e4 <global_stdio_init.part.0+0x38>)
 80099b4:	601a      	str	r2, [r3, #0]
 80099b6:	4620      	mov	r0, r4
 80099b8:	2200      	movs	r2, #0
 80099ba:	2104      	movs	r1, #4
 80099bc:	f7ff ff94 	bl	80098e8 <std>
 80099c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80099c4:	2201      	movs	r2, #1
 80099c6:	2109      	movs	r1, #9
 80099c8:	f7ff ff8e 	bl	80098e8 <std>
 80099cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80099d0:	2202      	movs	r2, #2
 80099d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099d6:	2112      	movs	r1, #18
 80099d8:	f7ff bf86 	b.w	80098e8 <std>
 80099dc:	20000d98 	.word	0x20000d98
 80099e0:	20000c60 	.word	0x20000c60
 80099e4:	08009955 	.word	0x08009955

080099e8 <__sfp_lock_acquire>:
 80099e8:	4801      	ldr	r0, [pc, #4]	@ (80099f0 <__sfp_lock_acquire+0x8>)
 80099ea:	f000 b972 	b.w	8009cd2 <__retarget_lock_acquire_recursive>
 80099ee:	bf00      	nop
 80099f0:	20000da1 	.word	0x20000da1

080099f4 <__sfp_lock_release>:
 80099f4:	4801      	ldr	r0, [pc, #4]	@ (80099fc <__sfp_lock_release+0x8>)
 80099f6:	f000 b96d 	b.w	8009cd4 <__retarget_lock_release_recursive>
 80099fa:	bf00      	nop
 80099fc:	20000da1 	.word	0x20000da1

08009a00 <__sinit>:
 8009a00:	b510      	push	{r4, lr}
 8009a02:	4604      	mov	r4, r0
 8009a04:	f7ff fff0 	bl	80099e8 <__sfp_lock_acquire>
 8009a08:	6a23      	ldr	r3, [r4, #32]
 8009a0a:	b11b      	cbz	r3, 8009a14 <__sinit+0x14>
 8009a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a10:	f7ff bff0 	b.w	80099f4 <__sfp_lock_release>
 8009a14:	4b04      	ldr	r3, [pc, #16]	@ (8009a28 <__sinit+0x28>)
 8009a16:	6223      	str	r3, [r4, #32]
 8009a18:	4b04      	ldr	r3, [pc, #16]	@ (8009a2c <__sinit+0x2c>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d1f5      	bne.n	8009a0c <__sinit+0xc>
 8009a20:	f7ff ffc4 	bl	80099ac <global_stdio_init.part.0>
 8009a24:	e7f2      	b.n	8009a0c <__sinit+0xc>
 8009a26:	bf00      	nop
 8009a28:	0800996d 	.word	0x0800996d
 8009a2c:	20000d98 	.word	0x20000d98

08009a30 <_fwalk_sglue>:
 8009a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a34:	4607      	mov	r7, r0
 8009a36:	4688      	mov	r8, r1
 8009a38:	4614      	mov	r4, r2
 8009a3a:	2600      	movs	r6, #0
 8009a3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009a40:	f1b9 0901 	subs.w	r9, r9, #1
 8009a44:	d505      	bpl.n	8009a52 <_fwalk_sglue+0x22>
 8009a46:	6824      	ldr	r4, [r4, #0]
 8009a48:	2c00      	cmp	r4, #0
 8009a4a:	d1f7      	bne.n	8009a3c <_fwalk_sglue+0xc>
 8009a4c:	4630      	mov	r0, r6
 8009a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a52:	89ab      	ldrh	r3, [r5, #12]
 8009a54:	2b01      	cmp	r3, #1
 8009a56:	d907      	bls.n	8009a68 <_fwalk_sglue+0x38>
 8009a58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009a5c:	3301      	adds	r3, #1
 8009a5e:	d003      	beq.n	8009a68 <_fwalk_sglue+0x38>
 8009a60:	4629      	mov	r1, r5
 8009a62:	4638      	mov	r0, r7
 8009a64:	47c0      	blx	r8
 8009a66:	4306      	orrs	r6, r0
 8009a68:	3568      	adds	r5, #104	@ 0x68
 8009a6a:	e7e9      	b.n	8009a40 <_fwalk_sglue+0x10>

08009a6c <sniprintf>:
 8009a6c:	b40c      	push	{r2, r3}
 8009a6e:	b530      	push	{r4, r5, lr}
 8009a70:	4b17      	ldr	r3, [pc, #92]	@ (8009ad0 <sniprintf+0x64>)
 8009a72:	1e0c      	subs	r4, r1, #0
 8009a74:	681d      	ldr	r5, [r3, #0]
 8009a76:	b09d      	sub	sp, #116	@ 0x74
 8009a78:	da08      	bge.n	8009a8c <sniprintf+0x20>
 8009a7a:	238b      	movs	r3, #139	@ 0x8b
 8009a7c:	602b      	str	r3, [r5, #0]
 8009a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a82:	b01d      	add	sp, #116	@ 0x74
 8009a84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009a88:	b002      	add	sp, #8
 8009a8a:	4770      	bx	lr
 8009a8c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009a90:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009a94:	bf14      	ite	ne
 8009a96:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009a9a:	4623      	moveq	r3, r4
 8009a9c:	9304      	str	r3, [sp, #16]
 8009a9e:	9307      	str	r3, [sp, #28]
 8009aa0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009aa4:	9002      	str	r0, [sp, #8]
 8009aa6:	9006      	str	r0, [sp, #24]
 8009aa8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009aac:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009aae:	ab21      	add	r3, sp, #132	@ 0x84
 8009ab0:	a902      	add	r1, sp, #8
 8009ab2:	4628      	mov	r0, r5
 8009ab4:	9301      	str	r3, [sp, #4]
 8009ab6:	f001 fb93 	bl	800b1e0 <_svfiprintf_r>
 8009aba:	1c43      	adds	r3, r0, #1
 8009abc:	bfbc      	itt	lt
 8009abe:	238b      	movlt	r3, #139	@ 0x8b
 8009ac0:	602b      	strlt	r3, [r5, #0]
 8009ac2:	2c00      	cmp	r4, #0
 8009ac4:	d0dd      	beq.n	8009a82 <sniprintf+0x16>
 8009ac6:	9b02      	ldr	r3, [sp, #8]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	701a      	strb	r2, [r3, #0]
 8009acc:	e7d9      	b.n	8009a82 <sniprintf+0x16>
 8009ace:	bf00      	nop
 8009ad0:	200000c0 	.word	0x200000c0

08009ad4 <siprintf>:
 8009ad4:	b40e      	push	{r1, r2, r3}
 8009ad6:	b500      	push	{lr}
 8009ad8:	b09c      	sub	sp, #112	@ 0x70
 8009ada:	ab1d      	add	r3, sp, #116	@ 0x74
 8009adc:	9002      	str	r0, [sp, #8]
 8009ade:	9006      	str	r0, [sp, #24]
 8009ae0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009ae4:	4809      	ldr	r0, [pc, #36]	@ (8009b0c <siprintf+0x38>)
 8009ae6:	9107      	str	r1, [sp, #28]
 8009ae8:	9104      	str	r1, [sp, #16]
 8009aea:	4909      	ldr	r1, [pc, #36]	@ (8009b10 <siprintf+0x3c>)
 8009aec:	f853 2b04 	ldr.w	r2, [r3], #4
 8009af0:	9105      	str	r1, [sp, #20]
 8009af2:	6800      	ldr	r0, [r0, #0]
 8009af4:	9301      	str	r3, [sp, #4]
 8009af6:	a902      	add	r1, sp, #8
 8009af8:	f001 fb72 	bl	800b1e0 <_svfiprintf_r>
 8009afc:	9b02      	ldr	r3, [sp, #8]
 8009afe:	2200      	movs	r2, #0
 8009b00:	701a      	strb	r2, [r3, #0]
 8009b02:	b01c      	add	sp, #112	@ 0x70
 8009b04:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b08:	b003      	add	sp, #12
 8009b0a:	4770      	bx	lr
 8009b0c:	200000c0 	.word	0x200000c0
 8009b10:	ffff0208 	.word	0xffff0208

08009b14 <__sread>:
 8009b14:	b510      	push	{r4, lr}
 8009b16:	460c      	mov	r4, r1
 8009b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b1c:	f000 f87a 	bl	8009c14 <_read_r>
 8009b20:	2800      	cmp	r0, #0
 8009b22:	bfab      	itete	ge
 8009b24:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009b26:	89a3      	ldrhlt	r3, [r4, #12]
 8009b28:	181b      	addge	r3, r3, r0
 8009b2a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009b2e:	bfac      	ite	ge
 8009b30:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009b32:	81a3      	strhlt	r3, [r4, #12]
 8009b34:	bd10      	pop	{r4, pc}

08009b36 <__swrite>:
 8009b36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b3a:	461f      	mov	r7, r3
 8009b3c:	898b      	ldrh	r3, [r1, #12]
 8009b3e:	05db      	lsls	r3, r3, #23
 8009b40:	4605      	mov	r5, r0
 8009b42:	460c      	mov	r4, r1
 8009b44:	4616      	mov	r6, r2
 8009b46:	d505      	bpl.n	8009b54 <__swrite+0x1e>
 8009b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b4c:	2302      	movs	r3, #2
 8009b4e:	2200      	movs	r2, #0
 8009b50:	f000 f84e 	bl	8009bf0 <_lseek_r>
 8009b54:	89a3      	ldrh	r3, [r4, #12]
 8009b56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009b5e:	81a3      	strh	r3, [r4, #12]
 8009b60:	4632      	mov	r2, r6
 8009b62:	463b      	mov	r3, r7
 8009b64:	4628      	mov	r0, r5
 8009b66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b6a:	f000 b875 	b.w	8009c58 <_write_r>

08009b6e <__sseek>:
 8009b6e:	b510      	push	{r4, lr}
 8009b70:	460c      	mov	r4, r1
 8009b72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b76:	f000 f83b 	bl	8009bf0 <_lseek_r>
 8009b7a:	1c43      	adds	r3, r0, #1
 8009b7c:	89a3      	ldrh	r3, [r4, #12]
 8009b7e:	bf15      	itete	ne
 8009b80:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009b82:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009b86:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009b8a:	81a3      	strheq	r3, [r4, #12]
 8009b8c:	bf18      	it	ne
 8009b8e:	81a3      	strhne	r3, [r4, #12]
 8009b90:	bd10      	pop	{r4, pc}

08009b92 <__sclose>:
 8009b92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b96:	f000 b81b 	b.w	8009bd0 <_close_r>

08009b9a <memset>:
 8009b9a:	4402      	add	r2, r0
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	4293      	cmp	r3, r2
 8009ba0:	d100      	bne.n	8009ba4 <memset+0xa>
 8009ba2:	4770      	bx	lr
 8009ba4:	f803 1b01 	strb.w	r1, [r3], #1
 8009ba8:	e7f9      	b.n	8009b9e <memset+0x4>

08009baa <strcat>:
 8009baa:	b510      	push	{r4, lr}
 8009bac:	4602      	mov	r2, r0
 8009bae:	7814      	ldrb	r4, [r2, #0]
 8009bb0:	4613      	mov	r3, r2
 8009bb2:	3201      	adds	r2, #1
 8009bb4:	2c00      	cmp	r4, #0
 8009bb6:	d1fa      	bne.n	8009bae <strcat+0x4>
 8009bb8:	3b01      	subs	r3, #1
 8009bba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009bbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009bc2:	2a00      	cmp	r2, #0
 8009bc4:	d1f9      	bne.n	8009bba <strcat+0x10>
 8009bc6:	bd10      	pop	{r4, pc}

08009bc8 <_localeconv_r>:
 8009bc8:	4800      	ldr	r0, [pc, #0]	@ (8009bcc <_localeconv_r+0x4>)
 8009bca:	4770      	bx	lr
 8009bcc:	20000200 	.word	0x20000200

08009bd0 <_close_r>:
 8009bd0:	b538      	push	{r3, r4, r5, lr}
 8009bd2:	4d06      	ldr	r5, [pc, #24]	@ (8009bec <_close_r+0x1c>)
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	4604      	mov	r4, r0
 8009bd8:	4608      	mov	r0, r1
 8009bda:	602b      	str	r3, [r5, #0]
 8009bdc:	f7fa ff70 	bl	8004ac0 <_close>
 8009be0:	1c43      	adds	r3, r0, #1
 8009be2:	d102      	bne.n	8009bea <_close_r+0x1a>
 8009be4:	682b      	ldr	r3, [r5, #0]
 8009be6:	b103      	cbz	r3, 8009bea <_close_r+0x1a>
 8009be8:	6023      	str	r3, [r4, #0]
 8009bea:	bd38      	pop	{r3, r4, r5, pc}
 8009bec:	20000d9c 	.word	0x20000d9c

08009bf0 <_lseek_r>:
 8009bf0:	b538      	push	{r3, r4, r5, lr}
 8009bf2:	4d07      	ldr	r5, [pc, #28]	@ (8009c10 <_lseek_r+0x20>)
 8009bf4:	4604      	mov	r4, r0
 8009bf6:	4608      	mov	r0, r1
 8009bf8:	4611      	mov	r1, r2
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	602a      	str	r2, [r5, #0]
 8009bfe:	461a      	mov	r2, r3
 8009c00:	f7fa ff85 	bl	8004b0e <_lseek>
 8009c04:	1c43      	adds	r3, r0, #1
 8009c06:	d102      	bne.n	8009c0e <_lseek_r+0x1e>
 8009c08:	682b      	ldr	r3, [r5, #0]
 8009c0a:	b103      	cbz	r3, 8009c0e <_lseek_r+0x1e>
 8009c0c:	6023      	str	r3, [r4, #0]
 8009c0e:	bd38      	pop	{r3, r4, r5, pc}
 8009c10:	20000d9c 	.word	0x20000d9c

08009c14 <_read_r>:
 8009c14:	b538      	push	{r3, r4, r5, lr}
 8009c16:	4d07      	ldr	r5, [pc, #28]	@ (8009c34 <_read_r+0x20>)
 8009c18:	4604      	mov	r4, r0
 8009c1a:	4608      	mov	r0, r1
 8009c1c:	4611      	mov	r1, r2
 8009c1e:	2200      	movs	r2, #0
 8009c20:	602a      	str	r2, [r5, #0]
 8009c22:	461a      	mov	r2, r3
 8009c24:	f7fa ff13 	bl	8004a4e <_read>
 8009c28:	1c43      	adds	r3, r0, #1
 8009c2a:	d102      	bne.n	8009c32 <_read_r+0x1e>
 8009c2c:	682b      	ldr	r3, [r5, #0]
 8009c2e:	b103      	cbz	r3, 8009c32 <_read_r+0x1e>
 8009c30:	6023      	str	r3, [r4, #0]
 8009c32:	bd38      	pop	{r3, r4, r5, pc}
 8009c34:	20000d9c 	.word	0x20000d9c

08009c38 <_sbrk_r>:
 8009c38:	b538      	push	{r3, r4, r5, lr}
 8009c3a:	4d06      	ldr	r5, [pc, #24]	@ (8009c54 <_sbrk_r+0x1c>)
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	4604      	mov	r4, r0
 8009c40:	4608      	mov	r0, r1
 8009c42:	602b      	str	r3, [r5, #0]
 8009c44:	f7fa ff70 	bl	8004b28 <_sbrk>
 8009c48:	1c43      	adds	r3, r0, #1
 8009c4a:	d102      	bne.n	8009c52 <_sbrk_r+0x1a>
 8009c4c:	682b      	ldr	r3, [r5, #0]
 8009c4e:	b103      	cbz	r3, 8009c52 <_sbrk_r+0x1a>
 8009c50:	6023      	str	r3, [r4, #0]
 8009c52:	bd38      	pop	{r3, r4, r5, pc}
 8009c54:	20000d9c 	.word	0x20000d9c

08009c58 <_write_r>:
 8009c58:	b538      	push	{r3, r4, r5, lr}
 8009c5a:	4d07      	ldr	r5, [pc, #28]	@ (8009c78 <_write_r+0x20>)
 8009c5c:	4604      	mov	r4, r0
 8009c5e:	4608      	mov	r0, r1
 8009c60:	4611      	mov	r1, r2
 8009c62:	2200      	movs	r2, #0
 8009c64:	602a      	str	r2, [r5, #0]
 8009c66:	461a      	mov	r2, r3
 8009c68:	f7fa ff0e 	bl	8004a88 <_write>
 8009c6c:	1c43      	adds	r3, r0, #1
 8009c6e:	d102      	bne.n	8009c76 <_write_r+0x1e>
 8009c70:	682b      	ldr	r3, [r5, #0]
 8009c72:	b103      	cbz	r3, 8009c76 <_write_r+0x1e>
 8009c74:	6023      	str	r3, [r4, #0]
 8009c76:	bd38      	pop	{r3, r4, r5, pc}
 8009c78:	20000d9c 	.word	0x20000d9c

08009c7c <__errno>:
 8009c7c:	4b01      	ldr	r3, [pc, #4]	@ (8009c84 <__errno+0x8>)
 8009c7e:	6818      	ldr	r0, [r3, #0]
 8009c80:	4770      	bx	lr
 8009c82:	bf00      	nop
 8009c84:	200000c0 	.word	0x200000c0

08009c88 <__libc_init_array>:
 8009c88:	b570      	push	{r4, r5, r6, lr}
 8009c8a:	4d0d      	ldr	r5, [pc, #52]	@ (8009cc0 <__libc_init_array+0x38>)
 8009c8c:	4c0d      	ldr	r4, [pc, #52]	@ (8009cc4 <__libc_init_array+0x3c>)
 8009c8e:	1b64      	subs	r4, r4, r5
 8009c90:	10a4      	asrs	r4, r4, #2
 8009c92:	2600      	movs	r6, #0
 8009c94:	42a6      	cmp	r6, r4
 8009c96:	d109      	bne.n	8009cac <__libc_init_array+0x24>
 8009c98:	4d0b      	ldr	r5, [pc, #44]	@ (8009cc8 <__libc_init_array+0x40>)
 8009c9a:	4c0c      	ldr	r4, [pc, #48]	@ (8009ccc <__libc_init_array+0x44>)
 8009c9c:	f001 ffa0 	bl	800bbe0 <_init>
 8009ca0:	1b64      	subs	r4, r4, r5
 8009ca2:	10a4      	asrs	r4, r4, #2
 8009ca4:	2600      	movs	r6, #0
 8009ca6:	42a6      	cmp	r6, r4
 8009ca8:	d105      	bne.n	8009cb6 <__libc_init_array+0x2e>
 8009caa:	bd70      	pop	{r4, r5, r6, pc}
 8009cac:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cb0:	4798      	blx	r3
 8009cb2:	3601      	adds	r6, #1
 8009cb4:	e7ee      	b.n	8009c94 <__libc_init_array+0xc>
 8009cb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cba:	4798      	blx	r3
 8009cbc:	3601      	adds	r6, #1
 8009cbe:	e7f2      	b.n	8009ca6 <__libc_init_array+0x1e>
 8009cc0:	0800f810 	.word	0x0800f810
 8009cc4:	0800f810 	.word	0x0800f810
 8009cc8:	0800f810 	.word	0x0800f810
 8009ccc:	0800f814 	.word	0x0800f814

08009cd0 <__retarget_lock_init_recursive>:
 8009cd0:	4770      	bx	lr

08009cd2 <__retarget_lock_acquire_recursive>:
 8009cd2:	4770      	bx	lr

08009cd4 <__retarget_lock_release_recursive>:
 8009cd4:	4770      	bx	lr

08009cd6 <memcpy>:
 8009cd6:	440a      	add	r2, r1
 8009cd8:	4291      	cmp	r1, r2
 8009cda:	f100 33ff 	add.w	r3, r0, #4294967295
 8009cde:	d100      	bne.n	8009ce2 <memcpy+0xc>
 8009ce0:	4770      	bx	lr
 8009ce2:	b510      	push	{r4, lr}
 8009ce4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ce8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009cec:	4291      	cmp	r1, r2
 8009cee:	d1f9      	bne.n	8009ce4 <memcpy+0xe>
 8009cf0:	bd10      	pop	{r4, pc}

08009cf2 <quorem>:
 8009cf2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf6:	6903      	ldr	r3, [r0, #16]
 8009cf8:	690c      	ldr	r4, [r1, #16]
 8009cfa:	42a3      	cmp	r3, r4
 8009cfc:	4607      	mov	r7, r0
 8009cfe:	db7e      	blt.n	8009dfe <quorem+0x10c>
 8009d00:	3c01      	subs	r4, #1
 8009d02:	f101 0814 	add.w	r8, r1, #20
 8009d06:	00a3      	lsls	r3, r4, #2
 8009d08:	f100 0514 	add.w	r5, r0, #20
 8009d0c:	9300      	str	r3, [sp, #0]
 8009d0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d12:	9301      	str	r3, [sp, #4]
 8009d14:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009d18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d1c:	3301      	adds	r3, #1
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009d24:	fbb2 f6f3 	udiv	r6, r2, r3
 8009d28:	d32e      	bcc.n	8009d88 <quorem+0x96>
 8009d2a:	f04f 0a00 	mov.w	sl, #0
 8009d2e:	46c4      	mov	ip, r8
 8009d30:	46ae      	mov	lr, r5
 8009d32:	46d3      	mov	fp, sl
 8009d34:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009d38:	b298      	uxth	r0, r3
 8009d3a:	fb06 a000 	mla	r0, r6, r0, sl
 8009d3e:	0c02      	lsrs	r2, r0, #16
 8009d40:	0c1b      	lsrs	r3, r3, #16
 8009d42:	fb06 2303 	mla	r3, r6, r3, r2
 8009d46:	f8de 2000 	ldr.w	r2, [lr]
 8009d4a:	b280      	uxth	r0, r0
 8009d4c:	b292      	uxth	r2, r2
 8009d4e:	1a12      	subs	r2, r2, r0
 8009d50:	445a      	add	r2, fp
 8009d52:	f8de 0000 	ldr.w	r0, [lr]
 8009d56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009d5a:	b29b      	uxth	r3, r3
 8009d5c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009d60:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009d64:	b292      	uxth	r2, r2
 8009d66:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009d6a:	45e1      	cmp	r9, ip
 8009d6c:	f84e 2b04 	str.w	r2, [lr], #4
 8009d70:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009d74:	d2de      	bcs.n	8009d34 <quorem+0x42>
 8009d76:	9b00      	ldr	r3, [sp, #0]
 8009d78:	58eb      	ldr	r3, [r5, r3]
 8009d7a:	b92b      	cbnz	r3, 8009d88 <quorem+0x96>
 8009d7c:	9b01      	ldr	r3, [sp, #4]
 8009d7e:	3b04      	subs	r3, #4
 8009d80:	429d      	cmp	r5, r3
 8009d82:	461a      	mov	r2, r3
 8009d84:	d32f      	bcc.n	8009de6 <quorem+0xf4>
 8009d86:	613c      	str	r4, [r7, #16]
 8009d88:	4638      	mov	r0, r7
 8009d8a:	f001 f8c5 	bl	800af18 <__mcmp>
 8009d8e:	2800      	cmp	r0, #0
 8009d90:	db25      	blt.n	8009dde <quorem+0xec>
 8009d92:	4629      	mov	r1, r5
 8009d94:	2000      	movs	r0, #0
 8009d96:	f858 2b04 	ldr.w	r2, [r8], #4
 8009d9a:	f8d1 c000 	ldr.w	ip, [r1]
 8009d9e:	fa1f fe82 	uxth.w	lr, r2
 8009da2:	fa1f f38c 	uxth.w	r3, ip
 8009da6:	eba3 030e 	sub.w	r3, r3, lr
 8009daa:	4403      	add	r3, r0
 8009dac:	0c12      	lsrs	r2, r2, #16
 8009dae:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009db2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009db6:	b29b      	uxth	r3, r3
 8009db8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009dbc:	45c1      	cmp	r9, r8
 8009dbe:	f841 3b04 	str.w	r3, [r1], #4
 8009dc2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009dc6:	d2e6      	bcs.n	8009d96 <quorem+0xa4>
 8009dc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009dcc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009dd0:	b922      	cbnz	r2, 8009ddc <quorem+0xea>
 8009dd2:	3b04      	subs	r3, #4
 8009dd4:	429d      	cmp	r5, r3
 8009dd6:	461a      	mov	r2, r3
 8009dd8:	d30b      	bcc.n	8009df2 <quorem+0x100>
 8009dda:	613c      	str	r4, [r7, #16]
 8009ddc:	3601      	adds	r6, #1
 8009dde:	4630      	mov	r0, r6
 8009de0:	b003      	add	sp, #12
 8009de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009de6:	6812      	ldr	r2, [r2, #0]
 8009de8:	3b04      	subs	r3, #4
 8009dea:	2a00      	cmp	r2, #0
 8009dec:	d1cb      	bne.n	8009d86 <quorem+0x94>
 8009dee:	3c01      	subs	r4, #1
 8009df0:	e7c6      	b.n	8009d80 <quorem+0x8e>
 8009df2:	6812      	ldr	r2, [r2, #0]
 8009df4:	3b04      	subs	r3, #4
 8009df6:	2a00      	cmp	r2, #0
 8009df8:	d1ef      	bne.n	8009dda <quorem+0xe8>
 8009dfa:	3c01      	subs	r4, #1
 8009dfc:	e7ea      	b.n	8009dd4 <quorem+0xe2>
 8009dfe:	2000      	movs	r0, #0
 8009e00:	e7ee      	b.n	8009de0 <quorem+0xee>
 8009e02:	0000      	movs	r0, r0
 8009e04:	0000      	movs	r0, r0
	...

08009e08 <_dtoa_r>:
 8009e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e0c:	69c7      	ldr	r7, [r0, #28]
 8009e0e:	b099      	sub	sp, #100	@ 0x64
 8009e10:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009e14:	ec55 4b10 	vmov	r4, r5, d0
 8009e18:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009e1a:	9109      	str	r1, [sp, #36]	@ 0x24
 8009e1c:	4683      	mov	fp, r0
 8009e1e:	920e      	str	r2, [sp, #56]	@ 0x38
 8009e20:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009e22:	b97f      	cbnz	r7, 8009e44 <_dtoa_r+0x3c>
 8009e24:	2010      	movs	r0, #16
 8009e26:	f7ff f851 	bl	8008ecc <malloc>
 8009e2a:	4602      	mov	r2, r0
 8009e2c:	f8cb 001c 	str.w	r0, [fp, #28]
 8009e30:	b920      	cbnz	r0, 8009e3c <_dtoa_r+0x34>
 8009e32:	4ba7      	ldr	r3, [pc, #668]	@ (800a0d0 <_dtoa_r+0x2c8>)
 8009e34:	21ef      	movs	r1, #239	@ 0xef
 8009e36:	48a7      	ldr	r0, [pc, #668]	@ (800a0d4 <_dtoa_r+0x2cc>)
 8009e38:	f001 fb94 	bl	800b564 <__assert_func>
 8009e3c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009e40:	6007      	str	r7, [r0, #0]
 8009e42:	60c7      	str	r7, [r0, #12]
 8009e44:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009e48:	6819      	ldr	r1, [r3, #0]
 8009e4a:	b159      	cbz	r1, 8009e64 <_dtoa_r+0x5c>
 8009e4c:	685a      	ldr	r2, [r3, #4]
 8009e4e:	604a      	str	r2, [r1, #4]
 8009e50:	2301      	movs	r3, #1
 8009e52:	4093      	lsls	r3, r2
 8009e54:	608b      	str	r3, [r1, #8]
 8009e56:	4658      	mov	r0, fp
 8009e58:	f000 fe24 	bl	800aaa4 <_Bfree>
 8009e5c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009e60:	2200      	movs	r2, #0
 8009e62:	601a      	str	r2, [r3, #0]
 8009e64:	1e2b      	subs	r3, r5, #0
 8009e66:	bfb9      	ittee	lt
 8009e68:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009e6c:	9303      	strlt	r3, [sp, #12]
 8009e6e:	2300      	movge	r3, #0
 8009e70:	6033      	strge	r3, [r6, #0]
 8009e72:	9f03      	ldr	r7, [sp, #12]
 8009e74:	4b98      	ldr	r3, [pc, #608]	@ (800a0d8 <_dtoa_r+0x2d0>)
 8009e76:	bfbc      	itt	lt
 8009e78:	2201      	movlt	r2, #1
 8009e7a:	6032      	strlt	r2, [r6, #0]
 8009e7c:	43bb      	bics	r3, r7
 8009e7e:	d112      	bne.n	8009ea6 <_dtoa_r+0x9e>
 8009e80:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009e82:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009e86:	6013      	str	r3, [r2, #0]
 8009e88:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009e8c:	4323      	orrs	r3, r4
 8009e8e:	f000 854d 	beq.w	800a92c <_dtoa_r+0xb24>
 8009e92:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009e94:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a0ec <_dtoa_r+0x2e4>
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	f000 854f 	beq.w	800a93c <_dtoa_r+0xb34>
 8009e9e:	f10a 0303 	add.w	r3, sl, #3
 8009ea2:	f000 bd49 	b.w	800a938 <_dtoa_r+0xb30>
 8009ea6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009eaa:	2200      	movs	r2, #0
 8009eac:	ec51 0b17 	vmov	r0, r1, d7
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009eb6:	f7f6 fe17 	bl	8000ae8 <__aeabi_dcmpeq>
 8009eba:	4680      	mov	r8, r0
 8009ebc:	b158      	cbz	r0, 8009ed6 <_dtoa_r+0xce>
 8009ebe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	6013      	str	r3, [r2, #0]
 8009ec4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009ec6:	b113      	cbz	r3, 8009ece <_dtoa_r+0xc6>
 8009ec8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009eca:	4b84      	ldr	r3, [pc, #528]	@ (800a0dc <_dtoa_r+0x2d4>)
 8009ecc:	6013      	str	r3, [r2, #0]
 8009ece:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a0f0 <_dtoa_r+0x2e8>
 8009ed2:	f000 bd33 	b.w	800a93c <_dtoa_r+0xb34>
 8009ed6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009eda:	aa16      	add	r2, sp, #88	@ 0x58
 8009edc:	a917      	add	r1, sp, #92	@ 0x5c
 8009ede:	4658      	mov	r0, fp
 8009ee0:	f001 f8ca 	bl	800b078 <__d2b>
 8009ee4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009ee8:	4681      	mov	r9, r0
 8009eea:	2e00      	cmp	r6, #0
 8009eec:	d077      	beq.n	8009fde <_dtoa_r+0x1d6>
 8009eee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ef0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009ef4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ef8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009efc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009f00:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009f04:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009f08:	4619      	mov	r1, r3
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	4b74      	ldr	r3, [pc, #464]	@ (800a0e0 <_dtoa_r+0x2d8>)
 8009f0e:	f7f6 f9cb 	bl	80002a8 <__aeabi_dsub>
 8009f12:	a369      	add	r3, pc, #420	@ (adr r3, 800a0b8 <_dtoa_r+0x2b0>)
 8009f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f18:	f7f6 fb7e 	bl	8000618 <__aeabi_dmul>
 8009f1c:	a368      	add	r3, pc, #416	@ (adr r3, 800a0c0 <_dtoa_r+0x2b8>)
 8009f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f22:	f7f6 f9c3 	bl	80002ac <__adddf3>
 8009f26:	4604      	mov	r4, r0
 8009f28:	4630      	mov	r0, r6
 8009f2a:	460d      	mov	r5, r1
 8009f2c:	f7f6 fb0a 	bl	8000544 <__aeabi_i2d>
 8009f30:	a365      	add	r3, pc, #404	@ (adr r3, 800a0c8 <_dtoa_r+0x2c0>)
 8009f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f36:	f7f6 fb6f 	bl	8000618 <__aeabi_dmul>
 8009f3a:	4602      	mov	r2, r0
 8009f3c:	460b      	mov	r3, r1
 8009f3e:	4620      	mov	r0, r4
 8009f40:	4629      	mov	r1, r5
 8009f42:	f7f6 f9b3 	bl	80002ac <__adddf3>
 8009f46:	4604      	mov	r4, r0
 8009f48:	460d      	mov	r5, r1
 8009f4a:	f7f6 fe15 	bl	8000b78 <__aeabi_d2iz>
 8009f4e:	2200      	movs	r2, #0
 8009f50:	4607      	mov	r7, r0
 8009f52:	2300      	movs	r3, #0
 8009f54:	4620      	mov	r0, r4
 8009f56:	4629      	mov	r1, r5
 8009f58:	f7f6 fdd0 	bl	8000afc <__aeabi_dcmplt>
 8009f5c:	b140      	cbz	r0, 8009f70 <_dtoa_r+0x168>
 8009f5e:	4638      	mov	r0, r7
 8009f60:	f7f6 faf0 	bl	8000544 <__aeabi_i2d>
 8009f64:	4622      	mov	r2, r4
 8009f66:	462b      	mov	r3, r5
 8009f68:	f7f6 fdbe 	bl	8000ae8 <__aeabi_dcmpeq>
 8009f6c:	b900      	cbnz	r0, 8009f70 <_dtoa_r+0x168>
 8009f6e:	3f01      	subs	r7, #1
 8009f70:	2f16      	cmp	r7, #22
 8009f72:	d851      	bhi.n	800a018 <_dtoa_r+0x210>
 8009f74:	4b5b      	ldr	r3, [pc, #364]	@ (800a0e4 <_dtoa_r+0x2dc>)
 8009f76:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f82:	f7f6 fdbb 	bl	8000afc <__aeabi_dcmplt>
 8009f86:	2800      	cmp	r0, #0
 8009f88:	d048      	beq.n	800a01c <_dtoa_r+0x214>
 8009f8a:	3f01      	subs	r7, #1
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	9312      	str	r3, [sp, #72]	@ 0x48
 8009f90:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009f92:	1b9b      	subs	r3, r3, r6
 8009f94:	1e5a      	subs	r2, r3, #1
 8009f96:	bf44      	itt	mi
 8009f98:	f1c3 0801 	rsbmi	r8, r3, #1
 8009f9c:	2300      	movmi	r3, #0
 8009f9e:	9208      	str	r2, [sp, #32]
 8009fa0:	bf54      	ite	pl
 8009fa2:	f04f 0800 	movpl.w	r8, #0
 8009fa6:	9308      	strmi	r3, [sp, #32]
 8009fa8:	2f00      	cmp	r7, #0
 8009faa:	db39      	blt.n	800a020 <_dtoa_r+0x218>
 8009fac:	9b08      	ldr	r3, [sp, #32]
 8009fae:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009fb0:	443b      	add	r3, r7
 8009fb2:	9308      	str	r3, [sp, #32]
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009fb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fba:	2b09      	cmp	r3, #9
 8009fbc:	d864      	bhi.n	800a088 <_dtoa_r+0x280>
 8009fbe:	2b05      	cmp	r3, #5
 8009fc0:	bfc4      	itt	gt
 8009fc2:	3b04      	subgt	r3, #4
 8009fc4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009fc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fc8:	f1a3 0302 	sub.w	r3, r3, #2
 8009fcc:	bfcc      	ite	gt
 8009fce:	2400      	movgt	r4, #0
 8009fd0:	2401      	movle	r4, #1
 8009fd2:	2b03      	cmp	r3, #3
 8009fd4:	d863      	bhi.n	800a09e <_dtoa_r+0x296>
 8009fd6:	e8df f003 	tbb	[pc, r3]
 8009fda:	372a      	.short	0x372a
 8009fdc:	5535      	.short	0x5535
 8009fde:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009fe2:	441e      	add	r6, r3
 8009fe4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009fe8:	2b20      	cmp	r3, #32
 8009fea:	bfc1      	itttt	gt
 8009fec:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009ff0:	409f      	lslgt	r7, r3
 8009ff2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009ff6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009ffa:	bfd6      	itet	le
 8009ffc:	f1c3 0320 	rsble	r3, r3, #32
 800a000:	ea47 0003 	orrgt.w	r0, r7, r3
 800a004:	fa04 f003 	lslle.w	r0, r4, r3
 800a008:	f7f6 fa8c 	bl	8000524 <__aeabi_ui2d>
 800a00c:	2201      	movs	r2, #1
 800a00e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a012:	3e01      	subs	r6, #1
 800a014:	9214      	str	r2, [sp, #80]	@ 0x50
 800a016:	e777      	b.n	8009f08 <_dtoa_r+0x100>
 800a018:	2301      	movs	r3, #1
 800a01a:	e7b8      	b.n	8009f8e <_dtoa_r+0x186>
 800a01c:	9012      	str	r0, [sp, #72]	@ 0x48
 800a01e:	e7b7      	b.n	8009f90 <_dtoa_r+0x188>
 800a020:	427b      	negs	r3, r7
 800a022:	930a      	str	r3, [sp, #40]	@ 0x28
 800a024:	2300      	movs	r3, #0
 800a026:	eba8 0807 	sub.w	r8, r8, r7
 800a02a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a02c:	e7c4      	b.n	8009fb8 <_dtoa_r+0x1b0>
 800a02e:	2300      	movs	r3, #0
 800a030:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a032:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a034:	2b00      	cmp	r3, #0
 800a036:	dc35      	bgt.n	800a0a4 <_dtoa_r+0x29c>
 800a038:	2301      	movs	r3, #1
 800a03a:	9300      	str	r3, [sp, #0]
 800a03c:	9307      	str	r3, [sp, #28]
 800a03e:	461a      	mov	r2, r3
 800a040:	920e      	str	r2, [sp, #56]	@ 0x38
 800a042:	e00b      	b.n	800a05c <_dtoa_r+0x254>
 800a044:	2301      	movs	r3, #1
 800a046:	e7f3      	b.n	800a030 <_dtoa_r+0x228>
 800a048:	2300      	movs	r3, #0
 800a04a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a04c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a04e:	18fb      	adds	r3, r7, r3
 800a050:	9300      	str	r3, [sp, #0]
 800a052:	3301      	adds	r3, #1
 800a054:	2b01      	cmp	r3, #1
 800a056:	9307      	str	r3, [sp, #28]
 800a058:	bfb8      	it	lt
 800a05a:	2301      	movlt	r3, #1
 800a05c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a060:	2100      	movs	r1, #0
 800a062:	2204      	movs	r2, #4
 800a064:	f102 0514 	add.w	r5, r2, #20
 800a068:	429d      	cmp	r5, r3
 800a06a:	d91f      	bls.n	800a0ac <_dtoa_r+0x2a4>
 800a06c:	6041      	str	r1, [r0, #4]
 800a06e:	4658      	mov	r0, fp
 800a070:	f000 fcd8 	bl	800aa24 <_Balloc>
 800a074:	4682      	mov	sl, r0
 800a076:	2800      	cmp	r0, #0
 800a078:	d13c      	bne.n	800a0f4 <_dtoa_r+0x2ec>
 800a07a:	4b1b      	ldr	r3, [pc, #108]	@ (800a0e8 <_dtoa_r+0x2e0>)
 800a07c:	4602      	mov	r2, r0
 800a07e:	f240 11af 	movw	r1, #431	@ 0x1af
 800a082:	e6d8      	b.n	8009e36 <_dtoa_r+0x2e>
 800a084:	2301      	movs	r3, #1
 800a086:	e7e0      	b.n	800a04a <_dtoa_r+0x242>
 800a088:	2401      	movs	r4, #1
 800a08a:	2300      	movs	r3, #0
 800a08c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a08e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a090:	f04f 33ff 	mov.w	r3, #4294967295
 800a094:	9300      	str	r3, [sp, #0]
 800a096:	9307      	str	r3, [sp, #28]
 800a098:	2200      	movs	r2, #0
 800a09a:	2312      	movs	r3, #18
 800a09c:	e7d0      	b.n	800a040 <_dtoa_r+0x238>
 800a09e:	2301      	movs	r3, #1
 800a0a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0a2:	e7f5      	b.n	800a090 <_dtoa_r+0x288>
 800a0a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a0a6:	9300      	str	r3, [sp, #0]
 800a0a8:	9307      	str	r3, [sp, #28]
 800a0aa:	e7d7      	b.n	800a05c <_dtoa_r+0x254>
 800a0ac:	3101      	adds	r1, #1
 800a0ae:	0052      	lsls	r2, r2, #1
 800a0b0:	e7d8      	b.n	800a064 <_dtoa_r+0x25c>
 800a0b2:	bf00      	nop
 800a0b4:	f3af 8000 	nop.w
 800a0b8:	636f4361 	.word	0x636f4361
 800a0bc:	3fd287a7 	.word	0x3fd287a7
 800a0c0:	8b60c8b3 	.word	0x8b60c8b3
 800a0c4:	3fc68a28 	.word	0x3fc68a28
 800a0c8:	509f79fb 	.word	0x509f79fb
 800a0cc:	3fd34413 	.word	0x3fd34413
 800a0d0:	0800f4d5 	.word	0x0800f4d5
 800a0d4:	0800f4ec 	.word	0x0800f4ec
 800a0d8:	7ff00000 	.word	0x7ff00000
 800a0dc:	0800f4a5 	.word	0x0800f4a5
 800a0e0:	3ff80000 	.word	0x3ff80000
 800a0e4:	0800f5e8 	.word	0x0800f5e8
 800a0e8:	0800f544 	.word	0x0800f544
 800a0ec:	0800f4d1 	.word	0x0800f4d1
 800a0f0:	0800f4a4 	.word	0x0800f4a4
 800a0f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a0f8:	6018      	str	r0, [r3, #0]
 800a0fa:	9b07      	ldr	r3, [sp, #28]
 800a0fc:	2b0e      	cmp	r3, #14
 800a0fe:	f200 80a4 	bhi.w	800a24a <_dtoa_r+0x442>
 800a102:	2c00      	cmp	r4, #0
 800a104:	f000 80a1 	beq.w	800a24a <_dtoa_r+0x442>
 800a108:	2f00      	cmp	r7, #0
 800a10a:	dd33      	ble.n	800a174 <_dtoa_r+0x36c>
 800a10c:	4bad      	ldr	r3, [pc, #692]	@ (800a3c4 <_dtoa_r+0x5bc>)
 800a10e:	f007 020f 	and.w	r2, r7, #15
 800a112:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a116:	ed93 7b00 	vldr	d7, [r3]
 800a11a:	05f8      	lsls	r0, r7, #23
 800a11c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a120:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a124:	d516      	bpl.n	800a154 <_dtoa_r+0x34c>
 800a126:	4ba8      	ldr	r3, [pc, #672]	@ (800a3c8 <_dtoa_r+0x5c0>)
 800a128:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a12c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a130:	f7f6 fb9c 	bl	800086c <__aeabi_ddiv>
 800a134:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a138:	f004 040f 	and.w	r4, r4, #15
 800a13c:	2603      	movs	r6, #3
 800a13e:	4da2      	ldr	r5, [pc, #648]	@ (800a3c8 <_dtoa_r+0x5c0>)
 800a140:	b954      	cbnz	r4, 800a158 <_dtoa_r+0x350>
 800a142:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a146:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a14a:	f7f6 fb8f 	bl	800086c <__aeabi_ddiv>
 800a14e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a152:	e028      	b.n	800a1a6 <_dtoa_r+0x39e>
 800a154:	2602      	movs	r6, #2
 800a156:	e7f2      	b.n	800a13e <_dtoa_r+0x336>
 800a158:	07e1      	lsls	r1, r4, #31
 800a15a:	d508      	bpl.n	800a16e <_dtoa_r+0x366>
 800a15c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a160:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a164:	f7f6 fa58 	bl	8000618 <__aeabi_dmul>
 800a168:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a16c:	3601      	adds	r6, #1
 800a16e:	1064      	asrs	r4, r4, #1
 800a170:	3508      	adds	r5, #8
 800a172:	e7e5      	b.n	800a140 <_dtoa_r+0x338>
 800a174:	f000 80d2 	beq.w	800a31c <_dtoa_r+0x514>
 800a178:	427c      	negs	r4, r7
 800a17a:	4b92      	ldr	r3, [pc, #584]	@ (800a3c4 <_dtoa_r+0x5bc>)
 800a17c:	4d92      	ldr	r5, [pc, #584]	@ (800a3c8 <_dtoa_r+0x5c0>)
 800a17e:	f004 020f 	and.w	r2, r4, #15
 800a182:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a18a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a18e:	f7f6 fa43 	bl	8000618 <__aeabi_dmul>
 800a192:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a196:	1124      	asrs	r4, r4, #4
 800a198:	2300      	movs	r3, #0
 800a19a:	2602      	movs	r6, #2
 800a19c:	2c00      	cmp	r4, #0
 800a19e:	f040 80b2 	bne.w	800a306 <_dtoa_r+0x4fe>
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d1d3      	bne.n	800a14e <_dtoa_r+0x346>
 800a1a6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a1a8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	f000 80b7 	beq.w	800a320 <_dtoa_r+0x518>
 800a1b2:	4b86      	ldr	r3, [pc, #536]	@ (800a3cc <_dtoa_r+0x5c4>)
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	4620      	mov	r0, r4
 800a1b8:	4629      	mov	r1, r5
 800a1ba:	f7f6 fc9f 	bl	8000afc <__aeabi_dcmplt>
 800a1be:	2800      	cmp	r0, #0
 800a1c0:	f000 80ae 	beq.w	800a320 <_dtoa_r+0x518>
 800a1c4:	9b07      	ldr	r3, [sp, #28]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	f000 80aa 	beq.w	800a320 <_dtoa_r+0x518>
 800a1cc:	9b00      	ldr	r3, [sp, #0]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	dd37      	ble.n	800a242 <_dtoa_r+0x43a>
 800a1d2:	1e7b      	subs	r3, r7, #1
 800a1d4:	9304      	str	r3, [sp, #16]
 800a1d6:	4620      	mov	r0, r4
 800a1d8:	4b7d      	ldr	r3, [pc, #500]	@ (800a3d0 <_dtoa_r+0x5c8>)
 800a1da:	2200      	movs	r2, #0
 800a1dc:	4629      	mov	r1, r5
 800a1de:	f7f6 fa1b 	bl	8000618 <__aeabi_dmul>
 800a1e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1e6:	9c00      	ldr	r4, [sp, #0]
 800a1e8:	3601      	adds	r6, #1
 800a1ea:	4630      	mov	r0, r6
 800a1ec:	f7f6 f9aa 	bl	8000544 <__aeabi_i2d>
 800a1f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a1f4:	f7f6 fa10 	bl	8000618 <__aeabi_dmul>
 800a1f8:	4b76      	ldr	r3, [pc, #472]	@ (800a3d4 <_dtoa_r+0x5cc>)
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	f7f6 f856 	bl	80002ac <__adddf3>
 800a200:	4605      	mov	r5, r0
 800a202:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a206:	2c00      	cmp	r4, #0
 800a208:	f040 808d 	bne.w	800a326 <_dtoa_r+0x51e>
 800a20c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a210:	4b71      	ldr	r3, [pc, #452]	@ (800a3d8 <_dtoa_r+0x5d0>)
 800a212:	2200      	movs	r2, #0
 800a214:	f7f6 f848 	bl	80002a8 <__aeabi_dsub>
 800a218:	4602      	mov	r2, r0
 800a21a:	460b      	mov	r3, r1
 800a21c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a220:	462a      	mov	r2, r5
 800a222:	4633      	mov	r3, r6
 800a224:	f7f6 fc88 	bl	8000b38 <__aeabi_dcmpgt>
 800a228:	2800      	cmp	r0, #0
 800a22a:	f040 828b 	bne.w	800a744 <_dtoa_r+0x93c>
 800a22e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a232:	462a      	mov	r2, r5
 800a234:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a238:	f7f6 fc60 	bl	8000afc <__aeabi_dcmplt>
 800a23c:	2800      	cmp	r0, #0
 800a23e:	f040 8128 	bne.w	800a492 <_dtoa_r+0x68a>
 800a242:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a246:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a24a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	f2c0 815a 	blt.w	800a506 <_dtoa_r+0x6fe>
 800a252:	2f0e      	cmp	r7, #14
 800a254:	f300 8157 	bgt.w	800a506 <_dtoa_r+0x6fe>
 800a258:	4b5a      	ldr	r3, [pc, #360]	@ (800a3c4 <_dtoa_r+0x5bc>)
 800a25a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a25e:	ed93 7b00 	vldr	d7, [r3]
 800a262:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a264:	2b00      	cmp	r3, #0
 800a266:	ed8d 7b00 	vstr	d7, [sp]
 800a26a:	da03      	bge.n	800a274 <_dtoa_r+0x46c>
 800a26c:	9b07      	ldr	r3, [sp, #28]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	f340 8101 	ble.w	800a476 <_dtoa_r+0x66e>
 800a274:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a278:	4656      	mov	r6, sl
 800a27a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a27e:	4620      	mov	r0, r4
 800a280:	4629      	mov	r1, r5
 800a282:	f7f6 faf3 	bl	800086c <__aeabi_ddiv>
 800a286:	f7f6 fc77 	bl	8000b78 <__aeabi_d2iz>
 800a28a:	4680      	mov	r8, r0
 800a28c:	f7f6 f95a 	bl	8000544 <__aeabi_i2d>
 800a290:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a294:	f7f6 f9c0 	bl	8000618 <__aeabi_dmul>
 800a298:	4602      	mov	r2, r0
 800a29a:	460b      	mov	r3, r1
 800a29c:	4620      	mov	r0, r4
 800a29e:	4629      	mov	r1, r5
 800a2a0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a2a4:	f7f6 f800 	bl	80002a8 <__aeabi_dsub>
 800a2a8:	f806 4b01 	strb.w	r4, [r6], #1
 800a2ac:	9d07      	ldr	r5, [sp, #28]
 800a2ae:	eba6 040a 	sub.w	r4, r6, sl
 800a2b2:	42a5      	cmp	r5, r4
 800a2b4:	4602      	mov	r2, r0
 800a2b6:	460b      	mov	r3, r1
 800a2b8:	f040 8117 	bne.w	800a4ea <_dtoa_r+0x6e2>
 800a2bc:	f7f5 fff6 	bl	80002ac <__adddf3>
 800a2c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a2c4:	4604      	mov	r4, r0
 800a2c6:	460d      	mov	r5, r1
 800a2c8:	f7f6 fc36 	bl	8000b38 <__aeabi_dcmpgt>
 800a2cc:	2800      	cmp	r0, #0
 800a2ce:	f040 80f9 	bne.w	800a4c4 <_dtoa_r+0x6bc>
 800a2d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a2d6:	4620      	mov	r0, r4
 800a2d8:	4629      	mov	r1, r5
 800a2da:	f7f6 fc05 	bl	8000ae8 <__aeabi_dcmpeq>
 800a2de:	b118      	cbz	r0, 800a2e8 <_dtoa_r+0x4e0>
 800a2e0:	f018 0f01 	tst.w	r8, #1
 800a2e4:	f040 80ee 	bne.w	800a4c4 <_dtoa_r+0x6bc>
 800a2e8:	4649      	mov	r1, r9
 800a2ea:	4658      	mov	r0, fp
 800a2ec:	f000 fbda 	bl	800aaa4 <_Bfree>
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	7033      	strb	r3, [r6, #0]
 800a2f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a2f6:	3701      	adds	r7, #1
 800a2f8:	601f      	str	r7, [r3, #0]
 800a2fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	f000 831d 	beq.w	800a93c <_dtoa_r+0xb34>
 800a302:	601e      	str	r6, [r3, #0]
 800a304:	e31a      	b.n	800a93c <_dtoa_r+0xb34>
 800a306:	07e2      	lsls	r2, r4, #31
 800a308:	d505      	bpl.n	800a316 <_dtoa_r+0x50e>
 800a30a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a30e:	f7f6 f983 	bl	8000618 <__aeabi_dmul>
 800a312:	3601      	adds	r6, #1
 800a314:	2301      	movs	r3, #1
 800a316:	1064      	asrs	r4, r4, #1
 800a318:	3508      	adds	r5, #8
 800a31a:	e73f      	b.n	800a19c <_dtoa_r+0x394>
 800a31c:	2602      	movs	r6, #2
 800a31e:	e742      	b.n	800a1a6 <_dtoa_r+0x39e>
 800a320:	9c07      	ldr	r4, [sp, #28]
 800a322:	9704      	str	r7, [sp, #16]
 800a324:	e761      	b.n	800a1ea <_dtoa_r+0x3e2>
 800a326:	4b27      	ldr	r3, [pc, #156]	@ (800a3c4 <_dtoa_r+0x5bc>)
 800a328:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a32a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a32e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a332:	4454      	add	r4, sl
 800a334:	2900      	cmp	r1, #0
 800a336:	d053      	beq.n	800a3e0 <_dtoa_r+0x5d8>
 800a338:	4928      	ldr	r1, [pc, #160]	@ (800a3dc <_dtoa_r+0x5d4>)
 800a33a:	2000      	movs	r0, #0
 800a33c:	f7f6 fa96 	bl	800086c <__aeabi_ddiv>
 800a340:	4633      	mov	r3, r6
 800a342:	462a      	mov	r2, r5
 800a344:	f7f5 ffb0 	bl	80002a8 <__aeabi_dsub>
 800a348:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a34c:	4656      	mov	r6, sl
 800a34e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a352:	f7f6 fc11 	bl	8000b78 <__aeabi_d2iz>
 800a356:	4605      	mov	r5, r0
 800a358:	f7f6 f8f4 	bl	8000544 <__aeabi_i2d>
 800a35c:	4602      	mov	r2, r0
 800a35e:	460b      	mov	r3, r1
 800a360:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a364:	f7f5 ffa0 	bl	80002a8 <__aeabi_dsub>
 800a368:	3530      	adds	r5, #48	@ 0x30
 800a36a:	4602      	mov	r2, r0
 800a36c:	460b      	mov	r3, r1
 800a36e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a372:	f806 5b01 	strb.w	r5, [r6], #1
 800a376:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a37a:	f7f6 fbbf 	bl	8000afc <__aeabi_dcmplt>
 800a37e:	2800      	cmp	r0, #0
 800a380:	d171      	bne.n	800a466 <_dtoa_r+0x65e>
 800a382:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a386:	4911      	ldr	r1, [pc, #68]	@ (800a3cc <_dtoa_r+0x5c4>)
 800a388:	2000      	movs	r0, #0
 800a38a:	f7f5 ff8d 	bl	80002a8 <__aeabi_dsub>
 800a38e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a392:	f7f6 fbb3 	bl	8000afc <__aeabi_dcmplt>
 800a396:	2800      	cmp	r0, #0
 800a398:	f040 8095 	bne.w	800a4c6 <_dtoa_r+0x6be>
 800a39c:	42a6      	cmp	r6, r4
 800a39e:	f43f af50 	beq.w	800a242 <_dtoa_r+0x43a>
 800a3a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a3a6:	4b0a      	ldr	r3, [pc, #40]	@ (800a3d0 <_dtoa_r+0x5c8>)
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	f7f6 f935 	bl	8000618 <__aeabi_dmul>
 800a3ae:	4b08      	ldr	r3, [pc, #32]	@ (800a3d0 <_dtoa_r+0x5c8>)
 800a3b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3ba:	f7f6 f92d 	bl	8000618 <__aeabi_dmul>
 800a3be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a3c2:	e7c4      	b.n	800a34e <_dtoa_r+0x546>
 800a3c4:	0800f5e8 	.word	0x0800f5e8
 800a3c8:	0800f5c0 	.word	0x0800f5c0
 800a3cc:	3ff00000 	.word	0x3ff00000
 800a3d0:	40240000 	.word	0x40240000
 800a3d4:	401c0000 	.word	0x401c0000
 800a3d8:	40140000 	.word	0x40140000
 800a3dc:	3fe00000 	.word	0x3fe00000
 800a3e0:	4631      	mov	r1, r6
 800a3e2:	4628      	mov	r0, r5
 800a3e4:	f7f6 f918 	bl	8000618 <__aeabi_dmul>
 800a3e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a3ec:	9415      	str	r4, [sp, #84]	@ 0x54
 800a3ee:	4656      	mov	r6, sl
 800a3f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3f4:	f7f6 fbc0 	bl	8000b78 <__aeabi_d2iz>
 800a3f8:	4605      	mov	r5, r0
 800a3fa:	f7f6 f8a3 	bl	8000544 <__aeabi_i2d>
 800a3fe:	4602      	mov	r2, r0
 800a400:	460b      	mov	r3, r1
 800a402:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a406:	f7f5 ff4f 	bl	80002a8 <__aeabi_dsub>
 800a40a:	3530      	adds	r5, #48	@ 0x30
 800a40c:	f806 5b01 	strb.w	r5, [r6], #1
 800a410:	4602      	mov	r2, r0
 800a412:	460b      	mov	r3, r1
 800a414:	42a6      	cmp	r6, r4
 800a416:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a41a:	f04f 0200 	mov.w	r2, #0
 800a41e:	d124      	bne.n	800a46a <_dtoa_r+0x662>
 800a420:	4bac      	ldr	r3, [pc, #688]	@ (800a6d4 <_dtoa_r+0x8cc>)
 800a422:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a426:	f7f5 ff41 	bl	80002ac <__adddf3>
 800a42a:	4602      	mov	r2, r0
 800a42c:	460b      	mov	r3, r1
 800a42e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a432:	f7f6 fb81 	bl	8000b38 <__aeabi_dcmpgt>
 800a436:	2800      	cmp	r0, #0
 800a438:	d145      	bne.n	800a4c6 <_dtoa_r+0x6be>
 800a43a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a43e:	49a5      	ldr	r1, [pc, #660]	@ (800a6d4 <_dtoa_r+0x8cc>)
 800a440:	2000      	movs	r0, #0
 800a442:	f7f5 ff31 	bl	80002a8 <__aeabi_dsub>
 800a446:	4602      	mov	r2, r0
 800a448:	460b      	mov	r3, r1
 800a44a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a44e:	f7f6 fb55 	bl	8000afc <__aeabi_dcmplt>
 800a452:	2800      	cmp	r0, #0
 800a454:	f43f aef5 	beq.w	800a242 <_dtoa_r+0x43a>
 800a458:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a45a:	1e73      	subs	r3, r6, #1
 800a45c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a45e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a462:	2b30      	cmp	r3, #48	@ 0x30
 800a464:	d0f8      	beq.n	800a458 <_dtoa_r+0x650>
 800a466:	9f04      	ldr	r7, [sp, #16]
 800a468:	e73e      	b.n	800a2e8 <_dtoa_r+0x4e0>
 800a46a:	4b9b      	ldr	r3, [pc, #620]	@ (800a6d8 <_dtoa_r+0x8d0>)
 800a46c:	f7f6 f8d4 	bl	8000618 <__aeabi_dmul>
 800a470:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a474:	e7bc      	b.n	800a3f0 <_dtoa_r+0x5e8>
 800a476:	d10c      	bne.n	800a492 <_dtoa_r+0x68a>
 800a478:	4b98      	ldr	r3, [pc, #608]	@ (800a6dc <_dtoa_r+0x8d4>)
 800a47a:	2200      	movs	r2, #0
 800a47c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a480:	f7f6 f8ca 	bl	8000618 <__aeabi_dmul>
 800a484:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a488:	f7f6 fb4c 	bl	8000b24 <__aeabi_dcmpge>
 800a48c:	2800      	cmp	r0, #0
 800a48e:	f000 8157 	beq.w	800a740 <_dtoa_r+0x938>
 800a492:	2400      	movs	r4, #0
 800a494:	4625      	mov	r5, r4
 800a496:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a498:	43db      	mvns	r3, r3
 800a49a:	9304      	str	r3, [sp, #16]
 800a49c:	4656      	mov	r6, sl
 800a49e:	2700      	movs	r7, #0
 800a4a0:	4621      	mov	r1, r4
 800a4a2:	4658      	mov	r0, fp
 800a4a4:	f000 fafe 	bl	800aaa4 <_Bfree>
 800a4a8:	2d00      	cmp	r5, #0
 800a4aa:	d0dc      	beq.n	800a466 <_dtoa_r+0x65e>
 800a4ac:	b12f      	cbz	r7, 800a4ba <_dtoa_r+0x6b2>
 800a4ae:	42af      	cmp	r7, r5
 800a4b0:	d003      	beq.n	800a4ba <_dtoa_r+0x6b2>
 800a4b2:	4639      	mov	r1, r7
 800a4b4:	4658      	mov	r0, fp
 800a4b6:	f000 faf5 	bl	800aaa4 <_Bfree>
 800a4ba:	4629      	mov	r1, r5
 800a4bc:	4658      	mov	r0, fp
 800a4be:	f000 faf1 	bl	800aaa4 <_Bfree>
 800a4c2:	e7d0      	b.n	800a466 <_dtoa_r+0x65e>
 800a4c4:	9704      	str	r7, [sp, #16]
 800a4c6:	4633      	mov	r3, r6
 800a4c8:	461e      	mov	r6, r3
 800a4ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a4ce:	2a39      	cmp	r2, #57	@ 0x39
 800a4d0:	d107      	bne.n	800a4e2 <_dtoa_r+0x6da>
 800a4d2:	459a      	cmp	sl, r3
 800a4d4:	d1f8      	bne.n	800a4c8 <_dtoa_r+0x6c0>
 800a4d6:	9a04      	ldr	r2, [sp, #16]
 800a4d8:	3201      	adds	r2, #1
 800a4da:	9204      	str	r2, [sp, #16]
 800a4dc:	2230      	movs	r2, #48	@ 0x30
 800a4de:	f88a 2000 	strb.w	r2, [sl]
 800a4e2:	781a      	ldrb	r2, [r3, #0]
 800a4e4:	3201      	adds	r2, #1
 800a4e6:	701a      	strb	r2, [r3, #0]
 800a4e8:	e7bd      	b.n	800a466 <_dtoa_r+0x65e>
 800a4ea:	4b7b      	ldr	r3, [pc, #492]	@ (800a6d8 <_dtoa_r+0x8d0>)
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	f7f6 f893 	bl	8000618 <__aeabi_dmul>
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	4604      	mov	r4, r0
 800a4f8:	460d      	mov	r5, r1
 800a4fa:	f7f6 faf5 	bl	8000ae8 <__aeabi_dcmpeq>
 800a4fe:	2800      	cmp	r0, #0
 800a500:	f43f aebb 	beq.w	800a27a <_dtoa_r+0x472>
 800a504:	e6f0      	b.n	800a2e8 <_dtoa_r+0x4e0>
 800a506:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a508:	2a00      	cmp	r2, #0
 800a50a:	f000 80db 	beq.w	800a6c4 <_dtoa_r+0x8bc>
 800a50e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a510:	2a01      	cmp	r2, #1
 800a512:	f300 80bf 	bgt.w	800a694 <_dtoa_r+0x88c>
 800a516:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a518:	2a00      	cmp	r2, #0
 800a51a:	f000 80b7 	beq.w	800a68c <_dtoa_r+0x884>
 800a51e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a522:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a524:	4646      	mov	r6, r8
 800a526:	9a08      	ldr	r2, [sp, #32]
 800a528:	2101      	movs	r1, #1
 800a52a:	441a      	add	r2, r3
 800a52c:	4658      	mov	r0, fp
 800a52e:	4498      	add	r8, r3
 800a530:	9208      	str	r2, [sp, #32]
 800a532:	f000 fb6b 	bl	800ac0c <__i2b>
 800a536:	4605      	mov	r5, r0
 800a538:	b15e      	cbz	r6, 800a552 <_dtoa_r+0x74a>
 800a53a:	9b08      	ldr	r3, [sp, #32]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	dd08      	ble.n	800a552 <_dtoa_r+0x74a>
 800a540:	42b3      	cmp	r3, r6
 800a542:	9a08      	ldr	r2, [sp, #32]
 800a544:	bfa8      	it	ge
 800a546:	4633      	movge	r3, r6
 800a548:	eba8 0803 	sub.w	r8, r8, r3
 800a54c:	1af6      	subs	r6, r6, r3
 800a54e:	1ad3      	subs	r3, r2, r3
 800a550:	9308      	str	r3, [sp, #32]
 800a552:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a554:	b1f3      	cbz	r3, 800a594 <_dtoa_r+0x78c>
 800a556:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a558:	2b00      	cmp	r3, #0
 800a55a:	f000 80b7 	beq.w	800a6cc <_dtoa_r+0x8c4>
 800a55e:	b18c      	cbz	r4, 800a584 <_dtoa_r+0x77c>
 800a560:	4629      	mov	r1, r5
 800a562:	4622      	mov	r2, r4
 800a564:	4658      	mov	r0, fp
 800a566:	f000 fc11 	bl	800ad8c <__pow5mult>
 800a56a:	464a      	mov	r2, r9
 800a56c:	4601      	mov	r1, r0
 800a56e:	4605      	mov	r5, r0
 800a570:	4658      	mov	r0, fp
 800a572:	f000 fb61 	bl	800ac38 <__multiply>
 800a576:	4649      	mov	r1, r9
 800a578:	9004      	str	r0, [sp, #16]
 800a57a:	4658      	mov	r0, fp
 800a57c:	f000 fa92 	bl	800aaa4 <_Bfree>
 800a580:	9b04      	ldr	r3, [sp, #16]
 800a582:	4699      	mov	r9, r3
 800a584:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a586:	1b1a      	subs	r2, r3, r4
 800a588:	d004      	beq.n	800a594 <_dtoa_r+0x78c>
 800a58a:	4649      	mov	r1, r9
 800a58c:	4658      	mov	r0, fp
 800a58e:	f000 fbfd 	bl	800ad8c <__pow5mult>
 800a592:	4681      	mov	r9, r0
 800a594:	2101      	movs	r1, #1
 800a596:	4658      	mov	r0, fp
 800a598:	f000 fb38 	bl	800ac0c <__i2b>
 800a59c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a59e:	4604      	mov	r4, r0
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	f000 81cf 	beq.w	800a944 <_dtoa_r+0xb3c>
 800a5a6:	461a      	mov	r2, r3
 800a5a8:	4601      	mov	r1, r0
 800a5aa:	4658      	mov	r0, fp
 800a5ac:	f000 fbee 	bl	800ad8c <__pow5mult>
 800a5b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5b2:	2b01      	cmp	r3, #1
 800a5b4:	4604      	mov	r4, r0
 800a5b6:	f300 8095 	bgt.w	800a6e4 <_dtoa_r+0x8dc>
 800a5ba:	9b02      	ldr	r3, [sp, #8]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	f040 8087 	bne.w	800a6d0 <_dtoa_r+0x8c8>
 800a5c2:	9b03      	ldr	r3, [sp, #12]
 800a5c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	f040 8089 	bne.w	800a6e0 <_dtoa_r+0x8d8>
 800a5ce:	9b03      	ldr	r3, [sp, #12]
 800a5d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a5d4:	0d1b      	lsrs	r3, r3, #20
 800a5d6:	051b      	lsls	r3, r3, #20
 800a5d8:	b12b      	cbz	r3, 800a5e6 <_dtoa_r+0x7de>
 800a5da:	9b08      	ldr	r3, [sp, #32]
 800a5dc:	3301      	adds	r3, #1
 800a5de:	9308      	str	r3, [sp, #32]
 800a5e0:	f108 0801 	add.w	r8, r8, #1
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a5e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	f000 81b0 	beq.w	800a950 <_dtoa_r+0xb48>
 800a5f0:	6923      	ldr	r3, [r4, #16]
 800a5f2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a5f6:	6918      	ldr	r0, [r3, #16]
 800a5f8:	f000 fabc 	bl	800ab74 <__hi0bits>
 800a5fc:	f1c0 0020 	rsb	r0, r0, #32
 800a600:	9b08      	ldr	r3, [sp, #32]
 800a602:	4418      	add	r0, r3
 800a604:	f010 001f 	ands.w	r0, r0, #31
 800a608:	d077      	beq.n	800a6fa <_dtoa_r+0x8f2>
 800a60a:	f1c0 0320 	rsb	r3, r0, #32
 800a60e:	2b04      	cmp	r3, #4
 800a610:	dd6b      	ble.n	800a6ea <_dtoa_r+0x8e2>
 800a612:	9b08      	ldr	r3, [sp, #32]
 800a614:	f1c0 001c 	rsb	r0, r0, #28
 800a618:	4403      	add	r3, r0
 800a61a:	4480      	add	r8, r0
 800a61c:	4406      	add	r6, r0
 800a61e:	9308      	str	r3, [sp, #32]
 800a620:	f1b8 0f00 	cmp.w	r8, #0
 800a624:	dd05      	ble.n	800a632 <_dtoa_r+0x82a>
 800a626:	4649      	mov	r1, r9
 800a628:	4642      	mov	r2, r8
 800a62a:	4658      	mov	r0, fp
 800a62c:	f000 fc08 	bl	800ae40 <__lshift>
 800a630:	4681      	mov	r9, r0
 800a632:	9b08      	ldr	r3, [sp, #32]
 800a634:	2b00      	cmp	r3, #0
 800a636:	dd05      	ble.n	800a644 <_dtoa_r+0x83c>
 800a638:	4621      	mov	r1, r4
 800a63a:	461a      	mov	r2, r3
 800a63c:	4658      	mov	r0, fp
 800a63e:	f000 fbff 	bl	800ae40 <__lshift>
 800a642:	4604      	mov	r4, r0
 800a644:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a646:	2b00      	cmp	r3, #0
 800a648:	d059      	beq.n	800a6fe <_dtoa_r+0x8f6>
 800a64a:	4621      	mov	r1, r4
 800a64c:	4648      	mov	r0, r9
 800a64e:	f000 fc63 	bl	800af18 <__mcmp>
 800a652:	2800      	cmp	r0, #0
 800a654:	da53      	bge.n	800a6fe <_dtoa_r+0x8f6>
 800a656:	1e7b      	subs	r3, r7, #1
 800a658:	9304      	str	r3, [sp, #16]
 800a65a:	4649      	mov	r1, r9
 800a65c:	2300      	movs	r3, #0
 800a65e:	220a      	movs	r2, #10
 800a660:	4658      	mov	r0, fp
 800a662:	f000 fa41 	bl	800aae8 <__multadd>
 800a666:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a668:	4681      	mov	r9, r0
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	f000 8172 	beq.w	800a954 <_dtoa_r+0xb4c>
 800a670:	2300      	movs	r3, #0
 800a672:	4629      	mov	r1, r5
 800a674:	220a      	movs	r2, #10
 800a676:	4658      	mov	r0, fp
 800a678:	f000 fa36 	bl	800aae8 <__multadd>
 800a67c:	9b00      	ldr	r3, [sp, #0]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	4605      	mov	r5, r0
 800a682:	dc67      	bgt.n	800a754 <_dtoa_r+0x94c>
 800a684:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a686:	2b02      	cmp	r3, #2
 800a688:	dc41      	bgt.n	800a70e <_dtoa_r+0x906>
 800a68a:	e063      	b.n	800a754 <_dtoa_r+0x94c>
 800a68c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a68e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a692:	e746      	b.n	800a522 <_dtoa_r+0x71a>
 800a694:	9b07      	ldr	r3, [sp, #28]
 800a696:	1e5c      	subs	r4, r3, #1
 800a698:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a69a:	42a3      	cmp	r3, r4
 800a69c:	bfbf      	itttt	lt
 800a69e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a6a0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a6a2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a6a4:	1ae3      	sublt	r3, r4, r3
 800a6a6:	bfb4      	ite	lt
 800a6a8:	18d2      	addlt	r2, r2, r3
 800a6aa:	1b1c      	subge	r4, r3, r4
 800a6ac:	9b07      	ldr	r3, [sp, #28]
 800a6ae:	bfbc      	itt	lt
 800a6b0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a6b2:	2400      	movlt	r4, #0
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	bfb5      	itete	lt
 800a6b8:	eba8 0603 	sublt.w	r6, r8, r3
 800a6bc:	9b07      	ldrge	r3, [sp, #28]
 800a6be:	2300      	movlt	r3, #0
 800a6c0:	4646      	movge	r6, r8
 800a6c2:	e730      	b.n	800a526 <_dtoa_r+0x71e>
 800a6c4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a6c6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a6c8:	4646      	mov	r6, r8
 800a6ca:	e735      	b.n	800a538 <_dtoa_r+0x730>
 800a6cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a6ce:	e75c      	b.n	800a58a <_dtoa_r+0x782>
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	e788      	b.n	800a5e6 <_dtoa_r+0x7de>
 800a6d4:	3fe00000 	.word	0x3fe00000
 800a6d8:	40240000 	.word	0x40240000
 800a6dc:	40140000 	.word	0x40140000
 800a6e0:	9b02      	ldr	r3, [sp, #8]
 800a6e2:	e780      	b.n	800a5e6 <_dtoa_r+0x7de>
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a6e8:	e782      	b.n	800a5f0 <_dtoa_r+0x7e8>
 800a6ea:	d099      	beq.n	800a620 <_dtoa_r+0x818>
 800a6ec:	9a08      	ldr	r2, [sp, #32]
 800a6ee:	331c      	adds	r3, #28
 800a6f0:	441a      	add	r2, r3
 800a6f2:	4498      	add	r8, r3
 800a6f4:	441e      	add	r6, r3
 800a6f6:	9208      	str	r2, [sp, #32]
 800a6f8:	e792      	b.n	800a620 <_dtoa_r+0x818>
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	e7f6      	b.n	800a6ec <_dtoa_r+0x8e4>
 800a6fe:	9b07      	ldr	r3, [sp, #28]
 800a700:	9704      	str	r7, [sp, #16]
 800a702:	2b00      	cmp	r3, #0
 800a704:	dc20      	bgt.n	800a748 <_dtoa_r+0x940>
 800a706:	9300      	str	r3, [sp, #0]
 800a708:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a70a:	2b02      	cmp	r3, #2
 800a70c:	dd1e      	ble.n	800a74c <_dtoa_r+0x944>
 800a70e:	9b00      	ldr	r3, [sp, #0]
 800a710:	2b00      	cmp	r3, #0
 800a712:	f47f aec0 	bne.w	800a496 <_dtoa_r+0x68e>
 800a716:	4621      	mov	r1, r4
 800a718:	2205      	movs	r2, #5
 800a71a:	4658      	mov	r0, fp
 800a71c:	f000 f9e4 	bl	800aae8 <__multadd>
 800a720:	4601      	mov	r1, r0
 800a722:	4604      	mov	r4, r0
 800a724:	4648      	mov	r0, r9
 800a726:	f000 fbf7 	bl	800af18 <__mcmp>
 800a72a:	2800      	cmp	r0, #0
 800a72c:	f77f aeb3 	ble.w	800a496 <_dtoa_r+0x68e>
 800a730:	4656      	mov	r6, sl
 800a732:	2331      	movs	r3, #49	@ 0x31
 800a734:	f806 3b01 	strb.w	r3, [r6], #1
 800a738:	9b04      	ldr	r3, [sp, #16]
 800a73a:	3301      	adds	r3, #1
 800a73c:	9304      	str	r3, [sp, #16]
 800a73e:	e6ae      	b.n	800a49e <_dtoa_r+0x696>
 800a740:	9c07      	ldr	r4, [sp, #28]
 800a742:	9704      	str	r7, [sp, #16]
 800a744:	4625      	mov	r5, r4
 800a746:	e7f3      	b.n	800a730 <_dtoa_r+0x928>
 800a748:	9b07      	ldr	r3, [sp, #28]
 800a74a:	9300      	str	r3, [sp, #0]
 800a74c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a74e:	2b00      	cmp	r3, #0
 800a750:	f000 8104 	beq.w	800a95c <_dtoa_r+0xb54>
 800a754:	2e00      	cmp	r6, #0
 800a756:	dd05      	ble.n	800a764 <_dtoa_r+0x95c>
 800a758:	4629      	mov	r1, r5
 800a75a:	4632      	mov	r2, r6
 800a75c:	4658      	mov	r0, fp
 800a75e:	f000 fb6f 	bl	800ae40 <__lshift>
 800a762:	4605      	mov	r5, r0
 800a764:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a766:	2b00      	cmp	r3, #0
 800a768:	d05a      	beq.n	800a820 <_dtoa_r+0xa18>
 800a76a:	6869      	ldr	r1, [r5, #4]
 800a76c:	4658      	mov	r0, fp
 800a76e:	f000 f959 	bl	800aa24 <_Balloc>
 800a772:	4606      	mov	r6, r0
 800a774:	b928      	cbnz	r0, 800a782 <_dtoa_r+0x97a>
 800a776:	4b84      	ldr	r3, [pc, #528]	@ (800a988 <_dtoa_r+0xb80>)
 800a778:	4602      	mov	r2, r0
 800a77a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a77e:	f7ff bb5a 	b.w	8009e36 <_dtoa_r+0x2e>
 800a782:	692a      	ldr	r2, [r5, #16]
 800a784:	3202      	adds	r2, #2
 800a786:	0092      	lsls	r2, r2, #2
 800a788:	f105 010c 	add.w	r1, r5, #12
 800a78c:	300c      	adds	r0, #12
 800a78e:	f7ff faa2 	bl	8009cd6 <memcpy>
 800a792:	2201      	movs	r2, #1
 800a794:	4631      	mov	r1, r6
 800a796:	4658      	mov	r0, fp
 800a798:	f000 fb52 	bl	800ae40 <__lshift>
 800a79c:	f10a 0301 	add.w	r3, sl, #1
 800a7a0:	9307      	str	r3, [sp, #28]
 800a7a2:	9b00      	ldr	r3, [sp, #0]
 800a7a4:	4453      	add	r3, sl
 800a7a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a7a8:	9b02      	ldr	r3, [sp, #8]
 800a7aa:	f003 0301 	and.w	r3, r3, #1
 800a7ae:	462f      	mov	r7, r5
 800a7b0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7b2:	4605      	mov	r5, r0
 800a7b4:	9b07      	ldr	r3, [sp, #28]
 800a7b6:	4621      	mov	r1, r4
 800a7b8:	3b01      	subs	r3, #1
 800a7ba:	4648      	mov	r0, r9
 800a7bc:	9300      	str	r3, [sp, #0]
 800a7be:	f7ff fa98 	bl	8009cf2 <quorem>
 800a7c2:	4639      	mov	r1, r7
 800a7c4:	9002      	str	r0, [sp, #8]
 800a7c6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a7ca:	4648      	mov	r0, r9
 800a7cc:	f000 fba4 	bl	800af18 <__mcmp>
 800a7d0:	462a      	mov	r2, r5
 800a7d2:	9008      	str	r0, [sp, #32]
 800a7d4:	4621      	mov	r1, r4
 800a7d6:	4658      	mov	r0, fp
 800a7d8:	f000 fbba 	bl	800af50 <__mdiff>
 800a7dc:	68c2      	ldr	r2, [r0, #12]
 800a7de:	4606      	mov	r6, r0
 800a7e0:	bb02      	cbnz	r2, 800a824 <_dtoa_r+0xa1c>
 800a7e2:	4601      	mov	r1, r0
 800a7e4:	4648      	mov	r0, r9
 800a7e6:	f000 fb97 	bl	800af18 <__mcmp>
 800a7ea:	4602      	mov	r2, r0
 800a7ec:	4631      	mov	r1, r6
 800a7ee:	4658      	mov	r0, fp
 800a7f0:	920e      	str	r2, [sp, #56]	@ 0x38
 800a7f2:	f000 f957 	bl	800aaa4 <_Bfree>
 800a7f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7f8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a7fa:	9e07      	ldr	r6, [sp, #28]
 800a7fc:	ea43 0102 	orr.w	r1, r3, r2
 800a800:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a802:	4319      	orrs	r1, r3
 800a804:	d110      	bne.n	800a828 <_dtoa_r+0xa20>
 800a806:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a80a:	d029      	beq.n	800a860 <_dtoa_r+0xa58>
 800a80c:	9b08      	ldr	r3, [sp, #32]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	dd02      	ble.n	800a818 <_dtoa_r+0xa10>
 800a812:	9b02      	ldr	r3, [sp, #8]
 800a814:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a818:	9b00      	ldr	r3, [sp, #0]
 800a81a:	f883 8000 	strb.w	r8, [r3]
 800a81e:	e63f      	b.n	800a4a0 <_dtoa_r+0x698>
 800a820:	4628      	mov	r0, r5
 800a822:	e7bb      	b.n	800a79c <_dtoa_r+0x994>
 800a824:	2201      	movs	r2, #1
 800a826:	e7e1      	b.n	800a7ec <_dtoa_r+0x9e4>
 800a828:	9b08      	ldr	r3, [sp, #32]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	db04      	blt.n	800a838 <_dtoa_r+0xa30>
 800a82e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a830:	430b      	orrs	r3, r1
 800a832:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a834:	430b      	orrs	r3, r1
 800a836:	d120      	bne.n	800a87a <_dtoa_r+0xa72>
 800a838:	2a00      	cmp	r2, #0
 800a83a:	dded      	ble.n	800a818 <_dtoa_r+0xa10>
 800a83c:	4649      	mov	r1, r9
 800a83e:	2201      	movs	r2, #1
 800a840:	4658      	mov	r0, fp
 800a842:	f000 fafd 	bl	800ae40 <__lshift>
 800a846:	4621      	mov	r1, r4
 800a848:	4681      	mov	r9, r0
 800a84a:	f000 fb65 	bl	800af18 <__mcmp>
 800a84e:	2800      	cmp	r0, #0
 800a850:	dc03      	bgt.n	800a85a <_dtoa_r+0xa52>
 800a852:	d1e1      	bne.n	800a818 <_dtoa_r+0xa10>
 800a854:	f018 0f01 	tst.w	r8, #1
 800a858:	d0de      	beq.n	800a818 <_dtoa_r+0xa10>
 800a85a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a85e:	d1d8      	bne.n	800a812 <_dtoa_r+0xa0a>
 800a860:	9a00      	ldr	r2, [sp, #0]
 800a862:	2339      	movs	r3, #57	@ 0x39
 800a864:	7013      	strb	r3, [r2, #0]
 800a866:	4633      	mov	r3, r6
 800a868:	461e      	mov	r6, r3
 800a86a:	3b01      	subs	r3, #1
 800a86c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a870:	2a39      	cmp	r2, #57	@ 0x39
 800a872:	d052      	beq.n	800a91a <_dtoa_r+0xb12>
 800a874:	3201      	adds	r2, #1
 800a876:	701a      	strb	r2, [r3, #0]
 800a878:	e612      	b.n	800a4a0 <_dtoa_r+0x698>
 800a87a:	2a00      	cmp	r2, #0
 800a87c:	dd07      	ble.n	800a88e <_dtoa_r+0xa86>
 800a87e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a882:	d0ed      	beq.n	800a860 <_dtoa_r+0xa58>
 800a884:	9a00      	ldr	r2, [sp, #0]
 800a886:	f108 0301 	add.w	r3, r8, #1
 800a88a:	7013      	strb	r3, [r2, #0]
 800a88c:	e608      	b.n	800a4a0 <_dtoa_r+0x698>
 800a88e:	9b07      	ldr	r3, [sp, #28]
 800a890:	9a07      	ldr	r2, [sp, #28]
 800a892:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a896:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a898:	4293      	cmp	r3, r2
 800a89a:	d028      	beq.n	800a8ee <_dtoa_r+0xae6>
 800a89c:	4649      	mov	r1, r9
 800a89e:	2300      	movs	r3, #0
 800a8a0:	220a      	movs	r2, #10
 800a8a2:	4658      	mov	r0, fp
 800a8a4:	f000 f920 	bl	800aae8 <__multadd>
 800a8a8:	42af      	cmp	r7, r5
 800a8aa:	4681      	mov	r9, r0
 800a8ac:	f04f 0300 	mov.w	r3, #0
 800a8b0:	f04f 020a 	mov.w	r2, #10
 800a8b4:	4639      	mov	r1, r7
 800a8b6:	4658      	mov	r0, fp
 800a8b8:	d107      	bne.n	800a8ca <_dtoa_r+0xac2>
 800a8ba:	f000 f915 	bl	800aae8 <__multadd>
 800a8be:	4607      	mov	r7, r0
 800a8c0:	4605      	mov	r5, r0
 800a8c2:	9b07      	ldr	r3, [sp, #28]
 800a8c4:	3301      	adds	r3, #1
 800a8c6:	9307      	str	r3, [sp, #28]
 800a8c8:	e774      	b.n	800a7b4 <_dtoa_r+0x9ac>
 800a8ca:	f000 f90d 	bl	800aae8 <__multadd>
 800a8ce:	4629      	mov	r1, r5
 800a8d0:	4607      	mov	r7, r0
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	220a      	movs	r2, #10
 800a8d6:	4658      	mov	r0, fp
 800a8d8:	f000 f906 	bl	800aae8 <__multadd>
 800a8dc:	4605      	mov	r5, r0
 800a8de:	e7f0      	b.n	800a8c2 <_dtoa_r+0xaba>
 800a8e0:	9b00      	ldr	r3, [sp, #0]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	bfcc      	ite	gt
 800a8e6:	461e      	movgt	r6, r3
 800a8e8:	2601      	movle	r6, #1
 800a8ea:	4456      	add	r6, sl
 800a8ec:	2700      	movs	r7, #0
 800a8ee:	4649      	mov	r1, r9
 800a8f0:	2201      	movs	r2, #1
 800a8f2:	4658      	mov	r0, fp
 800a8f4:	f000 faa4 	bl	800ae40 <__lshift>
 800a8f8:	4621      	mov	r1, r4
 800a8fa:	4681      	mov	r9, r0
 800a8fc:	f000 fb0c 	bl	800af18 <__mcmp>
 800a900:	2800      	cmp	r0, #0
 800a902:	dcb0      	bgt.n	800a866 <_dtoa_r+0xa5e>
 800a904:	d102      	bne.n	800a90c <_dtoa_r+0xb04>
 800a906:	f018 0f01 	tst.w	r8, #1
 800a90a:	d1ac      	bne.n	800a866 <_dtoa_r+0xa5e>
 800a90c:	4633      	mov	r3, r6
 800a90e:	461e      	mov	r6, r3
 800a910:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a914:	2a30      	cmp	r2, #48	@ 0x30
 800a916:	d0fa      	beq.n	800a90e <_dtoa_r+0xb06>
 800a918:	e5c2      	b.n	800a4a0 <_dtoa_r+0x698>
 800a91a:	459a      	cmp	sl, r3
 800a91c:	d1a4      	bne.n	800a868 <_dtoa_r+0xa60>
 800a91e:	9b04      	ldr	r3, [sp, #16]
 800a920:	3301      	adds	r3, #1
 800a922:	9304      	str	r3, [sp, #16]
 800a924:	2331      	movs	r3, #49	@ 0x31
 800a926:	f88a 3000 	strb.w	r3, [sl]
 800a92a:	e5b9      	b.n	800a4a0 <_dtoa_r+0x698>
 800a92c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a92e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a98c <_dtoa_r+0xb84>
 800a932:	b11b      	cbz	r3, 800a93c <_dtoa_r+0xb34>
 800a934:	f10a 0308 	add.w	r3, sl, #8
 800a938:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a93a:	6013      	str	r3, [r2, #0]
 800a93c:	4650      	mov	r0, sl
 800a93e:	b019      	add	sp, #100	@ 0x64
 800a940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a944:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a946:	2b01      	cmp	r3, #1
 800a948:	f77f ae37 	ble.w	800a5ba <_dtoa_r+0x7b2>
 800a94c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a94e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a950:	2001      	movs	r0, #1
 800a952:	e655      	b.n	800a600 <_dtoa_r+0x7f8>
 800a954:	9b00      	ldr	r3, [sp, #0]
 800a956:	2b00      	cmp	r3, #0
 800a958:	f77f aed6 	ble.w	800a708 <_dtoa_r+0x900>
 800a95c:	4656      	mov	r6, sl
 800a95e:	4621      	mov	r1, r4
 800a960:	4648      	mov	r0, r9
 800a962:	f7ff f9c6 	bl	8009cf2 <quorem>
 800a966:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a96a:	f806 8b01 	strb.w	r8, [r6], #1
 800a96e:	9b00      	ldr	r3, [sp, #0]
 800a970:	eba6 020a 	sub.w	r2, r6, sl
 800a974:	4293      	cmp	r3, r2
 800a976:	ddb3      	ble.n	800a8e0 <_dtoa_r+0xad8>
 800a978:	4649      	mov	r1, r9
 800a97a:	2300      	movs	r3, #0
 800a97c:	220a      	movs	r2, #10
 800a97e:	4658      	mov	r0, fp
 800a980:	f000 f8b2 	bl	800aae8 <__multadd>
 800a984:	4681      	mov	r9, r0
 800a986:	e7ea      	b.n	800a95e <_dtoa_r+0xb56>
 800a988:	0800f544 	.word	0x0800f544
 800a98c:	0800f4c8 	.word	0x0800f4c8

0800a990 <_free_r>:
 800a990:	b538      	push	{r3, r4, r5, lr}
 800a992:	4605      	mov	r5, r0
 800a994:	2900      	cmp	r1, #0
 800a996:	d041      	beq.n	800aa1c <_free_r+0x8c>
 800a998:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a99c:	1f0c      	subs	r4, r1, #4
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	bfb8      	it	lt
 800a9a2:	18e4      	addlt	r4, r4, r3
 800a9a4:	f7fe fb3c 	bl	8009020 <__malloc_lock>
 800a9a8:	4a1d      	ldr	r2, [pc, #116]	@ (800aa20 <_free_r+0x90>)
 800a9aa:	6813      	ldr	r3, [r2, #0]
 800a9ac:	b933      	cbnz	r3, 800a9bc <_free_r+0x2c>
 800a9ae:	6063      	str	r3, [r4, #4]
 800a9b0:	6014      	str	r4, [r2, #0]
 800a9b2:	4628      	mov	r0, r5
 800a9b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9b8:	f7fe bb38 	b.w	800902c <__malloc_unlock>
 800a9bc:	42a3      	cmp	r3, r4
 800a9be:	d908      	bls.n	800a9d2 <_free_r+0x42>
 800a9c0:	6820      	ldr	r0, [r4, #0]
 800a9c2:	1821      	adds	r1, r4, r0
 800a9c4:	428b      	cmp	r3, r1
 800a9c6:	bf01      	itttt	eq
 800a9c8:	6819      	ldreq	r1, [r3, #0]
 800a9ca:	685b      	ldreq	r3, [r3, #4]
 800a9cc:	1809      	addeq	r1, r1, r0
 800a9ce:	6021      	streq	r1, [r4, #0]
 800a9d0:	e7ed      	b.n	800a9ae <_free_r+0x1e>
 800a9d2:	461a      	mov	r2, r3
 800a9d4:	685b      	ldr	r3, [r3, #4]
 800a9d6:	b10b      	cbz	r3, 800a9dc <_free_r+0x4c>
 800a9d8:	42a3      	cmp	r3, r4
 800a9da:	d9fa      	bls.n	800a9d2 <_free_r+0x42>
 800a9dc:	6811      	ldr	r1, [r2, #0]
 800a9de:	1850      	adds	r0, r2, r1
 800a9e0:	42a0      	cmp	r0, r4
 800a9e2:	d10b      	bne.n	800a9fc <_free_r+0x6c>
 800a9e4:	6820      	ldr	r0, [r4, #0]
 800a9e6:	4401      	add	r1, r0
 800a9e8:	1850      	adds	r0, r2, r1
 800a9ea:	4283      	cmp	r3, r0
 800a9ec:	6011      	str	r1, [r2, #0]
 800a9ee:	d1e0      	bne.n	800a9b2 <_free_r+0x22>
 800a9f0:	6818      	ldr	r0, [r3, #0]
 800a9f2:	685b      	ldr	r3, [r3, #4]
 800a9f4:	6053      	str	r3, [r2, #4]
 800a9f6:	4408      	add	r0, r1
 800a9f8:	6010      	str	r0, [r2, #0]
 800a9fa:	e7da      	b.n	800a9b2 <_free_r+0x22>
 800a9fc:	d902      	bls.n	800aa04 <_free_r+0x74>
 800a9fe:	230c      	movs	r3, #12
 800aa00:	602b      	str	r3, [r5, #0]
 800aa02:	e7d6      	b.n	800a9b2 <_free_r+0x22>
 800aa04:	6820      	ldr	r0, [r4, #0]
 800aa06:	1821      	adds	r1, r4, r0
 800aa08:	428b      	cmp	r3, r1
 800aa0a:	bf04      	itt	eq
 800aa0c:	6819      	ldreq	r1, [r3, #0]
 800aa0e:	685b      	ldreq	r3, [r3, #4]
 800aa10:	6063      	str	r3, [r4, #4]
 800aa12:	bf04      	itt	eq
 800aa14:	1809      	addeq	r1, r1, r0
 800aa16:	6021      	streq	r1, [r4, #0]
 800aa18:	6054      	str	r4, [r2, #4]
 800aa1a:	e7ca      	b.n	800a9b2 <_free_r+0x22>
 800aa1c:	bd38      	pop	{r3, r4, r5, pc}
 800aa1e:	bf00      	nop
 800aa20:	20000c5c 	.word	0x20000c5c

0800aa24 <_Balloc>:
 800aa24:	b570      	push	{r4, r5, r6, lr}
 800aa26:	69c6      	ldr	r6, [r0, #28]
 800aa28:	4604      	mov	r4, r0
 800aa2a:	460d      	mov	r5, r1
 800aa2c:	b976      	cbnz	r6, 800aa4c <_Balloc+0x28>
 800aa2e:	2010      	movs	r0, #16
 800aa30:	f7fe fa4c 	bl	8008ecc <malloc>
 800aa34:	4602      	mov	r2, r0
 800aa36:	61e0      	str	r0, [r4, #28]
 800aa38:	b920      	cbnz	r0, 800aa44 <_Balloc+0x20>
 800aa3a:	4b18      	ldr	r3, [pc, #96]	@ (800aa9c <_Balloc+0x78>)
 800aa3c:	4818      	ldr	r0, [pc, #96]	@ (800aaa0 <_Balloc+0x7c>)
 800aa3e:	216b      	movs	r1, #107	@ 0x6b
 800aa40:	f000 fd90 	bl	800b564 <__assert_func>
 800aa44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aa48:	6006      	str	r6, [r0, #0]
 800aa4a:	60c6      	str	r6, [r0, #12]
 800aa4c:	69e6      	ldr	r6, [r4, #28]
 800aa4e:	68f3      	ldr	r3, [r6, #12]
 800aa50:	b183      	cbz	r3, 800aa74 <_Balloc+0x50>
 800aa52:	69e3      	ldr	r3, [r4, #28]
 800aa54:	68db      	ldr	r3, [r3, #12]
 800aa56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aa5a:	b9b8      	cbnz	r0, 800aa8c <_Balloc+0x68>
 800aa5c:	2101      	movs	r1, #1
 800aa5e:	fa01 f605 	lsl.w	r6, r1, r5
 800aa62:	1d72      	adds	r2, r6, #5
 800aa64:	0092      	lsls	r2, r2, #2
 800aa66:	4620      	mov	r0, r4
 800aa68:	f000 fd9a 	bl	800b5a0 <_calloc_r>
 800aa6c:	b160      	cbz	r0, 800aa88 <_Balloc+0x64>
 800aa6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aa72:	e00e      	b.n	800aa92 <_Balloc+0x6e>
 800aa74:	2221      	movs	r2, #33	@ 0x21
 800aa76:	2104      	movs	r1, #4
 800aa78:	4620      	mov	r0, r4
 800aa7a:	f000 fd91 	bl	800b5a0 <_calloc_r>
 800aa7e:	69e3      	ldr	r3, [r4, #28]
 800aa80:	60f0      	str	r0, [r6, #12]
 800aa82:	68db      	ldr	r3, [r3, #12]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d1e4      	bne.n	800aa52 <_Balloc+0x2e>
 800aa88:	2000      	movs	r0, #0
 800aa8a:	bd70      	pop	{r4, r5, r6, pc}
 800aa8c:	6802      	ldr	r2, [r0, #0]
 800aa8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aa92:	2300      	movs	r3, #0
 800aa94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aa98:	e7f7      	b.n	800aa8a <_Balloc+0x66>
 800aa9a:	bf00      	nop
 800aa9c:	0800f4d5 	.word	0x0800f4d5
 800aaa0:	0800f555 	.word	0x0800f555

0800aaa4 <_Bfree>:
 800aaa4:	b570      	push	{r4, r5, r6, lr}
 800aaa6:	69c6      	ldr	r6, [r0, #28]
 800aaa8:	4605      	mov	r5, r0
 800aaaa:	460c      	mov	r4, r1
 800aaac:	b976      	cbnz	r6, 800aacc <_Bfree+0x28>
 800aaae:	2010      	movs	r0, #16
 800aab0:	f7fe fa0c 	bl	8008ecc <malloc>
 800aab4:	4602      	mov	r2, r0
 800aab6:	61e8      	str	r0, [r5, #28]
 800aab8:	b920      	cbnz	r0, 800aac4 <_Bfree+0x20>
 800aaba:	4b09      	ldr	r3, [pc, #36]	@ (800aae0 <_Bfree+0x3c>)
 800aabc:	4809      	ldr	r0, [pc, #36]	@ (800aae4 <_Bfree+0x40>)
 800aabe:	218f      	movs	r1, #143	@ 0x8f
 800aac0:	f000 fd50 	bl	800b564 <__assert_func>
 800aac4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aac8:	6006      	str	r6, [r0, #0]
 800aaca:	60c6      	str	r6, [r0, #12]
 800aacc:	b13c      	cbz	r4, 800aade <_Bfree+0x3a>
 800aace:	69eb      	ldr	r3, [r5, #28]
 800aad0:	6862      	ldr	r2, [r4, #4]
 800aad2:	68db      	ldr	r3, [r3, #12]
 800aad4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aad8:	6021      	str	r1, [r4, #0]
 800aada:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aade:	bd70      	pop	{r4, r5, r6, pc}
 800aae0:	0800f4d5 	.word	0x0800f4d5
 800aae4:	0800f555 	.word	0x0800f555

0800aae8 <__multadd>:
 800aae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaec:	690d      	ldr	r5, [r1, #16]
 800aaee:	4607      	mov	r7, r0
 800aaf0:	460c      	mov	r4, r1
 800aaf2:	461e      	mov	r6, r3
 800aaf4:	f101 0c14 	add.w	ip, r1, #20
 800aaf8:	2000      	movs	r0, #0
 800aafa:	f8dc 3000 	ldr.w	r3, [ip]
 800aafe:	b299      	uxth	r1, r3
 800ab00:	fb02 6101 	mla	r1, r2, r1, r6
 800ab04:	0c1e      	lsrs	r6, r3, #16
 800ab06:	0c0b      	lsrs	r3, r1, #16
 800ab08:	fb02 3306 	mla	r3, r2, r6, r3
 800ab0c:	b289      	uxth	r1, r1
 800ab0e:	3001      	adds	r0, #1
 800ab10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ab14:	4285      	cmp	r5, r0
 800ab16:	f84c 1b04 	str.w	r1, [ip], #4
 800ab1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ab1e:	dcec      	bgt.n	800aafa <__multadd+0x12>
 800ab20:	b30e      	cbz	r6, 800ab66 <__multadd+0x7e>
 800ab22:	68a3      	ldr	r3, [r4, #8]
 800ab24:	42ab      	cmp	r3, r5
 800ab26:	dc19      	bgt.n	800ab5c <__multadd+0x74>
 800ab28:	6861      	ldr	r1, [r4, #4]
 800ab2a:	4638      	mov	r0, r7
 800ab2c:	3101      	adds	r1, #1
 800ab2e:	f7ff ff79 	bl	800aa24 <_Balloc>
 800ab32:	4680      	mov	r8, r0
 800ab34:	b928      	cbnz	r0, 800ab42 <__multadd+0x5a>
 800ab36:	4602      	mov	r2, r0
 800ab38:	4b0c      	ldr	r3, [pc, #48]	@ (800ab6c <__multadd+0x84>)
 800ab3a:	480d      	ldr	r0, [pc, #52]	@ (800ab70 <__multadd+0x88>)
 800ab3c:	21ba      	movs	r1, #186	@ 0xba
 800ab3e:	f000 fd11 	bl	800b564 <__assert_func>
 800ab42:	6922      	ldr	r2, [r4, #16]
 800ab44:	3202      	adds	r2, #2
 800ab46:	f104 010c 	add.w	r1, r4, #12
 800ab4a:	0092      	lsls	r2, r2, #2
 800ab4c:	300c      	adds	r0, #12
 800ab4e:	f7ff f8c2 	bl	8009cd6 <memcpy>
 800ab52:	4621      	mov	r1, r4
 800ab54:	4638      	mov	r0, r7
 800ab56:	f7ff ffa5 	bl	800aaa4 <_Bfree>
 800ab5a:	4644      	mov	r4, r8
 800ab5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ab60:	3501      	adds	r5, #1
 800ab62:	615e      	str	r6, [r3, #20]
 800ab64:	6125      	str	r5, [r4, #16]
 800ab66:	4620      	mov	r0, r4
 800ab68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab6c:	0800f544 	.word	0x0800f544
 800ab70:	0800f555 	.word	0x0800f555

0800ab74 <__hi0bits>:
 800ab74:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ab78:	4603      	mov	r3, r0
 800ab7a:	bf36      	itet	cc
 800ab7c:	0403      	lslcc	r3, r0, #16
 800ab7e:	2000      	movcs	r0, #0
 800ab80:	2010      	movcc	r0, #16
 800ab82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ab86:	bf3c      	itt	cc
 800ab88:	021b      	lslcc	r3, r3, #8
 800ab8a:	3008      	addcc	r0, #8
 800ab8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab90:	bf3c      	itt	cc
 800ab92:	011b      	lslcc	r3, r3, #4
 800ab94:	3004      	addcc	r0, #4
 800ab96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab9a:	bf3c      	itt	cc
 800ab9c:	009b      	lslcc	r3, r3, #2
 800ab9e:	3002      	addcc	r0, #2
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	db05      	blt.n	800abb0 <__hi0bits+0x3c>
 800aba4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800aba8:	f100 0001 	add.w	r0, r0, #1
 800abac:	bf08      	it	eq
 800abae:	2020      	moveq	r0, #32
 800abb0:	4770      	bx	lr

0800abb2 <__lo0bits>:
 800abb2:	6803      	ldr	r3, [r0, #0]
 800abb4:	4602      	mov	r2, r0
 800abb6:	f013 0007 	ands.w	r0, r3, #7
 800abba:	d00b      	beq.n	800abd4 <__lo0bits+0x22>
 800abbc:	07d9      	lsls	r1, r3, #31
 800abbe:	d421      	bmi.n	800ac04 <__lo0bits+0x52>
 800abc0:	0798      	lsls	r0, r3, #30
 800abc2:	bf49      	itett	mi
 800abc4:	085b      	lsrmi	r3, r3, #1
 800abc6:	089b      	lsrpl	r3, r3, #2
 800abc8:	2001      	movmi	r0, #1
 800abca:	6013      	strmi	r3, [r2, #0]
 800abcc:	bf5c      	itt	pl
 800abce:	6013      	strpl	r3, [r2, #0]
 800abd0:	2002      	movpl	r0, #2
 800abd2:	4770      	bx	lr
 800abd4:	b299      	uxth	r1, r3
 800abd6:	b909      	cbnz	r1, 800abdc <__lo0bits+0x2a>
 800abd8:	0c1b      	lsrs	r3, r3, #16
 800abda:	2010      	movs	r0, #16
 800abdc:	b2d9      	uxtb	r1, r3
 800abde:	b909      	cbnz	r1, 800abe4 <__lo0bits+0x32>
 800abe0:	3008      	adds	r0, #8
 800abe2:	0a1b      	lsrs	r3, r3, #8
 800abe4:	0719      	lsls	r1, r3, #28
 800abe6:	bf04      	itt	eq
 800abe8:	091b      	lsreq	r3, r3, #4
 800abea:	3004      	addeq	r0, #4
 800abec:	0799      	lsls	r1, r3, #30
 800abee:	bf04      	itt	eq
 800abf0:	089b      	lsreq	r3, r3, #2
 800abf2:	3002      	addeq	r0, #2
 800abf4:	07d9      	lsls	r1, r3, #31
 800abf6:	d403      	bmi.n	800ac00 <__lo0bits+0x4e>
 800abf8:	085b      	lsrs	r3, r3, #1
 800abfa:	f100 0001 	add.w	r0, r0, #1
 800abfe:	d003      	beq.n	800ac08 <__lo0bits+0x56>
 800ac00:	6013      	str	r3, [r2, #0]
 800ac02:	4770      	bx	lr
 800ac04:	2000      	movs	r0, #0
 800ac06:	4770      	bx	lr
 800ac08:	2020      	movs	r0, #32
 800ac0a:	4770      	bx	lr

0800ac0c <__i2b>:
 800ac0c:	b510      	push	{r4, lr}
 800ac0e:	460c      	mov	r4, r1
 800ac10:	2101      	movs	r1, #1
 800ac12:	f7ff ff07 	bl	800aa24 <_Balloc>
 800ac16:	4602      	mov	r2, r0
 800ac18:	b928      	cbnz	r0, 800ac26 <__i2b+0x1a>
 800ac1a:	4b05      	ldr	r3, [pc, #20]	@ (800ac30 <__i2b+0x24>)
 800ac1c:	4805      	ldr	r0, [pc, #20]	@ (800ac34 <__i2b+0x28>)
 800ac1e:	f240 1145 	movw	r1, #325	@ 0x145
 800ac22:	f000 fc9f 	bl	800b564 <__assert_func>
 800ac26:	2301      	movs	r3, #1
 800ac28:	6144      	str	r4, [r0, #20]
 800ac2a:	6103      	str	r3, [r0, #16]
 800ac2c:	bd10      	pop	{r4, pc}
 800ac2e:	bf00      	nop
 800ac30:	0800f544 	.word	0x0800f544
 800ac34:	0800f555 	.word	0x0800f555

0800ac38 <__multiply>:
 800ac38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac3c:	4614      	mov	r4, r2
 800ac3e:	690a      	ldr	r2, [r1, #16]
 800ac40:	6923      	ldr	r3, [r4, #16]
 800ac42:	429a      	cmp	r2, r3
 800ac44:	bfa8      	it	ge
 800ac46:	4623      	movge	r3, r4
 800ac48:	460f      	mov	r7, r1
 800ac4a:	bfa4      	itt	ge
 800ac4c:	460c      	movge	r4, r1
 800ac4e:	461f      	movge	r7, r3
 800ac50:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ac54:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ac58:	68a3      	ldr	r3, [r4, #8]
 800ac5a:	6861      	ldr	r1, [r4, #4]
 800ac5c:	eb0a 0609 	add.w	r6, sl, r9
 800ac60:	42b3      	cmp	r3, r6
 800ac62:	b085      	sub	sp, #20
 800ac64:	bfb8      	it	lt
 800ac66:	3101      	addlt	r1, #1
 800ac68:	f7ff fedc 	bl	800aa24 <_Balloc>
 800ac6c:	b930      	cbnz	r0, 800ac7c <__multiply+0x44>
 800ac6e:	4602      	mov	r2, r0
 800ac70:	4b44      	ldr	r3, [pc, #272]	@ (800ad84 <__multiply+0x14c>)
 800ac72:	4845      	ldr	r0, [pc, #276]	@ (800ad88 <__multiply+0x150>)
 800ac74:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ac78:	f000 fc74 	bl	800b564 <__assert_func>
 800ac7c:	f100 0514 	add.w	r5, r0, #20
 800ac80:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ac84:	462b      	mov	r3, r5
 800ac86:	2200      	movs	r2, #0
 800ac88:	4543      	cmp	r3, r8
 800ac8a:	d321      	bcc.n	800acd0 <__multiply+0x98>
 800ac8c:	f107 0114 	add.w	r1, r7, #20
 800ac90:	f104 0214 	add.w	r2, r4, #20
 800ac94:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ac98:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ac9c:	9302      	str	r3, [sp, #8]
 800ac9e:	1b13      	subs	r3, r2, r4
 800aca0:	3b15      	subs	r3, #21
 800aca2:	f023 0303 	bic.w	r3, r3, #3
 800aca6:	3304      	adds	r3, #4
 800aca8:	f104 0715 	add.w	r7, r4, #21
 800acac:	42ba      	cmp	r2, r7
 800acae:	bf38      	it	cc
 800acb0:	2304      	movcc	r3, #4
 800acb2:	9301      	str	r3, [sp, #4]
 800acb4:	9b02      	ldr	r3, [sp, #8]
 800acb6:	9103      	str	r1, [sp, #12]
 800acb8:	428b      	cmp	r3, r1
 800acba:	d80c      	bhi.n	800acd6 <__multiply+0x9e>
 800acbc:	2e00      	cmp	r6, #0
 800acbe:	dd03      	ble.n	800acc8 <__multiply+0x90>
 800acc0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d05b      	beq.n	800ad80 <__multiply+0x148>
 800acc8:	6106      	str	r6, [r0, #16]
 800acca:	b005      	add	sp, #20
 800accc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acd0:	f843 2b04 	str.w	r2, [r3], #4
 800acd4:	e7d8      	b.n	800ac88 <__multiply+0x50>
 800acd6:	f8b1 a000 	ldrh.w	sl, [r1]
 800acda:	f1ba 0f00 	cmp.w	sl, #0
 800acde:	d024      	beq.n	800ad2a <__multiply+0xf2>
 800ace0:	f104 0e14 	add.w	lr, r4, #20
 800ace4:	46a9      	mov	r9, r5
 800ace6:	f04f 0c00 	mov.w	ip, #0
 800acea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800acee:	f8d9 3000 	ldr.w	r3, [r9]
 800acf2:	fa1f fb87 	uxth.w	fp, r7
 800acf6:	b29b      	uxth	r3, r3
 800acf8:	fb0a 330b 	mla	r3, sl, fp, r3
 800acfc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ad00:	f8d9 7000 	ldr.w	r7, [r9]
 800ad04:	4463      	add	r3, ip
 800ad06:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ad0a:	fb0a c70b 	mla	r7, sl, fp, ip
 800ad0e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ad12:	b29b      	uxth	r3, r3
 800ad14:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ad18:	4572      	cmp	r2, lr
 800ad1a:	f849 3b04 	str.w	r3, [r9], #4
 800ad1e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ad22:	d8e2      	bhi.n	800acea <__multiply+0xb2>
 800ad24:	9b01      	ldr	r3, [sp, #4]
 800ad26:	f845 c003 	str.w	ip, [r5, r3]
 800ad2a:	9b03      	ldr	r3, [sp, #12]
 800ad2c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ad30:	3104      	adds	r1, #4
 800ad32:	f1b9 0f00 	cmp.w	r9, #0
 800ad36:	d021      	beq.n	800ad7c <__multiply+0x144>
 800ad38:	682b      	ldr	r3, [r5, #0]
 800ad3a:	f104 0c14 	add.w	ip, r4, #20
 800ad3e:	46ae      	mov	lr, r5
 800ad40:	f04f 0a00 	mov.w	sl, #0
 800ad44:	f8bc b000 	ldrh.w	fp, [ip]
 800ad48:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ad4c:	fb09 770b 	mla	r7, r9, fp, r7
 800ad50:	4457      	add	r7, sl
 800ad52:	b29b      	uxth	r3, r3
 800ad54:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ad58:	f84e 3b04 	str.w	r3, [lr], #4
 800ad5c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ad60:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad64:	f8be 3000 	ldrh.w	r3, [lr]
 800ad68:	fb09 330a 	mla	r3, r9, sl, r3
 800ad6c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ad70:	4562      	cmp	r2, ip
 800ad72:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad76:	d8e5      	bhi.n	800ad44 <__multiply+0x10c>
 800ad78:	9f01      	ldr	r7, [sp, #4]
 800ad7a:	51eb      	str	r3, [r5, r7]
 800ad7c:	3504      	adds	r5, #4
 800ad7e:	e799      	b.n	800acb4 <__multiply+0x7c>
 800ad80:	3e01      	subs	r6, #1
 800ad82:	e79b      	b.n	800acbc <__multiply+0x84>
 800ad84:	0800f544 	.word	0x0800f544
 800ad88:	0800f555 	.word	0x0800f555

0800ad8c <__pow5mult>:
 800ad8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad90:	4615      	mov	r5, r2
 800ad92:	f012 0203 	ands.w	r2, r2, #3
 800ad96:	4607      	mov	r7, r0
 800ad98:	460e      	mov	r6, r1
 800ad9a:	d007      	beq.n	800adac <__pow5mult+0x20>
 800ad9c:	4c25      	ldr	r4, [pc, #148]	@ (800ae34 <__pow5mult+0xa8>)
 800ad9e:	3a01      	subs	r2, #1
 800ada0:	2300      	movs	r3, #0
 800ada2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ada6:	f7ff fe9f 	bl	800aae8 <__multadd>
 800adaa:	4606      	mov	r6, r0
 800adac:	10ad      	asrs	r5, r5, #2
 800adae:	d03d      	beq.n	800ae2c <__pow5mult+0xa0>
 800adb0:	69fc      	ldr	r4, [r7, #28]
 800adb2:	b97c      	cbnz	r4, 800add4 <__pow5mult+0x48>
 800adb4:	2010      	movs	r0, #16
 800adb6:	f7fe f889 	bl	8008ecc <malloc>
 800adba:	4602      	mov	r2, r0
 800adbc:	61f8      	str	r0, [r7, #28]
 800adbe:	b928      	cbnz	r0, 800adcc <__pow5mult+0x40>
 800adc0:	4b1d      	ldr	r3, [pc, #116]	@ (800ae38 <__pow5mult+0xac>)
 800adc2:	481e      	ldr	r0, [pc, #120]	@ (800ae3c <__pow5mult+0xb0>)
 800adc4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800adc8:	f000 fbcc 	bl	800b564 <__assert_func>
 800adcc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800add0:	6004      	str	r4, [r0, #0]
 800add2:	60c4      	str	r4, [r0, #12]
 800add4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800add8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800addc:	b94c      	cbnz	r4, 800adf2 <__pow5mult+0x66>
 800adde:	f240 2171 	movw	r1, #625	@ 0x271
 800ade2:	4638      	mov	r0, r7
 800ade4:	f7ff ff12 	bl	800ac0c <__i2b>
 800ade8:	2300      	movs	r3, #0
 800adea:	f8c8 0008 	str.w	r0, [r8, #8]
 800adee:	4604      	mov	r4, r0
 800adf0:	6003      	str	r3, [r0, #0]
 800adf2:	f04f 0900 	mov.w	r9, #0
 800adf6:	07eb      	lsls	r3, r5, #31
 800adf8:	d50a      	bpl.n	800ae10 <__pow5mult+0x84>
 800adfa:	4631      	mov	r1, r6
 800adfc:	4622      	mov	r2, r4
 800adfe:	4638      	mov	r0, r7
 800ae00:	f7ff ff1a 	bl	800ac38 <__multiply>
 800ae04:	4631      	mov	r1, r6
 800ae06:	4680      	mov	r8, r0
 800ae08:	4638      	mov	r0, r7
 800ae0a:	f7ff fe4b 	bl	800aaa4 <_Bfree>
 800ae0e:	4646      	mov	r6, r8
 800ae10:	106d      	asrs	r5, r5, #1
 800ae12:	d00b      	beq.n	800ae2c <__pow5mult+0xa0>
 800ae14:	6820      	ldr	r0, [r4, #0]
 800ae16:	b938      	cbnz	r0, 800ae28 <__pow5mult+0x9c>
 800ae18:	4622      	mov	r2, r4
 800ae1a:	4621      	mov	r1, r4
 800ae1c:	4638      	mov	r0, r7
 800ae1e:	f7ff ff0b 	bl	800ac38 <__multiply>
 800ae22:	6020      	str	r0, [r4, #0]
 800ae24:	f8c0 9000 	str.w	r9, [r0]
 800ae28:	4604      	mov	r4, r0
 800ae2a:	e7e4      	b.n	800adf6 <__pow5mult+0x6a>
 800ae2c:	4630      	mov	r0, r6
 800ae2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae32:	bf00      	nop
 800ae34:	0800f5b0 	.word	0x0800f5b0
 800ae38:	0800f4d5 	.word	0x0800f4d5
 800ae3c:	0800f555 	.word	0x0800f555

0800ae40 <__lshift>:
 800ae40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae44:	460c      	mov	r4, r1
 800ae46:	6849      	ldr	r1, [r1, #4]
 800ae48:	6923      	ldr	r3, [r4, #16]
 800ae4a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ae4e:	68a3      	ldr	r3, [r4, #8]
 800ae50:	4607      	mov	r7, r0
 800ae52:	4691      	mov	r9, r2
 800ae54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ae58:	f108 0601 	add.w	r6, r8, #1
 800ae5c:	42b3      	cmp	r3, r6
 800ae5e:	db0b      	blt.n	800ae78 <__lshift+0x38>
 800ae60:	4638      	mov	r0, r7
 800ae62:	f7ff fddf 	bl	800aa24 <_Balloc>
 800ae66:	4605      	mov	r5, r0
 800ae68:	b948      	cbnz	r0, 800ae7e <__lshift+0x3e>
 800ae6a:	4602      	mov	r2, r0
 800ae6c:	4b28      	ldr	r3, [pc, #160]	@ (800af10 <__lshift+0xd0>)
 800ae6e:	4829      	ldr	r0, [pc, #164]	@ (800af14 <__lshift+0xd4>)
 800ae70:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ae74:	f000 fb76 	bl	800b564 <__assert_func>
 800ae78:	3101      	adds	r1, #1
 800ae7a:	005b      	lsls	r3, r3, #1
 800ae7c:	e7ee      	b.n	800ae5c <__lshift+0x1c>
 800ae7e:	2300      	movs	r3, #0
 800ae80:	f100 0114 	add.w	r1, r0, #20
 800ae84:	f100 0210 	add.w	r2, r0, #16
 800ae88:	4618      	mov	r0, r3
 800ae8a:	4553      	cmp	r3, sl
 800ae8c:	db33      	blt.n	800aef6 <__lshift+0xb6>
 800ae8e:	6920      	ldr	r0, [r4, #16]
 800ae90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ae94:	f104 0314 	add.w	r3, r4, #20
 800ae98:	f019 091f 	ands.w	r9, r9, #31
 800ae9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aea0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aea4:	d02b      	beq.n	800aefe <__lshift+0xbe>
 800aea6:	f1c9 0e20 	rsb	lr, r9, #32
 800aeaa:	468a      	mov	sl, r1
 800aeac:	2200      	movs	r2, #0
 800aeae:	6818      	ldr	r0, [r3, #0]
 800aeb0:	fa00 f009 	lsl.w	r0, r0, r9
 800aeb4:	4310      	orrs	r0, r2
 800aeb6:	f84a 0b04 	str.w	r0, [sl], #4
 800aeba:	f853 2b04 	ldr.w	r2, [r3], #4
 800aebe:	459c      	cmp	ip, r3
 800aec0:	fa22 f20e 	lsr.w	r2, r2, lr
 800aec4:	d8f3      	bhi.n	800aeae <__lshift+0x6e>
 800aec6:	ebac 0304 	sub.w	r3, ip, r4
 800aeca:	3b15      	subs	r3, #21
 800aecc:	f023 0303 	bic.w	r3, r3, #3
 800aed0:	3304      	adds	r3, #4
 800aed2:	f104 0015 	add.w	r0, r4, #21
 800aed6:	4584      	cmp	ip, r0
 800aed8:	bf38      	it	cc
 800aeda:	2304      	movcc	r3, #4
 800aedc:	50ca      	str	r2, [r1, r3]
 800aede:	b10a      	cbz	r2, 800aee4 <__lshift+0xa4>
 800aee0:	f108 0602 	add.w	r6, r8, #2
 800aee4:	3e01      	subs	r6, #1
 800aee6:	4638      	mov	r0, r7
 800aee8:	612e      	str	r6, [r5, #16]
 800aeea:	4621      	mov	r1, r4
 800aeec:	f7ff fdda 	bl	800aaa4 <_Bfree>
 800aef0:	4628      	mov	r0, r5
 800aef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aef6:	f842 0f04 	str.w	r0, [r2, #4]!
 800aefa:	3301      	adds	r3, #1
 800aefc:	e7c5      	b.n	800ae8a <__lshift+0x4a>
 800aefe:	3904      	subs	r1, #4
 800af00:	f853 2b04 	ldr.w	r2, [r3], #4
 800af04:	f841 2f04 	str.w	r2, [r1, #4]!
 800af08:	459c      	cmp	ip, r3
 800af0a:	d8f9      	bhi.n	800af00 <__lshift+0xc0>
 800af0c:	e7ea      	b.n	800aee4 <__lshift+0xa4>
 800af0e:	bf00      	nop
 800af10:	0800f544 	.word	0x0800f544
 800af14:	0800f555 	.word	0x0800f555

0800af18 <__mcmp>:
 800af18:	690a      	ldr	r2, [r1, #16]
 800af1a:	4603      	mov	r3, r0
 800af1c:	6900      	ldr	r0, [r0, #16]
 800af1e:	1a80      	subs	r0, r0, r2
 800af20:	b530      	push	{r4, r5, lr}
 800af22:	d10e      	bne.n	800af42 <__mcmp+0x2a>
 800af24:	3314      	adds	r3, #20
 800af26:	3114      	adds	r1, #20
 800af28:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800af2c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800af30:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800af34:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800af38:	4295      	cmp	r5, r2
 800af3a:	d003      	beq.n	800af44 <__mcmp+0x2c>
 800af3c:	d205      	bcs.n	800af4a <__mcmp+0x32>
 800af3e:	f04f 30ff 	mov.w	r0, #4294967295
 800af42:	bd30      	pop	{r4, r5, pc}
 800af44:	42a3      	cmp	r3, r4
 800af46:	d3f3      	bcc.n	800af30 <__mcmp+0x18>
 800af48:	e7fb      	b.n	800af42 <__mcmp+0x2a>
 800af4a:	2001      	movs	r0, #1
 800af4c:	e7f9      	b.n	800af42 <__mcmp+0x2a>
	...

0800af50 <__mdiff>:
 800af50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af54:	4689      	mov	r9, r1
 800af56:	4606      	mov	r6, r0
 800af58:	4611      	mov	r1, r2
 800af5a:	4648      	mov	r0, r9
 800af5c:	4614      	mov	r4, r2
 800af5e:	f7ff ffdb 	bl	800af18 <__mcmp>
 800af62:	1e05      	subs	r5, r0, #0
 800af64:	d112      	bne.n	800af8c <__mdiff+0x3c>
 800af66:	4629      	mov	r1, r5
 800af68:	4630      	mov	r0, r6
 800af6a:	f7ff fd5b 	bl	800aa24 <_Balloc>
 800af6e:	4602      	mov	r2, r0
 800af70:	b928      	cbnz	r0, 800af7e <__mdiff+0x2e>
 800af72:	4b3f      	ldr	r3, [pc, #252]	@ (800b070 <__mdiff+0x120>)
 800af74:	f240 2137 	movw	r1, #567	@ 0x237
 800af78:	483e      	ldr	r0, [pc, #248]	@ (800b074 <__mdiff+0x124>)
 800af7a:	f000 faf3 	bl	800b564 <__assert_func>
 800af7e:	2301      	movs	r3, #1
 800af80:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800af84:	4610      	mov	r0, r2
 800af86:	b003      	add	sp, #12
 800af88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af8c:	bfbc      	itt	lt
 800af8e:	464b      	movlt	r3, r9
 800af90:	46a1      	movlt	r9, r4
 800af92:	4630      	mov	r0, r6
 800af94:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800af98:	bfba      	itte	lt
 800af9a:	461c      	movlt	r4, r3
 800af9c:	2501      	movlt	r5, #1
 800af9e:	2500      	movge	r5, #0
 800afa0:	f7ff fd40 	bl	800aa24 <_Balloc>
 800afa4:	4602      	mov	r2, r0
 800afa6:	b918      	cbnz	r0, 800afb0 <__mdiff+0x60>
 800afa8:	4b31      	ldr	r3, [pc, #196]	@ (800b070 <__mdiff+0x120>)
 800afaa:	f240 2145 	movw	r1, #581	@ 0x245
 800afae:	e7e3      	b.n	800af78 <__mdiff+0x28>
 800afb0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800afb4:	6926      	ldr	r6, [r4, #16]
 800afb6:	60c5      	str	r5, [r0, #12]
 800afb8:	f109 0310 	add.w	r3, r9, #16
 800afbc:	f109 0514 	add.w	r5, r9, #20
 800afc0:	f104 0e14 	add.w	lr, r4, #20
 800afc4:	f100 0b14 	add.w	fp, r0, #20
 800afc8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800afcc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800afd0:	9301      	str	r3, [sp, #4]
 800afd2:	46d9      	mov	r9, fp
 800afd4:	f04f 0c00 	mov.w	ip, #0
 800afd8:	9b01      	ldr	r3, [sp, #4]
 800afda:	f85e 0b04 	ldr.w	r0, [lr], #4
 800afde:	f853 af04 	ldr.w	sl, [r3, #4]!
 800afe2:	9301      	str	r3, [sp, #4]
 800afe4:	fa1f f38a 	uxth.w	r3, sl
 800afe8:	4619      	mov	r1, r3
 800afea:	b283      	uxth	r3, r0
 800afec:	1acb      	subs	r3, r1, r3
 800afee:	0c00      	lsrs	r0, r0, #16
 800aff0:	4463      	add	r3, ip
 800aff2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800aff6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800affa:	b29b      	uxth	r3, r3
 800affc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b000:	4576      	cmp	r6, lr
 800b002:	f849 3b04 	str.w	r3, [r9], #4
 800b006:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b00a:	d8e5      	bhi.n	800afd8 <__mdiff+0x88>
 800b00c:	1b33      	subs	r3, r6, r4
 800b00e:	3b15      	subs	r3, #21
 800b010:	f023 0303 	bic.w	r3, r3, #3
 800b014:	3415      	adds	r4, #21
 800b016:	3304      	adds	r3, #4
 800b018:	42a6      	cmp	r6, r4
 800b01a:	bf38      	it	cc
 800b01c:	2304      	movcc	r3, #4
 800b01e:	441d      	add	r5, r3
 800b020:	445b      	add	r3, fp
 800b022:	461e      	mov	r6, r3
 800b024:	462c      	mov	r4, r5
 800b026:	4544      	cmp	r4, r8
 800b028:	d30e      	bcc.n	800b048 <__mdiff+0xf8>
 800b02a:	f108 0103 	add.w	r1, r8, #3
 800b02e:	1b49      	subs	r1, r1, r5
 800b030:	f021 0103 	bic.w	r1, r1, #3
 800b034:	3d03      	subs	r5, #3
 800b036:	45a8      	cmp	r8, r5
 800b038:	bf38      	it	cc
 800b03a:	2100      	movcc	r1, #0
 800b03c:	440b      	add	r3, r1
 800b03e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b042:	b191      	cbz	r1, 800b06a <__mdiff+0x11a>
 800b044:	6117      	str	r7, [r2, #16]
 800b046:	e79d      	b.n	800af84 <__mdiff+0x34>
 800b048:	f854 1b04 	ldr.w	r1, [r4], #4
 800b04c:	46e6      	mov	lr, ip
 800b04e:	0c08      	lsrs	r0, r1, #16
 800b050:	fa1c fc81 	uxtah	ip, ip, r1
 800b054:	4471      	add	r1, lr
 800b056:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b05a:	b289      	uxth	r1, r1
 800b05c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b060:	f846 1b04 	str.w	r1, [r6], #4
 800b064:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b068:	e7dd      	b.n	800b026 <__mdiff+0xd6>
 800b06a:	3f01      	subs	r7, #1
 800b06c:	e7e7      	b.n	800b03e <__mdiff+0xee>
 800b06e:	bf00      	nop
 800b070:	0800f544 	.word	0x0800f544
 800b074:	0800f555 	.word	0x0800f555

0800b078 <__d2b>:
 800b078:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b07c:	460f      	mov	r7, r1
 800b07e:	2101      	movs	r1, #1
 800b080:	ec59 8b10 	vmov	r8, r9, d0
 800b084:	4616      	mov	r6, r2
 800b086:	f7ff fccd 	bl	800aa24 <_Balloc>
 800b08a:	4604      	mov	r4, r0
 800b08c:	b930      	cbnz	r0, 800b09c <__d2b+0x24>
 800b08e:	4602      	mov	r2, r0
 800b090:	4b23      	ldr	r3, [pc, #140]	@ (800b120 <__d2b+0xa8>)
 800b092:	4824      	ldr	r0, [pc, #144]	@ (800b124 <__d2b+0xac>)
 800b094:	f240 310f 	movw	r1, #783	@ 0x30f
 800b098:	f000 fa64 	bl	800b564 <__assert_func>
 800b09c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b0a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b0a4:	b10d      	cbz	r5, 800b0aa <__d2b+0x32>
 800b0a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b0aa:	9301      	str	r3, [sp, #4]
 800b0ac:	f1b8 0300 	subs.w	r3, r8, #0
 800b0b0:	d023      	beq.n	800b0fa <__d2b+0x82>
 800b0b2:	4668      	mov	r0, sp
 800b0b4:	9300      	str	r3, [sp, #0]
 800b0b6:	f7ff fd7c 	bl	800abb2 <__lo0bits>
 800b0ba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b0be:	b1d0      	cbz	r0, 800b0f6 <__d2b+0x7e>
 800b0c0:	f1c0 0320 	rsb	r3, r0, #32
 800b0c4:	fa02 f303 	lsl.w	r3, r2, r3
 800b0c8:	430b      	orrs	r3, r1
 800b0ca:	40c2      	lsrs	r2, r0
 800b0cc:	6163      	str	r3, [r4, #20]
 800b0ce:	9201      	str	r2, [sp, #4]
 800b0d0:	9b01      	ldr	r3, [sp, #4]
 800b0d2:	61a3      	str	r3, [r4, #24]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	bf0c      	ite	eq
 800b0d8:	2201      	moveq	r2, #1
 800b0da:	2202      	movne	r2, #2
 800b0dc:	6122      	str	r2, [r4, #16]
 800b0de:	b1a5      	cbz	r5, 800b10a <__d2b+0x92>
 800b0e0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b0e4:	4405      	add	r5, r0
 800b0e6:	603d      	str	r5, [r7, #0]
 800b0e8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b0ec:	6030      	str	r0, [r6, #0]
 800b0ee:	4620      	mov	r0, r4
 800b0f0:	b003      	add	sp, #12
 800b0f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b0f6:	6161      	str	r1, [r4, #20]
 800b0f8:	e7ea      	b.n	800b0d0 <__d2b+0x58>
 800b0fa:	a801      	add	r0, sp, #4
 800b0fc:	f7ff fd59 	bl	800abb2 <__lo0bits>
 800b100:	9b01      	ldr	r3, [sp, #4]
 800b102:	6163      	str	r3, [r4, #20]
 800b104:	3020      	adds	r0, #32
 800b106:	2201      	movs	r2, #1
 800b108:	e7e8      	b.n	800b0dc <__d2b+0x64>
 800b10a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b10e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b112:	6038      	str	r0, [r7, #0]
 800b114:	6918      	ldr	r0, [r3, #16]
 800b116:	f7ff fd2d 	bl	800ab74 <__hi0bits>
 800b11a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b11e:	e7e5      	b.n	800b0ec <__d2b+0x74>
 800b120:	0800f544 	.word	0x0800f544
 800b124:	0800f555 	.word	0x0800f555

0800b128 <__ssputs_r>:
 800b128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b12c:	688e      	ldr	r6, [r1, #8]
 800b12e:	461f      	mov	r7, r3
 800b130:	42be      	cmp	r6, r7
 800b132:	680b      	ldr	r3, [r1, #0]
 800b134:	4682      	mov	sl, r0
 800b136:	460c      	mov	r4, r1
 800b138:	4690      	mov	r8, r2
 800b13a:	d82d      	bhi.n	800b198 <__ssputs_r+0x70>
 800b13c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b140:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b144:	d026      	beq.n	800b194 <__ssputs_r+0x6c>
 800b146:	6965      	ldr	r5, [r4, #20]
 800b148:	6909      	ldr	r1, [r1, #16]
 800b14a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b14e:	eba3 0901 	sub.w	r9, r3, r1
 800b152:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b156:	1c7b      	adds	r3, r7, #1
 800b158:	444b      	add	r3, r9
 800b15a:	106d      	asrs	r5, r5, #1
 800b15c:	429d      	cmp	r5, r3
 800b15e:	bf38      	it	cc
 800b160:	461d      	movcc	r5, r3
 800b162:	0553      	lsls	r3, r2, #21
 800b164:	d527      	bpl.n	800b1b6 <__ssputs_r+0x8e>
 800b166:	4629      	mov	r1, r5
 800b168:	f7fd feda 	bl	8008f20 <_malloc_r>
 800b16c:	4606      	mov	r6, r0
 800b16e:	b360      	cbz	r0, 800b1ca <__ssputs_r+0xa2>
 800b170:	6921      	ldr	r1, [r4, #16]
 800b172:	464a      	mov	r2, r9
 800b174:	f7fe fdaf 	bl	8009cd6 <memcpy>
 800b178:	89a3      	ldrh	r3, [r4, #12]
 800b17a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b17e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b182:	81a3      	strh	r3, [r4, #12]
 800b184:	6126      	str	r6, [r4, #16]
 800b186:	6165      	str	r5, [r4, #20]
 800b188:	444e      	add	r6, r9
 800b18a:	eba5 0509 	sub.w	r5, r5, r9
 800b18e:	6026      	str	r6, [r4, #0]
 800b190:	60a5      	str	r5, [r4, #8]
 800b192:	463e      	mov	r6, r7
 800b194:	42be      	cmp	r6, r7
 800b196:	d900      	bls.n	800b19a <__ssputs_r+0x72>
 800b198:	463e      	mov	r6, r7
 800b19a:	6820      	ldr	r0, [r4, #0]
 800b19c:	4632      	mov	r2, r6
 800b19e:	4641      	mov	r1, r8
 800b1a0:	f000 f9c6 	bl	800b530 <memmove>
 800b1a4:	68a3      	ldr	r3, [r4, #8]
 800b1a6:	1b9b      	subs	r3, r3, r6
 800b1a8:	60a3      	str	r3, [r4, #8]
 800b1aa:	6823      	ldr	r3, [r4, #0]
 800b1ac:	4433      	add	r3, r6
 800b1ae:	6023      	str	r3, [r4, #0]
 800b1b0:	2000      	movs	r0, #0
 800b1b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1b6:	462a      	mov	r2, r5
 800b1b8:	f000 fa18 	bl	800b5ec <_realloc_r>
 800b1bc:	4606      	mov	r6, r0
 800b1be:	2800      	cmp	r0, #0
 800b1c0:	d1e0      	bne.n	800b184 <__ssputs_r+0x5c>
 800b1c2:	6921      	ldr	r1, [r4, #16]
 800b1c4:	4650      	mov	r0, sl
 800b1c6:	f7ff fbe3 	bl	800a990 <_free_r>
 800b1ca:	230c      	movs	r3, #12
 800b1cc:	f8ca 3000 	str.w	r3, [sl]
 800b1d0:	89a3      	ldrh	r3, [r4, #12]
 800b1d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1d6:	81a3      	strh	r3, [r4, #12]
 800b1d8:	f04f 30ff 	mov.w	r0, #4294967295
 800b1dc:	e7e9      	b.n	800b1b2 <__ssputs_r+0x8a>
	...

0800b1e0 <_svfiprintf_r>:
 800b1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1e4:	4698      	mov	r8, r3
 800b1e6:	898b      	ldrh	r3, [r1, #12]
 800b1e8:	061b      	lsls	r3, r3, #24
 800b1ea:	b09d      	sub	sp, #116	@ 0x74
 800b1ec:	4607      	mov	r7, r0
 800b1ee:	460d      	mov	r5, r1
 800b1f0:	4614      	mov	r4, r2
 800b1f2:	d510      	bpl.n	800b216 <_svfiprintf_r+0x36>
 800b1f4:	690b      	ldr	r3, [r1, #16]
 800b1f6:	b973      	cbnz	r3, 800b216 <_svfiprintf_r+0x36>
 800b1f8:	2140      	movs	r1, #64	@ 0x40
 800b1fa:	f7fd fe91 	bl	8008f20 <_malloc_r>
 800b1fe:	6028      	str	r0, [r5, #0]
 800b200:	6128      	str	r0, [r5, #16]
 800b202:	b930      	cbnz	r0, 800b212 <_svfiprintf_r+0x32>
 800b204:	230c      	movs	r3, #12
 800b206:	603b      	str	r3, [r7, #0]
 800b208:	f04f 30ff 	mov.w	r0, #4294967295
 800b20c:	b01d      	add	sp, #116	@ 0x74
 800b20e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b212:	2340      	movs	r3, #64	@ 0x40
 800b214:	616b      	str	r3, [r5, #20]
 800b216:	2300      	movs	r3, #0
 800b218:	9309      	str	r3, [sp, #36]	@ 0x24
 800b21a:	2320      	movs	r3, #32
 800b21c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b220:	f8cd 800c 	str.w	r8, [sp, #12]
 800b224:	2330      	movs	r3, #48	@ 0x30
 800b226:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b3c4 <_svfiprintf_r+0x1e4>
 800b22a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b22e:	f04f 0901 	mov.w	r9, #1
 800b232:	4623      	mov	r3, r4
 800b234:	469a      	mov	sl, r3
 800b236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b23a:	b10a      	cbz	r2, 800b240 <_svfiprintf_r+0x60>
 800b23c:	2a25      	cmp	r2, #37	@ 0x25
 800b23e:	d1f9      	bne.n	800b234 <_svfiprintf_r+0x54>
 800b240:	ebba 0b04 	subs.w	fp, sl, r4
 800b244:	d00b      	beq.n	800b25e <_svfiprintf_r+0x7e>
 800b246:	465b      	mov	r3, fp
 800b248:	4622      	mov	r2, r4
 800b24a:	4629      	mov	r1, r5
 800b24c:	4638      	mov	r0, r7
 800b24e:	f7ff ff6b 	bl	800b128 <__ssputs_r>
 800b252:	3001      	adds	r0, #1
 800b254:	f000 80a7 	beq.w	800b3a6 <_svfiprintf_r+0x1c6>
 800b258:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b25a:	445a      	add	r2, fp
 800b25c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b25e:	f89a 3000 	ldrb.w	r3, [sl]
 800b262:	2b00      	cmp	r3, #0
 800b264:	f000 809f 	beq.w	800b3a6 <_svfiprintf_r+0x1c6>
 800b268:	2300      	movs	r3, #0
 800b26a:	f04f 32ff 	mov.w	r2, #4294967295
 800b26e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b272:	f10a 0a01 	add.w	sl, sl, #1
 800b276:	9304      	str	r3, [sp, #16]
 800b278:	9307      	str	r3, [sp, #28]
 800b27a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b27e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b280:	4654      	mov	r4, sl
 800b282:	2205      	movs	r2, #5
 800b284:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b288:	484e      	ldr	r0, [pc, #312]	@ (800b3c4 <_svfiprintf_r+0x1e4>)
 800b28a:	f7f4 ffb1 	bl	80001f0 <memchr>
 800b28e:	9a04      	ldr	r2, [sp, #16]
 800b290:	b9d8      	cbnz	r0, 800b2ca <_svfiprintf_r+0xea>
 800b292:	06d0      	lsls	r0, r2, #27
 800b294:	bf44      	itt	mi
 800b296:	2320      	movmi	r3, #32
 800b298:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b29c:	0711      	lsls	r1, r2, #28
 800b29e:	bf44      	itt	mi
 800b2a0:	232b      	movmi	r3, #43	@ 0x2b
 800b2a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2a6:	f89a 3000 	ldrb.w	r3, [sl]
 800b2aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2ac:	d015      	beq.n	800b2da <_svfiprintf_r+0xfa>
 800b2ae:	9a07      	ldr	r2, [sp, #28]
 800b2b0:	4654      	mov	r4, sl
 800b2b2:	2000      	movs	r0, #0
 800b2b4:	f04f 0c0a 	mov.w	ip, #10
 800b2b8:	4621      	mov	r1, r4
 800b2ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2be:	3b30      	subs	r3, #48	@ 0x30
 800b2c0:	2b09      	cmp	r3, #9
 800b2c2:	d94b      	bls.n	800b35c <_svfiprintf_r+0x17c>
 800b2c4:	b1b0      	cbz	r0, 800b2f4 <_svfiprintf_r+0x114>
 800b2c6:	9207      	str	r2, [sp, #28]
 800b2c8:	e014      	b.n	800b2f4 <_svfiprintf_r+0x114>
 800b2ca:	eba0 0308 	sub.w	r3, r0, r8
 800b2ce:	fa09 f303 	lsl.w	r3, r9, r3
 800b2d2:	4313      	orrs	r3, r2
 800b2d4:	9304      	str	r3, [sp, #16]
 800b2d6:	46a2      	mov	sl, r4
 800b2d8:	e7d2      	b.n	800b280 <_svfiprintf_r+0xa0>
 800b2da:	9b03      	ldr	r3, [sp, #12]
 800b2dc:	1d19      	adds	r1, r3, #4
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	9103      	str	r1, [sp, #12]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	bfbb      	ittet	lt
 800b2e6:	425b      	neglt	r3, r3
 800b2e8:	f042 0202 	orrlt.w	r2, r2, #2
 800b2ec:	9307      	strge	r3, [sp, #28]
 800b2ee:	9307      	strlt	r3, [sp, #28]
 800b2f0:	bfb8      	it	lt
 800b2f2:	9204      	strlt	r2, [sp, #16]
 800b2f4:	7823      	ldrb	r3, [r4, #0]
 800b2f6:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2f8:	d10a      	bne.n	800b310 <_svfiprintf_r+0x130>
 800b2fa:	7863      	ldrb	r3, [r4, #1]
 800b2fc:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2fe:	d132      	bne.n	800b366 <_svfiprintf_r+0x186>
 800b300:	9b03      	ldr	r3, [sp, #12]
 800b302:	1d1a      	adds	r2, r3, #4
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	9203      	str	r2, [sp, #12]
 800b308:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b30c:	3402      	adds	r4, #2
 800b30e:	9305      	str	r3, [sp, #20]
 800b310:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b3d4 <_svfiprintf_r+0x1f4>
 800b314:	7821      	ldrb	r1, [r4, #0]
 800b316:	2203      	movs	r2, #3
 800b318:	4650      	mov	r0, sl
 800b31a:	f7f4 ff69 	bl	80001f0 <memchr>
 800b31e:	b138      	cbz	r0, 800b330 <_svfiprintf_r+0x150>
 800b320:	9b04      	ldr	r3, [sp, #16]
 800b322:	eba0 000a 	sub.w	r0, r0, sl
 800b326:	2240      	movs	r2, #64	@ 0x40
 800b328:	4082      	lsls	r2, r0
 800b32a:	4313      	orrs	r3, r2
 800b32c:	3401      	adds	r4, #1
 800b32e:	9304      	str	r3, [sp, #16]
 800b330:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b334:	4824      	ldr	r0, [pc, #144]	@ (800b3c8 <_svfiprintf_r+0x1e8>)
 800b336:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b33a:	2206      	movs	r2, #6
 800b33c:	f7f4 ff58 	bl	80001f0 <memchr>
 800b340:	2800      	cmp	r0, #0
 800b342:	d036      	beq.n	800b3b2 <_svfiprintf_r+0x1d2>
 800b344:	4b21      	ldr	r3, [pc, #132]	@ (800b3cc <_svfiprintf_r+0x1ec>)
 800b346:	bb1b      	cbnz	r3, 800b390 <_svfiprintf_r+0x1b0>
 800b348:	9b03      	ldr	r3, [sp, #12]
 800b34a:	3307      	adds	r3, #7
 800b34c:	f023 0307 	bic.w	r3, r3, #7
 800b350:	3308      	adds	r3, #8
 800b352:	9303      	str	r3, [sp, #12]
 800b354:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b356:	4433      	add	r3, r6
 800b358:	9309      	str	r3, [sp, #36]	@ 0x24
 800b35a:	e76a      	b.n	800b232 <_svfiprintf_r+0x52>
 800b35c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b360:	460c      	mov	r4, r1
 800b362:	2001      	movs	r0, #1
 800b364:	e7a8      	b.n	800b2b8 <_svfiprintf_r+0xd8>
 800b366:	2300      	movs	r3, #0
 800b368:	3401      	adds	r4, #1
 800b36a:	9305      	str	r3, [sp, #20]
 800b36c:	4619      	mov	r1, r3
 800b36e:	f04f 0c0a 	mov.w	ip, #10
 800b372:	4620      	mov	r0, r4
 800b374:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b378:	3a30      	subs	r2, #48	@ 0x30
 800b37a:	2a09      	cmp	r2, #9
 800b37c:	d903      	bls.n	800b386 <_svfiprintf_r+0x1a6>
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d0c6      	beq.n	800b310 <_svfiprintf_r+0x130>
 800b382:	9105      	str	r1, [sp, #20]
 800b384:	e7c4      	b.n	800b310 <_svfiprintf_r+0x130>
 800b386:	fb0c 2101 	mla	r1, ip, r1, r2
 800b38a:	4604      	mov	r4, r0
 800b38c:	2301      	movs	r3, #1
 800b38e:	e7f0      	b.n	800b372 <_svfiprintf_r+0x192>
 800b390:	ab03      	add	r3, sp, #12
 800b392:	9300      	str	r3, [sp, #0]
 800b394:	462a      	mov	r2, r5
 800b396:	4b0e      	ldr	r3, [pc, #56]	@ (800b3d0 <_svfiprintf_r+0x1f0>)
 800b398:	a904      	add	r1, sp, #16
 800b39a:	4638      	mov	r0, r7
 800b39c:	f7fd feec 	bl	8009178 <_printf_float>
 800b3a0:	1c42      	adds	r2, r0, #1
 800b3a2:	4606      	mov	r6, r0
 800b3a4:	d1d6      	bne.n	800b354 <_svfiprintf_r+0x174>
 800b3a6:	89ab      	ldrh	r3, [r5, #12]
 800b3a8:	065b      	lsls	r3, r3, #25
 800b3aa:	f53f af2d 	bmi.w	800b208 <_svfiprintf_r+0x28>
 800b3ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b3b0:	e72c      	b.n	800b20c <_svfiprintf_r+0x2c>
 800b3b2:	ab03      	add	r3, sp, #12
 800b3b4:	9300      	str	r3, [sp, #0]
 800b3b6:	462a      	mov	r2, r5
 800b3b8:	4b05      	ldr	r3, [pc, #20]	@ (800b3d0 <_svfiprintf_r+0x1f0>)
 800b3ba:	a904      	add	r1, sp, #16
 800b3bc:	4638      	mov	r0, r7
 800b3be:	f7fe f973 	bl	80096a8 <_printf_i>
 800b3c2:	e7ed      	b.n	800b3a0 <_svfiprintf_r+0x1c0>
 800b3c4:	0800f6b0 	.word	0x0800f6b0
 800b3c8:	0800f6ba 	.word	0x0800f6ba
 800b3cc:	08009179 	.word	0x08009179
 800b3d0:	0800b129 	.word	0x0800b129
 800b3d4:	0800f6b6 	.word	0x0800f6b6

0800b3d8 <__sflush_r>:
 800b3d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b3dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3e0:	0716      	lsls	r6, r2, #28
 800b3e2:	4605      	mov	r5, r0
 800b3e4:	460c      	mov	r4, r1
 800b3e6:	d454      	bmi.n	800b492 <__sflush_r+0xba>
 800b3e8:	684b      	ldr	r3, [r1, #4]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	dc02      	bgt.n	800b3f4 <__sflush_r+0x1c>
 800b3ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	dd48      	ble.n	800b486 <__sflush_r+0xae>
 800b3f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b3f6:	2e00      	cmp	r6, #0
 800b3f8:	d045      	beq.n	800b486 <__sflush_r+0xae>
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b400:	682f      	ldr	r7, [r5, #0]
 800b402:	6a21      	ldr	r1, [r4, #32]
 800b404:	602b      	str	r3, [r5, #0]
 800b406:	d030      	beq.n	800b46a <__sflush_r+0x92>
 800b408:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b40a:	89a3      	ldrh	r3, [r4, #12]
 800b40c:	0759      	lsls	r1, r3, #29
 800b40e:	d505      	bpl.n	800b41c <__sflush_r+0x44>
 800b410:	6863      	ldr	r3, [r4, #4]
 800b412:	1ad2      	subs	r2, r2, r3
 800b414:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b416:	b10b      	cbz	r3, 800b41c <__sflush_r+0x44>
 800b418:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b41a:	1ad2      	subs	r2, r2, r3
 800b41c:	2300      	movs	r3, #0
 800b41e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b420:	6a21      	ldr	r1, [r4, #32]
 800b422:	4628      	mov	r0, r5
 800b424:	47b0      	blx	r6
 800b426:	1c43      	adds	r3, r0, #1
 800b428:	89a3      	ldrh	r3, [r4, #12]
 800b42a:	d106      	bne.n	800b43a <__sflush_r+0x62>
 800b42c:	6829      	ldr	r1, [r5, #0]
 800b42e:	291d      	cmp	r1, #29
 800b430:	d82b      	bhi.n	800b48a <__sflush_r+0xb2>
 800b432:	4a2a      	ldr	r2, [pc, #168]	@ (800b4dc <__sflush_r+0x104>)
 800b434:	410a      	asrs	r2, r1
 800b436:	07d6      	lsls	r6, r2, #31
 800b438:	d427      	bmi.n	800b48a <__sflush_r+0xb2>
 800b43a:	2200      	movs	r2, #0
 800b43c:	6062      	str	r2, [r4, #4]
 800b43e:	04d9      	lsls	r1, r3, #19
 800b440:	6922      	ldr	r2, [r4, #16]
 800b442:	6022      	str	r2, [r4, #0]
 800b444:	d504      	bpl.n	800b450 <__sflush_r+0x78>
 800b446:	1c42      	adds	r2, r0, #1
 800b448:	d101      	bne.n	800b44e <__sflush_r+0x76>
 800b44a:	682b      	ldr	r3, [r5, #0]
 800b44c:	b903      	cbnz	r3, 800b450 <__sflush_r+0x78>
 800b44e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b450:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b452:	602f      	str	r7, [r5, #0]
 800b454:	b1b9      	cbz	r1, 800b486 <__sflush_r+0xae>
 800b456:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b45a:	4299      	cmp	r1, r3
 800b45c:	d002      	beq.n	800b464 <__sflush_r+0x8c>
 800b45e:	4628      	mov	r0, r5
 800b460:	f7ff fa96 	bl	800a990 <_free_r>
 800b464:	2300      	movs	r3, #0
 800b466:	6363      	str	r3, [r4, #52]	@ 0x34
 800b468:	e00d      	b.n	800b486 <__sflush_r+0xae>
 800b46a:	2301      	movs	r3, #1
 800b46c:	4628      	mov	r0, r5
 800b46e:	47b0      	blx	r6
 800b470:	4602      	mov	r2, r0
 800b472:	1c50      	adds	r0, r2, #1
 800b474:	d1c9      	bne.n	800b40a <__sflush_r+0x32>
 800b476:	682b      	ldr	r3, [r5, #0]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d0c6      	beq.n	800b40a <__sflush_r+0x32>
 800b47c:	2b1d      	cmp	r3, #29
 800b47e:	d001      	beq.n	800b484 <__sflush_r+0xac>
 800b480:	2b16      	cmp	r3, #22
 800b482:	d11e      	bne.n	800b4c2 <__sflush_r+0xea>
 800b484:	602f      	str	r7, [r5, #0]
 800b486:	2000      	movs	r0, #0
 800b488:	e022      	b.n	800b4d0 <__sflush_r+0xf8>
 800b48a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b48e:	b21b      	sxth	r3, r3
 800b490:	e01b      	b.n	800b4ca <__sflush_r+0xf2>
 800b492:	690f      	ldr	r7, [r1, #16]
 800b494:	2f00      	cmp	r7, #0
 800b496:	d0f6      	beq.n	800b486 <__sflush_r+0xae>
 800b498:	0793      	lsls	r3, r2, #30
 800b49a:	680e      	ldr	r6, [r1, #0]
 800b49c:	bf08      	it	eq
 800b49e:	694b      	ldreq	r3, [r1, #20]
 800b4a0:	600f      	str	r7, [r1, #0]
 800b4a2:	bf18      	it	ne
 800b4a4:	2300      	movne	r3, #0
 800b4a6:	eba6 0807 	sub.w	r8, r6, r7
 800b4aa:	608b      	str	r3, [r1, #8]
 800b4ac:	f1b8 0f00 	cmp.w	r8, #0
 800b4b0:	dde9      	ble.n	800b486 <__sflush_r+0xae>
 800b4b2:	6a21      	ldr	r1, [r4, #32]
 800b4b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b4b6:	4643      	mov	r3, r8
 800b4b8:	463a      	mov	r2, r7
 800b4ba:	4628      	mov	r0, r5
 800b4bc:	47b0      	blx	r6
 800b4be:	2800      	cmp	r0, #0
 800b4c0:	dc08      	bgt.n	800b4d4 <__sflush_r+0xfc>
 800b4c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4ca:	81a3      	strh	r3, [r4, #12]
 800b4cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b4d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4d4:	4407      	add	r7, r0
 800b4d6:	eba8 0800 	sub.w	r8, r8, r0
 800b4da:	e7e7      	b.n	800b4ac <__sflush_r+0xd4>
 800b4dc:	dfbffffe 	.word	0xdfbffffe

0800b4e0 <_fflush_r>:
 800b4e0:	b538      	push	{r3, r4, r5, lr}
 800b4e2:	690b      	ldr	r3, [r1, #16]
 800b4e4:	4605      	mov	r5, r0
 800b4e6:	460c      	mov	r4, r1
 800b4e8:	b913      	cbnz	r3, 800b4f0 <_fflush_r+0x10>
 800b4ea:	2500      	movs	r5, #0
 800b4ec:	4628      	mov	r0, r5
 800b4ee:	bd38      	pop	{r3, r4, r5, pc}
 800b4f0:	b118      	cbz	r0, 800b4fa <_fflush_r+0x1a>
 800b4f2:	6a03      	ldr	r3, [r0, #32]
 800b4f4:	b90b      	cbnz	r3, 800b4fa <_fflush_r+0x1a>
 800b4f6:	f7fe fa83 	bl	8009a00 <__sinit>
 800b4fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d0f3      	beq.n	800b4ea <_fflush_r+0xa>
 800b502:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b504:	07d0      	lsls	r0, r2, #31
 800b506:	d404      	bmi.n	800b512 <_fflush_r+0x32>
 800b508:	0599      	lsls	r1, r3, #22
 800b50a:	d402      	bmi.n	800b512 <_fflush_r+0x32>
 800b50c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b50e:	f7fe fbe0 	bl	8009cd2 <__retarget_lock_acquire_recursive>
 800b512:	4628      	mov	r0, r5
 800b514:	4621      	mov	r1, r4
 800b516:	f7ff ff5f 	bl	800b3d8 <__sflush_r>
 800b51a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b51c:	07da      	lsls	r2, r3, #31
 800b51e:	4605      	mov	r5, r0
 800b520:	d4e4      	bmi.n	800b4ec <_fflush_r+0xc>
 800b522:	89a3      	ldrh	r3, [r4, #12]
 800b524:	059b      	lsls	r3, r3, #22
 800b526:	d4e1      	bmi.n	800b4ec <_fflush_r+0xc>
 800b528:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b52a:	f7fe fbd3 	bl	8009cd4 <__retarget_lock_release_recursive>
 800b52e:	e7dd      	b.n	800b4ec <_fflush_r+0xc>

0800b530 <memmove>:
 800b530:	4288      	cmp	r0, r1
 800b532:	b510      	push	{r4, lr}
 800b534:	eb01 0402 	add.w	r4, r1, r2
 800b538:	d902      	bls.n	800b540 <memmove+0x10>
 800b53a:	4284      	cmp	r4, r0
 800b53c:	4623      	mov	r3, r4
 800b53e:	d807      	bhi.n	800b550 <memmove+0x20>
 800b540:	1e43      	subs	r3, r0, #1
 800b542:	42a1      	cmp	r1, r4
 800b544:	d008      	beq.n	800b558 <memmove+0x28>
 800b546:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b54a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b54e:	e7f8      	b.n	800b542 <memmove+0x12>
 800b550:	4402      	add	r2, r0
 800b552:	4601      	mov	r1, r0
 800b554:	428a      	cmp	r2, r1
 800b556:	d100      	bne.n	800b55a <memmove+0x2a>
 800b558:	bd10      	pop	{r4, pc}
 800b55a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b55e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b562:	e7f7      	b.n	800b554 <memmove+0x24>

0800b564 <__assert_func>:
 800b564:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b566:	4614      	mov	r4, r2
 800b568:	461a      	mov	r2, r3
 800b56a:	4b09      	ldr	r3, [pc, #36]	@ (800b590 <__assert_func+0x2c>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4605      	mov	r5, r0
 800b570:	68d8      	ldr	r0, [r3, #12]
 800b572:	b954      	cbnz	r4, 800b58a <__assert_func+0x26>
 800b574:	4b07      	ldr	r3, [pc, #28]	@ (800b594 <__assert_func+0x30>)
 800b576:	461c      	mov	r4, r3
 800b578:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b57c:	9100      	str	r1, [sp, #0]
 800b57e:	462b      	mov	r3, r5
 800b580:	4905      	ldr	r1, [pc, #20]	@ (800b598 <__assert_func+0x34>)
 800b582:	f000 f86f 	bl	800b664 <fiprintf>
 800b586:	f000 f87f 	bl	800b688 <abort>
 800b58a:	4b04      	ldr	r3, [pc, #16]	@ (800b59c <__assert_func+0x38>)
 800b58c:	e7f4      	b.n	800b578 <__assert_func+0x14>
 800b58e:	bf00      	nop
 800b590:	200000c0 	.word	0x200000c0
 800b594:	0800f706 	.word	0x0800f706
 800b598:	0800f6d8 	.word	0x0800f6d8
 800b59c:	0800f6cb 	.word	0x0800f6cb

0800b5a0 <_calloc_r>:
 800b5a0:	b570      	push	{r4, r5, r6, lr}
 800b5a2:	fba1 5402 	umull	r5, r4, r1, r2
 800b5a6:	b93c      	cbnz	r4, 800b5b8 <_calloc_r+0x18>
 800b5a8:	4629      	mov	r1, r5
 800b5aa:	f7fd fcb9 	bl	8008f20 <_malloc_r>
 800b5ae:	4606      	mov	r6, r0
 800b5b0:	b928      	cbnz	r0, 800b5be <_calloc_r+0x1e>
 800b5b2:	2600      	movs	r6, #0
 800b5b4:	4630      	mov	r0, r6
 800b5b6:	bd70      	pop	{r4, r5, r6, pc}
 800b5b8:	220c      	movs	r2, #12
 800b5ba:	6002      	str	r2, [r0, #0]
 800b5bc:	e7f9      	b.n	800b5b2 <_calloc_r+0x12>
 800b5be:	462a      	mov	r2, r5
 800b5c0:	4621      	mov	r1, r4
 800b5c2:	f7fe faea 	bl	8009b9a <memset>
 800b5c6:	e7f5      	b.n	800b5b4 <_calloc_r+0x14>

0800b5c8 <__ascii_mbtowc>:
 800b5c8:	b082      	sub	sp, #8
 800b5ca:	b901      	cbnz	r1, 800b5ce <__ascii_mbtowc+0x6>
 800b5cc:	a901      	add	r1, sp, #4
 800b5ce:	b142      	cbz	r2, 800b5e2 <__ascii_mbtowc+0x1a>
 800b5d0:	b14b      	cbz	r3, 800b5e6 <__ascii_mbtowc+0x1e>
 800b5d2:	7813      	ldrb	r3, [r2, #0]
 800b5d4:	600b      	str	r3, [r1, #0]
 800b5d6:	7812      	ldrb	r2, [r2, #0]
 800b5d8:	1e10      	subs	r0, r2, #0
 800b5da:	bf18      	it	ne
 800b5dc:	2001      	movne	r0, #1
 800b5de:	b002      	add	sp, #8
 800b5e0:	4770      	bx	lr
 800b5e2:	4610      	mov	r0, r2
 800b5e4:	e7fb      	b.n	800b5de <__ascii_mbtowc+0x16>
 800b5e6:	f06f 0001 	mvn.w	r0, #1
 800b5ea:	e7f8      	b.n	800b5de <__ascii_mbtowc+0x16>

0800b5ec <_realloc_r>:
 800b5ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5f0:	4680      	mov	r8, r0
 800b5f2:	4615      	mov	r5, r2
 800b5f4:	460c      	mov	r4, r1
 800b5f6:	b921      	cbnz	r1, 800b602 <_realloc_r+0x16>
 800b5f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5fc:	4611      	mov	r1, r2
 800b5fe:	f7fd bc8f 	b.w	8008f20 <_malloc_r>
 800b602:	b92a      	cbnz	r2, 800b610 <_realloc_r+0x24>
 800b604:	f7ff f9c4 	bl	800a990 <_free_r>
 800b608:	2400      	movs	r4, #0
 800b60a:	4620      	mov	r0, r4
 800b60c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b610:	f000 f841 	bl	800b696 <_malloc_usable_size_r>
 800b614:	4285      	cmp	r5, r0
 800b616:	4606      	mov	r6, r0
 800b618:	d802      	bhi.n	800b620 <_realloc_r+0x34>
 800b61a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b61e:	d8f4      	bhi.n	800b60a <_realloc_r+0x1e>
 800b620:	4629      	mov	r1, r5
 800b622:	4640      	mov	r0, r8
 800b624:	f7fd fc7c 	bl	8008f20 <_malloc_r>
 800b628:	4607      	mov	r7, r0
 800b62a:	2800      	cmp	r0, #0
 800b62c:	d0ec      	beq.n	800b608 <_realloc_r+0x1c>
 800b62e:	42b5      	cmp	r5, r6
 800b630:	462a      	mov	r2, r5
 800b632:	4621      	mov	r1, r4
 800b634:	bf28      	it	cs
 800b636:	4632      	movcs	r2, r6
 800b638:	f7fe fb4d 	bl	8009cd6 <memcpy>
 800b63c:	4621      	mov	r1, r4
 800b63e:	4640      	mov	r0, r8
 800b640:	f7ff f9a6 	bl	800a990 <_free_r>
 800b644:	463c      	mov	r4, r7
 800b646:	e7e0      	b.n	800b60a <_realloc_r+0x1e>

0800b648 <__ascii_wctomb>:
 800b648:	4603      	mov	r3, r0
 800b64a:	4608      	mov	r0, r1
 800b64c:	b141      	cbz	r1, 800b660 <__ascii_wctomb+0x18>
 800b64e:	2aff      	cmp	r2, #255	@ 0xff
 800b650:	d904      	bls.n	800b65c <__ascii_wctomb+0x14>
 800b652:	228a      	movs	r2, #138	@ 0x8a
 800b654:	601a      	str	r2, [r3, #0]
 800b656:	f04f 30ff 	mov.w	r0, #4294967295
 800b65a:	4770      	bx	lr
 800b65c:	700a      	strb	r2, [r1, #0]
 800b65e:	2001      	movs	r0, #1
 800b660:	4770      	bx	lr
	...

0800b664 <fiprintf>:
 800b664:	b40e      	push	{r1, r2, r3}
 800b666:	b503      	push	{r0, r1, lr}
 800b668:	4601      	mov	r1, r0
 800b66a:	ab03      	add	r3, sp, #12
 800b66c:	4805      	ldr	r0, [pc, #20]	@ (800b684 <fiprintf+0x20>)
 800b66e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b672:	6800      	ldr	r0, [r0, #0]
 800b674:	9301      	str	r3, [sp, #4]
 800b676:	f000 f83f 	bl	800b6f8 <_vfiprintf_r>
 800b67a:	b002      	add	sp, #8
 800b67c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b680:	b003      	add	sp, #12
 800b682:	4770      	bx	lr
 800b684:	200000c0 	.word	0x200000c0

0800b688 <abort>:
 800b688:	b508      	push	{r3, lr}
 800b68a:	2006      	movs	r0, #6
 800b68c:	f000 fa08 	bl	800baa0 <raise>
 800b690:	2001      	movs	r0, #1
 800b692:	f7f9 f9d1 	bl	8004a38 <_exit>

0800b696 <_malloc_usable_size_r>:
 800b696:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b69a:	1f18      	subs	r0, r3, #4
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	bfbc      	itt	lt
 800b6a0:	580b      	ldrlt	r3, [r1, r0]
 800b6a2:	18c0      	addlt	r0, r0, r3
 800b6a4:	4770      	bx	lr

0800b6a6 <__sfputc_r>:
 800b6a6:	6893      	ldr	r3, [r2, #8]
 800b6a8:	3b01      	subs	r3, #1
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	b410      	push	{r4}
 800b6ae:	6093      	str	r3, [r2, #8]
 800b6b0:	da08      	bge.n	800b6c4 <__sfputc_r+0x1e>
 800b6b2:	6994      	ldr	r4, [r2, #24]
 800b6b4:	42a3      	cmp	r3, r4
 800b6b6:	db01      	blt.n	800b6bc <__sfputc_r+0x16>
 800b6b8:	290a      	cmp	r1, #10
 800b6ba:	d103      	bne.n	800b6c4 <__sfputc_r+0x1e>
 800b6bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6c0:	f000 b932 	b.w	800b928 <__swbuf_r>
 800b6c4:	6813      	ldr	r3, [r2, #0]
 800b6c6:	1c58      	adds	r0, r3, #1
 800b6c8:	6010      	str	r0, [r2, #0]
 800b6ca:	7019      	strb	r1, [r3, #0]
 800b6cc:	4608      	mov	r0, r1
 800b6ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6d2:	4770      	bx	lr

0800b6d4 <__sfputs_r>:
 800b6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6d6:	4606      	mov	r6, r0
 800b6d8:	460f      	mov	r7, r1
 800b6da:	4614      	mov	r4, r2
 800b6dc:	18d5      	adds	r5, r2, r3
 800b6de:	42ac      	cmp	r4, r5
 800b6e0:	d101      	bne.n	800b6e6 <__sfputs_r+0x12>
 800b6e2:	2000      	movs	r0, #0
 800b6e4:	e007      	b.n	800b6f6 <__sfputs_r+0x22>
 800b6e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6ea:	463a      	mov	r2, r7
 800b6ec:	4630      	mov	r0, r6
 800b6ee:	f7ff ffda 	bl	800b6a6 <__sfputc_r>
 800b6f2:	1c43      	adds	r3, r0, #1
 800b6f4:	d1f3      	bne.n	800b6de <__sfputs_r+0xa>
 800b6f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b6f8 <_vfiprintf_r>:
 800b6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6fc:	460d      	mov	r5, r1
 800b6fe:	b09d      	sub	sp, #116	@ 0x74
 800b700:	4614      	mov	r4, r2
 800b702:	4698      	mov	r8, r3
 800b704:	4606      	mov	r6, r0
 800b706:	b118      	cbz	r0, 800b710 <_vfiprintf_r+0x18>
 800b708:	6a03      	ldr	r3, [r0, #32]
 800b70a:	b90b      	cbnz	r3, 800b710 <_vfiprintf_r+0x18>
 800b70c:	f7fe f978 	bl	8009a00 <__sinit>
 800b710:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b712:	07d9      	lsls	r1, r3, #31
 800b714:	d405      	bmi.n	800b722 <_vfiprintf_r+0x2a>
 800b716:	89ab      	ldrh	r3, [r5, #12]
 800b718:	059a      	lsls	r2, r3, #22
 800b71a:	d402      	bmi.n	800b722 <_vfiprintf_r+0x2a>
 800b71c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b71e:	f7fe fad8 	bl	8009cd2 <__retarget_lock_acquire_recursive>
 800b722:	89ab      	ldrh	r3, [r5, #12]
 800b724:	071b      	lsls	r3, r3, #28
 800b726:	d501      	bpl.n	800b72c <_vfiprintf_r+0x34>
 800b728:	692b      	ldr	r3, [r5, #16]
 800b72a:	b99b      	cbnz	r3, 800b754 <_vfiprintf_r+0x5c>
 800b72c:	4629      	mov	r1, r5
 800b72e:	4630      	mov	r0, r6
 800b730:	f000 f938 	bl	800b9a4 <__swsetup_r>
 800b734:	b170      	cbz	r0, 800b754 <_vfiprintf_r+0x5c>
 800b736:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b738:	07dc      	lsls	r4, r3, #31
 800b73a:	d504      	bpl.n	800b746 <_vfiprintf_r+0x4e>
 800b73c:	f04f 30ff 	mov.w	r0, #4294967295
 800b740:	b01d      	add	sp, #116	@ 0x74
 800b742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b746:	89ab      	ldrh	r3, [r5, #12]
 800b748:	0598      	lsls	r0, r3, #22
 800b74a:	d4f7      	bmi.n	800b73c <_vfiprintf_r+0x44>
 800b74c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b74e:	f7fe fac1 	bl	8009cd4 <__retarget_lock_release_recursive>
 800b752:	e7f3      	b.n	800b73c <_vfiprintf_r+0x44>
 800b754:	2300      	movs	r3, #0
 800b756:	9309      	str	r3, [sp, #36]	@ 0x24
 800b758:	2320      	movs	r3, #32
 800b75a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b75e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b762:	2330      	movs	r3, #48	@ 0x30
 800b764:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b914 <_vfiprintf_r+0x21c>
 800b768:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b76c:	f04f 0901 	mov.w	r9, #1
 800b770:	4623      	mov	r3, r4
 800b772:	469a      	mov	sl, r3
 800b774:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b778:	b10a      	cbz	r2, 800b77e <_vfiprintf_r+0x86>
 800b77a:	2a25      	cmp	r2, #37	@ 0x25
 800b77c:	d1f9      	bne.n	800b772 <_vfiprintf_r+0x7a>
 800b77e:	ebba 0b04 	subs.w	fp, sl, r4
 800b782:	d00b      	beq.n	800b79c <_vfiprintf_r+0xa4>
 800b784:	465b      	mov	r3, fp
 800b786:	4622      	mov	r2, r4
 800b788:	4629      	mov	r1, r5
 800b78a:	4630      	mov	r0, r6
 800b78c:	f7ff ffa2 	bl	800b6d4 <__sfputs_r>
 800b790:	3001      	adds	r0, #1
 800b792:	f000 80a7 	beq.w	800b8e4 <_vfiprintf_r+0x1ec>
 800b796:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b798:	445a      	add	r2, fp
 800b79a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b79c:	f89a 3000 	ldrb.w	r3, [sl]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	f000 809f 	beq.w	800b8e4 <_vfiprintf_r+0x1ec>
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	f04f 32ff 	mov.w	r2, #4294967295
 800b7ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b7b0:	f10a 0a01 	add.w	sl, sl, #1
 800b7b4:	9304      	str	r3, [sp, #16]
 800b7b6:	9307      	str	r3, [sp, #28]
 800b7b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b7bc:	931a      	str	r3, [sp, #104]	@ 0x68
 800b7be:	4654      	mov	r4, sl
 800b7c0:	2205      	movs	r2, #5
 800b7c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7c6:	4853      	ldr	r0, [pc, #332]	@ (800b914 <_vfiprintf_r+0x21c>)
 800b7c8:	f7f4 fd12 	bl	80001f0 <memchr>
 800b7cc:	9a04      	ldr	r2, [sp, #16]
 800b7ce:	b9d8      	cbnz	r0, 800b808 <_vfiprintf_r+0x110>
 800b7d0:	06d1      	lsls	r1, r2, #27
 800b7d2:	bf44      	itt	mi
 800b7d4:	2320      	movmi	r3, #32
 800b7d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7da:	0713      	lsls	r3, r2, #28
 800b7dc:	bf44      	itt	mi
 800b7de:	232b      	movmi	r3, #43	@ 0x2b
 800b7e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7e4:	f89a 3000 	ldrb.w	r3, [sl]
 800b7e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7ea:	d015      	beq.n	800b818 <_vfiprintf_r+0x120>
 800b7ec:	9a07      	ldr	r2, [sp, #28]
 800b7ee:	4654      	mov	r4, sl
 800b7f0:	2000      	movs	r0, #0
 800b7f2:	f04f 0c0a 	mov.w	ip, #10
 800b7f6:	4621      	mov	r1, r4
 800b7f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7fc:	3b30      	subs	r3, #48	@ 0x30
 800b7fe:	2b09      	cmp	r3, #9
 800b800:	d94b      	bls.n	800b89a <_vfiprintf_r+0x1a2>
 800b802:	b1b0      	cbz	r0, 800b832 <_vfiprintf_r+0x13a>
 800b804:	9207      	str	r2, [sp, #28]
 800b806:	e014      	b.n	800b832 <_vfiprintf_r+0x13a>
 800b808:	eba0 0308 	sub.w	r3, r0, r8
 800b80c:	fa09 f303 	lsl.w	r3, r9, r3
 800b810:	4313      	orrs	r3, r2
 800b812:	9304      	str	r3, [sp, #16]
 800b814:	46a2      	mov	sl, r4
 800b816:	e7d2      	b.n	800b7be <_vfiprintf_r+0xc6>
 800b818:	9b03      	ldr	r3, [sp, #12]
 800b81a:	1d19      	adds	r1, r3, #4
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	9103      	str	r1, [sp, #12]
 800b820:	2b00      	cmp	r3, #0
 800b822:	bfbb      	ittet	lt
 800b824:	425b      	neglt	r3, r3
 800b826:	f042 0202 	orrlt.w	r2, r2, #2
 800b82a:	9307      	strge	r3, [sp, #28]
 800b82c:	9307      	strlt	r3, [sp, #28]
 800b82e:	bfb8      	it	lt
 800b830:	9204      	strlt	r2, [sp, #16]
 800b832:	7823      	ldrb	r3, [r4, #0]
 800b834:	2b2e      	cmp	r3, #46	@ 0x2e
 800b836:	d10a      	bne.n	800b84e <_vfiprintf_r+0x156>
 800b838:	7863      	ldrb	r3, [r4, #1]
 800b83a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b83c:	d132      	bne.n	800b8a4 <_vfiprintf_r+0x1ac>
 800b83e:	9b03      	ldr	r3, [sp, #12]
 800b840:	1d1a      	adds	r2, r3, #4
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	9203      	str	r2, [sp, #12]
 800b846:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b84a:	3402      	adds	r4, #2
 800b84c:	9305      	str	r3, [sp, #20]
 800b84e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b924 <_vfiprintf_r+0x22c>
 800b852:	7821      	ldrb	r1, [r4, #0]
 800b854:	2203      	movs	r2, #3
 800b856:	4650      	mov	r0, sl
 800b858:	f7f4 fcca 	bl	80001f0 <memchr>
 800b85c:	b138      	cbz	r0, 800b86e <_vfiprintf_r+0x176>
 800b85e:	9b04      	ldr	r3, [sp, #16]
 800b860:	eba0 000a 	sub.w	r0, r0, sl
 800b864:	2240      	movs	r2, #64	@ 0x40
 800b866:	4082      	lsls	r2, r0
 800b868:	4313      	orrs	r3, r2
 800b86a:	3401      	adds	r4, #1
 800b86c:	9304      	str	r3, [sp, #16]
 800b86e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b872:	4829      	ldr	r0, [pc, #164]	@ (800b918 <_vfiprintf_r+0x220>)
 800b874:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b878:	2206      	movs	r2, #6
 800b87a:	f7f4 fcb9 	bl	80001f0 <memchr>
 800b87e:	2800      	cmp	r0, #0
 800b880:	d03f      	beq.n	800b902 <_vfiprintf_r+0x20a>
 800b882:	4b26      	ldr	r3, [pc, #152]	@ (800b91c <_vfiprintf_r+0x224>)
 800b884:	bb1b      	cbnz	r3, 800b8ce <_vfiprintf_r+0x1d6>
 800b886:	9b03      	ldr	r3, [sp, #12]
 800b888:	3307      	adds	r3, #7
 800b88a:	f023 0307 	bic.w	r3, r3, #7
 800b88e:	3308      	adds	r3, #8
 800b890:	9303      	str	r3, [sp, #12]
 800b892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b894:	443b      	add	r3, r7
 800b896:	9309      	str	r3, [sp, #36]	@ 0x24
 800b898:	e76a      	b.n	800b770 <_vfiprintf_r+0x78>
 800b89a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b89e:	460c      	mov	r4, r1
 800b8a0:	2001      	movs	r0, #1
 800b8a2:	e7a8      	b.n	800b7f6 <_vfiprintf_r+0xfe>
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	3401      	adds	r4, #1
 800b8a8:	9305      	str	r3, [sp, #20]
 800b8aa:	4619      	mov	r1, r3
 800b8ac:	f04f 0c0a 	mov.w	ip, #10
 800b8b0:	4620      	mov	r0, r4
 800b8b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b8b6:	3a30      	subs	r2, #48	@ 0x30
 800b8b8:	2a09      	cmp	r2, #9
 800b8ba:	d903      	bls.n	800b8c4 <_vfiprintf_r+0x1cc>
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d0c6      	beq.n	800b84e <_vfiprintf_r+0x156>
 800b8c0:	9105      	str	r1, [sp, #20]
 800b8c2:	e7c4      	b.n	800b84e <_vfiprintf_r+0x156>
 800b8c4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b8c8:	4604      	mov	r4, r0
 800b8ca:	2301      	movs	r3, #1
 800b8cc:	e7f0      	b.n	800b8b0 <_vfiprintf_r+0x1b8>
 800b8ce:	ab03      	add	r3, sp, #12
 800b8d0:	9300      	str	r3, [sp, #0]
 800b8d2:	462a      	mov	r2, r5
 800b8d4:	4b12      	ldr	r3, [pc, #72]	@ (800b920 <_vfiprintf_r+0x228>)
 800b8d6:	a904      	add	r1, sp, #16
 800b8d8:	4630      	mov	r0, r6
 800b8da:	f7fd fc4d 	bl	8009178 <_printf_float>
 800b8de:	4607      	mov	r7, r0
 800b8e0:	1c78      	adds	r0, r7, #1
 800b8e2:	d1d6      	bne.n	800b892 <_vfiprintf_r+0x19a>
 800b8e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b8e6:	07d9      	lsls	r1, r3, #31
 800b8e8:	d405      	bmi.n	800b8f6 <_vfiprintf_r+0x1fe>
 800b8ea:	89ab      	ldrh	r3, [r5, #12]
 800b8ec:	059a      	lsls	r2, r3, #22
 800b8ee:	d402      	bmi.n	800b8f6 <_vfiprintf_r+0x1fe>
 800b8f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b8f2:	f7fe f9ef 	bl	8009cd4 <__retarget_lock_release_recursive>
 800b8f6:	89ab      	ldrh	r3, [r5, #12]
 800b8f8:	065b      	lsls	r3, r3, #25
 800b8fa:	f53f af1f 	bmi.w	800b73c <_vfiprintf_r+0x44>
 800b8fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b900:	e71e      	b.n	800b740 <_vfiprintf_r+0x48>
 800b902:	ab03      	add	r3, sp, #12
 800b904:	9300      	str	r3, [sp, #0]
 800b906:	462a      	mov	r2, r5
 800b908:	4b05      	ldr	r3, [pc, #20]	@ (800b920 <_vfiprintf_r+0x228>)
 800b90a:	a904      	add	r1, sp, #16
 800b90c:	4630      	mov	r0, r6
 800b90e:	f7fd fecb 	bl	80096a8 <_printf_i>
 800b912:	e7e4      	b.n	800b8de <_vfiprintf_r+0x1e6>
 800b914:	0800f6b0 	.word	0x0800f6b0
 800b918:	0800f6ba 	.word	0x0800f6ba
 800b91c:	08009179 	.word	0x08009179
 800b920:	0800b6d5 	.word	0x0800b6d5
 800b924:	0800f6b6 	.word	0x0800f6b6

0800b928 <__swbuf_r>:
 800b928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b92a:	460e      	mov	r6, r1
 800b92c:	4614      	mov	r4, r2
 800b92e:	4605      	mov	r5, r0
 800b930:	b118      	cbz	r0, 800b93a <__swbuf_r+0x12>
 800b932:	6a03      	ldr	r3, [r0, #32]
 800b934:	b90b      	cbnz	r3, 800b93a <__swbuf_r+0x12>
 800b936:	f7fe f863 	bl	8009a00 <__sinit>
 800b93a:	69a3      	ldr	r3, [r4, #24]
 800b93c:	60a3      	str	r3, [r4, #8]
 800b93e:	89a3      	ldrh	r3, [r4, #12]
 800b940:	071a      	lsls	r2, r3, #28
 800b942:	d501      	bpl.n	800b948 <__swbuf_r+0x20>
 800b944:	6923      	ldr	r3, [r4, #16]
 800b946:	b943      	cbnz	r3, 800b95a <__swbuf_r+0x32>
 800b948:	4621      	mov	r1, r4
 800b94a:	4628      	mov	r0, r5
 800b94c:	f000 f82a 	bl	800b9a4 <__swsetup_r>
 800b950:	b118      	cbz	r0, 800b95a <__swbuf_r+0x32>
 800b952:	f04f 37ff 	mov.w	r7, #4294967295
 800b956:	4638      	mov	r0, r7
 800b958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b95a:	6823      	ldr	r3, [r4, #0]
 800b95c:	6922      	ldr	r2, [r4, #16]
 800b95e:	1a98      	subs	r0, r3, r2
 800b960:	6963      	ldr	r3, [r4, #20]
 800b962:	b2f6      	uxtb	r6, r6
 800b964:	4283      	cmp	r3, r0
 800b966:	4637      	mov	r7, r6
 800b968:	dc05      	bgt.n	800b976 <__swbuf_r+0x4e>
 800b96a:	4621      	mov	r1, r4
 800b96c:	4628      	mov	r0, r5
 800b96e:	f7ff fdb7 	bl	800b4e0 <_fflush_r>
 800b972:	2800      	cmp	r0, #0
 800b974:	d1ed      	bne.n	800b952 <__swbuf_r+0x2a>
 800b976:	68a3      	ldr	r3, [r4, #8]
 800b978:	3b01      	subs	r3, #1
 800b97a:	60a3      	str	r3, [r4, #8]
 800b97c:	6823      	ldr	r3, [r4, #0]
 800b97e:	1c5a      	adds	r2, r3, #1
 800b980:	6022      	str	r2, [r4, #0]
 800b982:	701e      	strb	r6, [r3, #0]
 800b984:	6962      	ldr	r2, [r4, #20]
 800b986:	1c43      	adds	r3, r0, #1
 800b988:	429a      	cmp	r2, r3
 800b98a:	d004      	beq.n	800b996 <__swbuf_r+0x6e>
 800b98c:	89a3      	ldrh	r3, [r4, #12]
 800b98e:	07db      	lsls	r3, r3, #31
 800b990:	d5e1      	bpl.n	800b956 <__swbuf_r+0x2e>
 800b992:	2e0a      	cmp	r6, #10
 800b994:	d1df      	bne.n	800b956 <__swbuf_r+0x2e>
 800b996:	4621      	mov	r1, r4
 800b998:	4628      	mov	r0, r5
 800b99a:	f7ff fda1 	bl	800b4e0 <_fflush_r>
 800b99e:	2800      	cmp	r0, #0
 800b9a0:	d0d9      	beq.n	800b956 <__swbuf_r+0x2e>
 800b9a2:	e7d6      	b.n	800b952 <__swbuf_r+0x2a>

0800b9a4 <__swsetup_r>:
 800b9a4:	b538      	push	{r3, r4, r5, lr}
 800b9a6:	4b29      	ldr	r3, [pc, #164]	@ (800ba4c <__swsetup_r+0xa8>)
 800b9a8:	4605      	mov	r5, r0
 800b9aa:	6818      	ldr	r0, [r3, #0]
 800b9ac:	460c      	mov	r4, r1
 800b9ae:	b118      	cbz	r0, 800b9b8 <__swsetup_r+0x14>
 800b9b0:	6a03      	ldr	r3, [r0, #32]
 800b9b2:	b90b      	cbnz	r3, 800b9b8 <__swsetup_r+0x14>
 800b9b4:	f7fe f824 	bl	8009a00 <__sinit>
 800b9b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9bc:	0719      	lsls	r1, r3, #28
 800b9be:	d422      	bmi.n	800ba06 <__swsetup_r+0x62>
 800b9c0:	06da      	lsls	r2, r3, #27
 800b9c2:	d407      	bmi.n	800b9d4 <__swsetup_r+0x30>
 800b9c4:	2209      	movs	r2, #9
 800b9c6:	602a      	str	r2, [r5, #0]
 800b9c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9cc:	81a3      	strh	r3, [r4, #12]
 800b9ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b9d2:	e033      	b.n	800ba3c <__swsetup_r+0x98>
 800b9d4:	0758      	lsls	r0, r3, #29
 800b9d6:	d512      	bpl.n	800b9fe <__swsetup_r+0x5a>
 800b9d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b9da:	b141      	cbz	r1, 800b9ee <__swsetup_r+0x4a>
 800b9dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b9e0:	4299      	cmp	r1, r3
 800b9e2:	d002      	beq.n	800b9ea <__swsetup_r+0x46>
 800b9e4:	4628      	mov	r0, r5
 800b9e6:	f7fe ffd3 	bl	800a990 <_free_r>
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	6363      	str	r3, [r4, #52]	@ 0x34
 800b9ee:	89a3      	ldrh	r3, [r4, #12]
 800b9f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b9f4:	81a3      	strh	r3, [r4, #12]
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	6063      	str	r3, [r4, #4]
 800b9fa:	6923      	ldr	r3, [r4, #16]
 800b9fc:	6023      	str	r3, [r4, #0]
 800b9fe:	89a3      	ldrh	r3, [r4, #12]
 800ba00:	f043 0308 	orr.w	r3, r3, #8
 800ba04:	81a3      	strh	r3, [r4, #12]
 800ba06:	6923      	ldr	r3, [r4, #16]
 800ba08:	b94b      	cbnz	r3, 800ba1e <__swsetup_r+0x7a>
 800ba0a:	89a3      	ldrh	r3, [r4, #12]
 800ba0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ba10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba14:	d003      	beq.n	800ba1e <__swsetup_r+0x7a>
 800ba16:	4621      	mov	r1, r4
 800ba18:	4628      	mov	r0, r5
 800ba1a:	f000 f883 	bl	800bb24 <__smakebuf_r>
 800ba1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba22:	f013 0201 	ands.w	r2, r3, #1
 800ba26:	d00a      	beq.n	800ba3e <__swsetup_r+0x9a>
 800ba28:	2200      	movs	r2, #0
 800ba2a:	60a2      	str	r2, [r4, #8]
 800ba2c:	6962      	ldr	r2, [r4, #20]
 800ba2e:	4252      	negs	r2, r2
 800ba30:	61a2      	str	r2, [r4, #24]
 800ba32:	6922      	ldr	r2, [r4, #16]
 800ba34:	b942      	cbnz	r2, 800ba48 <__swsetup_r+0xa4>
 800ba36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ba3a:	d1c5      	bne.n	800b9c8 <__swsetup_r+0x24>
 800ba3c:	bd38      	pop	{r3, r4, r5, pc}
 800ba3e:	0799      	lsls	r1, r3, #30
 800ba40:	bf58      	it	pl
 800ba42:	6962      	ldrpl	r2, [r4, #20]
 800ba44:	60a2      	str	r2, [r4, #8]
 800ba46:	e7f4      	b.n	800ba32 <__swsetup_r+0x8e>
 800ba48:	2000      	movs	r0, #0
 800ba4a:	e7f7      	b.n	800ba3c <__swsetup_r+0x98>
 800ba4c:	200000c0 	.word	0x200000c0

0800ba50 <_raise_r>:
 800ba50:	291f      	cmp	r1, #31
 800ba52:	b538      	push	{r3, r4, r5, lr}
 800ba54:	4605      	mov	r5, r0
 800ba56:	460c      	mov	r4, r1
 800ba58:	d904      	bls.n	800ba64 <_raise_r+0x14>
 800ba5a:	2316      	movs	r3, #22
 800ba5c:	6003      	str	r3, [r0, #0]
 800ba5e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba62:	bd38      	pop	{r3, r4, r5, pc}
 800ba64:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ba66:	b112      	cbz	r2, 800ba6e <_raise_r+0x1e>
 800ba68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba6c:	b94b      	cbnz	r3, 800ba82 <_raise_r+0x32>
 800ba6e:	4628      	mov	r0, r5
 800ba70:	f000 f830 	bl	800bad4 <_getpid_r>
 800ba74:	4622      	mov	r2, r4
 800ba76:	4601      	mov	r1, r0
 800ba78:	4628      	mov	r0, r5
 800ba7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba7e:	f000 b817 	b.w	800bab0 <_kill_r>
 800ba82:	2b01      	cmp	r3, #1
 800ba84:	d00a      	beq.n	800ba9c <_raise_r+0x4c>
 800ba86:	1c59      	adds	r1, r3, #1
 800ba88:	d103      	bne.n	800ba92 <_raise_r+0x42>
 800ba8a:	2316      	movs	r3, #22
 800ba8c:	6003      	str	r3, [r0, #0]
 800ba8e:	2001      	movs	r0, #1
 800ba90:	e7e7      	b.n	800ba62 <_raise_r+0x12>
 800ba92:	2100      	movs	r1, #0
 800ba94:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ba98:	4620      	mov	r0, r4
 800ba9a:	4798      	blx	r3
 800ba9c:	2000      	movs	r0, #0
 800ba9e:	e7e0      	b.n	800ba62 <_raise_r+0x12>

0800baa0 <raise>:
 800baa0:	4b02      	ldr	r3, [pc, #8]	@ (800baac <raise+0xc>)
 800baa2:	4601      	mov	r1, r0
 800baa4:	6818      	ldr	r0, [r3, #0]
 800baa6:	f7ff bfd3 	b.w	800ba50 <_raise_r>
 800baaa:	bf00      	nop
 800baac:	200000c0 	.word	0x200000c0

0800bab0 <_kill_r>:
 800bab0:	b538      	push	{r3, r4, r5, lr}
 800bab2:	4d07      	ldr	r5, [pc, #28]	@ (800bad0 <_kill_r+0x20>)
 800bab4:	2300      	movs	r3, #0
 800bab6:	4604      	mov	r4, r0
 800bab8:	4608      	mov	r0, r1
 800baba:	4611      	mov	r1, r2
 800babc:	602b      	str	r3, [r5, #0]
 800babe:	f7f8 ffab 	bl	8004a18 <_kill>
 800bac2:	1c43      	adds	r3, r0, #1
 800bac4:	d102      	bne.n	800bacc <_kill_r+0x1c>
 800bac6:	682b      	ldr	r3, [r5, #0]
 800bac8:	b103      	cbz	r3, 800bacc <_kill_r+0x1c>
 800baca:	6023      	str	r3, [r4, #0]
 800bacc:	bd38      	pop	{r3, r4, r5, pc}
 800bace:	bf00      	nop
 800bad0:	20000d9c 	.word	0x20000d9c

0800bad4 <_getpid_r>:
 800bad4:	f7f8 bf98 	b.w	8004a08 <_getpid>

0800bad8 <__swhatbuf_r>:
 800bad8:	b570      	push	{r4, r5, r6, lr}
 800bada:	460c      	mov	r4, r1
 800badc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bae0:	2900      	cmp	r1, #0
 800bae2:	b096      	sub	sp, #88	@ 0x58
 800bae4:	4615      	mov	r5, r2
 800bae6:	461e      	mov	r6, r3
 800bae8:	da0d      	bge.n	800bb06 <__swhatbuf_r+0x2e>
 800baea:	89a3      	ldrh	r3, [r4, #12]
 800baec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800baf0:	f04f 0100 	mov.w	r1, #0
 800baf4:	bf14      	ite	ne
 800baf6:	2340      	movne	r3, #64	@ 0x40
 800baf8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bafc:	2000      	movs	r0, #0
 800bafe:	6031      	str	r1, [r6, #0]
 800bb00:	602b      	str	r3, [r5, #0]
 800bb02:	b016      	add	sp, #88	@ 0x58
 800bb04:	bd70      	pop	{r4, r5, r6, pc}
 800bb06:	466a      	mov	r2, sp
 800bb08:	f000 f848 	bl	800bb9c <_fstat_r>
 800bb0c:	2800      	cmp	r0, #0
 800bb0e:	dbec      	blt.n	800baea <__swhatbuf_r+0x12>
 800bb10:	9901      	ldr	r1, [sp, #4]
 800bb12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bb16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bb1a:	4259      	negs	r1, r3
 800bb1c:	4159      	adcs	r1, r3
 800bb1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bb22:	e7eb      	b.n	800bafc <__swhatbuf_r+0x24>

0800bb24 <__smakebuf_r>:
 800bb24:	898b      	ldrh	r3, [r1, #12]
 800bb26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb28:	079d      	lsls	r5, r3, #30
 800bb2a:	4606      	mov	r6, r0
 800bb2c:	460c      	mov	r4, r1
 800bb2e:	d507      	bpl.n	800bb40 <__smakebuf_r+0x1c>
 800bb30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bb34:	6023      	str	r3, [r4, #0]
 800bb36:	6123      	str	r3, [r4, #16]
 800bb38:	2301      	movs	r3, #1
 800bb3a:	6163      	str	r3, [r4, #20]
 800bb3c:	b003      	add	sp, #12
 800bb3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb40:	ab01      	add	r3, sp, #4
 800bb42:	466a      	mov	r2, sp
 800bb44:	f7ff ffc8 	bl	800bad8 <__swhatbuf_r>
 800bb48:	9f00      	ldr	r7, [sp, #0]
 800bb4a:	4605      	mov	r5, r0
 800bb4c:	4639      	mov	r1, r7
 800bb4e:	4630      	mov	r0, r6
 800bb50:	f7fd f9e6 	bl	8008f20 <_malloc_r>
 800bb54:	b948      	cbnz	r0, 800bb6a <__smakebuf_r+0x46>
 800bb56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb5a:	059a      	lsls	r2, r3, #22
 800bb5c:	d4ee      	bmi.n	800bb3c <__smakebuf_r+0x18>
 800bb5e:	f023 0303 	bic.w	r3, r3, #3
 800bb62:	f043 0302 	orr.w	r3, r3, #2
 800bb66:	81a3      	strh	r3, [r4, #12]
 800bb68:	e7e2      	b.n	800bb30 <__smakebuf_r+0xc>
 800bb6a:	89a3      	ldrh	r3, [r4, #12]
 800bb6c:	6020      	str	r0, [r4, #0]
 800bb6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb72:	81a3      	strh	r3, [r4, #12]
 800bb74:	9b01      	ldr	r3, [sp, #4]
 800bb76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bb7a:	b15b      	cbz	r3, 800bb94 <__smakebuf_r+0x70>
 800bb7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb80:	4630      	mov	r0, r6
 800bb82:	f000 f81d 	bl	800bbc0 <_isatty_r>
 800bb86:	b128      	cbz	r0, 800bb94 <__smakebuf_r+0x70>
 800bb88:	89a3      	ldrh	r3, [r4, #12]
 800bb8a:	f023 0303 	bic.w	r3, r3, #3
 800bb8e:	f043 0301 	orr.w	r3, r3, #1
 800bb92:	81a3      	strh	r3, [r4, #12]
 800bb94:	89a3      	ldrh	r3, [r4, #12]
 800bb96:	431d      	orrs	r5, r3
 800bb98:	81a5      	strh	r5, [r4, #12]
 800bb9a:	e7cf      	b.n	800bb3c <__smakebuf_r+0x18>

0800bb9c <_fstat_r>:
 800bb9c:	b538      	push	{r3, r4, r5, lr}
 800bb9e:	4d07      	ldr	r5, [pc, #28]	@ (800bbbc <_fstat_r+0x20>)
 800bba0:	2300      	movs	r3, #0
 800bba2:	4604      	mov	r4, r0
 800bba4:	4608      	mov	r0, r1
 800bba6:	4611      	mov	r1, r2
 800bba8:	602b      	str	r3, [r5, #0]
 800bbaa:	f7f8 ff95 	bl	8004ad8 <_fstat>
 800bbae:	1c43      	adds	r3, r0, #1
 800bbb0:	d102      	bne.n	800bbb8 <_fstat_r+0x1c>
 800bbb2:	682b      	ldr	r3, [r5, #0]
 800bbb4:	b103      	cbz	r3, 800bbb8 <_fstat_r+0x1c>
 800bbb6:	6023      	str	r3, [r4, #0]
 800bbb8:	bd38      	pop	{r3, r4, r5, pc}
 800bbba:	bf00      	nop
 800bbbc:	20000d9c 	.word	0x20000d9c

0800bbc0 <_isatty_r>:
 800bbc0:	b538      	push	{r3, r4, r5, lr}
 800bbc2:	4d06      	ldr	r5, [pc, #24]	@ (800bbdc <_isatty_r+0x1c>)
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	4604      	mov	r4, r0
 800bbc8:	4608      	mov	r0, r1
 800bbca:	602b      	str	r3, [r5, #0]
 800bbcc:	f7f8 ff94 	bl	8004af8 <_isatty>
 800bbd0:	1c43      	adds	r3, r0, #1
 800bbd2:	d102      	bne.n	800bbda <_isatty_r+0x1a>
 800bbd4:	682b      	ldr	r3, [r5, #0]
 800bbd6:	b103      	cbz	r3, 800bbda <_isatty_r+0x1a>
 800bbd8:	6023      	str	r3, [r4, #0]
 800bbda:	bd38      	pop	{r3, r4, r5, pc}
 800bbdc:	20000d9c 	.word	0x20000d9c

0800bbe0 <_init>:
 800bbe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbe2:	bf00      	nop
 800bbe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbe6:	bc08      	pop	{r3}
 800bbe8:	469e      	mov	lr, r3
 800bbea:	4770      	bx	lr

0800bbec <_fini>:
 800bbec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbee:	bf00      	nop
 800bbf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbf2:	bc08      	pop	{r3}
 800bbf4:	469e      	mov	lr, r3
 800bbf6:	4770      	bx	lr
