{
  "Top": "conv2d",
  "RtlTop": "conv2d",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_pipeline convolution_kernel\/Loop2 ",
      "set_directive_pipeline load_input\/Inner_Loop ",
      "set_directive_pipeline write_output\/W_Inner_Loop "
    ],
    "DirectiveInfo": [
      "pipeline convolution_kernel\/Loop2 {} {}",
      "pipeline load_input\/Inner_Loop {} {}",
      "pipeline write_output\/W_Inner_Loop {} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "6435",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv2d",
    "Version": "1.0",
    "DisplayName": "Conv2d",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/conv2D.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv2d_buffer.vhd",
      "impl\/vhdl\/conv2d_output.vhd",
      "impl\/vhdl\/convolution_kernel.vhd",
      "impl\/vhdl\/conv2d.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv2d_buffer.v",
      "impl\/verilog\/conv2d_output.v",
      "impl\/verilog\/convolution_kernel.v",
      "impl\/verilog\/conv2d.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/Hoc_tap\/Nam3_2024_2025\/Ki1\/PhanCungChoDL\/Conv2D\/update\/conv2d_pj\/solution2\/.autopilot\/db\/conv2d.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "input_r_address0": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }}
    },
    "input_r_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "kernel_address0": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }}
    },
    "kernel_address1": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }}
    },
    "kernel_ce1": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "kernel_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "kernel_q1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "32"
        }}
    },
    "result_address0": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }}
    },
    "result_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address0": {
      "dir": "out",
      "width": "10"
    },
    "input_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_q0": {
      "dir": "in",
      "width": "32"
    },
    "kernel_address0": {
      "dir": "out",
      "width": "4"
    },
    "kernel_ce0": {
      "dir": "out",
      "width": "1"
    },
    "kernel_q0": {
      "dir": "in",
      "width": "32"
    },
    "kernel_address1": {
      "dir": "out",
      "width": "4"
    },
    "kernel_ce1": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "kernel_q1": {
      "dir": "in",
      "width": "32"
    },
    "result_address0": {
      "dir": "out",
      "width": "10"
    },
    "result_ce0": {
      "dir": "out",
      "width": "1"
    },
    "result_we0": {
      "dir": "out",
      "width": "1"
    },
    "result_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "input_r_q0": {
      "interfaceRef": "input_r_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "1024",
      "handshakeRef": "ap_none"
    },
    "kernel_q0": {
      "interfaceRef": "kernel_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "9",
      "handshakeRef": "ap_none"
    },
    "result_d0": {
      "interfaceRef": "result_d0",
      "dir": "out",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "900",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv2d",
      "Instances": [{
          "ModuleName": "convolution_kernel",
          "InstanceName": "grp_convolution_kernel_fu_206"
        }]
    },
    "Metrics": {
      "convolution_kernel": {
        "Latency": {
          "LatencyBest": "4505",
          "LatencyAvg": "4505",
          "LatencyWorst": "4505",
          "PipelineII": "4505",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.742"
        },
        "Loops": [{
            "Name": "L_Loop2",
            "TripCount": "900",
            "Latency": "4503",
            "PipelineII": "5",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP48E": "6",
          "FF": "407",
          "LUT": "523",
          "BRAM_18K": "0"
        }
      },
      "conv2d": {
        "Latency": {
          "LatencyBest": "6435",
          "LatencyAvg": "6435",
          "LatencyWorst": "6435",
          "PipelineII": "6436",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.742"
        },
        "Loops": [
          {
            "Name": "L_Inner_Loop",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "L_W_Inner_Loop",
            "TripCount": "900",
            "Latency": "901",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "6",
          "FF": "557",
          "LUT": "943"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "conv2d",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2024-12-18 02:03:15 +0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
