$date
	Mon May  6 12:10:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Encrypter_tb $end
$var wire 3 ! state [2:0] $end
$var wire 1 " reqOut $end
$var wire 1 # reqIn $end
$var wire 16 $ key [15:0] $end
$var wire 16 % data_in [15:0] $end
$var wire 16 & dataOut [15:0] $end
$var reg 1 ' clk $end
$var reg 16 ( dataIn [15:0] $end
$var reg 1 ) error $end
$var reg 1 * prog $end
$var reg 1 + rdyIn $end
$var reg 1 , rdyOut $end
$var reg 1 - reset $end
$var reg 4 . rot_offset [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
1-
x,
x+
x*
x)
bx (
1'
b0 &
b0 %
b0 $
1#
0"
b0 !
$end
#5000
0'
#10000
1'
0)
0*
0,
0+
b0 .
b0 (
0-
#15000
0'
#20000
1'
b1100110011100011 (
#25000
0'
#30000
b10 !
1'
1+
#35000
0'
#40000
b1 !
1#
1'
#45000
0'
#50000
1'
#55000
0'
#60000
1'
#65000
0'
#70000
1'
#75000
0'
#80000
1'
#85000
0'
#90000
1'
#95000
0'
#100000
1'
#105000
0'
#110000
1'
#115000
0'
#120000
1'
#125000
0'
#130000
1'
0+
#135000
0'
#140000
1'
1*
#145000
0'
#150000
1'
b111 .
b1111000011110000 (
#155000
0'
#160000
b11 !
1'
1+
#165000
0'
#170000
b100 !
b1111000011110000 %
0#
1'
#175000
0'
#180000
1"
b101 !
b1000000100010110 &
b111000111100110 $
1'
#181000
b110 !
1,
#185000
0'
#190000
b1 !
0"
1'
#191000
0,
#195000
0'
#200000
1'
#205000
0'
#210000
1'
#215000
0'
#220000
1'
#225000
0'
#230000
1'
#235000
0'
#240000
1'
#245000
0'
#250000
1'
#255000
0'
#260000
1'
0+
#265000
0'
#270000
1'
b11 .
#275000
0'
#280000
b11 !
1'
1+
#285000
0'
#290000
b100 !
1'
#295000
0'
#300000
1"
b101 !
b1001011111101110 &
b110011100011110 $
1'
#301000
b110 !
1,
#305000
0'
#310000
b1 !
0"
1'
#311000
0,
#315000
0'
#320000
1'
#325000
0'
#330000
1'
#335000
0'
#340000
1'
#345000
0'
#350000
1'
#355000
0'
#360000
1'
#365000
0'
#370000
1'
#375000
0'
#380000
1'
0+
#385000
0'
#390000
1'
#395000
0'
#400000
1'
#405000
0'
#410000
1'
#415000
0'
#420000
1'
#425000
0'
#430000
1'
#435000
0'
#440000
1'
#445000
0'
#450000
1'
#455000
0'
#460000
1'
#465000
0'
#470000
1'
#475000
0'
#480000
1'
#485000
0'
#490000
1'
#495000
0'
#500000
1'
