Jung Ho Ahn , Norman P. Jouppi , Christos Kozyrakis , Jacob Leverich , Robert S. Schreiber, Future scaling of processor-memory interfaces, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon[doi>10.1145/1654059.1654102]
Jung Ho Ahn , Jacob Leverich , Robert Schreiber , Norman P. Jouppi, Multicore DIMM: an Energy Efficient Memory Module with Independently Controlled DRAMs, IEEE Computer Architecture Letters, v.8 n.1, p.5-8, January 2009[doi>10.1109/L-CA.2008.13]
Robert Baumann, Soft Errors in Advanced Computer Systems, IEEE Design & Test, v.22 n.3, p.258-266, May 2005[doi>10.1109/MDT.2005.69]
Borkar, S. 2011. The exascale challenge. Keynote speech, PACT.
Borucki, L. and Schindlbeck, G. 2008. Comparison of accelerated DRAM soft error rates measured at component and system level. In Proceedings of the IEEE International Symposium Reliability Physics. 482--487.
Vinodh Cuppu , Bruce Jacob , Brian Davis , Trevor Mudge, A performance comparison of contemporary DRAM architectures, Proceedings of the 26th annual international symposium on Computer architecture, p.222-233, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300998]
Danilak, R. 2006. Transparent error correction code memory system and method. US Patent No. 7,117,421.
Dell, T. J. 1997. A white paper on the benefits of chipkill-correct ECC for PC server main memory.
Bruno Diniz , Dorgival Guedes , Wagner Meira, Jr. , Ricardo Bianchini, Limiting the power consumption of main memory, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250699]
Fung, F. Y. C. 2008. A Survey of the Theory of Error-Correcting Codes. Harvard-Radcliff Math Bulletin.
Q. S. Gao, The Chinese remainder theorem and the prime memory system, Proceedings of the 20th annual international symposium on computer architecture, p.337-340, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165172]
Haertel, M. J., Polzin, R. S., Kocev, A., and Steinman, M. B. 2012. ECC implementation in non-ECC components. US Patent No. 8,135,935.
Hamming, R. W. 1950. Error detecting and error correcting codes. Bell System Technical J. 29, 2, 147--160.
Hur, I. and Lin, C. 2008. A comprehensive approach to DRAM power management. In Proceedings of the 14th International Symposium on High Performance Computer Architecture (HPCA'08). 305--316.
Intel. 2002. Intel E7500 chipset MCH Intel x4 single device data correction (x4 SDDC) implementation and validation. http://www.intel.com/content/www/us/en/chipsets/e7500-chipset-mch-x4-single-device-data-correction-note.html
Intel Corporation. Intel 64 and IA-32 Architectures Optimization Reference Manual. http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-optimization-manual.html.
ITRS. 2010. International technology roadmap for semiconductors. http://www.itrs.net/links/2010itrs/home2010.htm.
Johnston, A. H. 2000. Scaling and technology issues for soft error rates. In Proceedings of the 4th Annual Topical Research Conference on Reliability.
Kim, Y., Han, D., Mutlu, O., and Harchol-Balter, M. 2010. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In Proceedings of the 16th International Symposium on High Performance Computer Architecture (HPCA). 1--12.
D. H. Lawrie , C. R. Vora, The Prime Memory System for Array Access, IEEE Transactions on Computers, v.31 n.5, p.435-442, May 1982[doi>10.1109/TC.1982.1676020]
Hsien-Hsin S. Lee , Gary S. Tyson , Matthew K. Farrens, Eager writeback - a technique for improving bandwidth utilization, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.11-21, December 2000, Monterey, California, USA[doi>10.1145/360128.360132]
Leung, W., Tam, K. S., and Tworek, M. 2008. Transparent error correcting memory. US Patent No. 7,353,438 B2.
Xin Li , Michael C. Huang , Kai Shen , Lingkun Chu, A realistic evaluation of memory hardware errors and software system susceptibility, Proceedings of the 2010 USENIX conference on USENIX annual technical conference, p.6-6, June 23-25, 2010, Boston, MA
Jiang Lin , Hongzhong Zheng , Zhichun Zhu , Eugene Gorbatov , Howard David , Zhao Zhang, Software thermal management of dram memory for multicore systems, Proceedings of the 2008 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 02-06, 2008, Annapolis, MD, USA[doi>10.1145/1375457.1375496]
May, T. and Woods, M. 1979. Alpha-particle-induced soft errors in dynamic memories. IEEE Trans. Electron Devices 26, 1, 2--9.
Micron Technology, Inc. DDR3 SDRAM system-power calculator. http://www.micron.com/.
Robert H. Morelos-Zaragoza, The Art of Error Correcting Coding, John Wiley & Sons, 2006
Shubhendu S. Mukherjee , Joel Emer , Steven K. Reinhardt, The Soft Error Problem: An Architectural Perspective, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.243-247, February 12-16, 2005[doi>10.1109/HPCA.2005.37]
Noorlag, D. J. W., Terman, L. M., and Konheim, A. G. 1980. The effect of alpha-particle-induced soft errors on memory systems with error correction. IEEE J. Solid-State Circuits 15, 3, 319--325.
Avadh Patel , Furat Afram , Shunfei Chen , Kanad Ghose, MARSS: a full system simulator for multicore x86 CPUs, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024954]
T. R. N. Rao , E. Fujiwara, Error-control coding for computer systems, Prentice-Hall, Inc., Upper Saddle River, NJ, 1989
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Stuart Schechter , Gabriel H. Loh , Karin Straus , Doug Burger, Use ECP, not ECC, for hard failures in resistive memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815980]
Bianca Schroeder , Eduardo Pinheiro , Wolf-Dietrich Weber, DRAM errors in the wild: a large-scale field study, Proceedings of the eleventh international joint conference on Measurement and modeling of computer systems, June 15-19, 2009, Seattle, WA, USA[doi>10.1145/1555349.1555372]
Nak Hee Seong , Dong Hyuk Woo , Vijayalakshmi Srinivasan , Jude A. Rivers , Hsien-Hsin S. Lee, SAFER: Stuck-At-Fault Error Recovery for Memories, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.115-124, December 04-08, 2010[doi>10.1109/MICRO.2010.46]
Allan Snavely , Dean M. Tullsen , Geoff Voelker, Symbiotic jobscheduling with priorities for a simultaneous multithreading processor, Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 15-19, 2002, Marina Del Rey, California[doi>10.1145/511334.511343]
Standard Performance Evaluation Corporation. SPEC CPU2006. Standard Performance Evaluation Corporation. http://www.spec.org.
Shunsuke Kadowaki, A Hardware Algorithm for Integer Division, Proceedings of the 17th IEEE Symposium on Computer Arithmetic, p.140-146, June 27-29, 2005[doi>10.1109/ARITH.2005.6]
Teng, M.-H. 1983. Comments on â€˜the prime memory system for array access'. IEEE Transaction on Computers C-32, 1072.
Aniruddha N. Udipi , Naveen Muralimanohar , Niladrish Chatterjee , Rajeev Balasubramonian , Al Davis , Norman P. Jouppi, Rethinking DRAM design and organization for energy-constrained multi-cores, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815983]
Aniruddha N. Udipi , Naveen Muralimanohar , Rajeev Balsubramonian , Al Davis , Norman P. Jouppi, LOT-ECC: localized and tiered reliability mechanisms for commodity memory systems, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Ware, F. A. and Hampel, C. 2006. Improving power and data efficiency with threaded memory modules. In Proceedings of IEEE International Conference on Computer Design.
Doe Hyun Yoon , Naveen Muralimanohar , Jichuan Chang , Parthasarathy Ranganathan , Norman P. Jouppi , Mattan Erez, FREE-p: Protecting non-volatile memory against both hard and soft errors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.466-477, February 12-16, 2011
Doe Hyun Yoon , Mattan Erez, Virtualized and flexible ECC for main memory, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736064]
Zhao Zhang , Zhichun Zhu , Xiaodong Zhang, A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.32-41, December 2000, Monterey, California, USA[doi>10.1145/360128.360134]
Hongzhong Zheng , Jiang Lin , Zhao Zhang , Eugene Gorbatov , Howard David , Zhichun Zhu, Mini-rank: Adaptive DRAM architecture for improving memory power efficiency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.210-221, November 08-12, 2008[doi>10.1109/MICRO.2008.4771792]
