// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_tx_sar_table (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txEng2txSar_upd_req_dout,
        txEng2txSar_upd_req_num_data_valid,
        txEng2txSar_upd_req_fifo_cap,
        txEng2txSar_upd_req_empty_n,
        txEng2txSar_upd_req_read,
        txApp2txSar_push_dout,
        txApp2txSar_push_num_data_valid,
        txApp2txSar_push_fifo_cap,
        txApp2txSar_push_empty_n,
        txApp2txSar_push_read,
        rxEng2txSar_upd_req_dout,
        rxEng2txSar_upd_req_num_data_valid,
        rxEng2txSar_upd_req_fifo_cap,
        rxEng2txSar_upd_req_empty_n,
        rxEng2txSar_upd_req_read,
        txSar2txEng_upd_rsp_din,
        txSar2txEng_upd_rsp_num_data_valid,
        txSar2txEng_upd_rsp_fifo_cap,
        txSar2txEng_upd_rsp_full_n,
        txSar2txEng_upd_rsp_write,
        txSar2rxEng_upd_rsp_din,
        txSar2rxEng_upd_rsp_num_data_valid,
        txSar2rxEng_upd_rsp_fifo_cap,
        txSar2rxEng_upd_rsp_full_n,
        txSar2rxEng_upd_rsp_write,
        txSar2txApp_ack_push_din,
        txSar2txApp_ack_push_num_data_valid,
        txSar2txApp_ack_push_fifo_cap,
        txSar2txApp_ack_push_full_n,
        txSar2txApp_ack_push_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [52:0] txEng2txSar_upd_req_dout;
input  [4:0] txEng2txSar_upd_req_num_data_valid;
input  [4:0] txEng2txSar_upd_req_fifo_cap;
input   txEng2txSar_upd_req_empty_n;
output   txEng2txSar_upd_req_read;
input  [33:0] txApp2txSar_push_dout;
input  [4:0] txApp2txSar_push_num_data_valid;
input  [4:0] txApp2txSar_push_fifo_cap;
input   txApp2txSar_push_empty_n;
output   txApp2txSar_push_read;
input  [90:0] rxEng2txSar_upd_req_dout;
input  [4:0] rxEng2txSar_upd_req_num_data_valid;
input  [4:0] rxEng2txSar_upd_req_fifo_cap;
input   rxEng2txSar_upd_req_empty_n;
output   rxEng2txSar_upd_req_read;
output  [123:0] txSar2txEng_upd_rsp_din;
input  [4:0] txSar2txEng_upd_rsp_num_data_valid;
input  [4:0] txSar2txEng_upd_rsp_fifo_cap;
input   txSar2txEng_upd_rsp_full_n;
output   txSar2txEng_upd_rsp_write;
output  [102:0] txSar2rxEng_upd_rsp_din;
input  [4:0] txSar2rxEng_upd_rsp_num_data_valid;
input  [4:0] txSar2rxEng_upd_rsp_fifo_cap;
input   txSar2rxEng_upd_rsp_full_n;
output   txSar2rxEng_upd_rsp_write;
output  [52:0] txSar2txApp_ack_push_din;
input  [4:0] txSar2txApp_ack_push_num_data_valid;
input  [4:0] txSar2txApp_ack_push_fifo_cap;
input   txSar2txApp_ack_push_full_n;
output   txSar2txApp_ack_push_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txEng2txSar_upd_req_read;
reg txApp2txSar_push_read;
reg rxEng2txSar_upd_req_read;
reg txSar2txEng_upd_rsp_write;
reg txSar2rxEng_upd_rsp_write;
reg[52:0] txSar2txApp_ack_push_din;
reg txSar2txApp_ack_push_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_156_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_977;
wire   [0:0] tmp_i_179_nbreadreq_fu_170_p3;
reg    ap_predicate_op66_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_977_pp0_iter1_reg;
reg   [0:0] tmp_i_179_reg_1020;
wire   [0:0] tmp_2_i_nbreadreq_fu_184_p3;
reg    ap_predicate_op117_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] tmp_i_reg_977_pp0_iter3_reg;
reg   [0:0] tmp_write_V_reg_1007;
reg   [0:0] tmp_write_V_reg_1007_pp0_iter3_reg;
reg    ap_predicate_op197_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] tmp_i_reg_977_pp0_iter4_reg;
reg   [0:0] tmp_i_179_reg_1020_pp0_iter4_reg;
reg   [0:0] tmp_2_i_reg_1079;
reg   [0:0] tmp_2_i_reg_1079_pp0_iter4_reg;
reg   [0:0] tmp_write_V_1_reg_1088;
reg   [0:0] tmp_write_V_1_reg_1088_pp0_iter4_reg;
reg    ap_predicate_op200_write_state6;
reg    ap_block_state6_pp0_stage0_iter5;
reg   [0:0] tmp_i_reg_977_pp0_iter5_reg;
reg   [0:0] tmp_i_179_reg_1020_pp0_iter5_reg;
reg   [0:0] tmp_2_i_reg_1079_pp0_iter5_reg;
reg   [0:0] tmp_write_V_1_reg_1088_pp0_iter5_reg;
reg    ap_predicate_op219_write_state7;
reg   [0:0] tmp_write_V_reg_1007_pp0_iter5_reg;
reg   [0:0] tst_txEngUpdate_isRtQuery_reg_997;
reg   [0:0] tst_txEngUpdate_isRtQuery_reg_997_pp0_iter5_reg;
reg   [0:0] tmp_init_V_reg_1011;
reg   [0:0] tmp_init_V_reg_1011_pp0_iter5_reg;
reg    ap_predicate_op222_write_state7;
reg    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_subdone;
reg   [9:0] tx_table_not_ackd_V_address0;
reg    tx_table_not_ackd_V_ce0;
reg    tx_table_not_ackd_V_we0;
wire   [31:0] tx_table_not_ackd_V_q0;
wire   [9:0] tx_table_not_ackd_V_address1;
reg    tx_table_not_ackd_V_ce1;
wire   [31:0] tx_table_not_ackd_V_q1;
wire   [9:0] tx_table_app_V_address0;
reg    tx_table_app_V_ce0;
reg    tx_table_app_V_we0;
reg   [9:0] tx_table_app_V_address1;
reg    tx_table_app_V_ce1;
reg    tx_table_app_V_we1;
wire   [17:0] tx_table_app_V_d1;
wire   [17:0] tx_table_app_V_q1;
wire   [9:0] tx_table_ackd_V_address0;
reg    tx_table_ackd_V_ce0;
reg    tx_table_ackd_V_we0;
wire   [31:0] tx_table_ackd_V_q0;
reg   [9:0] tx_table_ackd_V_address1;
reg    tx_table_ackd_V_ce1;
reg    tx_table_ackd_V_we1;
wire   [31:0] tx_table_ackd_V_d1;
wire   [31:0] tx_table_ackd_V_q1;
wire   [9:0] tx_table_cong_window_V_address0;
reg    tx_table_cong_window_V_ce0;
reg    tx_table_cong_window_V_we0;
wire   [17:0] tx_table_cong_window_V_q0;
reg   [9:0] tx_table_cong_window_V_address1;
reg    tx_table_cong_window_V_ce1;
reg    tx_table_cong_window_V_we1;
wire   [17:0] tx_table_cong_window_V_q1;
reg   [9:0] tx_table_slowstart_threshold_V_address0;
reg    tx_table_slowstart_threshold_V_ce0;
reg    tx_table_slowstart_threshold_V_we0;
reg   [17:0] tx_table_slowstart_threshold_V_d0;
wire   [9:0] tx_table_slowstart_threshold_V_address1;
reg    tx_table_slowstart_threshold_V_ce1;
wire   [17:0] tx_table_slowstart_threshold_V_q1;
reg   [9:0] tx_table_finReady_address0;
reg    tx_table_finReady_ce0;
reg    tx_table_finReady_we0;
wire   [0:0] tx_table_finReady_q0;
wire   [9:0] tx_table_finReady_address1;
reg    tx_table_finReady_ce1;
reg    tx_table_finReady_we1;
reg   [9:0] tx_table_finSent_address0;
reg    tx_table_finSent_ce0;
reg    tx_table_finSent_we0;
wire   [0:0] tx_table_finSent_q0;
wire   [9:0] tx_table_finSent_address1;
reg    tx_table_finSent_ce1;
reg    tx_table_finSent_we1;
wire   [9:0] tx_table_recv_window_V_address0;
reg    tx_table_recv_window_V_ce0;
reg    tx_table_recv_window_V_we0;
wire   [9:0] tx_table_recv_window_V_address1;
reg    tx_table_recv_window_V_ce1;
wire   [15:0] tx_table_recv_window_V_q1;
wire   [9:0] tx_table_win_shift_V_address0;
reg    tx_table_win_shift_V_ce0;
reg    tx_table_win_shift_V_we0;
wire   [3:0] tx_table_win_shift_V_q0;
wire   [9:0] tx_table_win_shift_V_address1;
reg    tx_table_win_shift_V_ce1;
wire   [3:0] tx_table_win_shift_V_q1;
wire   [9:0] tx_table_count_V_address0;
reg    tx_table_count_V_ce0;
reg    tx_table_count_V_we0;
wire   [1:0] tx_table_count_V_q0;
wire   [9:0] tx_table_fastRetransmitted_address0;
reg    tx_table_fastRetransmitted_ce0;
reg    tx_table_fastRetransmitted_we0;
wire   [0:0] tx_table_fastRetransmitted_q0;
reg    txEng2txSar_upd_req_blk_n;
wire    ap_block_pp0_stage0;
reg    txSar2txApp_ack_push_blk_n;
reg    txSar2txEng_upd_rsp_blk_n;
reg    txApp2txSar_push_blk_n;
reg    rxEng2txSar_upd_req_blk_n;
reg    txSar2rxEng_upd_rsp_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_977_pp0_iter2_reg;
reg   [52:0] txEng2txSar_upd_req_read_reg_981;
wire   [15:0] tmp_sessionID_V_fu_558_p1;
reg   [15:0] tmp_sessionID_V_reg_987;
reg   [0:0] tst_txEngUpdate_finSent_reg_992;
reg   [0:0] tst_txEngUpdate_isRtQuery_reg_997_pp0_iter1_reg;
reg   [0:0] tst_txEngUpdate_isRtQuery_reg_997_pp0_iter2_reg;
reg   [0:0] tst_txEngUpdate_isRtQuery_reg_997_pp0_iter3_reg;
reg   [0:0] tst_txEngUpdate_isRtQuery_reg_997_pp0_iter4_reg;
reg   [31:0] tmp_not_ackd_V_reg_1001;
reg   [0:0] tmp_write_V_reg_1007_pp0_iter1_reg;
reg   [0:0] tmp_write_V_reg_1007_pp0_iter2_reg;
reg   [0:0] tmp_write_V_reg_1007_pp0_iter4_reg;
reg   [0:0] tmp_init_V_reg_1011_pp0_iter1_reg;
reg   [0:0] tmp_init_V_reg_1011_pp0_iter2_reg;
reg   [0:0] tmp_init_V_reg_1011_pp0_iter3_reg;
reg   [0:0] tmp_init_V_reg_1011_pp0_iter4_reg;
reg   [0:0] tst_txEngUpdate_finReady_reg_1015;
reg   [0:0] tmp_i_179_reg_1020_pp0_iter2_reg;
reg   [0:0] tmp_i_179_reg_1020_pp0_iter3_reg;
wire   [9:0] tmp_sessionID_V_1_fu_612_p1;
reg   [9:0] tmp_sessionID_V_1_reg_1024;
reg   [17:0] tmp_app_V_reg_1029;
wire   [33:0] trunc_ln174_fu_654_p1;
reg   [33:0] trunc_ln174_reg_1074;
reg   [33:0] trunc_ln174_reg_1074_pp0_iter2_reg;
reg   [33:0] trunc_ln174_reg_1074_pp0_iter3_reg;
reg   [33:0] trunc_ln174_reg_1074_pp0_iter4_reg;
reg   [33:0] trunc_ln174_reg_1074_pp0_iter5_reg;
reg   [0:0] tmp_2_i_reg_1079_pp0_iter3_reg;
wire   [15:0] tmp_sessionID_V_2_fu_657_p1;
reg   [15:0] tmp_sessionID_V_2_reg_1083;
wire   [0:0] tmp_write_V_1_fu_661_p3;
reg   [0:0] tmp_write_V_1_reg_1088_pp0_iter3_reg;
wire   [0:0] tmp_init_V_1_fu_669_p3;
reg   [0:0] tmp_init_V_1_reg_1092;
reg   [0:0] tmp_init_V_1_reg_1092_pp0_iter3_reg;
reg   [31:0] tmp_ackd_V_reg_1096;
reg   [17:0] tmp_cong_window_V_reg_1101;
reg   [17:0] tmp_cong_window_V_reg_1101_pp0_iter3_reg;
reg   [17:0] tmp_cong_window_V_reg_1101_pp0_iter4_reg;
reg   [17:0] tmp_cong_window_V_reg_1101_pp0_iter5_reg;
reg   [1:0] tmp_count_V_reg_1108;
reg   [0:0] tst_rxEngUpdate_fastRetransmitted_reg_1113;
reg   [3:0] tmp_win_shift_V_reg_1118;
reg   [15:0] tmp_recv_window_V_reg_1124;
reg   [15:0] tmp_recv_window_V_reg_1124_pp0_iter3_reg;
reg   [15:0] tmp_recv_window_V_reg_1124_pp0_iter4_reg;
wire   [33:0] trunc_ln174_2_fu_735_p1;
reg   [33:0] trunc_ln174_2_reg_1130;
reg   [33:0] trunc_ln174_2_reg_1130_pp0_iter3_reg;
reg   [33:0] trunc_ln174_2_reg_1130_pp0_iter4_reg;
reg   [33:0] trunc_ln174_2_reg_1130_pp0_iter5_reg;
reg   [31:0] entry_ackd_V_reg_1135;
reg   [31:0] entry_ackd_V_reg_1135_pp0_iter3_reg;
reg   [31:0] entry_not_ackd_V_reg_1140;
reg   [31:0] entry_not_ackd_V_reg_1140_pp0_iter3_reg;
reg   [15:0] entry_recv_window_V_reg_1145;
reg   [3:0] entry_win_shift_V_reg_1150;
reg   [17:0] entry_cong_window_V_reg_1156;
reg   [17:0] entry_app_V_reg_1162;
reg   [17:0] entry_app_V_reg_1162_pp0_iter3_reg;
reg   [0:0] entry_finReady_reg_1167;
reg   [0:0] entry_finReady_reg_1167_pp0_iter3_reg;
reg   [0:0] entry_finSent_reg_1172;
reg   [0:0] entry_finSent_reg_1172_pp0_iter3_reg;
wire   [17:0] usedLength_V_fu_751_p2;
reg   [17:0] usedLength_V_reg_1177;
reg   [17:0] usedLength_V_reg_1177_pp0_iter3_reg;
wire   [4:0] sub_ln414_fu_761_p2;
reg   [4:0] sub_ln414_reg_1184;
wire   [17:0] minWindow_V_1_fu_833_p3;
reg   [17:0] minWindow_V_1_reg_1224;
reg   [31:0] tx_table_ackd_V_load_reg_1230;
reg   [31:0] tx_table_not_ackd_V_load_reg_1235;
reg   [17:0] tx_table_cong_window_V_load_reg_1240;
reg   [17:0] tx_table_slowstart_threshold_V_load_reg_1245;
reg   [1:0] tx_table_count_V_load_reg_1250;
reg   [0:0] tx_table_fastRetransmitted_load_reg_1255;
wire   [29:0] p_Result_1_fu_935_p2;
reg   [29:0] p_Result_1_reg_1265;
wire   [17:0] trunc_ln232_3_fu_941_p1;
reg   [17:0] trunc_ln232_3_reg_1270;
wire   [3:0] ap_phi_reg_pp0_iter0_win_shift_V_1_reg_538;
reg   [3:0] ap_phi_reg_pp0_iter1_win_shift_V_1_reg_538;
reg   [3:0] ap_phi_reg_pp0_iter2_win_shift_V_1_reg_538;
reg   [3:0] ap_phi_reg_pp0_iter3_win_shift_V_1_reg_538;
reg   [3:0] ap_phi_reg_pp0_iter4_win_shift_V_1_reg_538;
reg   [3:0] ap_phi_reg_pp0_iter5_win_shift_V_1_reg_538;
wire   [63:0] zext_ln587_fu_626_p1;
wire   [9:0] tx_table_not_ackd_V_addr_1_gep_fu_343_p3;
wire   [9:0] tx_table_app_V_addr_2_gep_fu_351_p3;
wire   [9:0] tx_table_ackd_V_addr_2_gep_fu_359_p3;
wire   [9:0] tx_table_cong_window_V_addr_3_gep_fu_367_p3;
wire   [9:0] tx_table_finReady_addr_2_gep_fu_414_p3;
wire   [9:0] tx_table_finSent_addr_2_gep_fu_423_p3;
wire   [9:0] tx_table_slowstart_threshold_V_addr_gep_fu_432_p3;
wire   [9:0] tx_table_cong_window_V_addr_1_gep_fu_440_p3;
wire   [63:0] zext_ln145_fu_739_p1;
wire   [63:0] zext_ln587_1_fu_767_p1;
reg    ap_block_pp0_stage0_01001;
wire   [52:0] p_4_fu_959_p4;
wire   [52:0] p_s_fu_969_p3;
wire   [17:0] trunc_ln232_fu_743_p1;
wire   [17:0] trunc_ln232_1_fu_747_p1;
wire   [4:0] zext_ln598_fu_757_p1;
wire   [29:0] zext_ln232_fu_778_p1;
wire   [29:0] zext_ln414_fu_781_p1;
wire   [29:0] zext_ln414_1_fu_784_p1;
wire   [29:0] zext_ln414_2_fu_787_p1;
wire   [29:0] shl_ln414_1_fu_796_p2;
wire   [29:0] lshr_ln414_fu_802_p2;
wire   [29:0] shl_ln414_fu_790_p2;
wire   [29:0] and_ln414_fu_808_p2;
wire   [29:0] zext_ln1073_fu_820_p1;
wire   [29:0] p_Result_s_fu_814_p2;
wire   [0:0] icmp_ln1073_fu_823_p2;
wire   [17:0] minWindow_V_fu_829_p1;
wire   [0:0] icmp_ln1073_1_fu_840_p2;
wire   [17:0] usableWindow_V_fu_844_p2;
wire   [17:0] select_ln133_fu_848_p3;
wire   [120:0] or_ln174_1_i_fu_856_p9;
wire   [4:0] zext_ln598_1_fu_886_p1;
wire   [4:0] sub_ln414_1_fu_893_p2;
wire   [29:0] zext_ln232_1_fu_890_p1;
wire   [29:0] zext_ln414_3_fu_899_p1;
wire   [29:0] zext_ln414_4_fu_903_p1;
wire   [29:0] zext_ln414_5_fu_907_p1;
wire   [29:0] shl_ln414_3_fu_917_p2;
wire   [29:0] lshr_ln414_1_fu_923_p2;
wire   [29:0] shl_ln414_2_fu_911_p2;
wire   [29:0] and_ln414_2_fu_929_p2;
wire   [29:0] zext_ln1073_1_fu_945_p1;
wire   [0:0] icmp_ln1073_2_fu_948_p2;
wire   [17:0] minWindow_1_fu_953_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op87_store_state2;
reg    ap_enable_operation_87;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op73_load_state2;
reg    ap_enable_operation_73;
reg    ap_predicate_op137_load_state3;
reg    ap_enable_operation_137;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op156_load_state4;
reg    ap_enable_operation_156;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op185_load_state5;
reg    ap_enable_operation_185;
reg    ap_enable_state5_pp0_iter4_stage0;
reg    ap_predicate_op90_store_state2;
reg    ap_enable_operation_90;
reg    ap_predicate_op81_load_state2;
reg    ap_enable_operation_81;
reg    ap_predicate_op141_load_state3;
reg    ap_enable_operation_141;
reg    ap_predicate_op134_store_state3;
reg    ap_enable_operation_134;
reg    ap_predicate_op93_store_state2;
reg    ap_enable_operation_93;
reg    ap_predicate_op71_load_state2;
reg    ap_enable_operation_71;
reg    ap_predicate_op136_load_state3;
reg    ap_enable_operation_136;
reg    ap_predicate_op154_load_state4;
reg    ap_enable_operation_154;
reg    ap_predicate_op184_load_state5;
reg    ap_enable_operation_184;
reg    ap_predicate_op162_store_state4;
reg    ap_enable_operation_162;
reg    ap_predicate_op95_store_state2;
reg    ap_enable_operation_95;
reg    ap_predicate_op79_load_state2;
reg    ap_enable_operation_79;
reg    ap_predicate_op140_load_state3;
reg    ap_enable_operation_140;
reg    ap_predicate_op113_store_state2;
reg    ap_enable_operation_113;
reg    ap_predicate_op157_load_state4;
reg    ap_enable_operation_157;
reg    ap_predicate_op186_load_state5;
reg    ap_enable_operation_186;
reg    ap_predicate_op165_store_state4;
reg    ap_enable_operation_165;
reg    ap_predicate_op97_store_state2;
reg    ap_enable_operation_97;
reg    ap_predicate_op111_store_state2;
reg    ap_enable_operation_111;
reg    ap_predicate_op159_load_state4;
reg    ap_enable_operation_159;
reg    ap_predicate_op187_load_state5;
reg    ap_enable_operation_187;
reg    ap_predicate_op99_store_state2;
reg    ap_enable_operation_99;
reg    ap_predicate_op83_load_state2;
reg    ap_enable_operation_83;
reg    ap_predicate_op142_load_state3;
reg    ap_enable_operation_142;
reg    ap_predicate_op104_store_state2;
reg    ap_enable_operation_104;
reg    ap_predicate_op101_store_state2;
reg    ap_enable_operation_101;
reg    ap_predicate_op85_load_state2;
reg    ap_enable_operation_85;
reg    ap_predicate_op143_load_state3;
reg    ap_enable_operation_143;
reg    ap_predicate_op107_store_state2;
reg    ap_enable_operation_107;
reg    ap_predicate_op75_load_state2;
reg    ap_enable_operation_75;
reg    ap_predicate_op138_load_state3;
reg    ap_enable_operation_138;
reg    ap_predicate_op164_store_state4;
reg    ap_enable_operation_164;
reg    ap_predicate_op77_load_state2;
reg    ap_enable_operation_77;
reg    ap_predicate_op139_load_state3;
reg    ap_enable_operation_139;
reg    ap_predicate_op170_store_state4;
reg    ap_enable_operation_170;
reg    ap_predicate_op166_store_state4;
reg    ap_enable_operation_166;
reg    ap_predicate_op160_load_state4;
reg    ap_enable_operation_160;
reg    ap_predicate_op188_load_state5;
reg    ap_enable_operation_188;
reg    ap_predicate_op167_store_state4;
reg    ap_enable_operation_167;
reg    ap_predicate_op161_load_state4;
reg    ap_enable_operation_161;
reg    ap_predicate_op189_load_state5;
reg    ap_enable_operation_189;
reg    ap_predicate_op169_load_state4;
reg    ap_enable_operation_169;
reg    ap_predicate_op190_load_state5;
reg    ap_enable_operation_190;
wire    ap_enable_pp0;
reg    ap_condition_590;
reg    ap_condition_569;
reg    ap_condition_1145;
reg    ap_condition_1143;
reg    ap_condition_1152;
reg    ap_condition_1156;
reg    ap_condition_1160;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_done_reg = 1'b0;
end

toe_top_reverseLookupTableInterface_reverseLookupTable_theirIp_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_not_ackd_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_not_ackd_V_address0),
    .ce0(tx_table_not_ackd_V_ce0),
    .we0(tx_table_not_ackd_V_we0),
    .d0(tmp_not_ackd_V_reg_1001),
    .q0(tx_table_not_ackd_V_q0),
    .address1(tx_table_not_ackd_V_address1),
    .ce1(tx_table_not_ackd_V_ce1),
    .q1(tx_table_not_ackd_V_q1)
);

toe_top_tx_sar_table_tx_table_app_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_app_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_app_V_address0),
    .ce0(tx_table_app_V_ce0),
    .we0(tx_table_app_V_we0),
    .d0(tmp_app_V_reg_1029),
    .address1(tx_table_app_V_address1),
    .ce1(tx_table_app_V_ce1),
    .we1(tx_table_app_V_we1),
    .d1(tx_table_app_V_d1),
    .q1(tx_table_app_V_q1)
);

toe_top_tx_sar_table_tx_table_ackd_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_ackd_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_ackd_V_address0),
    .ce0(tx_table_ackd_V_ce0),
    .we0(tx_table_ackd_V_we0),
    .d0(tmp_ackd_V_reg_1096),
    .q0(tx_table_ackd_V_q0),
    .address1(tx_table_ackd_V_address1),
    .ce1(tx_table_ackd_V_ce1),
    .we1(tx_table_ackd_V_we1),
    .d1(tx_table_ackd_V_d1),
    .q1(tx_table_ackd_V_q1)
);

toe_top_tx_sar_table_tx_table_cong_window_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_cong_window_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_cong_window_V_address0),
    .ce0(tx_table_cong_window_V_ce0),
    .we0(tx_table_cong_window_V_we0),
    .d0(tmp_cong_window_V_reg_1101),
    .q0(tx_table_cong_window_V_q0),
    .address1(tx_table_cong_window_V_address1),
    .ce1(tx_table_cong_window_V_ce1),
    .we1(tx_table_cong_window_V_we1),
    .d1(18'd14600),
    .q1(tx_table_cong_window_V_q1)
);

toe_top_tx_sar_table_tx_table_slowstart_threshold_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_slowstart_threshold_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_slowstart_threshold_V_address0),
    .ce0(tx_table_slowstart_threshold_V_ce0),
    .we0(tx_table_slowstart_threshold_V_we0),
    .d0(tx_table_slowstart_threshold_V_d0),
    .address1(tx_table_slowstart_threshold_V_address1),
    .ce1(tx_table_slowstart_threshold_V_ce1),
    .q1(tx_table_slowstart_threshold_V_q1)
);

toe_top_tx_sar_table_tx_table_finReady_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_finReady_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_finReady_address0),
    .ce0(tx_table_finReady_ce0),
    .we0(tx_table_finReady_we0),
    .d0(1'd1),
    .q0(tx_table_finReady_q0),
    .address1(tx_table_finReady_address1),
    .ce1(tx_table_finReady_ce1),
    .we1(tx_table_finReady_we1),
    .d1(tst_txEngUpdate_finReady_reg_1015)
);

toe_top_tx_sar_table_tx_table_finReady_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_finSent_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_finSent_address0),
    .ce0(tx_table_finSent_ce0),
    .we0(tx_table_finSent_we0),
    .d0(1'd1),
    .q0(tx_table_finSent_q0),
    .address1(tx_table_finSent_address1),
    .ce1(tx_table_finSent_ce1),
    .we1(tx_table_finSent_we1),
    .d1(tst_txEngUpdate_finSent_reg_992)
);

toe_top_tx_sar_table_tx_table_recv_window_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_recv_window_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_recv_window_V_address0),
    .ce0(tx_table_recv_window_V_ce0),
    .we0(tx_table_recv_window_V_we0),
    .d0(tmp_recv_window_V_reg_1124),
    .address1(tx_table_recv_window_V_address1),
    .ce1(tx_table_recv_window_V_ce1),
    .q1(tx_table_recv_window_V_q1)
);

toe_top_tx_sar_table_tx_table_win_shift_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 4 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_win_shift_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_win_shift_V_address0),
    .ce0(tx_table_win_shift_V_ce0),
    .we0(tx_table_win_shift_V_we0),
    .d0(tmp_win_shift_V_reg_1118),
    .q0(tx_table_win_shift_V_q0),
    .address1(tx_table_win_shift_V_address1),
    .ce1(tx_table_win_shift_V_ce1),
    .q1(tx_table_win_shift_V_q1)
);

toe_top_tx_sar_table_tx_table_count_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_count_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_count_V_address0),
    .ce0(tx_table_count_V_ce0),
    .we0(tx_table_count_V_we0),
    .d0(tmp_count_V_reg_1108),
    .q0(tx_table_count_V_q0)
);

toe_top_tx_sar_table_tx_table_fastRetransmitted_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_fastRetransmitted_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_fastRetransmitted_address0),
    .ce0(tx_table_fastRetransmitted_ce0),
    .we0(tx_table_fastRetransmitted_we0),
    .d0(tst_rxEngUpdate_fastRetransmitted_reg_1113),
    .q0(tx_table_fastRetransmitted_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_590)) begin
            ap_phi_reg_pp0_iter3_win_shift_V_1_reg_538 <= {{rxEng2txSar_upd_req_dout[88:85]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_win_shift_V_1_reg_538 <= ap_phi_reg_pp0_iter2_win_shift_V_1_reg_538;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_569)) begin
            ap_phi_reg_pp0_iter5_win_shift_V_1_reg_538 <= tx_table_win_shift_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_win_shift_V_1_reg_538 <= ap_phi_reg_pp0_iter4_win_shift_V_1_reg_538;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_win_shift_V_1_reg_538 <= ap_phi_reg_pp0_iter0_win_shift_V_1_reg_538;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_win_shift_V_1_reg_538 <= ap_phi_reg_pp0_iter1_win_shift_V_1_reg_538;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_win_shift_V_1_reg_538 <= ap_phi_reg_pp0_iter3_win_shift_V_1_reg_538;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_977_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1007_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        entry_ackd_V_reg_1135 <= tx_table_ackd_V_q1;
        entry_app_V_reg_1162 <= tx_table_app_V_q1;
        entry_cong_window_V_reg_1156 <= tx_table_cong_window_V_q1;
        entry_finReady_reg_1167 <= tx_table_finReady_q0;
        entry_finSent_reg_1172 <= tx_table_finSent_q0;
        entry_not_ackd_V_reg_1140 <= tx_table_not_ackd_V_q0;
        entry_recv_window_V_reg_1145 <= tx_table_recv_window_V_q1;
        entry_win_shift_V_reg_1150 <= tx_table_win_shift_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        entry_ackd_V_reg_1135_pp0_iter3_reg <= entry_ackd_V_reg_1135;
        entry_app_V_reg_1162_pp0_iter3_reg <= entry_app_V_reg_1162;
        entry_finReady_reg_1167_pp0_iter3_reg <= entry_finReady_reg_1167;
        entry_finSent_reg_1172_pp0_iter3_reg <= entry_finSent_reg_1172;
        entry_not_ackd_V_reg_1140_pp0_iter3_reg <= entry_not_ackd_V_reg_1140;
        tmp_2_i_reg_1079_pp0_iter3_reg <= tmp_2_i_reg_1079;
        tmp_2_i_reg_1079_pp0_iter4_reg <= tmp_2_i_reg_1079_pp0_iter3_reg;
        tmp_2_i_reg_1079_pp0_iter5_reg <= tmp_2_i_reg_1079_pp0_iter4_reg;
        tmp_cong_window_V_reg_1101_pp0_iter3_reg <= tmp_cong_window_V_reg_1101;
        tmp_cong_window_V_reg_1101_pp0_iter4_reg <= tmp_cong_window_V_reg_1101_pp0_iter3_reg;
        tmp_cong_window_V_reg_1101_pp0_iter5_reg <= tmp_cong_window_V_reg_1101_pp0_iter4_reg;
        tmp_i_179_reg_1020_pp0_iter2_reg <= tmp_i_179_reg_1020;
        tmp_i_179_reg_1020_pp0_iter3_reg <= tmp_i_179_reg_1020_pp0_iter2_reg;
        tmp_i_179_reg_1020_pp0_iter4_reg <= tmp_i_179_reg_1020_pp0_iter3_reg;
        tmp_i_179_reg_1020_pp0_iter5_reg <= tmp_i_179_reg_1020_pp0_iter4_reg;
        tmp_i_reg_977_pp0_iter2_reg <= tmp_i_reg_977_pp0_iter1_reg;
        tmp_i_reg_977_pp0_iter3_reg <= tmp_i_reg_977_pp0_iter2_reg;
        tmp_i_reg_977_pp0_iter4_reg <= tmp_i_reg_977_pp0_iter3_reg;
        tmp_i_reg_977_pp0_iter5_reg <= tmp_i_reg_977_pp0_iter4_reg;
        tmp_init_V_1_reg_1092_pp0_iter3_reg <= tmp_init_V_1_reg_1092;
        tmp_init_V_reg_1011_pp0_iter2_reg <= tmp_init_V_reg_1011_pp0_iter1_reg;
        tmp_init_V_reg_1011_pp0_iter3_reg <= tmp_init_V_reg_1011_pp0_iter2_reg;
        tmp_init_V_reg_1011_pp0_iter4_reg <= tmp_init_V_reg_1011_pp0_iter3_reg;
        tmp_init_V_reg_1011_pp0_iter5_reg <= tmp_init_V_reg_1011_pp0_iter4_reg;
        tmp_recv_window_V_reg_1124_pp0_iter3_reg <= tmp_recv_window_V_reg_1124;
        tmp_recv_window_V_reg_1124_pp0_iter4_reg <= tmp_recv_window_V_reg_1124_pp0_iter3_reg;
        tmp_write_V_1_reg_1088_pp0_iter3_reg <= tmp_write_V_1_reg_1088;
        tmp_write_V_1_reg_1088_pp0_iter4_reg <= tmp_write_V_1_reg_1088_pp0_iter3_reg;
        tmp_write_V_1_reg_1088_pp0_iter5_reg <= tmp_write_V_1_reg_1088_pp0_iter4_reg;
        tmp_write_V_reg_1007_pp0_iter2_reg <= tmp_write_V_reg_1007_pp0_iter1_reg;
        tmp_write_V_reg_1007_pp0_iter3_reg <= tmp_write_V_reg_1007_pp0_iter2_reg;
        tmp_write_V_reg_1007_pp0_iter4_reg <= tmp_write_V_reg_1007_pp0_iter3_reg;
        tmp_write_V_reg_1007_pp0_iter5_reg <= tmp_write_V_reg_1007_pp0_iter4_reg;
        trunc_ln174_2_reg_1130_pp0_iter3_reg <= trunc_ln174_2_reg_1130;
        trunc_ln174_2_reg_1130_pp0_iter4_reg <= trunc_ln174_2_reg_1130_pp0_iter3_reg;
        trunc_ln174_2_reg_1130_pp0_iter5_reg <= trunc_ln174_2_reg_1130_pp0_iter4_reg;
        trunc_ln174_reg_1074_pp0_iter2_reg <= trunc_ln174_reg_1074;
        trunc_ln174_reg_1074_pp0_iter3_reg <= trunc_ln174_reg_1074_pp0_iter2_reg;
        trunc_ln174_reg_1074_pp0_iter4_reg <= trunc_ln174_reg_1074_pp0_iter3_reg;
        trunc_ln174_reg_1074_pp0_iter5_reg <= trunc_ln174_reg_1074_pp0_iter4_reg;
        tst_txEngUpdate_isRtQuery_reg_997_pp0_iter2_reg <= tst_txEngUpdate_isRtQuery_reg_997_pp0_iter1_reg;
        tst_txEngUpdate_isRtQuery_reg_997_pp0_iter3_reg <= tst_txEngUpdate_isRtQuery_reg_997_pp0_iter2_reg;
        tst_txEngUpdate_isRtQuery_reg_997_pp0_iter4_reg <= tst_txEngUpdate_isRtQuery_reg_997_pp0_iter3_reg;
        tst_txEngUpdate_isRtQuery_reg_997_pp0_iter5_reg <= tst_txEngUpdate_isRtQuery_reg_997_pp0_iter4_reg;
        usedLength_V_reg_1177_pp0_iter3_reg <= usedLength_V_reg_1177;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_write_V_reg_1007_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        minWindow_V_1_reg_1224 <= minWindow_V_1_fu_833_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088_pp0_iter4_reg == 1'd1) & (tmp_2_i_reg_1079_pp0_iter4_reg == 1'd1) & (tmp_i_179_reg_1020_pp0_iter4_reg == 1'd0) & (tmp_i_reg_977_pp0_iter4_reg == 1'd0))) begin
        p_Result_1_reg_1265 <= p_Result_1_fu_935_p2;
        trunc_ln232_3_reg_1270 <= trunc_ln232_3_fu_941_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_977_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1007_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln414_reg_1184 <= sub_ln414_fu_761_p2;
        usedLength_V_reg_1177 <= usedLength_V_fu_751_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_179_reg_1020 == 1'd0) & (tmp_i_reg_977_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_i_reg_1079 <= tmp_2_i_nbreadreq_fu_184_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_179_reg_1020 == 1'd0) & (tmp_i_reg_977_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_ackd_V_reg_1096 <= {{rxEng2txSar_upd_req_dout[47:16]}};
        tmp_cong_window_V_reg_1101 <= {{rxEng2txSar_upd_req_dout[81:64]}};
        tmp_count_V_reg_1108 <= {{rxEng2txSar_upd_req_dout[83:82]}};
        tmp_init_V_1_reg_1092 <= rxEng2txSar_upd_req_dout[32'd90];
        tmp_recv_window_V_reg_1124 <= {{rxEng2txSar_upd_req_dout[63:48]}};
        tmp_sessionID_V_2_reg_1083 <= tmp_sessionID_V_2_fu_657_p1;
        tmp_win_shift_V_reg_1118 <= {{rxEng2txSar_upd_req_dout[88:85]}};
        tmp_write_V_1_reg_1088 <= rxEng2txSar_upd_req_dout[32'd89];
        tst_rxEngUpdate_fastRetransmitted_reg_1113 <= rxEng2txSar_upd_req_dout[32'd84];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_179_nbreadreq_fu_170_p3 == 1'd1) & (tmp_i_reg_977 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_app_V_reg_1029 <= {{txApp2txSar_push_dout[33:16]}};
        tmp_sessionID_V_1_reg_1024 <= tmp_sessionID_V_1_fu_612_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_977 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_179_reg_1020 <= tmp_i_179_nbreadreq_fu_170_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_977 <= tmp_i_nbreadreq_fu_156_p3;
        tmp_i_reg_977_pp0_iter1_reg <= tmp_i_reg_977;
        tmp_init_V_reg_1011_pp0_iter1_reg <= tmp_init_V_reg_1011;
        tmp_write_V_reg_1007_pp0_iter1_reg <= tmp_write_V_reg_1007;
        tst_txEngUpdate_isRtQuery_reg_997_pp0_iter1_reg <= tst_txEngUpdate_isRtQuery_reg_997;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_156_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_init_V_reg_1011 <= txEng2txSar_upd_req_dout[32'd49];
        tmp_not_ackd_V_reg_1001 <= {{txEng2txSar_upd_req_dout[47:16]}};
        tmp_sessionID_V_reg_987 <= tmp_sessionID_V_fu_558_p1;
        tmp_write_V_reg_1007 <= txEng2txSar_upd_req_dout[32'd48];
        tst_txEngUpdate_finReady_reg_1015 <= txEng2txSar_upd_req_dout[32'd50];
        tst_txEngUpdate_finSent_reg_992 <= txEng2txSar_upd_req_dout[32'd51];
        tst_txEngUpdate_isRtQuery_reg_997 <= txEng2txSar_upd_req_dout[32'd52];
        txEng2txSar_upd_req_read_reg_981 <= txEng2txSar_upd_req_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_179_reg_1020 == 1'd0) & (tmp_i_reg_977_pp0_iter1_reg == 1'd0) & (tmp_write_V_1_fu_661_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln174_2_reg_1130 <= trunc_ln174_2_fu_735_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_977 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1))) begin
        trunc_ln174_reg_1074 <= trunc_ln174_fu_654_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_write_V_1_reg_1088_pp0_iter3_reg == 1'd0) & (tmp_2_i_reg_1079_pp0_iter3_reg == 1'd1) & (tmp_i_179_reg_1020_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_977_pp0_iter3_reg == 1'd0))) begin
        tx_table_ackd_V_load_reg_1230 <= tx_table_ackd_V_q0;
        tx_table_cong_window_V_load_reg_1240 <= tx_table_cong_window_V_q0;
        tx_table_count_V_load_reg_1250 <= tx_table_count_V_q0;
        tx_table_fastRetransmitted_load_reg_1255 <= tx_table_fastRetransmitted_q0;
        tx_table_not_ackd_V_load_reg_1235 <= tx_table_not_ackd_V_q1;
        tx_table_slowstart_threshold_V_load_reg_1245 <= tx_table_slowstart_threshold_V_q1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to5 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op117_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng2txSar_upd_req_blk_n = rxEng2txSar_upd_req_empty_n;
    end else begin
        rxEng2txSar_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op117_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng2txSar_upd_req_read = 1'b1;
    end else begin
        rxEng2txSar_upd_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op66_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        txApp2txSar_push_blk_n = txApp2txSar_push_empty_n;
    end else begin
        txApp2txSar_push_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op66_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txApp2txSar_push_read = 1'b1;
    end else begin
        txApp2txSar_push_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_156_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        txEng2txSar_upd_req_blk_n = txEng2txSar_upd_req_empty_n;
    end else begin
        txEng2txSar_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_156_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txEng2txSar_upd_req_read = 1'b1;
    end else begin
        txEng2txSar_upd_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op200_write_state6 == 1'b1))) begin
        txSar2rxEng_upd_rsp_blk_n = txSar2rxEng_upd_rsp_full_n;
    end else begin
        txSar2rxEng_upd_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op200_write_state6 == 1'b1))) begin
        txSar2rxEng_upd_rsp_write = 1'b1;
    end else begin
        txSar2rxEng_upd_rsp_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op222_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op219_write_state7 == 1'b1)))) begin
        txSar2txApp_ack_push_blk_n = txSar2txApp_ack_push_full_n;
    end else begin
        txSar2txApp_ack_push_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op222_write_state7 == 1'b1)) begin
            txSar2txApp_ack_push_din = p_s_fu_969_p3;
        end else if ((ap_predicate_op219_write_state7 == 1'b1)) begin
            txSar2txApp_ack_push_din = p_4_fu_959_p4;
        end else begin
            txSar2txApp_ack_push_din = 'bx;
        end
    end else begin
        txSar2txApp_ack_push_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op222_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op219_write_state7 == 1'b1)))) begin
        txSar2txApp_ack_push_write = 1'b1;
    end else begin
        txSar2txApp_ack_push_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op197_write_state5 == 1'b1))) begin
        txSar2txEng_upd_rsp_blk_n = txSar2txEng_upd_rsp_full_n;
    end else begin
        txSar2txEng_upd_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op197_write_state5 == 1'b1))) begin
        txSar2txEng_upd_rsp_write = 1'b1;
    end else begin
        txSar2txEng_upd_rsp_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1143)) begin
        if ((1'b1 == ap_condition_1145)) begin
            tx_table_ackd_V_address1 = tx_table_ackd_V_addr_2_gep_fu_359_p3;
        end else if ((tmp_write_V_reg_1007 == 1'd0)) begin
            tx_table_ackd_V_address1 = zext_ln587_fu_626_p1;
        end else begin
            tx_table_ackd_V_address1 = 'bx;
        end
    end else begin
        tx_table_ackd_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1)) | ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd0) & (tmp_2_i_reg_1079 == 1'd1)))) begin
        tx_table_ackd_V_ce0 = 1'b1;
    end else begin
        tx_table_ackd_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1)) | ((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_reg_1007 == 1'd0)))) begin
        tx_table_ackd_V_ce1 = 1'b1;
    end else begin
        tx_table_ackd_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1))) begin
        tx_table_ackd_V_we0 = 1'b1;
    end else begin
        tx_table_ackd_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1))) begin
        tx_table_ackd_V_we1 = 1'b1;
    end else begin
        tx_table_ackd_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1143)) begin
        if ((1'b1 == ap_condition_1145)) begin
            tx_table_app_V_address1 = tx_table_app_V_addr_2_gep_fu_351_p3;
        end else if ((tmp_write_V_reg_1007 == 1'd0)) begin
            tx_table_app_V_address1 = zext_ln587_fu_626_p1;
        end else begin
            tx_table_app_V_address1 = 'bx;
        end
    end else begin
        tx_table_app_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_app_V_ce0 = 1'b1;
    end else begin
        tx_table_app_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1)) | ((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_reg_1007 == 1'd0)))) begin
        tx_table_app_V_ce1 = 1'b1;
    end else begin
        tx_table_app_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_179_reg_1020 == 1'd1) & (tmp_i_reg_977_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_app_V_we0 = 1'b1;
    end else begin
        tx_table_app_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1))) begin
        tx_table_app_V_we1 = 1'b1;
    end else begin
        tx_table_app_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1143)) begin
        if (((tst_txEngUpdate_isRtQuery_reg_997 == 1'd1) & (tmp_write_V_reg_1007 == 1'd1))) begin
            tx_table_cong_window_V_address1 = tx_table_cong_window_V_addr_1_gep_fu_440_p3;
        end else if ((1'b1 == ap_condition_1145)) begin
            tx_table_cong_window_V_address1 = tx_table_cong_window_V_addr_3_gep_fu_367_p3;
        end else if ((tmp_write_V_reg_1007 == 1'd0)) begin
            tx_table_cong_window_V_address1 = zext_ln587_fu_626_p1;
        end else begin
            tx_table_cong_window_V_address1 = 'bx;
        end
    end else begin
        tx_table_cong_window_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1)) | ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd0) & (tmp_2_i_reg_1079 == 1'd1)))) begin
        tx_table_cong_window_V_ce0 = 1'b1;
    end else begin
        tx_table_cong_window_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd1) & (tmp_write_V_reg_1007 == 1'd1)) | ((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1)) | ((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_reg_1007 == 1'd0)))) begin
        tx_table_cong_window_V_ce1 = 1'b1;
    end else begin
        tx_table_cong_window_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1))) begin
        tx_table_cong_window_V_we0 = 1'b1;
    end else begin
        tx_table_cong_window_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd1) & (tmp_write_V_reg_1007 == 1'd1)) | ((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1)))) begin
        tx_table_cong_window_V_we1 = 1'b1;
    end else begin
        tx_table_cong_window_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1)) | ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd0) & (tmp_2_i_reg_1079 == 1'd1)))) begin
        tx_table_count_V_ce0 = 1'b1;
    end else begin
        tx_table_count_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1))) begin
        tx_table_count_V_we0 = 1'b1;
    end else begin
        tx_table_count_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1)) | ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd0) & (tmp_2_i_reg_1079 == 1'd1)))) begin
        tx_table_fastRetransmitted_ce0 = 1'b1;
    end else begin
        tx_table_fastRetransmitted_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1))) begin
        tx_table_fastRetransmitted_we0 = 1'b1;
    end else begin
        tx_table_fastRetransmitted_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1143)) begin
        if ((1'b1 == ap_condition_1152)) begin
            tx_table_finReady_address0 = tx_table_finReady_addr_2_gep_fu_414_p3;
        end else if ((tmp_write_V_reg_1007 == 1'd0)) begin
            tx_table_finReady_address0 = zext_ln587_fu_626_p1;
        end else begin
            tx_table_finReady_address0 = 'bx;
        end
    end else begin
        tx_table_finReady_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_reg_1007 == 1'd0)) | ((tmp_i_reg_977 == 1'd1) & (tst_txEngUpdate_finReady_reg_1015 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1)))) begin
        tx_table_finReady_ce0 = 1'b1;
    end else begin
        tx_table_finReady_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finReady_ce1 = 1'b1;
    end else begin
        tx_table_finReady_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_977 == 1'd1) & (tst_txEngUpdate_finReady_reg_1015 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1))) begin
        tx_table_finReady_we0 = 1'b1;
    end else begin
        tx_table_finReady_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1))) begin
        tx_table_finReady_we1 = 1'b1;
    end else begin
        tx_table_finReady_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1143)) begin
        if ((1'b1 == ap_condition_1156)) begin
            tx_table_finSent_address0 = tx_table_finSent_addr_2_gep_fu_423_p3;
        end else if ((tmp_write_V_reg_1007 == 1'd0)) begin
            tx_table_finSent_address0 = zext_ln587_fu_626_p1;
        end else begin
            tx_table_finSent_address0 = 'bx;
        end
    end else begin
        tx_table_finSent_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_reg_1007 == 1'd0)) | ((tmp_i_reg_977 == 1'd1) & (tst_txEngUpdate_finSent_reg_992 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1)))) begin
        tx_table_finSent_ce0 = 1'b1;
    end else begin
        tx_table_finSent_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finSent_ce1 = 1'b1;
    end else begin
        tx_table_finSent_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_977 == 1'd1) & (tst_txEngUpdate_finSent_reg_992 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1))) begin
        tx_table_finSent_we0 = 1'b1;
    end else begin
        tx_table_finSent_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1))) begin
        tx_table_finSent_we1 = 1'b1;
    end else begin
        tx_table_finSent_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1143)) begin
        if (((tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1))) begin
            tx_table_not_ackd_V_address0 = tx_table_not_ackd_V_addr_1_gep_fu_343_p3;
        end else if ((tmp_write_V_reg_1007 == 1'd0)) begin
            tx_table_not_ackd_V_address0 = zext_ln587_fu_626_p1;
        end else begin
            tx_table_not_ackd_V_address0 = 'bx;
        end
    end else begin
        tx_table_not_ackd_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1)) | ((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_reg_1007 == 1'd0)))) begin
        tx_table_not_ackd_V_ce0 = 1'b1;
    end else begin
        tx_table_not_ackd_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_not_ackd_V_ce1 = 1'b1;
    end else begin
        tx_table_not_ackd_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1))) begin
        tx_table_not_ackd_V_we0 = 1'b1;
    end else begin
        tx_table_not_ackd_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_recv_window_V_ce0 = 1'b1;
    end else begin
        tx_table_recv_window_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_recv_window_V_ce1 = 1'b1;
    end else begin
        tx_table_recv_window_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1))) begin
        tx_table_recv_window_V_we0 = 1'b1;
    end else begin
        tx_table_recv_window_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1160)) begin
        if ((tst_txEngUpdate_isRtQuery_reg_997 == 1'd1)) begin
            tx_table_slowstart_threshold_V_address0 = tx_table_slowstart_threshold_V_addr_gep_fu_432_p3;
        end else if (((tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0))) begin
            tx_table_slowstart_threshold_V_address0 = zext_ln587_fu_626_p1;
        end else begin
            tx_table_slowstart_threshold_V_address0 = 'bx;
        end
    end else begin
        tx_table_slowstart_threshold_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd1) & (tmp_write_V_reg_1007 == 1'd1)) | ((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1)))) begin
        tx_table_slowstart_threshold_V_ce0 = 1'b1;
    end else begin
        tx_table_slowstart_threshold_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_slowstart_threshold_V_ce1 = 1'b1;
    end else begin
        tx_table_slowstart_threshold_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1160)) begin
        if ((tst_txEngUpdate_isRtQuery_reg_997 == 1'd1)) begin
            tx_table_slowstart_threshold_V_d0 = {{txEng2txSar_upd_req_read_reg_981[33:16]}};
        end else if (((tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0))) begin
            tx_table_slowstart_threshold_V_d0 = 18'd65535;
        end else begin
            tx_table_slowstart_threshold_V_d0 = 'bx;
        end
    end else begin
        tx_table_slowstart_threshold_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd1) & (tmp_write_V_reg_1007 == 1'd1)) | ((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1)))) begin
        tx_table_slowstart_threshold_V_we0 = 1'b1;
    end else begin
        tx_table_slowstart_threshold_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_init_V_1_reg_1092 == 1'd1) & (tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1)) | ((tmp_init_V_1_reg_1092 == 1'd0) & (tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1)))) begin
        tx_table_win_shift_V_ce0 = 1'b1;
    end else begin
        tx_table_win_shift_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_win_shift_V_ce1 = 1'b1;
    end else begin
        tx_table_win_shift_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_init_V_1_reg_1092 == 1'd1) & (tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1))) begin
        tx_table_win_shift_V_we0 = 1'b1;
    end else begin
        tx_table_win_shift_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln414_2_fu_929_p2 = (shl_ln414_3_fu_917_p2 & lshr_ln414_1_fu_923_p2);

assign and_ln414_fu_808_p2 = (shl_ln414_1_fu_796_p2 & lshr_ln414_fu_802_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op117_read_state3 == 1'b1) & (rxEng2txSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op66_read_state2 == 1'b1) & (txApp2txSar_push_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_156_p3 == 1'd1) & (txEng2txSar_upd_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (((ap_predicate_op222_write_state7 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)) | ((ap_predicate_op219_write_state7 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op200_write_state6 == 1'b1) & (txSar2rxEng_upd_rsp_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op197_write_state5 == 1'b1) & (txSar2txEng_upd_rsp_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op117_read_state3 == 1'b1) & (rxEng2txSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op66_read_state2 == 1'b1) & (txApp2txSar_push_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_156_p3 == 1'd1) & (txEng2txSar_upd_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (((ap_predicate_op222_write_state7 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)) | ((ap_predicate_op219_write_state7 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op200_write_state6 == 1'b1) & (txSar2rxEng_upd_rsp_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op197_write_state5 == 1'b1) & (txSar2txEng_upd_rsp_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op117_read_state3 == 1'b1) & (rxEng2txSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op66_read_state2 == 1'b1) & (txApp2txSar_push_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_156_p3 == 1'd1) & (txEng2txSar_upd_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (((ap_predicate_op222_write_state7 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)) | ((ap_predicate_op219_write_state7 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op200_write_state6 == 1'b1) & (txSar2rxEng_upd_rsp_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op197_write_state5 == 1'b1) & (txSar2txEng_upd_rsp_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_156_p3 == 1'd1) & (txEng2txSar_upd_req_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op66_read_state2 == 1'b1) & (txApp2txSar_push_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op117_read_state3 == 1'b1) & (rxEng2txSar_upd_req_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((ap_predicate_op197_write_state5 == 1'b1) & (txSar2txEng_upd_rsp_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((ap_predicate_op200_write_state6 == 1'b1) & (txSar2rxEng_upd_rsp_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = (((ap_predicate_op222_write_state7 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)) | ((ap_predicate_op219_write_state7 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1143 = ((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1145 = ((tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1));
end

always @ (*) begin
    ap_condition_1152 = ((tst_txEngUpdate_finReady_reg_1015 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1));
end

always @ (*) begin
    ap_condition_1156 = ((tst_txEngUpdate_finSent_reg_992 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1));
end

always @ (*) begin
    ap_condition_1160 = ((tmp_i_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (tmp_write_V_reg_1007 == 1'd1));
end

always @ (*) begin
    ap_condition_569 = ((tmp_init_V_1_reg_1092_pp0_iter3_reg == 1'd0) & (tmp_write_V_1_reg_1088_pp0_iter3_reg == 1'd1) & (tmp_2_i_reg_1079_pp0_iter3_reg == 1'd1) & (tmp_i_179_reg_1020_pp0_iter3_reg == 1'd0) & (tmp_i_reg_977_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_590 = ((tmp_2_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_179_reg_1020 == 1'd0) & (tmp_i_reg_977_pp0_iter1_reg == 1'd0) & (tmp_init_V_1_fu_669_p3 == 1'd1) & (tmp_write_V_1_fu_661_p3 == 1'd1));
end

always @ (*) begin
    ap_enable_operation_101 = (ap_predicate_op101_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_104 = (ap_predicate_op104_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_107 = (ap_predicate_op107_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_111 = (ap_predicate_op111_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_113 = (ap_predicate_op113_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_134 = (ap_predicate_op134_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_136 = (ap_predicate_op136_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_137 = (ap_predicate_op137_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_138 = (ap_predicate_op138_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_139 = (ap_predicate_op139_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_140 = (ap_predicate_op140_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_141 = (ap_predicate_op141_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_142 = (ap_predicate_op142_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_143 = (ap_predicate_op143_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_154 = (ap_predicate_op154_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_156 = (ap_predicate_op156_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_157 = (ap_predicate_op157_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_159 = (ap_predicate_op159_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_160 = (ap_predicate_op160_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_161 = (ap_predicate_op161_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_162 = (ap_predicate_op162_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_164 = (ap_predicate_op164_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_165 = (ap_predicate_op165_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_166 = (ap_predicate_op166_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_167 = (ap_predicate_op167_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_169 = (ap_predicate_op169_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_170 = (ap_predicate_op170_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_184 = (ap_predicate_op184_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_185 = (ap_predicate_op185_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_186 = (ap_predicate_op186_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_187 = (ap_predicate_op187_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_188 = (ap_predicate_op188_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_189 = (ap_predicate_op189_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_190 = (ap_predicate_op190_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_71 = (ap_predicate_op71_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_73 = (ap_predicate_op73_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_75 = (ap_predicate_op75_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_77 = (ap_predicate_op77_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_79 = (ap_predicate_op79_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_81 = (ap_predicate_op81_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_83 = (ap_predicate_op83_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_85 = (ap_predicate_op85_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_87 = (ap_predicate_op87_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_90 = (ap_predicate_op90_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_93 = (ap_predicate_op93_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_95 = (ap_predicate_op95_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_97 = (ap_predicate_op97_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_99 = (ap_predicate_op99_store_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter4_stage0 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_win_shift_V_1_reg_538 = 'bx;

always @ (*) begin
    ap_predicate_op101_store_state2 = ((tmp_i_reg_977 == 1'd1) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1));
end

always @ (*) begin
    ap_predicate_op104_store_state2 = ((tmp_i_reg_977 == 1'd1) & (tst_txEngUpdate_finReady_reg_1015 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1));
end

always @ (*) begin
    ap_predicate_op107_store_state2 = ((tmp_i_reg_977 == 1'd1) & (tst_txEngUpdate_finSent_reg_992 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1));
end

always @ (*) begin
    ap_predicate_op111_store_state2 = ((tmp_i_reg_977 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd1) & (tmp_write_V_reg_1007 == 1'd1));
end

always @ (*) begin
    ap_predicate_op113_store_state2 = ((tmp_i_reg_977 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd1) & (tmp_write_V_reg_1007 == 1'd1));
end

always @ (*) begin
    ap_predicate_op117_read_state3 = ((tmp_2_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_179_reg_1020 == 1'd0) & (tmp_i_reg_977_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op134_store_state3 = ((tmp_i_179_reg_1020 == 1'd1) & (tmp_i_reg_977_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op136_load_state3 = ((tmp_i_reg_977_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1007_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op137_load_state3 = ((tmp_i_reg_977_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1007_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op138_load_state3 = ((tmp_i_reg_977_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1007_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op139_load_state3 = ((tmp_i_reg_977_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1007_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op140_load_state3 = ((tmp_i_reg_977_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1007_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op141_load_state3 = ((tmp_i_reg_977_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1007_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op142_load_state3 = ((tmp_i_reg_977_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1007_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op143_load_state3 = ((tmp_i_reg_977_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1007_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op154_load_state4 = ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1088 == 1'd0) & (tmp_2_i_reg_1079 == 1'd1));
end

always @ (*) begin
    ap_predicate_op156_load_state4 = ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1088 == 1'd0) & (tmp_2_i_reg_1079 == 1'd1));
end

always @ (*) begin
    ap_predicate_op157_load_state4 = ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1088 == 1'd0) & (tmp_2_i_reg_1079 == 1'd1));
end

always @ (*) begin
    ap_predicate_op159_load_state4 = ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1088 == 1'd0) & (tmp_2_i_reg_1079 == 1'd1));
end

always @ (*) begin
    ap_predicate_op160_load_state4 = ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1088 == 1'd0) & (tmp_2_i_reg_1079 == 1'd1));
end

always @ (*) begin
    ap_predicate_op161_load_state4 = ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1088 == 1'd0) & (tmp_2_i_reg_1079 == 1'd1));
end

always @ (*) begin
    ap_predicate_op162_store_state4 = ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1));
end

always @ (*) begin
    ap_predicate_op164_store_state4 = ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1));
end

always @ (*) begin
    ap_predicate_op165_store_state4 = ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1));
end

always @ (*) begin
    ap_predicate_op166_store_state4 = ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1));
end

always @ (*) begin
    ap_predicate_op167_store_state4 = ((tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1));
end

always @ (*) begin
    ap_predicate_op169_load_state4 = ((tmp_init_V_1_reg_1092 == 1'd0) & (tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1));
end

always @ (*) begin
    ap_predicate_op170_store_state4 = ((tmp_init_V_1_reg_1092 == 1'd1) & (tmp_i_179_reg_1020_pp0_iter2_reg == 1'd0) & (tmp_i_reg_977_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1088 == 1'd1) & (tmp_2_i_reg_1079 == 1'd1));
end

always @ (*) begin
    ap_predicate_op184_load_state5 = ((tmp_write_V_1_reg_1088_pp0_iter3_reg == 1'd0) & (tmp_2_i_reg_1079_pp0_iter3_reg == 1'd1) & (tmp_i_179_reg_1020_pp0_iter3_reg == 1'd0) & (tmp_i_reg_977_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op185_load_state5 = ((tmp_write_V_1_reg_1088_pp0_iter3_reg == 1'd0) & (tmp_2_i_reg_1079_pp0_iter3_reg == 1'd1) & (tmp_i_179_reg_1020_pp0_iter3_reg == 1'd0) & (tmp_i_reg_977_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op186_load_state5 = ((tmp_write_V_1_reg_1088_pp0_iter3_reg == 1'd0) & (tmp_2_i_reg_1079_pp0_iter3_reg == 1'd1) & (tmp_i_179_reg_1020_pp0_iter3_reg == 1'd0) & (tmp_i_reg_977_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op187_load_state5 = ((tmp_write_V_1_reg_1088_pp0_iter3_reg == 1'd0) & (tmp_2_i_reg_1079_pp0_iter3_reg == 1'd1) & (tmp_i_179_reg_1020_pp0_iter3_reg == 1'd0) & (tmp_i_reg_977_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op188_load_state5 = ((tmp_write_V_1_reg_1088_pp0_iter3_reg == 1'd0) & (tmp_2_i_reg_1079_pp0_iter3_reg == 1'd1) & (tmp_i_179_reg_1020_pp0_iter3_reg == 1'd0) & (tmp_i_reg_977_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op189_load_state5 = ((tmp_write_V_1_reg_1088_pp0_iter3_reg == 1'd0) & (tmp_2_i_reg_1079_pp0_iter3_reg == 1'd1) & (tmp_i_179_reg_1020_pp0_iter3_reg == 1'd0) & (tmp_i_reg_977_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op190_load_state5 = ((tmp_init_V_1_reg_1092_pp0_iter3_reg == 1'd0) & (tmp_write_V_1_reg_1088_pp0_iter3_reg == 1'd1) & (tmp_2_i_reg_1079_pp0_iter3_reg == 1'd1) & (tmp_i_179_reg_1020_pp0_iter3_reg == 1'd0) & (tmp_i_reg_977_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op197_write_state5 = ((tmp_write_V_reg_1007_pp0_iter3_reg == 1'd0) & (tmp_i_reg_977_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op200_write_state6 = ((tmp_write_V_1_reg_1088_pp0_iter4_reg == 1'd0) & (tmp_2_i_reg_1079_pp0_iter4_reg == 1'd1) & (tmp_i_179_reg_1020_pp0_iter4_reg == 1'd0) & (tmp_i_reg_977_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op219_write_state7 = ((tmp_write_V_1_reg_1088_pp0_iter5_reg == 1'd1) & (tmp_2_i_reg_1079_pp0_iter5_reg == 1'd1) & (tmp_i_179_reg_1020_pp0_iter5_reg == 1'd0) & (tmp_i_reg_977_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op222_write_state7 = ((tmp_init_V_reg_1011_pp0_iter5_reg == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997_pp0_iter5_reg == 1'd0) & (tmp_write_V_reg_1007_pp0_iter5_reg == 1'd1) & (tmp_i_reg_977_pp0_iter5_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op66_read_state2 = ((tmp_i_179_nbreadreq_fu_170_p3 == 1'd1) & (tmp_i_reg_977 == 1'd0));
end

always @ (*) begin
    ap_predicate_op71_load_state2 = ((tmp_i_reg_977 == 1'd1) & (tmp_write_V_reg_1007 == 1'd0));
end

always @ (*) begin
    ap_predicate_op73_load_state2 = ((tmp_i_reg_977 == 1'd1) & (tmp_write_V_reg_1007 == 1'd0));
end

always @ (*) begin
    ap_predicate_op75_load_state2 = ((tmp_i_reg_977 == 1'd1) & (tmp_write_V_reg_1007 == 1'd0));
end

always @ (*) begin
    ap_predicate_op77_load_state2 = ((tmp_i_reg_977 == 1'd1) & (tmp_write_V_reg_1007 == 1'd0));
end

always @ (*) begin
    ap_predicate_op79_load_state2 = ((tmp_i_reg_977 == 1'd1) & (tmp_write_V_reg_1007 == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_load_state2 = ((tmp_i_reg_977 == 1'd1) & (tmp_write_V_reg_1007 == 1'd0));
end

always @ (*) begin
    ap_predicate_op83_load_state2 = ((tmp_i_reg_977 == 1'd1) & (tmp_write_V_reg_1007 == 1'd0));
end

always @ (*) begin
    ap_predicate_op85_load_state2 = ((tmp_i_reg_977 == 1'd1) & (tmp_write_V_reg_1007 == 1'd0));
end

always @ (*) begin
    ap_predicate_op87_store_state2 = ((tmp_i_reg_977 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1));
end

always @ (*) begin
    ap_predicate_op90_store_state2 = ((tmp_i_reg_977 == 1'd1) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1));
end

always @ (*) begin
    ap_predicate_op93_store_state2 = ((tmp_i_reg_977 == 1'd1) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1));
end

always @ (*) begin
    ap_predicate_op95_store_state2 = ((tmp_i_reg_977 == 1'd1) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1));
end

always @ (*) begin
    ap_predicate_op97_store_state2 = ((tmp_i_reg_977 == 1'd1) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1));
end

always @ (*) begin
    ap_predicate_op99_store_state2 = ((tmp_i_reg_977 == 1'd1) & (tmp_init_V_reg_1011 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_997 == 1'd0) & (tmp_write_V_reg_1007 == 1'd1));
end

assign icmp_ln1073_1_fu_840_p2 = ((minWindow_V_1_reg_1224 < usedLength_V_reg_1177_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_2_fu_948_p2 = ((zext_ln1073_1_fu_945_p1 < p_Result_1_reg_1265) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_823_p2 = ((zext_ln1073_fu_820_p1 < p_Result_s_fu_814_p2) ? 1'b1 : 1'b0);

assign lshr_ln414_1_fu_923_p2 = 30'd1073741823 >> zext_ln414_5_fu_907_p1;

assign lshr_ln414_fu_802_p2 = 30'd1073741823 >> zext_ln414_2_fu_787_p1;

assign minWindow_1_fu_953_p3 = ((icmp_ln1073_2_fu_948_p2[0:0] == 1'b1) ? tmp_cong_window_V_reg_1101_pp0_iter5_reg : trunc_ln232_3_reg_1270);

assign minWindow_V_1_fu_833_p3 = ((icmp_ln1073_fu_823_p2[0:0] == 1'b1) ? entry_cong_window_V_reg_1156 : minWindow_V_fu_829_p1);

assign minWindow_V_fu_829_p1 = p_Result_s_fu_814_p2[17:0];

assign or_ln174_1_i_fu_856_p9 = {{{{{{{{{{{{{{1'd0}, {entry_finSent_reg_1172_pp0_iter3_reg}}}, {entry_finReady_reg_1167_pp0_iter3_reg}}}, {usedLength_V_reg_1177_pp0_iter3_reg}}}, {entry_app_V_reg_1162_pp0_iter3_reg}}}, {select_ln133_fu_848_p3}}}, {entry_not_ackd_V_reg_1140_pp0_iter3_reg}}}, {entry_ackd_V_reg_1135_pp0_iter3_reg}};

assign p_4_fu_959_p4 = {{{{1'd0}, {minWindow_1_fu_953_p3}}}, {trunc_ln174_2_reg_1130_pp0_iter5_reg}};

assign p_Result_1_fu_935_p2 = (shl_ln414_2_fu_911_p2 & and_ln414_2_fu_929_p2);

assign p_Result_s_fu_814_p2 = (shl_ln414_fu_790_p2 & and_ln414_fu_808_p2);

assign p_s_fu_969_p3 = {{19'd276744}, {trunc_ln174_reg_1074_pp0_iter5_reg}};

assign select_ln133_fu_848_p3 = ((icmp_ln1073_1_fu_840_p2[0:0] == 1'b1) ? usableWindow_V_fu_844_p2 : 18'd0);

assign shl_ln414_1_fu_796_p2 = 30'd1073741823 << zext_ln414_1_fu_784_p1;

assign shl_ln414_2_fu_911_p2 = zext_ln232_1_fu_890_p1 << zext_ln414_3_fu_899_p1;

assign shl_ln414_3_fu_917_p2 = 30'd1073741823 << zext_ln414_4_fu_903_p1;

assign shl_ln414_fu_790_p2 = zext_ln232_fu_778_p1 << zext_ln414_fu_781_p1;

assign sub_ln414_1_fu_893_p2 = (5'd14 - zext_ln598_1_fu_886_p1);

assign sub_ln414_fu_761_p2 = (5'd14 - zext_ln598_fu_757_p1);

assign tmp_2_i_nbreadreq_fu_184_p3 = rxEng2txSar_upd_req_empty_n;

assign tmp_i_179_nbreadreq_fu_170_p3 = txApp2txSar_push_empty_n;

assign tmp_i_nbreadreq_fu_156_p3 = txEng2txSar_upd_req_empty_n;

assign tmp_init_V_1_fu_669_p3 = rxEng2txSar_upd_req_dout[32'd90];

assign tmp_sessionID_V_1_fu_612_p1 = txApp2txSar_push_dout[9:0];

assign tmp_sessionID_V_2_fu_657_p1 = rxEng2txSar_upd_req_dout[15:0];

assign tmp_sessionID_V_fu_558_p1 = txEng2txSar_upd_req_dout[15:0];

assign tmp_write_V_1_fu_661_p3 = rxEng2txSar_upd_req_dout[32'd89];

assign trunc_ln174_2_fu_735_p1 = rxEng2txSar_upd_req_dout[33:0];

assign trunc_ln174_fu_654_p1 = txEng2txSar_upd_req_read_reg_981[33:0];

assign trunc_ln232_1_fu_747_p1 = tx_table_ackd_V_q1[17:0];

assign trunc_ln232_3_fu_941_p1 = p_Result_1_fu_935_p2[17:0];

assign trunc_ln232_fu_743_p1 = tx_table_not_ackd_V_q0[17:0];

assign txSar2rxEng_upd_rsp_din = {{{{{{tx_table_fastRetransmitted_load_reg_1255}, {tx_table_count_V_load_reg_1250}}, {tx_table_slowstart_threshold_V_load_reg_1245}}, {tx_table_cong_window_V_load_reg_1240}}, {tx_table_not_ackd_V_load_reg_1235}}, {tx_table_ackd_V_load_reg_1230}};

assign txSar2txEng_upd_rsp_din = or_ln174_1_i_fu_856_p9;

assign tx_table_ackd_V_addr_2_gep_fu_359_p3 = zext_ln587_fu_626_p1;

assign tx_table_ackd_V_address0 = zext_ln587_1_fu_767_p1;

assign tx_table_ackd_V_d1 = ($signed(tmp_not_ackd_V_reg_1001) + $signed(32'd4294967295));

assign tx_table_app_V_addr_2_gep_fu_351_p3 = zext_ln587_fu_626_p1;

assign tx_table_app_V_address0 = zext_ln145_fu_739_p1;

assign tx_table_app_V_d1 = {{txEng2txSar_upd_req_read_reg_981[33:16]}};

assign tx_table_cong_window_V_addr_1_gep_fu_440_p3 = zext_ln587_fu_626_p1;

assign tx_table_cong_window_V_addr_3_gep_fu_367_p3 = zext_ln587_fu_626_p1;

assign tx_table_cong_window_V_address0 = zext_ln587_1_fu_767_p1;

assign tx_table_count_V_address0 = zext_ln587_1_fu_767_p1;

assign tx_table_fastRetransmitted_address0 = zext_ln587_1_fu_767_p1;

assign tx_table_finReady_addr_2_gep_fu_414_p3 = zext_ln587_fu_626_p1;

assign tx_table_finReady_address1 = zext_ln587_fu_626_p1;

assign tx_table_finSent_addr_2_gep_fu_423_p3 = zext_ln587_fu_626_p1;

assign tx_table_finSent_address1 = zext_ln587_fu_626_p1;

assign tx_table_not_ackd_V_addr_1_gep_fu_343_p3 = zext_ln587_fu_626_p1;

assign tx_table_not_ackd_V_address1 = zext_ln587_1_fu_767_p1;

assign tx_table_recv_window_V_address0 = zext_ln587_1_fu_767_p1;

assign tx_table_recv_window_V_address1 = zext_ln587_fu_626_p1;

assign tx_table_slowstart_threshold_V_addr_gep_fu_432_p3 = zext_ln587_fu_626_p1;

assign tx_table_slowstart_threshold_V_address1 = zext_ln587_1_fu_767_p1;

assign tx_table_win_shift_V_address0 = zext_ln587_1_fu_767_p1;

assign tx_table_win_shift_V_address1 = zext_ln587_fu_626_p1;

assign usableWindow_V_fu_844_p2 = (minWindow_V_1_reg_1224 - usedLength_V_reg_1177_pp0_iter3_reg);

assign usedLength_V_fu_751_p2 = (trunc_ln232_fu_743_p1 - trunc_ln232_1_fu_747_p1);

assign zext_ln1073_1_fu_945_p1 = tmp_cong_window_V_reg_1101_pp0_iter5_reg;

assign zext_ln1073_fu_820_p1 = entry_cong_window_V_reg_1156;

assign zext_ln145_fu_739_p1 = tmp_sessionID_V_1_reg_1024;

assign zext_ln232_1_fu_890_p1 = tmp_recv_window_V_reg_1124_pp0_iter4_reg;

assign zext_ln232_fu_778_p1 = entry_recv_window_V_reg_1145;

assign zext_ln414_1_fu_784_p1 = entry_win_shift_V_reg_1150;

assign zext_ln414_2_fu_787_p1 = sub_ln414_reg_1184;

assign zext_ln414_3_fu_899_p1 = ap_phi_reg_pp0_iter5_win_shift_V_1_reg_538;

assign zext_ln414_4_fu_903_p1 = ap_phi_reg_pp0_iter5_win_shift_V_1_reg_538;

assign zext_ln414_5_fu_907_p1 = sub_ln414_1_fu_893_p2;

assign zext_ln414_fu_781_p1 = entry_win_shift_V_reg_1150;

assign zext_ln587_1_fu_767_p1 = tmp_sessionID_V_2_reg_1083;

assign zext_ln587_fu_626_p1 = tmp_sessionID_V_reg_987;

assign zext_ln598_1_fu_886_p1 = ap_phi_reg_pp0_iter5_win_shift_V_1_reg_538;

assign zext_ln598_fu_757_p1 = tx_table_win_shift_V_q1;

endmodule //toe_top_tx_sar_table
