H. Allen Curtis, Generalized Tree Circuit—The Basic Building Block of an Extended Decomposition Theory, Journal of the ACM (JACM), v.10 n.4, p.562-581, Oct. 1963
Jian Qiao , Makoto Ikeda , Kunihiro Asada, Optimum Functional Decomposition for LUT-Based FPGA Synthesis, Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications, p.555-564, August 27-30, 2000
Jian Qiao , Makoto Ikeda , Kunihiro Asada, Finding an optimal functional decomposition for LUT-based FPGA synthesis, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.225-230, January 2001, Yokohama, Japan
High-quality FPGA Designs through Functional Decomposition with Sub-function Input Support Selection Based on Information Relationship Measures, Proceedings of the 2nd International Symposium on Quality Electronic Design, p.409, March 26-28, 2001
L. Józwiak , A. Chojnacki, High-quality sub-function construction in functional decomposition based on information relationship measures, Proceedings of the conference on Design, automation and test in Europe, p.383-390, March 2001, Munich, Germany
C. Scholl, Multi-output functional decomposition with exploitation of don't cares, Proceedings of the conference on Design, automation and test in Europe, p.743-748, February 23-26, 1998, Le Palais des Congrés de Paris, France
L. Jóźwiak , S. Biegański , A. Chojnacki, Information-driven circuit synthesis with the pre-characterized gate libraries, Journal of Systems Architecture: the EUROMICRO Journal, v.51 n.6-7, p.405-423, June-July 2005
Jason Cong , Yean-Yow Hwang, Boolean matching for complex PLBs in LUT-based FPGAs with application to architecture evaluation, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.27-34, February 22-25, 1998, Monterey, California, USA
R. C. De Vries , A. Svoboda, Multiple-Output Optimization with Mosaics of Boolean Functions, IEEE Transactions on Computers, v.24 n.8, p.777-785, August 1975
Bernd Wurth , Ulf Schlichtmann , Klaus Eckl , Kurt J. Antreich, Functional multiple-output decomposition with application to technology mapping for lookup table-based FPGAs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.3, p.313-350, July 1999
H. Allen Curtis, Use of Decomposition Theory in the Solution of the State Assignment Problem of Sequential Machines, Journal of the ACM (JACM), v.10 n.3, p.386-411, July 1963
Jason Cong , Yean-Yow Hwang, Partially-dependent functional decomposition with applications in FPGA synthesis and mapping, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.35-42, February 09-11, 1997, Monterey, California, USA
Jason Cong , Yean-Yow Hwang, Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA designs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.193-225, April 2000
S. S. Yau , C. K. Tang, Universal Logic Modules and Their Applications, IEEE Transactions on Computers, v.19 n.2, p.141-149, February 1970
J. Paul Roth , R. M. Karp, Minimization over Boolean graphs, IBM Journal of Research and Development, v.6 n.2, p.227-238, April 1962
Christian Legl , Bernd Wurth , Klaus Eckl, A Boolean approach to performance-directed technology mapping for LUT-based FPGA designs, Proceedings of the 33rd annual conference on Design automation, p.730-733, June 03-07, 1996, Las Vegas, Nevada, United States
L. JóŹwiak , A. Chojnacki, Effective and efficient FPGA synthesis through general functional decomposition, Journal of Systems Architecture: the EUROMICRO Journal, v.49 n.4-6, p.247-265, September 2003
Jason Cong , Yuzheng Ding, Combinational logic synthesis for LUT based field programmable gate arrays, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.2, p.145-204, April 1996
Lech Jóźwiak , Aleksander S´lusarczyk, General decomposition of incompletely specified sequential machines with multi-state behavior realization, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.8, p.445-492, August 2004
