
System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ff4  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010a8  080081b0  080081b0  000181b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009258  08009258  00019258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800925c  0800925c  0001925c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000060  20040000  08009260  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 ._os_stack    00008000  20000000  20000000  00030000  2**0
                  ALLOC
  7 ._system_pool 00008000  20008000  20008000  00030000  2**0
                  ALLOC
  8 .ram2         00000000  10000000  10000000  00020060  2**0
                  CONTENTS
  9 .bss          0003a3bc  20040060  080092c0  00020060  2**2
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001df5a  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000045d6  00000000  00000000  0003dfea  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001320  00000000  00000000  000425c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001100  00000000  00000000  000438e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00009f59  00000000  00000000  000449e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006c9b  00000000  00000000  0004e939  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000555d4  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004a74  00000000  00000000  00055650  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000024  00000000  00000000  0005a0c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000003f  00000000  00000000  0005a0e8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040060 	.word	0x20040060
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08008198 	.word	0x08008198

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040064 	.word	0x20040064
 80001f8:	08008198 	.word	0x08008198

080001fc <strcmp>:
 80001fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000200:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000204:	2a01      	cmp	r2, #1
 8000206:	bf28      	it	cs
 8000208:	429a      	cmpcs	r2, r3
 800020a:	d0f7      	beq.n	80001fc <strcmp>
 800020c:	1ad0      	subs	r0, r2, r3
 800020e:	4770      	bx	lr

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
  return uwTick;
 8000224:	4b03      	ldr	r3, [pc, #12]	; (8000234 <HAL_GetTick+0x14>)
 8000226:	681b      	ldr	r3, [r3, #0]
}
 8000228:	4618      	mov	r0, r3
 800022a:	46bd      	mov	sp, r7
 800022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	2007a414 	.word	0x2007a414

08000238 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <NVIC_GetPriorityGrouping+0x18>)
 800023e:	68db      	ldr	r3, [r3, #12]
 8000240:	0a1b      	lsrs	r3, r3, #8
 8000242:	f003 0307 	and.w	r3, r3, #7
}
 8000246:	4618      	mov	r0, r3
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	e000ed00 	.word	0xe000ed00

08000254 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	4603      	mov	r3, r0
 800025c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800025e:	4909      	ldr	r1, [pc, #36]	; (8000284 <NVIC_EnableIRQ+0x30>)
 8000260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000264:	095b      	lsrs	r3, r3, #5
 8000266:	79fa      	ldrb	r2, [r7, #7]
 8000268:	f002 021f 	and.w	r2, r2, #31
 800026c:	2001      	movs	r0, #1
 800026e:	fa00 f202 	lsl.w	r2, r0, r2
 8000272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000276:	bf00      	nop
 8000278:	370c      	adds	r7, #12
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	e000e100 	.word	0xe000e100

08000288 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000288:	b480      	push	{r7}
 800028a:	b083      	sub	sp, #12
 800028c:	af00      	add	r7, sp, #0
 800028e:	4603      	mov	r3, r0
 8000290:	6039      	str	r1, [r7, #0]
 8000292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000298:	2b00      	cmp	r3, #0
 800029a:	da0b      	bge.n	80002b4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029c:	490d      	ldr	r1, [pc, #52]	; (80002d4 <NVIC_SetPriority+0x4c>)
 800029e:	79fb      	ldrb	r3, [r7, #7]
 80002a0:	f003 030f 	and.w	r3, r3, #15
 80002a4:	3b04      	subs	r3, #4
 80002a6:	683a      	ldr	r2, [r7, #0]
 80002a8:	b2d2      	uxtb	r2, r2
 80002aa:	0112      	lsls	r2, r2, #4
 80002ac:	b2d2      	uxtb	r2, r2
 80002ae:	440b      	add	r3, r1
 80002b0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002b2:	e009      	b.n	80002c8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b4:	4908      	ldr	r1, [pc, #32]	; (80002d8 <NVIC_SetPriority+0x50>)
 80002b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ba:	683a      	ldr	r2, [r7, #0]
 80002bc:	b2d2      	uxtb	r2, r2
 80002be:	0112      	lsls	r2, r2, #4
 80002c0:	b2d2      	uxtb	r2, r2
 80002c2:	440b      	add	r3, r1
 80002c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002c8:	bf00      	nop
 80002ca:	370c      	adds	r7, #12
 80002cc:	46bd      	mov	sp, r7
 80002ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d2:	4770      	bx	lr
 80002d4:	e000ed00 	.word	0xe000ed00
 80002d8:	e000e100 	.word	0xe000e100

080002dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002dc:	b480      	push	{r7}
 80002de:	b089      	sub	sp, #36	; 0x24
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	60f8      	str	r0, [r7, #12]
 80002e4:	60b9      	str	r1, [r7, #8]
 80002e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	f003 0307 	and.w	r3, r3, #7
 80002ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002f0:	69fb      	ldr	r3, [r7, #28]
 80002f2:	f1c3 0307 	rsb	r3, r3, #7
 80002f6:	2b04      	cmp	r3, #4
 80002f8:	bf28      	it	cs
 80002fa:	2304      	movcs	r3, #4
 80002fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002fe:	69fb      	ldr	r3, [r7, #28]
 8000300:	3304      	adds	r3, #4
 8000302:	2b06      	cmp	r3, #6
 8000304:	d902      	bls.n	800030c <NVIC_EncodePriority+0x30>
 8000306:	69fb      	ldr	r3, [r7, #28]
 8000308:	3b03      	subs	r3, #3
 800030a:	e000      	b.n	800030e <NVIC_EncodePriority+0x32>
 800030c:	2300      	movs	r3, #0
 800030e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000310:	2201      	movs	r2, #1
 8000312:	69bb      	ldr	r3, [r7, #24]
 8000314:	fa02 f303 	lsl.w	r3, r2, r3
 8000318:	1e5a      	subs	r2, r3, #1
 800031a:	68bb      	ldr	r3, [r7, #8]
 800031c:	401a      	ands	r2, r3
 800031e:	697b      	ldr	r3, [r7, #20]
 8000320:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000322:	2101      	movs	r1, #1
 8000324:	697b      	ldr	r3, [r7, #20]
 8000326:	fa01 f303 	lsl.w	r3, r1, r3
 800032a:	1e59      	subs	r1, r3, #1
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000330:	4313      	orrs	r3, r2
         );
}
 8000332:	4618      	mov	r0, r3
 8000334:	3724      	adds	r7, #36	; 0x24
 8000336:	46bd      	mov	sp, r7
 8000338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033c:	4770      	bx	lr

0800033e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800033e:	b580      	push	{r7, lr}
 8000340:	b086      	sub	sp, #24
 8000342:	af00      	add	r7, sp, #0
 8000344:	4603      	mov	r3, r0
 8000346:	60b9      	str	r1, [r7, #8]
 8000348:	607a      	str	r2, [r7, #4]
 800034a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800034c:	2300      	movs	r3, #0
 800034e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000350:	f7ff ff72 	bl	8000238 <NVIC_GetPriorityGrouping>
 8000354:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000356:	687a      	ldr	r2, [r7, #4]
 8000358:	68b9      	ldr	r1, [r7, #8]
 800035a:	6978      	ldr	r0, [r7, #20]
 800035c:	f7ff ffbe 	bl	80002dc <NVIC_EncodePriority>
 8000360:	4602      	mov	r2, r0
 8000362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000366:	4611      	mov	r1, r2
 8000368:	4618      	mov	r0, r3
 800036a:	f7ff ff8d 	bl	8000288 <NVIC_SetPriority>
}
 800036e:	bf00      	nop
 8000370:	3718      	adds	r7, #24
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}

08000376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000376:	b580      	push	{r7, lr}
 8000378:	b082      	sub	sp, #8
 800037a:	af00      	add	r7, sp, #0
 800037c:	4603      	mov	r3, r0
 800037e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000384:	4618      	mov	r0, r3
 8000386:	f7ff ff65 	bl	8000254 <NVIC_EnableIRQ>
}
 800038a:	bf00      	nop
 800038c:	3708      	adds	r7, #8
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}

08000392 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000392:	b580      	push	{r7, lr}
 8000394:	b084      	sub	sp, #16
 8000396:	af00      	add	r7, sp, #0
 8000398:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800039a:	2300      	movs	r3, #0
 800039c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80003a4:	b2db      	uxtb	r3, r3
 80003a6:	2b02      	cmp	r3, #2
 80003a8:	d005      	beq.n	80003b6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	2204      	movs	r2, #4
 80003ae:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80003b0:	2301      	movs	r3, #1
 80003b2:	73fb      	strb	r3, [r7, #15]
 80003b4:	e047      	b.n	8000446 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	687a      	ldr	r2, [r7, #4]
 80003bc:	6812      	ldr	r2, [r2, #0]
 80003be:	6812      	ldr	r2, [r2, #0]
 80003c0:	f022 020e 	bic.w	r2, r2, #14
 80003c4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	687a      	ldr	r2, [r7, #4]
 80003cc:	6812      	ldr	r2, [r2, #0]
 80003ce:	6812      	ldr	r2, [r2, #0]
 80003d0:	f022 0201 	bic.w	r2, r2, #1
 80003d4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80003da:	687a      	ldr	r2, [r7, #4]
 80003dc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80003de:	6812      	ldr	r2, [r2, #0]
 80003e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80003e4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003ea:	687a      	ldr	r2, [r7, #4]
 80003ec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80003ee:	f002 021c 	and.w	r2, r2, #28
 80003f2:	2101      	movs	r1, #1
 80003f4:	fa01 f202 	lsl.w	r2, r1, r2
 80003f8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003fe:	687a      	ldr	r2, [r7, #4]
 8000400:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8000402:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000408:	2b00      	cmp	r3, #0
 800040a:	d00c      	beq.n	8000426 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000410:	687a      	ldr	r2, [r7, #4]
 8000412:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8000414:	6812      	ldr	r2, [r2, #0]
 8000416:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800041a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000420:	687a      	ldr	r2, [r7, #4]
 8000422:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8000424:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	2201      	movs	r2, #1
 800042a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	2200      	movs	r2, #0
 8000432:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800043a:	2b00      	cmp	r3, #0
 800043c:	d003      	beq.n	8000446 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000442:	6878      	ldr	r0, [r7, #4]
 8000444:	4798      	blx	r3
    }
  }
  return status;
 8000446:	7bfb      	ldrb	r3, [r7, #15]
}
 8000448:	4618      	mov	r0, r3
 800044a:	3710      	adds	r7, #16
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}

08000450 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8000450:	b480      	push	{r7}
 8000452:	b083      	sub	sp, #12
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800045e:	b2db      	uxtb	r3, r3
}
 8000460:	4618      	mov	r0, r3
 8000462:	370c      	adds	r7, #12
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr

0800046c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800046c:	b480      	push	{r7}
 800046e:	b087      	sub	sp, #28
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
 8000474:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000476:	2300      	movs	r3, #0
 8000478:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800047a:	e166      	b.n	800074a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800047c:	683b      	ldr	r3, [r7, #0]
 800047e:	681a      	ldr	r2, [r3, #0]
 8000480:	2101      	movs	r1, #1
 8000482:	697b      	ldr	r3, [r7, #20]
 8000484:	fa01 f303 	lsl.w	r3, r1, r3
 8000488:	4013      	ands	r3, r2
 800048a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	2b00      	cmp	r3, #0
 8000490:	f000 8158 	beq.w	8000744 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	685b      	ldr	r3, [r3, #4]
 8000498:	f003 0303 	and.w	r3, r3, #3
 800049c:	2b01      	cmp	r3, #1
 800049e:	d005      	beq.n	80004ac <HAL_GPIO_Init+0x40>
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	685b      	ldr	r3, [r3, #4]
 80004a4:	f003 0303 	and.w	r3, r3, #3
 80004a8:	2b02      	cmp	r3, #2
 80004aa:	d130      	bne.n	800050e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	689b      	ldr	r3, [r3, #8]
 80004b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80004b2:	697b      	ldr	r3, [r7, #20]
 80004b4:	005b      	lsls	r3, r3, #1
 80004b6:	2203      	movs	r2, #3
 80004b8:	fa02 f303 	lsl.w	r3, r2, r3
 80004bc:	43db      	mvns	r3, r3
 80004be:	693a      	ldr	r2, [r7, #16]
 80004c0:	4013      	ands	r3, r2
 80004c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	68da      	ldr	r2, [r3, #12]
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	005b      	lsls	r3, r3, #1
 80004cc:	fa02 f303 	lsl.w	r3, r2, r3
 80004d0:	693a      	ldr	r2, [r7, #16]
 80004d2:	4313      	orrs	r3, r2
 80004d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	693a      	ldr	r2, [r7, #16]
 80004da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	685b      	ldr	r3, [r3, #4]
 80004e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80004e2:	2201      	movs	r2, #1
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	fa02 f303 	lsl.w	r3, r2, r3
 80004ea:	43db      	mvns	r3, r3
 80004ec:	693a      	ldr	r2, [r7, #16]
 80004ee:	4013      	ands	r3, r2
 80004f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80004f2:	683b      	ldr	r3, [r7, #0]
 80004f4:	685b      	ldr	r3, [r3, #4]
 80004f6:	091b      	lsrs	r3, r3, #4
 80004f8:	f003 0201 	and.w	r2, r3, #1
 80004fc:	697b      	ldr	r3, [r7, #20]
 80004fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000502:	693a      	ldr	r2, [r7, #16]
 8000504:	4313      	orrs	r3, r2
 8000506:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	693a      	ldr	r2, [r7, #16]
 800050c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	685b      	ldr	r3, [r3, #4]
 8000512:	f003 0303 	and.w	r3, r3, #3
 8000516:	2b03      	cmp	r3, #3
 8000518:	d017      	beq.n	800054a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	68db      	ldr	r3, [r3, #12]
 800051e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000520:	697b      	ldr	r3, [r7, #20]
 8000522:	005b      	lsls	r3, r3, #1
 8000524:	2203      	movs	r2, #3
 8000526:	fa02 f303 	lsl.w	r3, r2, r3
 800052a:	43db      	mvns	r3, r3
 800052c:	693a      	ldr	r2, [r7, #16]
 800052e:	4013      	ands	r3, r2
 8000530:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	689a      	ldr	r2, [r3, #8]
 8000536:	697b      	ldr	r3, [r7, #20]
 8000538:	005b      	lsls	r3, r3, #1
 800053a:	fa02 f303 	lsl.w	r3, r2, r3
 800053e:	693a      	ldr	r2, [r7, #16]
 8000540:	4313      	orrs	r3, r2
 8000542:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	693a      	ldr	r2, [r7, #16]
 8000548:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	685b      	ldr	r3, [r3, #4]
 800054e:	f003 0303 	and.w	r3, r3, #3
 8000552:	2b02      	cmp	r3, #2
 8000554:	d123      	bne.n	800059e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	08da      	lsrs	r2, r3, #3
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	3208      	adds	r2, #8
 800055e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000562:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	f003 0307 	and.w	r3, r3, #7
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	220f      	movs	r2, #15
 800056e:	fa02 f303 	lsl.w	r3, r2, r3
 8000572:	43db      	mvns	r3, r3
 8000574:	693a      	ldr	r2, [r7, #16]
 8000576:	4013      	ands	r3, r2
 8000578:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	691a      	ldr	r2, [r3, #16]
 800057e:	697b      	ldr	r3, [r7, #20]
 8000580:	f003 0307 	and.w	r3, r3, #7
 8000584:	009b      	lsls	r3, r3, #2
 8000586:	fa02 f303 	lsl.w	r3, r2, r3
 800058a:	693a      	ldr	r2, [r7, #16]
 800058c:	4313      	orrs	r3, r2
 800058e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	08da      	lsrs	r2, r3, #3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	3208      	adds	r2, #8
 8000598:	6939      	ldr	r1, [r7, #16]
 800059a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80005a4:	697b      	ldr	r3, [r7, #20]
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	2203      	movs	r2, #3
 80005aa:	fa02 f303 	lsl.w	r3, r2, r3
 80005ae:	43db      	mvns	r3, r3
 80005b0:	693a      	ldr	r2, [r7, #16]
 80005b2:	4013      	ands	r3, r2
 80005b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	f003 0203 	and.w	r2, r3, #3
 80005be:	697b      	ldr	r3, [r7, #20]
 80005c0:	005b      	lsls	r3, r3, #1
 80005c2:	fa02 f303 	lsl.w	r3, r2, r3
 80005c6:	693a      	ldr	r2, [r7, #16]
 80005c8:	4313      	orrs	r3, r2
 80005ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	693a      	ldr	r2, [r7, #16]
 80005d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80005da:	2b00      	cmp	r3, #0
 80005dc:	f000 80b2 	beq.w	8000744 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005e0:	4a61      	ldr	r2, [pc, #388]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005e2:	4b61      	ldr	r3, [pc, #388]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005e6:	f043 0301 	orr.w	r3, r3, #1
 80005ea:	6613      	str	r3, [r2, #96]	; 0x60
 80005ec:	4b5e      	ldr	r3, [pc, #376]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005f0:	f003 0301 	and.w	r3, r3, #1
 80005f4:	60bb      	str	r3, [r7, #8]
 80005f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80005f8:	4a5c      	ldr	r2, [pc, #368]	; (800076c <HAL_GPIO_Init+0x300>)
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	089b      	lsrs	r3, r3, #2
 80005fe:	3302      	adds	r3, #2
 8000600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000604:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	f003 0303 	and.w	r3, r3, #3
 800060c:	009b      	lsls	r3, r3, #2
 800060e:	220f      	movs	r2, #15
 8000610:	fa02 f303 	lsl.w	r3, r2, r3
 8000614:	43db      	mvns	r3, r3
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	4013      	ands	r3, r2
 800061a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000622:	d02b      	beq.n	800067c <HAL_GPIO_Init+0x210>
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4a52      	ldr	r2, [pc, #328]	; (8000770 <HAL_GPIO_Init+0x304>)
 8000628:	4293      	cmp	r3, r2
 800062a:	d025      	beq.n	8000678 <HAL_GPIO_Init+0x20c>
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	4a51      	ldr	r2, [pc, #324]	; (8000774 <HAL_GPIO_Init+0x308>)
 8000630:	4293      	cmp	r3, r2
 8000632:	d01f      	beq.n	8000674 <HAL_GPIO_Init+0x208>
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4a50      	ldr	r2, [pc, #320]	; (8000778 <HAL_GPIO_Init+0x30c>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d019      	beq.n	8000670 <HAL_GPIO_Init+0x204>
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4a4f      	ldr	r2, [pc, #316]	; (800077c <HAL_GPIO_Init+0x310>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d013      	beq.n	800066c <HAL_GPIO_Init+0x200>
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	4a4e      	ldr	r2, [pc, #312]	; (8000780 <HAL_GPIO_Init+0x314>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d00d      	beq.n	8000668 <HAL_GPIO_Init+0x1fc>
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	4a4d      	ldr	r2, [pc, #308]	; (8000784 <HAL_GPIO_Init+0x318>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d007      	beq.n	8000664 <HAL_GPIO_Init+0x1f8>
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	4a4c      	ldr	r2, [pc, #304]	; (8000788 <HAL_GPIO_Init+0x31c>)
 8000658:	4293      	cmp	r3, r2
 800065a:	d101      	bne.n	8000660 <HAL_GPIO_Init+0x1f4>
 800065c:	2307      	movs	r3, #7
 800065e:	e00e      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000660:	2308      	movs	r3, #8
 8000662:	e00c      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000664:	2306      	movs	r3, #6
 8000666:	e00a      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000668:	2305      	movs	r3, #5
 800066a:	e008      	b.n	800067e <HAL_GPIO_Init+0x212>
 800066c:	2304      	movs	r3, #4
 800066e:	e006      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000670:	2303      	movs	r3, #3
 8000672:	e004      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000674:	2302      	movs	r3, #2
 8000676:	e002      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <HAL_GPIO_Init+0x212>
 800067c:	2300      	movs	r3, #0
 800067e:	697a      	ldr	r2, [r7, #20]
 8000680:	f002 0203 	and.w	r2, r2, #3
 8000684:	0092      	lsls	r2, r2, #2
 8000686:	4093      	lsls	r3, r2
 8000688:	693a      	ldr	r2, [r7, #16]
 800068a:	4313      	orrs	r3, r2
 800068c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800068e:	4937      	ldr	r1, [pc, #220]	; (800076c <HAL_GPIO_Init+0x300>)
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	089b      	lsrs	r3, r3, #2
 8000694:	3302      	adds	r3, #2
 8000696:	693a      	ldr	r2, [r7, #16]
 8000698:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800069c:	4b3b      	ldr	r3, [pc, #236]	; (800078c <HAL_GPIO_Init+0x320>)
 800069e:	689b      	ldr	r3, [r3, #8]
 80006a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	43db      	mvns	r3, r3
 80006a6:	693a      	ldr	r2, [r7, #16]
 80006a8:	4013      	ands	r3, r2
 80006aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d003      	beq.n	80006c0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80006b8:	693a      	ldr	r2, [r7, #16]
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	4313      	orrs	r3, r2
 80006be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80006c0:	4a32      	ldr	r2, [pc, #200]	; (800078c <HAL_GPIO_Init+0x320>)
 80006c2:	693b      	ldr	r3, [r7, #16]
 80006c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80006c6:	4b31      	ldr	r3, [pc, #196]	; (800078c <HAL_GPIO_Init+0x320>)
 80006c8:	68db      	ldr	r3, [r3, #12]
 80006ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	43db      	mvns	r3, r3
 80006d0:	693a      	ldr	r2, [r7, #16]
 80006d2:	4013      	ands	r3, r2
 80006d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d003      	beq.n	80006ea <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80006e2:	693a      	ldr	r2, [r7, #16]
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	4313      	orrs	r3, r2
 80006e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80006ea:	4a28      	ldr	r2, [pc, #160]	; (800078c <HAL_GPIO_Init+0x320>)
 80006ec:	693b      	ldr	r3, [r7, #16]
 80006ee:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80006f0:	4b26      	ldr	r3, [pc, #152]	; (800078c <HAL_GPIO_Init+0x320>)
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	43db      	mvns	r3, r3
 80006fa:	693a      	ldr	r2, [r7, #16]
 80006fc:	4013      	ands	r3, r2
 80006fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	685b      	ldr	r3, [r3, #4]
 8000704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000708:	2b00      	cmp	r3, #0
 800070a:	d003      	beq.n	8000714 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800070c:	693a      	ldr	r2, [r7, #16]
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	4313      	orrs	r3, r2
 8000712:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000714:	4a1d      	ldr	r2, [pc, #116]	; (800078c <HAL_GPIO_Init+0x320>)
 8000716:	693b      	ldr	r3, [r7, #16]
 8000718:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800071a:	4b1c      	ldr	r3, [pc, #112]	; (800078c <HAL_GPIO_Init+0x320>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	43db      	mvns	r3, r3
 8000724:	693a      	ldr	r2, [r7, #16]
 8000726:	4013      	ands	r3, r2
 8000728:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	685b      	ldr	r3, [r3, #4]
 800072e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000732:	2b00      	cmp	r3, #0
 8000734:	d003      	beq.n	800073e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000736:	693a      	ldr	r2, [r7, #16]
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	4313      	orrs	r3, r2
 800073c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800073e:	4a13      	ldr	r2, [pc, #76]	; (800078c <HAL_GPIO_Init+0x320>)
 8000740:	693b      	ldr	r3, [r7, #16]
 8000742:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	3301      	adds	r3, #1
 8000748:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	681a      	ldr	r2, [r3, #0]
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	fa22 f303 	lsr.w	r3, r2, r3
 8000754:	2b00      	cmp	r3, #0
 8000756:	f47f ae91 	bne.w	800047c <HAL_GPIO_Init+0x10>
  }
}
 800075a:	bf00      	nop
 800075c:	371c      	adds	r7, #28
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	40021000 	.word	0x40021000
 800076c:	40010000 	.word	0x40010000
 8000770:	48000400 	.word	0x48000400
 8000774:	48000800 	.word	0x48000800
 8000778:	48000c00 	.word	0x48000c00
 800077c:	48001000 	.word	0x48001000
 8000780:	48001400 	.word	0x48001400
 8000784:	48001800 	.word	0x48001800
 8000788:	48001c00 	.word	0x48001c00
 800078c:	40010400 	.word	0x40010400

08000790 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000790:	b480      	push	{r7}
 8000792:	b085      	sub	sp, #20
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	691a      	ldr	r2, [r3, #16]
 80007a0:	887b      	ldrh	r3, [r7, #2]
 80007a2:	4013      	ands	r3, r2
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d002      	beq.n	80007ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80007a8:	2301      	movs	r3, #1
 80007aa:	73fb      	strb	r3, [r7, #15]
 80007ac:	e001      	b.n	80007b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80007ae:	2300      	movs	r3, #0
 80007b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80007b4:	4618      	mov	r0, r3
 80007b6:	3714      	adds	r7, #20
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr

080007c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	460b      	mov	r3, r1
 80007ca:	807b      	strh	r3, [r7, #2]
 80007cc:	4613      	mov	r3, r2
 80007ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007d0:	787b      	ldrb	r3, [r7, #1]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d003      	beq.n	80007de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007d6:	887a      	ldrh	r2, [r7, #2]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007dc:	e002      	b.n	80007e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007de:	887a      	ldrh	r2, [r7, #2]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007e4:	bf00      	nop
 80007e6:	370c      	adds	r7, #12
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr

080007f0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b084      	sub	sp, #16
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	699b      	ldr	r3, [r3, #24]
 80007fe:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800080c:	2b00      	cmp	r3, #0
 800080e:	d005      	beq.n	800081c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000814:	68ba      	ldr	r2, [r7, #8]
 8000816:	68f9      	ldr	r1, [r7, #12]
 8000818:	6878      	ldr	r0, [r7, #4]
 800081a:	4798      	blx	r3
  }
}
 800081c:	bf00      	nop
 800081e:	3710      	adds	r7, #16
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}

08000824 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b086      	sub	sp, #24
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	699b      	ldr	r3, [r3, #24]
 8000832:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000842:	2b00      	cmp	r3, #0
 8000844:	d00f      	beq.n	8000866 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000846:	693b      	ldr	r3, [r7, #16]
 8000848:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800084c:	2b00      	cmp	r3, #0
 800084e:	d00a      	beq.n	8000866 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000854:	f043 0201 	orr.w	r2, r3, #1
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000864:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800086c:	2b00      	cmp	r3, #0
 800086e:	d00f      	beq.n	8000890 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000870:	693b      	ldr	r3, [r7, #16]
 8000872:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000876:	2b00      	cmp	r3, #0
 8000878:	d00a      	beq.n	8000890 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800087e:	f043 0208 	orr.w	r2, r3, #8
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800088e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000890:	697b      	ldr	r3, [r7, #20]
 8000892:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000896:	2b00      	cmp	r3, #0
 8000898:	d00f      	beq.n	80008ba <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800089a:	693b      	ldr	r3, [r7, #16]
 800089c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d00a      	beq.n	80008ba <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008a8:	f043 0202 	orr.w	r2, r3, #2
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008b8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008be:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	f003 030b 	and.w	r3, r3, #11
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d003      	beq.n	80008d2 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80008ca:	68f9      	ldr	r1, [r7, #12]
 80008cc:	6878      	ldr	r0, [r7, #4]
 80008ce:	f000 fb3f 	bl	8000f50 <I2C_ITError>
  }
}
 80008d2:	bf00      	nop
 80008d4:	3718      	adds	r7, #24
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80008da:	b580      	push	{r7, lr}
 80008dc:	b086      	sub	sp, #24
 80008de:	af00      	add	r7, sp, #0
 80008e0:	60f8      	str	r0, [r7, #12]
 80008e2:	60b9      	str	r1, [r7, #8]
 80008e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d101      	bne.n	80008fe <I2C_Slave_ISR_IT+0x24>
 80008fa:	2302      	movs	r3, #2
 80008fc:	e0e1      	b.n	8000ac2 <I2C_Slave_ISR_IT+0x1e8>
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	2201      	movs	r2, #1
 8000902:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000906:	693b      	ldr	r3, [r7, #16]
 8000908:	f003 0320 	and.w	r3, r3, #32
 800090c:	2b00      	cmp	r3, #0
 800090e:	d008      	beq.n	8000922 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000916:	2b00      	cmp	r3, #0
 8000918:	d003      	beq.n	8000922 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800091a:	6939      	ldr	r1, [r7, #16]
 800091c:	68f8      	ldr	r0, [r7, #12]
 800091e:	f000 f9b7 	bl	8000c90 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000922:	693b      	ldr	r3, [r7, #16]
 8000924:	f003 0310 	and.w	r3, r3, #16
 8000928:	2b00      	cmp	r3, #0
 800092a:	d04b      	beq.n	80009c4 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000932:	2b00      	cmp	r3, #0
 8000934:	d046      	beq.n	80009c4 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800093a:	b29b      	uxth	r3, r3
 800093c:	2b00      	cmp	r3, #0
 800093e:	d128      	bne.n	8000992 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000946:	b2db      	uxtb	r3, r3
 8000948:	2b28      	cmp	r3, #40	; 0x28
 800094a:	d108      	bne.n	800095e <I2C_Slave_ISR_IT+0x84>
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000952:	d104      	bne.n	800095e <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8000954:	6939      	ldr	r1, [r7, #16]
 8000956:	68f8      	ldr	r0, [r7, #12]
 8000958:	f000 faa4 	bl	8000ea4 <I2C_ITListenCplt>
 800095c:	e031      	b.n	80009c2 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000964:	b2db      	uxtb	r3, r3
 8000966:	2b29      	cmp	r3, #41	; 0x29
 8000968:	d10e      	bne.n	8000988 <I2C_Slave_ISR_IT+0xae>
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000970:	d00a      	beq.n	8000988 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	2210      	movs	r2, #16
 8000978:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800097a:	68f8      	ldr	r0, [r7, #12]
 800097c:	f000 fbe1 	bl	8001142 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000980:	68f8      	ldr	r0, [r7, #12]
 8000982:	f000 f926 	bl	8000bd2 <I2C_ITSlaveSeqCplt>
 8000986:	e01c      	b.n	80009c2 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2210      	movs	r2, #16
 800098e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8000990:	e08f      	b.n	8000ab2 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	2210      	movs	r2, #16
 8000998:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800099e:	f043 0204 	orr.w	r2, r3, #4
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d003      	beq.n	80009b4 <I2C_Slave_ISR_IT+0xda>
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009b2:	d17e      	bne.n	8000ab2 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b8:	4619      	mov	r1, r3
 80009ba:	68f8      	ldr	r0, [r7, #12]
 80009bc:	f000 fac8 	bl	8000f50 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80009c0:	e077      	b.n	8000ab2 <I2C_Slave_ISR_IT+0x1d8>
 80009c2:	e076      	b.n	8000ab2 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80009c4:	693b      	ldr	r3, [r7, #16]
 80009c6:	f003 0304 	and.w	r3, r3, #4
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d02f      	beq.n	8000a2e <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d02a      	beq.n	8000a2e <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80009dc:	b29b      	uxth	r3, r3
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d018      	beq.n	8000a14 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009e6:	68fa      	ldr	r2, [r7, #12]
 80009e8:	6812      	ldr	r2, [r2, #0]
 80009ea:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80009ec:	b2d2      	uxtb	r2, r2
 80009ee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009f4:	1c5a      	adds	r2, r3, #1
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80009fe:	3b01      	subs	r3, #1
 8000a00:	b29a      	uxth	r2, r3
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a0a:	b29b      	uxth	r3, r3
 8000a0c:	3b01      	subs	r3, #1
 8000a0e:	b29a      	uxth	r2, r3
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d14b      	bne.n	8000ab6 <I2C_Slave_ISR_IT+0x1dc>
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000a24:	d047      	beq.n	8000ab6 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8000a26:	68f8      	ldr	r0, [r7, #12]
 8000a28:	f000 f8d3 	bl	8000bd2 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8000a2c:	e043      	b.n	8000ab6 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000a2e:	693b      	ldr	r3, [r7, #16]
 8000a30:	f003 0308 	and.w	r3, r3, #8
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d009      	beq.n	8000a4c <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d004      	beq.n	8000a4c <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8000a42:	6939      	ldr	r1, [r7, #16]
 8000a44:	68f8      	ldr	r0, [r7, #12]
 8000a46:	f000 f840 	bl	8000aca <I2C_ITAddrCplt>
 8000a4a:	e035      	b.n	8000ab8 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000a4c:	693b      	ldr	r3, [r7, #16]
 8000a4e:	f003 0302 	and.w	r3, r3, #2
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d030      	beq.n	8000ab8 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d02b      	beq.n	8000ab8 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a64:	b29b      	uxth	r3, r3
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d018      	beq.n	8000a9c <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	68fa      	ldr	r2, [r7, #12]
 8000a70:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000a72:	7812      	ldrb	r2, [r2, #0]
 8000a74:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a7a:	1c5a      	adds	r2, r3, #1
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a84:	b29b      	uxth	r3, r3
 8000a86:	3b01      	subs	r3, #1
 8000a88:	b29a      	uxth	r2, r3
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000a92:	3b01      	subs	r3, #1
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	851a      	strh	r2, [r3, #40]	; 0x28
 8000a9a:	e00d      	b.n	8000ab8 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000aa2:	d002      	beq.n	8000aaa <I2C_Slave_ISR_IT+0x1d0>
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d106      	bne.n	8000ab8 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000aaa:	68f8      	ldr	r0, [r7, #12]
 8000aac:	f000 f891 	bl	8000bd2 <I2C_ITSlaveSeqCplt>
 8000ab0:	e002      	b.n	8000ab8 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8000ab2:	bf00      	nop
 8000ab4:	e000      	b.n	8000ab8 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8000ab6:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	2200      	movs	r2, #0
 8000abc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000ac0:	2300      	movs	r3, #0
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3718      	adds	r7, #24
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}

08000aca <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8000aca:	b580      	push	{r7, lr}
 8000acc:	b084      	sub	sp, #16
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
 8000ad2:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8000ae0:	2b28      	cmp	r3, #40	; 0x28
 8000ae2:	d16a      	bne.n	8000bba <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	699b      	ldr	r3, [r3, #24]
 8000aea:	0c1b      	lsrs	r3, r3, #16
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	699b      	ldr	r3, [r3, #24]
 8000afa:	0c1b      	lsrs	r3, r3, #16
 8000afc:	b29b      	uxth	r3, r3
 8000afe:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8000b02:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	689b      	ldr	r3, [r3, #8]
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000b10:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	b29b      	uxth	r3, r3
 8000b1a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8000b1e:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	68db      	ldr	r3, [r3, #12]
 8000b24:	2b02      	cmp	r3, #2
 8000b26:	d138      	bne.n	8000b9a <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8000b28:	897b      	ldrh	r3, [r7, #10]
 8000b2a:	09db      	lsrs	r3, r3, #7
 8000b2c:	b29a      	uxth	r2, r3
 8000b2e:	89bb      	ldrh	r3, [r7, #12]
 8000b30:	4053      	eors	r3, r2
 8000b32:	b29b      	uxth	r3, r3
 8000b34:	f003 0306 	and.w	r3, r3, #6
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d11c      	bne.n	8000b76 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8000b3c:	897b      	ldrh	r3, [r7, #10]
 8000b3e:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b44:	1c5a      	adds	r2, r3, #1
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b4e:	2b02      	cmp	r3, #2
 8000b50:	d13b      	bne.n	8000bca <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	2200      	movs	r2, #0
 8000b56:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	2208      	movs	r2, #8
 8000b5e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	2200      	movs	r2, #0
 8000b64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000b6c:	89ba      	ldrh	r2, [r7, #12]
 8000b6e:	7bf9      	ldrb	r1, [r7, #15]
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	4798      	blx	r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8000b74:	e029      	b.n	8000bca <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8000b76:	893b      	ldrh	r3, [r7, #8]
 8000b78:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8000b7a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b7e:	6878      	ldr	r0, [r7, #4]
 8000b80:	f000 fb21 	bl	80011c6 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	2200      	movs	r2, #0
 8000b88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000b90:	89ba      	ldrh	r2, [r7, #12]
 8000b92:	7bf9      	ldrb	r1, [r7, #15]
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	4798      	blx	r3
}
 8000b98:	e017      	b.n	8000bca <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8000b9a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b9e:	6878      	ldr	r0, [r7, #4]
 8000ba0:	f000 fb11 	bl	80011c6 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000bb0:	89ba      	ldrh	r2, [r7, #12]
 8000bb2:	7bf9      	ldrb	r1, [r7, #15]
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	4798      	blx	r3
}
 8000bb8:	e007      	b.n	8000bca <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	2208      	movs	r2, #8
 8000bc0:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8000bca:	bf00      	nop
 8000bcc:	3710      	adds	r7, #16
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}

08000bd2 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8000bd2:	b580      	push	{r7, lr}
 8000bd4:	b084      	sub	sp, #16
 8000bd6:	af00      	add	r7, sp, #0
 8000bd8:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2200      	movs	r2, #0
 8000be6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d008      	beq.n	8000c06 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	687a      	ldr	r2, [r7, #4]
 8000bfa:	6812      	ldr	r2, [r2, #0]
 8000bfc:	6812      	ldr	r2, [r2, #0]
 8000bfe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	e00c      	b.n	8000c20 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d007      	beq.n	8000c20 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	687a      	ldr	r2, [r7, #4]
 8000c16:	6812      	ldr	r2, [r2, #0]
 8000c18:	6812      	ldr	r2, [r2, #0]
 8000c1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000c1e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	2b29      	cmp	r3, #41	; 0x29
 8000c2a:	d113      	bne.n	8000c54 <I2C_ITSlaveSeqCplt+0x82>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2228      	movs	r2, #40	; 0x28
 8000c30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2221      	movs	r2, #33	; 0x21
 8000c38:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f000 fac2 	bl	80011c6 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2200      	movs	r2, #0
 8000c46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	4798      	blx	r3
  }
  else
  {
    /* Nothing to do */
  }
}
 8000c52:	e018      	b.n	8000c86 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	2b2a      	cmp	r3, #42	; 0x2a
 8000c5e:	d112      	bne.n	8000c86 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2228      	movs	r2, #40	; 0x28
 8000c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2222      	movs	r2, #34	; 0x22
 8000c6c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8000c6e:	2102      	movs	r1, #2
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f000 faa8 	bl	80011c6 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	2200      	movs	r2, #0
 8000c7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c82:	6878      	ldr	r0, [r7, #4]
 8000c84:	4798      	blx	r3
}
 8000c86:	bf00      	nop
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000cac:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	2220      	movs	r2, #32
 8000cb4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	2b21      	cmp	r3, #33	; 0x21
 8000cba:	d002      	beq.n	8000cc2 <I2C_ITSlaveCplt+0x32>
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]
 8000cbe:	2b29      	cmp	r3, #41	; 0x29
 8000cc0:	d108      	bne.n	8000cd4 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8000cc2:	f248 0101 	movw	r1, #32769	; 0x8001
 8000cc6:	6878      	ldr	r0, [r7, #4]
 8000cc8:	f000 fa7d 	bl	80011c6 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2221      	movs	r2, #33	; 0x21
 8000cd0:	631a      	str	r2, [r3, #48]	; 0x30
 8000cd2:	e00d      	b.n	8000cf0 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
 8000cd6:	2b22      	cmp	r3, #34	; 0x22
 8000cd8:	d002      	beq.n	8000ce0 <I2C_ITSlaveCplt+0x50>
 8000cda:	7bfb      	ldrb	r3, [r7, #15]
 8000cdc:	2b2a      	cmp	r3, #42	; 0x2a
 8000cde:	d107      	bne.n	8000cf0 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8000ce0:	f248 0102 	movw	r1, #32770	; 0x8002
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f000 fa6e 	bl	80011c6 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2222      	movs	r2, #34	; 0x22
 8000cee:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	687a      	ldr	r2, [r7, #4]
 8000cf6:	6812      	ldr	r2, [r2, #0]
 8000cf8:	6852      	ldr	r2, [r2, #4]
 8000cfa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000cfe:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	6859      	ldr	r1, [r3, #4]
 8000d0a:	4b64      	ldr	r3, [pc, #400]	; (8000e9c <I2C_ITSlaveCplt+0x20c>)
 8000d0c:	400b      	ands	r3, r1
 8000d0e:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	f000 fa16 	bl	8001142 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d013      	beq.n	8000d48 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	687a      	ldr	r2, [r7, #4]
 8000d26:	6812      	ldr	r2, [r2, #0]
 8000d28:	6812      	ldr	r2, [r2, #0]
 8000d2a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000d2e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d01f      	beq.n	8000d78 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	b29a      	uxth	r2, r3
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000d46:	e017      	b.n	8000d78 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d012      	beq.n	8000d78 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	6812      	ldr	r2, [r2, #0]
 8000d5a:	6812      	ldr	r2, [r2, #0]
 8000d5c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000d60:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d006      	beq.n	8000d78 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	b29a      	uxth	r2, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	f003 0304 	and.w	r3, r3, #4
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d020      	beq.n	8000dc4 <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	f023 0304 	bic.w	r3, r3, #4
 8000d88:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	6812      	ldr	r2, [r2, #0]
 8000d92:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000d94:	b2d2      	uxtb	r2, r2
 8000d96:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d9c:	1c5a      	adds	r2, r3, #1
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d00c      	beq.n	8000dc4 <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000dae:	3b01      	subs	r3, #1
 8000db0:	b29a      	uxth	r2, r3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000dba:	b29b      	uxth	r3, r3
 8000dbc:	3b01      	subs	r3, #1
 8000dbe:	b29a      	uxth	r2, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000dc8:	b29b      	uxth	r3, r3
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d005      	beq.n	8000dda <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dd2:	f043 0204 	orr.w	r2, r3, #4
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2200      	movs	r2, #0
 8000de6:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d010      	beq.n	8000e12 <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000df4:	4619      	mov	r1, r3
 8000df6:	6878      	ldr	r0, [r7, #4]
 8000df8:	f000 f8aa 	bl	8000f50 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2b28      	cmp	r3, #40	; 0x28
 8000e06:	d144      	bne.n	8000e92 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8000e08:	6979      	ldr	r1, [r7, #20]
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f000 f84a 	bl	8000ea4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8000e10:	e03f      	b.n	8000e92 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e16:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000e1a:	d015      	beq.n	8000e48 <I2C_ITSlaveCplt+0x1b8>
    I2C_ITSlaveSeqCplt(hi2c);
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f7ff fed8 	bl	8000bd2 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a1e      	ldr	r2, [pc, #120]	; (8000ea0 <I2C_ITSlaveCplt+0x210>)
 8000e26:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2220      	movs	r2, #32
 8000e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2200      	movs	r2, #0
 8000e34:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ListenCpltCallback(hi2c);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	4798      	blx	r3
}
 8000e46:	e024      	b.n	8000e92 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	2b22      	cmp	r3, #34	; 0x22
 8000e52:	d10f      	bne.n	8000e74 <I2C_ITSlaveCplt+0x1e4>
    hi2c->State = HAL_I2C_STATE_READY;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2220      	movs	r2, #32
 8000e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2200      	movs	r2, #0
 8000e60:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2200      	movs	r2, #0
 8000e66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	4798      	blx	r3
}
 8000e72:	e00e      	b.n	8000e92 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2220      	movs	r2, #32
 8000e78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2200      	movs	r2, #0
 8000e80:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2200      	movs	r2, #0
 8000e86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveTxCpltCallback(hi2c);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	4798      	blx	r3
}
 8000e92:	bf00      	nop
 8000e94:	3718      	adds	r7, #24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	fe00e800 	.word	0xfe00e800
 8000ea0:	ffff0000 	.word	0xffff0000

08000ea4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a26      	ldr	r2, [pc, #152]	; (8000f4c <I2C_ITListenCplt+0xa8>)
 8000eb2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2220      	movs	r2, #32
 8000ebe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	f003 0304 	and.w	r3, r3, #4
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d022      	beq.n	8000f20 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ede:	687a      	ldr	r2, [r7, #4]
 8000ee0:	6812      	ldr	r2, [r2, #0]
 8000ee2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000ee4:	b2d2      	uxtb	r2, r2
 8000ee6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eec:	1c5a      	adds	r2, r3, #1
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d012      	beq.n	8000f20 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000efe:	3b01      	subs	r3, #1
 8000f00:	b29a      	uxth	r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	3b01      	subs	r3, #1
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f18:	f043 0204 	orr.w	r2, r3, #4
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000f20:	f248 0103 	movw	r1, #32771	; 0x8003
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f000 f94e 	bl	80011c6 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	2210      	movs	r2, #16
 8000f30:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2200      	movs	r2, #0
 8000f36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	4798      	blx	r3
#else
  HAL_I2C_ListenCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8000f42:	bf00      	nop
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	ffff0000 	.word	0xffff0000

08000f50 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000f60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2200      	movs	r2, #0
 8000f66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a5d      	ldr	r2, [pc, #372]	; (80010e4 <I2C_ITError+0x194>)
 8000f6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2200      	movs	r2, #0
 8000f74:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	431a      	orrs	r2, r3
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8000f82:	7bfb      	ldrb	r3, [r7, #15]
 8000f84:	2b28      	cmp	r3, #40	; 0x28
 8000f86:	d005      	beq.n	8000f94 <I2C_ITError+0x44>
 8000f88:	7bfb      	ldrb	r3, [r7, #15]
 8000f8a:	2b29      	cmp	r3, #41	; 0x29
 8000f8c:	d002      	beq.n	8000f94 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8000f8e:	7bfb      	ldrb	r3, [r7, #15]
 8000f90:	2b2a      	cmp	r3, #42	; 0x2a
 8000f92:	d10b      	bne.n	8000fac <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000f94:	2103      	movs	r1, #3
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f000 f915 	bl	80011c6 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2228      	movs	r2, #40	; 0x28
 8000fa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	4a50      	ldr	r2, [pc, #320]	; (80010e8 <I2C_ITError+0x198>)
 8000fa8:	635a      	str	r2, [r3, #52]	; 0x34
 8000faa:	e011      	b.n	8000fd0 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000fac:	f248 0103 	movw	r1, #32771	; 0x8003
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f000 f908 	bl	80011c6 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b60      	cmp	r3, #96	; 0x60
 8000fc0:	d003      	beq.n	8000fca <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2220      	movs	r2, #32
 8000fc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd4:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d039      	beq.n	8001052 <I2C_ITError+0x102>
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	2b11      	cmp	r3, #17
 8000fe2:	d002      	beq.n	8000fea <I2C_ITError+0x9a>
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	2b21      	cmp	r3, #33	; 0x21
 8000fe8:	d133      	bne.n	8001052 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ff4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000ff8:	d107      	bne.n	800100a <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	6812      	ldr	r2, [r2, #0]
 8001002:	6812      	ldr	r2, [r2, #0]
 8001004:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001008:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff fa1e 	bl	8000450 <HAL_DMA_GetState>
 8001014:	4603      	mov	r3, r0
 8001016:	2b01      	cmp	r3, #1
 8001018:	d017      	beq.n	800104a <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800101e:	4a33      	ldr	r2, [pc, #204]	; (80010ec <I2C_ITError+0x19c>)
 8001020:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2200      	movs	r2, #0
 8001026:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff f9af 	bl	8000392 <HAL_DMA_Abort_IT>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d04d      	beq.n	80010d6 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800103e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001044:	4610      	mov	r0, r2
 8001046:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001048:	e045      	b.n	80010d6 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f000 f850 	bl	80010f0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001050:	e041      	b.n	80010d6 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001056:	2b00      	cmp	r3, #0
 8001058:	d039      	beq.n	80010ce <I2C_ITError+0x17e>
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	2b12      	cmp	r3, #18
 800105e:	d002      	beq.n	8001066 <I2C_ITError+0x116>
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	2b22      	cmp	r3, #34	; 0x22
 8001064:	d133      	bne.n	80010ce <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001070:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001074:	d107      	bne.n	8001086 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	6812      	ldr	r2, [r2, #0]
 800107e:	6812      	ldr	r2, [r2, #0]
 8001080:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001084:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff f9e0 	bl	8000450 <HAL_DMA_GetState>
 8001090:	4603      	mov	r3, r0
 8001092:	2b01      	cmp	r3, #1
 8001094:	d017      	beq.n	80010c6 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800109a:	4a14      	ldr	r2, [pc, #80]	; (80010ec <I2C_ITError+0x19c>)
 800109c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff f971 	bl	8000392 <HAL_DMA_Abort_IT>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d011      	beq.n	80010da <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80010c0:	4610      	mov	r0, r2
 80010c2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80010c4:	e009      	b.n	80010da <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f000 f812 	bl	80010f0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80010cc:	e005      	b.n	80010da <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f000 f80e 	bl	80010f0 <I2C_TreatErrorCallback>
  }
}
 80010d4:	e002      	b.n	80010dc <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80010d6:	bf00      	nop
 80010d8:	e000      	b.n	80010dc <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80010da:	bf00      	nop
}
 80010dc:	bf00      	nop
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	ffff0000 	.word	0xffff0000
 80010e8:	080008db 	.word	0x080008db
 80010ec:	0800118b 	.word	0x0800118b

080010f0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	2b60      	cmp	r3, #96	; 0x60
 8001102:	d10f      	bne.n	8001124 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2220      	movs	r2, #32
 8001108:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2200      	movs	r2, #0
 8001110:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001122:	e00a      	b.n	800113a <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2200      	movs	r2, #0
 8001128:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2200      	movs	r2, #0
 800112e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	4798      	blx	r3
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001142:	b480      	push	{r7}
 8001144:	b083      	sub	sp, #12
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	f003 0302 	and.w	r3, r3, #2
 8001154:	2b02      	cmp	r3, #2
 8001156:	d103      	bne.n	8001160 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2200      	movs	r2, #0
 800115e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	699b      	ldr	r3, [r3, #24]
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	2b01      	cmp	r3, #1
 800116c:	d007      	beq.n	800117e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	687a      	ldr	r2, [r7, #4]
 8001174:	6812      	ldr	r2, [r2, #0]
 8001176:	6992      	ldr	r2, [r2, #24]
 8001178:	f042 0201 	orr.w	r2, r2, #1
 800117c:	619a      	str	r2, [r3, #24]
  }
}
 800117e:	bf00      	nop
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr

0800118a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b084      	sub	sp, #16
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001196:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800119c:	2b00      	cmp	r3, #0
 800119e:	d003      	beq.n	80011a8 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011a4:	2200      	movs	r2, #0
 80011a6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d003      	beq.n	80011b8 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011b4:	2200      	movs	r2, #0
 80011b6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80011b8:	68f8      	ldr	r0, [r7, #12]
 80011ba:	f7ff ff99 	bl	80010f0 <I2C_TreatErrorCallback>
}
 80011be:	bf00      	nop
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}

080011c6 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80011c6:	b480      	push	{r7}
 80011c8:	b085      	sub	sp, #20
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
 80011ce:	460b      	mov	r3, r1
 80011d0:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80011d2:	2300      	movs	r3, #0
 80011d4:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80011d6:	887b      	ldrh	r3, [r7, #2]
 80011d8:	f003 0301 	and.w	r3, r3, #1
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d00f      	beq.n	8001200 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80011e6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80011f4:	2b28      	cmp	r3, #40	; 0x28
 80011f6:	d003      	beq.n	8001200 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80011fe:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001200:	887b      	ldrh	r3, [r7, #2]
 8001202:	f003 0302 	and.w	r3, r3, #2
 8001206:	2b00      	cmp	r3, #0
 8001208:	d00f      	beq.n	800122a <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8001210:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001218:	b2db      	uxtb	r3, r3
 800121a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800121e:	2b28      	cmp	r3, #40	; 0x28
 8001220:	d003      	beq.n	800122a <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001228:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800122a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800122e:	2b00      	cmp	r3, #0
 8001230:	da03      	bge.n	800123a <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001238:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800123a:	887b      	ldrh	r3, [r7, #2]
 800123c:	2b10      	cmp	r3, #16
 800123e:	d103      	bne.n	8001248 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001246:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001248:	887b      	ldrh	r3, [r7, #2]
 800124a:	2b20      	cmp	r3, #32
 800124c:	d103      	bne.n	8001256 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	f043 0320 	orr.w	r3, r3, #32
 8001254:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001256:	887b      	ldrh	r3, [r7, #2]
 8001258:	2b40      	cmp	r3, #64	; 0x40
 800125a:	d103      	bne.n	8001264 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001262:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	6812      	ldr	r2, [r2, #0]
 800126c:	6811      	ldr	r1, [r2, #0]
 800126e:	68fa      	ldr	r2, [r7, #12]
 8001270:	43d2      	mvns	r2, r2
 8001272:	400a      	ands	r2, r1
 8001274:	601a      	str	r2, [r3, #0]
}
 8001276:	bf00      	nop
 8001278:	3714      	adds	r7, #20
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
	...

08001284 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001288:	4b0d      	ldr	r3, [pc, #52]	; (80012c0 <HAL_PWREx_GetVoltageRange+0x3c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001290:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001294:	d102      	bne.n	800129c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001296:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800129a:	e00b      	b.n	80012b4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800129c:	4b08      	ldr	r3, [pc, #32]	; (80012c0 <HAL_PWREx_GetVoltageRange+0x3c>)
 800129e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80012a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012aa:	d102      	bne.n	80012b2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80012ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012b0:	e000      	b.n	80012b4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80012b2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	40007000 	.word	0x40007000

080012c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b085      	sub	sp, #20
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d141      	bne.n	8001356 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80012d2:	4b4b      	ldr	r3, [pc, #300]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80012da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012de:	d131      	bne.n	8001344 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80012e0:	4a47      	ldr	r2, [pc, #284]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012e2:	4b47      	ldr	r3, [pc, #284]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80012e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80012ec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80012f0:	4a43      	ldr	r2, [pc, #268]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012f2:	4b43      	ldr	r3, [pc, #268]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80012fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001300:	4b40      	ldr	r3, [pc, #256]	; (8001404 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2232      	movs	r2, #50	; 0x32
 8001306:	fb02 f303 	mul.w	r3, r2, r3
 800130a:	4a3f      	ldr	r2, [pc, #252]	; (8001408 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800130c:	fba2 2303 	umull	r2, r3, r2, r3
 8001310:	0c9b      	lsrs	r3, r3, #18
 8001312:	3301      	adds	r3, #1
 8001314:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001316:	e002      	b.n	800131e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	3b01      	subs	r3, #1
 800131c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800131e:	4b38      	ldr	r3, [pc, #224]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001320:	695b      	ldr	r3, [r3, #20]
 8001322:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001326:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800132a:	d102      	bne.n	8001332 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d1f2      	bne.n	8001318 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001332:	4b33      	ldr	r3, [pc, #204]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001334:	695b      	ldr	r3, [r3, #20]
 8001336:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800133a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800133e:	d158      	bne.n	80013f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e057      	b.n	80013f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001344:	4a2e      	ldr	r2, [pc, #184]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001346:	4b2e      	ldr	r3, [pc, #184]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001348:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800134c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001350:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001354:	e04d      	b.n	80013f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800135c:	d141      	bne.n	80013e2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800135e:	4b28      	ldr	r3, [pc, #160]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001366:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800136a:	d131      	bne.n	80013d0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800136c:	4a24      	ldr	r2, [pc, #144]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800136e:	4b24      	ldr	r3, [pc, #144]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001370:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001374:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001378:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800137c:	4a20      	ldr	r2, [pc, #128]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800137e:	4b20      	ldr	r3, [pc, #128]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001386:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800138a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800138c:	4b1d      	ldr	r3, [pc, #116]	; (8001404 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2232      	movs	r2, #50	; 0x32
 8001392:	fb02 f303 	mul.w	r3, r2, r3
 8001396:	4a1c      	ldr	r2, [pc, #112]	; (8001408 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001398:	fba2 2303 	umull	r2, r3, r2, r3
 800139c:	0c9b      	lsrs	r3, r3, #18
 800139e:	3301      	adds	r3, #1
 80013a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013a2:	e002      	b.n	80013aa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	3b01      	subs	r3, #1
 80013a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013aa:	4b15      	ldr	r3, [pc, #84]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013ac:	695b      	ldr	r3, [r3, #20]
 80013ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013b6:	d102      	bne.n	80013be <HAL_PWREx_ControlVoltageScaling+0xfa>
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d1f2      	bne.n	80013a4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013be:	4b10      	ldr	r3, [pc, #64]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013c0:	695b      	ldr	r3, [r3, #20]
 80013c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013ca:	d112      	bne.n	80013f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80013cc:	2303      	movs	r3, #3
 80013ce:	e011      	b.n	80013f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013d0:	4a0b      	ldr	r2, [pc, #44]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013d2:	4b0b      	ldr	r3, [pc, #44]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80013d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013dc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80013e0:	e007      	b.n	80013f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80013e2:	4a07      	ldr	r2, [pc, #28]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013e4:	4b06      	ldr	r3, [pc, #24]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80013ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013f0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80013f2:	2300      	movs	r3, #0
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3714      	adds	r7, #20
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	40007000 	.word	0x40007000
 8001404:	2004005c 	.word	0x2004005c
 8001408:	431bde83 	.word	0x431bde83

0800140c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001410:	4a05      	ldr	r2, [pc, #20]	; (8001428 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001412:	4b05      	ldr	r3, [pc, #20]	; (8001428 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800141a:	6053      	str	r3, [r2, #4]
}
 800141c:	bf00      	nop
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	40007000 	.word	0x40007000

0800142c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b088      	sub	sp, #32
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d101      	bne.n	800143e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e33d      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800143e:	4ba1      	ldr	r3, [pc, #644]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	f003 030c 	and.w	r3, r3, #12
 8001446:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001448:	4b9e      	ldr	r3, [pc, #632]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	f003 0303 	and.w	r3, r3, #3
 8001450:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0310 	and.w	r3, r3, #16
 800145a:	2b00      	cmp	r3, #0
 800145c:	f000 80d8 	beq.w	8001610 <HAL_RCC_OscConfig+0x1e4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d006      	beq.n	8001474 <HAL_RCC_OscConfig+0x48>
 8001466:	69bb      	ldr	r3, [r7, #24]
 8001468:	2b0c      	cmp	r3, #12
 800146a:	f040 8081 	bne.w	8001570 <HAL_RCC_OscConfig+0x144>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	2b01      	cmp	r3, #1
 8001472:	d17d      	bne.n	8001570 <HAL_RCC_OscConfig+0x144>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001474:	4b93      	ldr	r3, [pc, #588]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f003 0302 	and.w	r3, r3, #2
 800147c:	2b00      	cmp	r3, #0
 800147e:	d005      	beq.n	800148c <HAL_RCC_OscConfig+0x60>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d101      	bne.n	800148c <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e316      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6a1a      	ldr	r2, [r3, #32]
 8001490:	4b8c      	ldr	r3, [pc, #560]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 0308 	and.w	r3, r3, #8
 8001498:	2b00      	cmp	r3, #0
 800149a:	d004      	beq.n	80014a6 <HAL_RCC_OscConfig+0x7a>
 800149c:	4b89      	ldr	r3, [pc, #548]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014a4:	e005      	b.n	80014b2 <HAL_RCC_OscConfig+0x86>
 80014a6:	4b87      	ldr	r3, [pc, #540]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80014a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014ac:	091b      	lsrs	r3, r3, #4
 80014ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d923      	bls.n	80014fe <HAL_RCC_OscConfig+0xd2>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6a1b      	ldr	r3, [r3, #32]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 fcf0 	bl	8001ea0 <RCC_SetFlashLatencyFromMSIRange>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e2f7      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014ca:	4a7e      	ldr	r2, [pc, #504]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80014cc:	4b7d      	ldr	r3, [pc, #500]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f043 0308 	orr.w	r3, r3, #8
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	497b      	ldr	r1, [pc, #492]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80014d8:	4b7a      	ldr	r3, [pc, #488]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6a1b      	ldr	r3, [r3, #32]
 80014e4:	4313      	orrs	r3, r2
 80014e6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014e8:	4976      	ldr	r1, [pc, #472]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80014ea:	4b76      	ldr	r3, [pc, #472]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	021b      	lsls	r3, r3, #8
 80014f8:	4313      	orrs	r3, r2
 80014fa:	604b      	str	r3, [r1, #4]
 80014fc:	e025      	b.n	800154a <HAL_RCC_OscConfig+0x11e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014fe:	4a71      	ldr	r2, [pc, #452]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001500:	4b70      	ldr	r3, [pc, #448]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f043 0308 	orr.w	r3, r3, #8
 8001508:	6013      	str	r3, [r2, #0]
 800150a:	496e      	ldr	r1, [pc, #440]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800150c:	4b6d      	ldr	r3, [pc, #436]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a1b      	ldr	r3, [r3, #32]
 8001518:	4313      	orrs	r3, r2
 800151a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800151c:	4969      	ldr	r1, [pc, #420]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800151e:	4b69      	ldr	r3, [pc, #420]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	69db      	ldr	r3, [r3, #28]
 800152a:	021b      	lsls	r3, r3, #8
 800152c:	4313      	orrs	r3, r2
 800152e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d109      	bne.n	800154a <HAL_RCC_OscConfig+0x11e>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6a1b      	ldr	r3, [r3, #32]
 800153a:	4618      	mov	r0, r3
 800153c:	f000 fcb0 	bl	8001ea0 <RCC_SetFlashLatencyFromMSIRange>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <HAL_RCC_OscConfig+0x11e>
            {
              return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e2b7      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800154a:	f000 fbe7 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 800154e:	4601      	mov	r1, r0
 8001550:	4b5c      	ldr	r3, [pc, #368]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	091b      	lsrs	r3, r3, #4
 8001556:	f003 030f 	and.w	r3, r3, #15
 800155a:	4a5b      	ldr	r2, [pc, #364]	; (80016c8 <HAL_RCC_OscConfig+0x29c>)
 800155c:	5cd3      	ldrb	r3, [r2, r3]
 800155e:	f003 031f 	and.w	r3, r3, #31
 8001562:	fa21 f303 	lsr.w	r3, r1, r3
 8001566:	4a59      	ldr	r2, [pc, #356]	; (80016cc <HAL_RCC_OscConfig+0x2a0>)
 8001568:	6013      	str	r3, [r2, #0]
      	status = HAL_OK;
 800156a:	2300      	movs	r3, #0
 800156c:	73fb      	strb	r3, [r7, #15]
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800156e:	e04f      	b.n	8001610 <HAL_RCC_OscConfig+0x1e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d032      	beq.n	80015de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001578:	4a52      	ldr	r2, [pc, #328]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800157a:	4b52      	ldr	r3, [pc, #328]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001584:	f7fe fe4c 	bl	8000220 <HAL_GetTick>
 8001588:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800158a:	e008      	b.n	800159e <HAL_RCC_OscConfig+0x172>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800158c:	f7fe fe48 	bl	8000220 <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	2b02      	cmp	r3, #2
 8001598:	d901      	bls.n	800159e <HAL_RCC_OscConfig+0x172>
          {
            return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e28d      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800159e:	4b49      	ldr	r3, [pc, #292]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d0f0      	beq.n	800158c <HAL_RCC_OscConfig+0x160>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015aa:	4a46      	ldr	r2, [pc, #280]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015ac:	4b45      	ldr	r3, [pc, #276]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f043 0308 	orr.w	r3, r3, #8
 80015b4:	6013      	str	r3, [r2, #0]
 80015b6:	4943      	ldr	r1, [pc, #268]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015b8:	4b42      	ldr	r3, [pc, #264]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a1b      	ldr	r3, [r3, #32]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015c8:	493e      	ldr	r1, [pc, #248]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015ca:	4b3e      	ldr	r3, [pc, #248]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	69db      	ldr	r3, [r3, #28]
 80015d6:	021b      	lsls	r3, r3, #8
 80015d8:	4313      	orrs	r3, r2
 80015da:	604b      	str	r3, [r1, #4]
 80015dc:	e018      	b.n	8001610 <HAL_RCC_OscConfig+0x1e4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80015de:	4a39      	ldr	r2, [pc, #228]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015e0:	4b38      	ldr	r3, [pc, #224]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f023 0301 	bic.w	r3, r3, #1
 80015e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80015ea:	f7fe fe19 	bl	8000220 <HAL_GetTick>
 80015ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80015f0:	e008      	b.n	8001604 <HAL_RCC_OscConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015f2:	f7fe fe15 	bl	8000220 <HAL_GetTick>
 80015f6:	4602      	mov	r2, r0
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d901      	bls.n	8001604 <HAL_RCC_OscConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e25a      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001604:	4b2f      	ldr	r3, [pc, #188]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1f0      	bne.n	80015f2 <HAL_RCC_OscConfig+0x1c6>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0301 	and.w	r3, r3, #1
 8001618:	2b00      	cmp	r3, #0
 800161a:	d05a      	beq.n	80016d2 <HAL_RCC_OscConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800161c:	69bb      	ldr	r3, [r7, #24]
 800161e:	2b08      	cmp	r3, #8
 8001620:	d005      	beq.n	800162e <HAL_RCC_OscConfig+0x202>
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	2b0c      	cmp	r3, #12
 8001626:	d10e      	bne.n	8001646 <HAL_RCC_OscConfig+0x21a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	2b03      	cmp	r3, #3
 800162c:	d10b      	bne.n	8001646 <HAL_RCC_OscConfig+0x21a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800162e:	4b25      	ldr	r3, [pc, #148]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d04a      	beq.n	80016d0 <HAL_RCC_OscConfig+0x2a4>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d146      	bne.n	80016d0 <HAL_RCC_OscConfig+0x2a4>
      {
        return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	e239      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800164e:	d106      	bne.n	800165e <HAL_RCC_OscConfig+0x232>
 8001650:	4a1c      	ldr	r2, [pc, #112]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001652:	4b1c      	ldr	r3, [pc, #112]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800165a:	6013      	str	r3, [r2, #0]
 800165c:	e01d      	b.n	800169a <HAL_RCC_OscConfig+0x26e>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001666:	d10c      	bne.n	8001682 <HAL_RCC_OscConfig+0x256>
 8001668:	4a16      	ldr	r2, [pc, #88]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800166a:	4b16      	ldr	r3, [pc, #88]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001672:	6013      	str	r3, [r2, #0]
 8001674:	4a13      	ldr	r2, [pc, #76]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001676:	4b13      	ldr	r3, [pc, #76]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800167e:	6013      	str	r3, [r2, #0]
 8001680:	e00b      	b.n	800169a <HAL_RCC_OscConfig+0x26e>
 8001682:	4a10      	ldr	r2, [pc, #64]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001684:	4b0f      	ldr	r3, [pc, #60]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800168c:	6013      	str	r3, [r2, #0]
 800168e:	4a0d      	ldr	r2, [pc, #52]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001690:	4b0c      	ldr	r3, [pc, #48]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001698:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d007      	beq.n	80016b2 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
          }
        }
#endif
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U) {};
 80016a2:	bf00      	nop
 80016a4:	4b07      	ldr	r3, [pc, #28]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d0f9      	beq.n	80016a4 <HAL_RCC_OscConfig+0x278>
 80016b0:	e00f      	b.n	80016d2 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) {};
 80016b2:	bf00      	nop
 80016b4:	4b03      	ldr	r3, [pc, #12]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d1f9      	bne.n	80016b4 <HAL_RCC_OscConfig+0x288>
 80016c0:	e007      	b.n	80016d2 <HAL_RCC_OscConfig+0x2a6>
 80016c2:	bf00      	nop
 80016c4:	40021000 	.word	0x40021000
 80016c8:	08009210 	.word	0x08009210
 80016cc:	2004005c 	.word	0x2004005c
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d0:	bf00      	nop
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0302 	and.w	r3, r3, #2
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d048      	beq.n	8001770 <HAL_RCC_OscConfig+0x344>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	2b04      	cmp	r3, #4
 80016e2:	d005      	beq.n	80016f0 <HAL_RCC_OscConfig+0x2c4>
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	2b0c      	cmp	r3, #12
 80016e8:	d119      	bne.n	800171e <HAL_RCC_OscConfig+0x2f2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d116      	bne.n	800171e <HAL_RCC_OscConfig+0x2f2>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016f0:	4b82      	ldr	r3, [pc, #520]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d005      	beq.n	8001708 <HAL_RCC_OscConfig+0x2dc>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d101      	bne.n	8001708 <HAL_RCC_OscConfig+0x2dc>
      {
        return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e1d8      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001708:	497c      	ldr	r1, [pc, #496]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800170a:	4b7c      	ldr	r3, [pc, #496]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	691b      	ldr	r3, [r3, #16]
 8001716:	061b      	lsls	r3, r3, #24
 8001718:	4313      	orrs	r3, r2
 800171a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800171c:	e028      	b.n	8001770 <HAL_RCC_OscConfig+0x344>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d017      	beq.n	8001756 <HAL_RCC_OscConfig+0x32a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001726:	4a75      	ldr	r2, [pc, #468]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001728:	4b74      	ldr	r3, [pc, #464]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001730:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U){};
 8001732:	bf00      	nop
 8001734:	4b71      	ldr	r3, [pc, #452]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800173c:	2b00      	cmp	r3, #0
 800173e:	d0f9      	beq.n	8001734 <HAL_RCC_OscConfig+0x308>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001740:	496e      	ldr	r1, [pc, #440]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001742:	4b6e      	ldr	r3, [pc, #440]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	691b      	ldr	r3, [r3, #16]
 800174e:	061b      	lsls	r3, r3, #24
 8001750:	4313      	orrs	r3, r2
 8001752:	604b      	str	r3, [r1, #4]
 8001754:	e00c      	b.n	8001770 <HAL_RCC_OscConfig+0x344>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001756:	4a69      	ldr	r2, [pc, #420]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001758:	4b68      	ldr	r3, [pc, #416]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001760:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U){};
 8001762:	bf00      	nop
 8001764:	4b65      	ldr	r3, [pc, #404]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800176c:	2b00      	cmp	r3, #0
 800176e:	d1f9      	bne.n	8001764 <HAL_RCC_OscConfig+0x338>
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0308 	and.w	r3, r3, #8
 8001778:	2b00      	cmp	r3, #0
 800177a:	d024      	beq.n	80017c6 <HAL_RCC_OscConfig+0x39a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	695b      	ldr	r3, [r3, #20]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d010      	beq.n	80017a6 <HAL_RCC_OscConfig+0x37a>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001784:	4a5d      	ldr	r2, [pc, #372]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001786:	4b5d      	ldr	r3, [pc, #372]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001788:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U){};
 8001794:	bf00      	nop
 8001796:	4b59      	ldr	r3, [pc, #356]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001798:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800179c:	f003 0302 	and.w	r3, r3, #2
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d0f8      	beq.n	8001796 <HAL_RCC_OscConfig+0x36a>
 80017a4:	e00f      	b.n	80017c6 <HAL_RCC_OscConfig+0x39a>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017a6:	4a55      	ldr	r2, [pc, #340]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80017a8:	4b54      	ldr	r3, [pc, #336]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80017aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017ae:	f023 0301 	bic.w	r3, r3, #1
 80017b2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U){};
 80017b6:	bf00      	nop
 80017b8:	4b50      	ldr	r3, [pc, #320]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80017ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017be:	f003 0302 	and.w	r3, r3, #2
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1f8      	bne.n	80017b8 <HAL_RCC_OscConfig+0x38c>
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0304 	and.w	r3, r3, #4
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d078      	beq.n	80018c4 <HAL_RCC_OscConfig+0x498>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017d2:	2300      	movs	r3, #0
 80017d4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80017d6:	4b49      	ldr	r3, [pc, #292]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80017d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d10d      	bne.n	80017fe <HAL_RCC_OscConfig+0x3d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017e2:	4a46      	ldr	r2, [pc, #280]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80017e4:	4b45      	ldr	r3, [pc, #276]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80017e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017ec:	6593      	str	r3, [r2, #88]	; 0x58
 80017ee:	4b43      	ldr	r3, [pc, #268]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80017f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017fa:	2301      	movs	r3, #1
 80017fc:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017fe:	4b40      	ldr	r3, [pc, #256]	; (8001900 <HAL_RCC_OscConfig+0x4d4>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001806:	2b00      	cmp	r3, #0
 8001808:	d10c      	bne.n	8001824 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800180a:	4a3d      	ldr	r2, [pc, #244]	; (8001900 <HAL_RCC_OscConfig+0x4d4>)
 800180c:	4b3c      	ldr	r3, [pc, #240]	; (8001900 <HAL_RCC_OscConfig+0x4d4>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001814:	6013      	str	r3, [r2, #0]
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {};
 8001816:	bf00      	nop
 8001818:	4b39      	ldr	r3, [pc, #228]	; (8001900 <HAL_RCC_OscConfig+0x4d4>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001820:	2b00      	cmp	r3, #0
 8001822:	d0f9      	beq.n	8001818 <HAL_RCC_OscConfig+0x3ec>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d108      	bne.n	800183e <HAL_RCC_OscConfig+0x412>
 800182c:	4a33      	ldr	r2, [pc, #204]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800182e:	4b33      	ldr	r3, [pc, #204]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001834:	f043 0301 	orr.w	r3, r3, #1
 8001838:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800183c:	e024      	b.n	8001888 <HAL_RCC_OscConfig+0x45c>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	2b05      	cmp	r3, #5
 8001844:	d110      	bne.n	8001868 <HAL_RCC_OscConfig+0x43c>
 8001846:	4a2d      	ldr	r2, [pc, #180]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001848:	4b2c      	ldr	r3, [pc, #176]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800184a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800184e:	f043 0304 	orr.w	r3, r3, #4
 8001852:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001856:	4a29      	ldr	r2, [pc, #164]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001858:	4b28      	ldr	r3, [pc, #160]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800185a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800185e:	f043 0301 	orr.w	r3, r3, #1
 8001862:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001866:	e00f      	b.n	8001888 <HAL_RCC_OscConfig+0x45c>
 8001868:	4a24      	ldr	r2, [pc, #144]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800186a:	4b24      	ldr	r3, [pc, #144]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800186c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001870:	f023 0301 	bic.w	r3, r3, #1
 8001874:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001878:	4a20      	ldr	r2, [pc, #128]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800187a:	4b20      	ldr	r3, [pc, #128]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800187c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001880:	f023 0304 	bic.w	r3, r3, #4
 8001884:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d008      	beq.n	80018a2 <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U){};
 8001890:	bf00      	nop
 8001892:	4b1a      	ldr	r3, [pc, #104]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001898:	f003 0302 	and.w	r3, r3, #2
 800189c:	2b00      	cmp	r3, #0
 800189e:	d0f8      	beq.n	8001892 <HAL_RCC_OscConfig+0x466>
 80018a0:	e007      	b.n	80018b2 <HAL_RCC_OscConfig+0x486>
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U){};
 80018a2:	bf00      	nop
 80018a4:	4b15      	ldr	r3, [pc, #84]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80018a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d1f8      	bne.n	80018a4 <HAL_RCC_OscConfig+0x478>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018b2:	7ffb      	ldrb	r3, [r7, #31]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d105      	bne.n	80018c4 <HAL_RCC_OscConfig+0x498>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018b8:	4a10      	ldr	r2, [pc, #64]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80018ba:	4b10      	ldr	r3, [pc, #64]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80018bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018c2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0320 	and.w	r3, r3, #32
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d029      	beq.n	8001924 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d015      	beq.n	8001904 <HAL_RCC_OscConfig+0x4d8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80018d8:	4a08      	ldr	r2, [pc, #32]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80018da:	4b08      	ldr	r3, [pc, #32]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80018dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U){};
 80018e8:	bf00      	nop
 80018ea:	4b04      	ldr	r3, [pc, #16]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80018ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018f0:	f003 0302 	and.w	r3, r3, #2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d0f8      	beq.n	80018ea <HAL_RCC_OscConfig+0x4be>
 80018f8:	e014      	b.n	8001924 <HAL_RCC_OscConfig+0x4f8>
 80018fa:	bf00      	nop
 80018fc:	40021000 	.word	0x40021000
 8001900:	40007000 	.word	0x40007000
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001904:	4a6f      	ldr	r2, [pc, #444]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001906:	4b6f      	ldr	r3, [pc, #444]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001908:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800190c:	f023 0301 	bic.w	r3, r3, #1
 8001910:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U){};
 8001914:	bf00      	nop
 8001916:	4b6b      	ldr	r3, [pc, #428]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001918:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800191c:	f003 0302 	and.w	r3, r3, #2
 8001920:	2b00      	cmp	r3, #0
 8001922:	d1f8      	bne.n	8001916 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001928:	2b00      	cmp	r3, #0
 800192a:	f000 80c5 	beq.w	8001ab8 <HAL_RCC_OscConfig+0x68c>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001932:	2b02      	cmp	r3, #2
 8001934:	f040 80a7 	bne.w	8001a86 <HAL_RCC_OscConfig+0x65a>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001938:	4b62      	ldr	r3, [pc, #392]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	f003 0203 	and.w	r2, r3, #3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001948:	429a      	cmp	r2, r3
 800194a:	d12c      	bne.n	80019a6 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	3b01      	subs	r3, #1
 8001958:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800195a:	429a      	cmp	r2, r3
 800195c:	d123      	bne.n	80019a6 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001968:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800196a:	429a      	cmp	r2, r3
 800196c:	d11b      	bne.n	80019a6 <HAL_RCC_OscConfig+0x57a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001978:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800197a:	429a      	cmp	r2, r3
 800197c:	d113      	bne.n	80019a6 <HAL_RCC_OscConfig+0x57a>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001988:	085b      	lsrs	r3, r3, #1
 800198a:	3b01      	subs	r3, #1
 800198c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800198e:	429a      	cmp	r2, r3
 8001990:	d109      	bne.n	80019a6 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199c:	085b      	lsrs	r3, r3, #1
 800199e:	3b01      	subs	r3, #1
 80019a0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019a2:	429a      	cmp	r2, r3
 80019a4:	d055      	beq.n	8001a52 <HAL_RCC_OscConfig+0x626>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	2b0c      	cmp	r3, #12
 80019aa:	d050      	beq.n	8001a4e <HAL_RCC_OscConfig+0x622>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80019ac:	4b45      	ldr	r3, [pc, #276]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d105      	bne.n	80019c4 <HAL_RCC_OscConfig+0x598>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80019b8:	4b42      	ldr	r3, [pc, #264]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <HAL_RCC_OscConfig+0x59c>
#endif
            )
          {
            return HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e078      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80019c8:	4a3e      	ldr	r2, [pc, #248]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 80019ca:	4b3e      	ldr	r3, [pc, #248]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019d2:	6013      	str	r3, [r2, #0]
              {
                return HAL_TIMEOUT;
              }
            }
#endif
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 80019d4:	bf00      	nop
 80019d6:	4b3b      	ldr	r3, [pc, #236]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d1f9      	bne.n	80019d6 <HAL_RCC_OscConfig+0x5aa>
            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019e2:	4838      	ldr	r0, [pc, #224]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 80019e4:	4b37      	ldr	r3, [pc, #220]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 80019e6:	68da      	ldr	r2, [r3, #12]
 80019e8:	4b37      	ldr	r3, [pc, #220]	; (8001ac8 <HAL_RCC_OscConfig+0x69c>)
 80019ea:	4013      	ands	r3, r2
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80019f4:	3a01      	subs	r2, #1
 80019f6:	0112      	lsls	r2, r2, #4
 80019f8:	4311      	orrs	r1, r2
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80019fe:	0212      	lsls	r2, r2, #8
 8001a00:	4311      	orrs	r1, r2
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a06:	0852      	lsrs	r2, r2, #1
 8001a08:	3a01      	subs	r2, #1
 8001a0a:	0552      	lsls	r2, r2, #21
 8001a0c:	4311      	orrs	r1, r2
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001a12:	0852      	lsrs	r2, r2, #1
 8001a14:	3a01      	subs	r2, #1
 8001a16:	0652      	lsls	r2, r2, #25
 8001a18:	4311      	orrs	r1, r2
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a1e:	06d2      	lsls	r2, r2, #27
 8001a20:	430a      	orrs	r2, r1
 8001a22:	4313      	orrs	r3, r2
 8001a24:	60c3      	str	r3, [r0, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a26:	4a27      	ldr	r2, [pc, #156]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a28:	4b26      	ldr	r3, [pc, #152]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a30:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a32:	4a24      	ldr	r2, [pc, #144]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a34:	4b23      	ldr	r3, [pc, #140]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a3c:	60d3      	str	r3, [r2, #12]
              {
                return HAL_TIMEOUT;
              }
            }
#endif
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 8001a3e:	bf00      	nop
 8001a40:	4b20      	ldr	r3, [pc, #128]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d0f9      	beq.n	8001a40 <HAL_RCC_OscConfig+0x614>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a4c:	e034      	b.n	8001ab8 <HAL_RCC_OscConfig+0x68c>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e033      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a52:	4b1c      	ldr	r3, [pc, #112]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d12c      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x68c>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a5e:	4a19      	ldr	r2, [pc, #100]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a60:	4b18      	ldr	r3, [pc, #96]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a68:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a6a:	4a16      	ldr	r2, [pc, #88]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a6c:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a74:	60d3      	str	r3, [r2, #12]
            {
              return HAL_TIMEOUT;
            }
          }
#endif
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 8001a76:	bf00      	nop
 8001a78:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d0f9      	beq.n	8001a78 <HAL_RCC_OscConfig+0x64c>
 8001a84:	e018      	b.n	8001ab8 <HAL_RCC_OscConfig+0x68c>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	2b0c      	cmp	r3, #12
 8001a8a:	d013      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x688>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a8c:	4a0d      	ldr	r2, [pc, #52]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a8e:	4b0d      	ldr	r3, [pc, #52]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a96:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 8001a98:	bf00      	nop
 8001a9a:	4b0a      	ldr	r3, [pc, #40]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d1f9      	bne.n	8001a9a <HAL_RCC_OscConfig+0x66e>
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001aa6:	4907      	ldr	r1, [pc, #28]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001aa8:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001aaa:	68da      	ldr	r2, [r3, #12]
 8001aac:	4b07      	ldr	r3, [pc, #28]	; (8001acc <HAL_RCC_OscConfig+0x6a0>)
 8001aae:	4013      	ands	r3, r2
 8001ab0:	60cb      	str	r3, [r1, #12]
 8001ab2:	e001      	b.n	8001ab8 <HAL_RCC_OscConfig+0x68c>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e000      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
      }
    }
  }
  return HAL_OK;
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3720      	adds	r7, #32
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	019d800c 	.word	0x019d800c
 8001acc:	feeefffc 	.word	0xfeeefffc

08001ad0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60fb      	str	r3, [r7, #12]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e10a      	b.n	8001cfe <HAL_RCC_ClockConfig+0x22e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ae8:	4b87      	ldr	r3, [pc, #540]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 020f 	and.w	r2, r3, #15
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d210      	bcs.n	8001b18 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af6:	4984      	ldr	r1, [pc, #528]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001af8:	4b83      	ldr	r3, [pc, #524]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f023 020f 	bic.w	r2, r3, #15
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b06:	4b80      	ldr	r3, [pc, #512]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 020f 	and.w	r2, r3, #15
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d001      	beq.n	8001b18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e0f2      	b.n	8001cfe <HAL_RCC_ClockConfig+0x22e>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0302 	and.w	r3, r3, #2
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d010      	beq.n	8001b46 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	689a      	ldr	r2, [r3, #8]
 8001b28:	4b78      	ldr	r3, [pc, #480]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d908      	bls.n	8001b46 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b34:	4975      	ldr	r1, [pc, #468]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001b36:	4b75      	ldr	r3, [pc, #468]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	4313      	orrs	r3, r2
 8001b44:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d06b      	beq.n	8001c2a <HAL_RCC_ClockConfig+0x15a>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2b03      	cmp	r3, #3
 8001b58:	d11e      	bne.n	8001b98 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b5a:	4b6c      	ldr	r3, [pc, #432]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d101      	bne.n	8001b6a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e0c9      	b.n	8001cfe <HAL_RCC_ClockConfig+0x22e>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001b6a:	f000 f9f3 	bl	8001f54 <RCC_GetSysClockFreqFromPLLSource>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	4b67      	ldr	r3, [pc, #412]	; (8001d10 <HAL_RCC_ClockConfig+0x240>)
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d946      	bls.n	8001c04 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001b76:	4b65      	ldr	r3, [pc, #404]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d140      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001b82:	4a62      	ldr	r2, [pc, #392]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001b84:	4b61      	ldr	r3, [pc, #388]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b90:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001b92:	2380      	movs	r3, #128	; 0x80
 8001b94:	60fb      	str	r3, [r7, #12]
 8001b96:	e035      	b.n	8001c04 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d107      	bne.n	8001bb0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ba0:	4b5a      	ldr	r3, [pc, #360]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d115      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e0a6      	b.n	8001cfe <HAL_RCC_ClockConfig+0x22e>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d107      	bne.n	8001bc8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bb8:	4b54      	ldr	r3, [pc, #336]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d109      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e09a      	b.n	8001cfe <HAL_RCC_ClockConfig+0x22e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bc8:	4b50      	ldr	r3, [pc, #320]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d101      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e092      	b.n	8001cfe <HAL_RCC_ClockConfig+0x22e>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001bd8:	f000 f8a0 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	4b4c      	ldr	r3, [pc, #304]	; (8001d10 <HAL_RCC_ClockConfig+0x240>)
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d90f      	bls.n	8001c04 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001be4:	4b49      	ldr	r3, [pc, #292]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d109      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001bf0:	4a46      	ldr	r2, [pc, #280]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001bf2:	4b46      	ldr	r3, [pc, #280]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001bfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bfe:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c00:	2380      	movs	r3, #128	; 0x80
 8001c02:	60fb      	str	r3, [r7, #12]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c04:	4941      	ldr	r1, [pc, #260]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c06:	4b41      	ldr	r3, [pc, #260]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	f023 0203 	bic.w	r2, r3, #3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	608b      	str	r3, [r1, #8]
      {
        return HAL_TIMEOUT;
      }
    }
#endif
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)){};
 8001c16:	bf00      	nop
 8001c18:	4b3c      	ldr	r3, [pc, #240]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	f003 020c 	and.w	r2, r3, #12
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d1f6      	bne.n	8001c18 <HAL_RCC_ClockConfig+0x148>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2b80      	cmp	r3, #128	; 0x80
 8001c2e:	d105      	bne.n	8001c3c <HAL_RCC_ClockConfig+0x16c>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001c30:	4a36      	ldr	r2, [pc, #216]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c32:	4b36      	ldr	r3, [pc, #216]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c3a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0302 	and.w	r3, r3, #2
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d010      	beq.n	8001c6a <HAL_RCC_ClockConfig+0x19a>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	4b2f      	ldr	r3, [pc, #188]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d208      	bcs.n	8001c6a <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c58:	492c      	ldr	r1, [pc, #176]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c5a:	4b2c      	ldr	r3, [pc, #176]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c6a:	4b27      	ldr	r3, [pc, #156]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 020f 	and.w	r2, r3, #15
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d910      	bls.n	8001c9a <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c78:	4923      	ldr	r1, [pc, #140]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001c7a:	4b23      	ldr	r3, [pc, #140]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f023 020f 	bic.w	r2, r3, #15
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c88:	4b1f      	ldr	r3, [pc, #124]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 020f 	and.w	r2, r3, #15
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d001      	beq.n	8001c9a <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e031      	b.n	8001cfe <HAL_RCC_ClockConfig+0x22e>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0304 	and.w	r3, r3, #4
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d008      	beq.n	8001cb8 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ca6:	4919      	ldr	r1, [pc, #100]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001ca8:	4b18      	ldr	r3, [pc, #96]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0308 	and.w	r3, r3, #8
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d009      	beq.n	8001cd8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cc4:	4911      	ldr	r1, [pc, #68]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001cc6:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	00db      	lsls	r3, r3, #3
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001cd8:	f000 f820 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8001cdc:	4601      	mov	r1, r0
 8001cde:	4b0b      	ldr	r3, [pc, #44]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	091b      	lsrs	r3, r3, #4
 8001ce4:	f003 030f 	and.w	r3, r3, #15
 8001ce8:	4a0a      	ldr	r2, [pc, #40]	; (8001d14 <HAL_RCC_ClockConfig+0x244>)
 8001cea:	5cd3      	ldrb	r3, [r2, r3]
 8001cec:	f003 031f 	and.w	r3, r3, #31
 8001cf0:	fa21 f303 	lsr.w	r3, r1, r3
 8001cf4:	4a08      	ldr	r2, [pc, #32]	; (8001d18 <HAL_RCC_ClockConfig+0x248>)
 8001cf6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  // status = HAL_InitTick(uwTickPrio);
  status = HAL_OK;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	72fb      	strb	r3, [r7, #11]

  return status;
 8001cfc:	7afb      	ldrb	r3, [r7, #11]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40022000 	.word	0x40022000
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	04c4b400 	.word	0x04c4b400
 8001d14:	08009210 	.word	0x08009210
 8001d18:	2004005c 	.word	0x2004005c

08001d1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b089      	sub	sp, #36	; 0x24
 8001d20:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d22:	2300      	movs	r3, #0
 8001d24:	61fb      	str	r3, [r7, #28]
 8001d26:	2300      	movs	r3, #0
 8001d28:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d2a:	4b3d      	ldr	r3, [pc, #244]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f003 030c 	and.w	r3, r3, #12
 8001d32:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d34:	4b3a      	ldr	r3, [pc, #232]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	f003 0303 	and.w	r3, r3, #3
 8001d3c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d005      	beq.n	8001d50 <HAL_RCC_GetSysClockFreq+0x34>
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	2b0c      	cmp	r3, #12
 8001d48:	d121      	bne.n	8001d8e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d11e      	bne.n	8001d8e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d50:	4b33      	ldr	r3, [pc, #204]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0308 	and.w	r3, r3, #8
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d107      	bne.n	8001d6c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d5c:	4b30      	ldr	r3, [pc, #192]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d62:	0a1b      	lsrs	r3, r3, #8
 8001d64:	f003 030f 	and.w	r3, r3, #15
 8001d68:	61fb      	str	r3, [r7, #28]
 8001d6a:	e005      	b.n	8001d78 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d6c:	4b2c      	ldr	r3, [pc, #176]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	091b      	lsrs	r3, r3, #4
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d78:	4a2a      	ldr	r2, [pc, #168]	; (8001e24 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d80:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d10d      	bne.n	8001da4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d8c:	e00a      	b.n	8001da4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	2b04      	cmp	r3, #4
 8001d92:	d102      	bne.n	8001d9a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d94:	4b24      	ldr	r3, [pc, #144]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d96:	61bb      	str	r3, [r7, #24]
 8001d98:	e004      	b.n	8001da4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	2b08      	cmp	r3, #8
 8001d9e:	d101      	bne.n	8001da4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001da0:	4b22      	ldr	r3, [pc, #136]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x110>)
 8001da2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	2b0c      	cmp	r3, #12
 8001da8:	d133      	bne.n	8001e12 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001daa:	4b1d      	ldr	r3, [pc, #116]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	f003 0303 	and.w	r3, r3, #3
 8001db2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d002      	beq.n	8001dc0 <HAL_RCC_GetSysClockFreq+0xa4>
 8001dba:	2b03      	cmp	r3, #3
 8001dbc:	d003      	beq.n	8001dc6 <HAL_RCC_GetSysClockFreq+0xaa>
 8001dbe:	e005      	b.n	8001dcc <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001dc0:	4b19      	ldr	r3, [pc, #100]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001dc2:	617b      	str	r3, [r7, #20]
      break;
 8001dc4:	e005      	b.n	8001dd2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001dc6:	4b19      	ldr	r3, [pc, #100]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x110>)
 8001dc8:	617b      	str	r3, [r7, #20]
      break;
 8001dca:	e002      	b.n	8001dd2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	617b      	str	r3, [r7, #20]
      break;
 8001dd0:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001dd2:	4b13      	ldr	r3, [pc, #76]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	091b      	lsrs	r3, r3, #4
 8001dd8:	f003 030f 	and.w	r3, r3, #15
 8001ddc:	3301      	adds	r3, #1
 8001dde:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001de0:	4b0f      	ldr	r3, [pc, #60]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	0a1b      	lsrs	r3, r3, #8
 8001de6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001dea:	697a      	ldr	r2, [r7, #20]
 8001dec:	fb02 f203 	mul.w	r2, r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df6:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001df8:	4b09      	ldr	r3, [pc, #36]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	0e5b      	lsrs	r3, r3, #25
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	3301      	adds	r3, #1
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001e08:	697a      	ldr	r2, [r7, #20]
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e10:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001e12:	69bb      	ldr	r3, [r7, #24]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3724      	adds	r7, #36	; 0x24
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	40021000 	.word	0x40021000
 8001e24:	08009228 	.word	0x08009228
 8001e28:	00f42400 	.word	0x00f42400
 8001e2c:	007a1200 	.word	0x007a1200

08001e30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e34:	4b03      	ldr	r3, [pc, #12]	; (8001e44 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e36:	681b      	ldr	r3, [r3, #0]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	2004005c 	.word	0x2004005c

08001e48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e4c:	f7ff fff0 	bl	8001e30 <HAL_RCC_GetHCLKFreq>
 8001e50:	4601      	mov	r1, r0
 8001e52:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	0a1b      	lsrs	r3, r3, #8
 8001e58:	f003 0307 	and.w	r3, r3, #7
 8001e5c:	4a04      	ldr	r2, [pc, #16]	; (8001e70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e5e:	5cd3      	ldrb	r3, [r2, r3]
 8001e60:	f003 031f 	and.w	r3, r3, #31
 8001e64:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	08009220 	.word	0x08009220

08001e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e78:	f7ff ffda 	bl	8001e30 <HAL_RCC_GetHCLKFreq>
 8001e7c:	4601      	mov	r1, r0
 8001e7e:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	0adb      	lsrs	r3, r3, #11
 8001e84:	f003 0307 	and.w	r3, r3, #7
 8001e88:	4a04      	ldr	r2, [pc, #16]	; (8001e9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e8a:	5cd3      	ldrb	r3, [r2, r3]
 8001e8c:	f003 031f 	and.w	r3, r3, #31
 8001e90:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	08009220 	.word	0x08009220

08001ea0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001eac:	4b27      	ldr	r3, [pc, #156]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001eae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d003      	beq.n	8001ec0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001eb8:	f7ff f9e4 	bl	8001284 <HAL_PWREx_GetVoltageRange>
 8001ebc:	6178      	str	r0, [r7, #20]
 8001ebe:	e014      	b.n	8001eea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ec0:	4a22      	ldr	r2, [pc, #136]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001ec2:	4b22      	ldr	r3, [pc, #136]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eca:	6593      	str	r3, [r2, #88]	; 0x58
 8001ecc:	4b1f      	ldr	r3, [pc, #124]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001ece:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ed0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001ed8:	f7ff f9d4 	bl	8001284 <HAL_PWREx_GetVoltageRange>
 8001edc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001ede:	4a1b      	ldr	r2, [pc, #108]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001ee0:	4b1a      	ldr	r3, [pc, #104]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001ee2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ee8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ef0:	d10b      	bne.n	8001f0a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2b80      	cmp	r3, #128	; 0x80
 8001ef6:	d913      	bls.n	8001f20 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2ba0      	cmp	r3, #160	; 0xa0
 8001efc:	d902      	bls.n	8001f04 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001efe:	2302      	movs	r3, #2
 8001f00:	613b      	str	r3, [r7, #16]
 8001f02:	e00d      	b.n	8001f20 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f04:	2301      	movs	r3, #1
 8001f06:	613b      	str	r3, [r7, #16]
 8001f08:	e00a      	b.n	8001f20 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2b7f      	cmp	r3, #127	; 0x7f
 8001f0e:	d902      	bls.n	8001f16 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8001f10:	2302      	movs	r3, #2
 8001f12:	613b      	str	r3, [r7, #16]
 8001f14:	e004      	b.n	8001f20 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2b70      	cmp	r3, #112	; 0x70
 8001f1a:	d101      	bne.n	8001f20 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f20:	490b      	ldr	r1, [pc, #44]	; (8001f50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001f22:	4b0b      	ldr	r3, [pc, #44]	; (8001f50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f023 020f 	bic.w	r2, r3, #15
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f30:	4b07      	ldr	r3, [pc, #28]	; (8001f50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 020f 	and.w	r2, r3, #15
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d001      	beq.n	8001f42 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e000      	b.n	8001f44 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8001f42:	2300      	movs	r3, #0
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3718      	adds	r7, #24
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	40022000 	.word	0x40022000

08001f54 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b087      	sub	sp, #28
 8001f58:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f5a:	4b2b      	ldr	r3, [pc, #172]	; (8002008 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	f003 0303 	and.w	r3, r3, #3
 8001f62:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d004      	beq.n	8001f74 <RCC_GetSysClockFreqFromPLLSource+0x20>
 8001f6a:	2b03      	cmp	r3, #3
 8001f6c:	d005      	beq.n	8001f7a <RCC_GetSysClockFreqFromPLLSource+0x26>
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d006      	beq.n	8001f80 <RCC_GetSysClockFreqFromPLLSource+0x2c>
 8001f72:	e01f      	b.n	8001fb4 <RCC_GetSysClockFreqFromPLLSource+0x60>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8001f74:	4b25      	ldr	r3, [pc, #148]	; (800200c <RCC_GetSysClockFreqFromPLLSource+0xb8>)
 8001f76:	613b      	str	r3, [r7, #16]
    break;
 8001f78:	e01f      	b.n	8001fba <RCC_GetSysClockFreqFromPLLSource+0x66>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8001f7a:	4b25      	ldr	r3, [pc, #148]	; (8002010 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001f7c:	613b      	str	r3, [r7, #16]
    break;
 8001f7e:	e01c      	b.n	8001fba <RCC_GetSysClockFreqFromPLLSource+0x66>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f80:	4b21      	ldr	r3, [pc, #132]	; (8002008 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0308 	and.w	r3, r3, #8
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d107      	bne.n	8001f9c <RCC_GetSysClockFreqFromPLLSource+0x48>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f8c:	4b1e      	ldr	r3, [pc, #120]	; (8002008 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001f8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f92:	0a1b      	lsrs	r3, r3, #8
 8001f94:	f003 030f 	and.w	r3, r3, #15
 8001f98:	617b      	str	r3, [r7, #20]
 8001f9a:	e005      	b.n	8001fa8 <RCC_GetSysClockFreqFromPLLSource+0x54>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f9c:	4b1a      	ldr	r3, [pc, #104]	; (8002008 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	091b      	lsrs	r3, r3, #4
 8001fa2:	f003 030f 	and.w	r3, r3, #15
 8001fa6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8001fa8:	4a1a      	ldr	r2, [pc, #104]	; (8002014 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fb0:	613b      	str	r3, [r7, #16]
    break;
 8001fb2:	e002      	b.n	8001fba <RCC_GetSysClockFreqFromPLLSource+0x66>
  default:
    /* unexpected */
    pllvco = 0;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	613b      	str	r3, [r7, #16]
    break;
 8001fb8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fba:	4b13      	ldr	r3, [pc, #76]	; (8002008 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	091b      	lsrs	r3, r3, #4
 8001fc0:	f003 030f 	and.w	r3, r3, #15
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001fc8:	4b0f      	ldr	r3, [pc, #60]	; (8002008 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	0a1b      	lsrs	r3, r3, #8
 8001fce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001fd2:	693a      	ldr	r2, [r7, #16]
 8001fd4:	fb02 f203 	mul.w	r2, r2, r3
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fde:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001fe0:	4b09      	ldr	r3, [pc, #36]	; (8002008 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	0e5b      	lsrs	r3, r3, #25
 8001fe6:	f003 0303 	and.w	r3, r3, #3
 8001fea:	3301      	adds	r3, #1
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ff8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8001ffa:	683b      	ldr	r3, [r7, #0]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	371c      	adds	r7, #28
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr
 8002008:	40021000 	.word	0x40021000
 800200c:	00f42400 	.word	0x00f42400
 8002010:	007a1200 	.word	0x007a1200
 8002014:	08009228 	.word	0x08009228

08002018 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002020:	2300      	movs	r3, #0
 8002022:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002024:	2300      	movs	r3, #0
 8002026:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002030:	2b00      	cmp	r3, #0
 8002032:	d03d      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002038:	2b40      	cmp	r3, #64	; 0x40
 800203a:	d00b      	beq.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800203c:	2b40      	cmp	r3, #64	; 0x40
 800203e:	d804      	bhi.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002040:	2b00      	cmp	r3, #0
 8002042:	d00e      	beq.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8002044:	2b20      	cmp	r3, #32
 8002046:	d015      	beq.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002048:	e01d      	b.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800204a:	2b60      	cmp	r3, #96	; 0x60
 800204c:	d01e      	beq.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x74>
 800204e:	2b80      	cmp	r3, #128	; 0x80
 8002050:	d01c      	beq.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002052:	e018      	b.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002054:	4a86      	ldr	r2, [pc, #536]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002056:	4b86      	ldr	r3, [pc, #536]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800205e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002060:	e015      	b.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	3304      	adds	r3, #4
 8002066:	2100      	movs	r1, #0
 8002068:	4618      	mov	r0, r3
 800206a:	f001 f915 	bl	8003298 <RCCEx_PLLSAI1_Config>
 800206e:	4603      	mov	r3, r0
 8002070:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002072:	e00c      	b.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3320      	adds	r3, #32
 8002078:	2100      	movs	r1, #0
 800207a:	4618      	mov	r0, r3
 800207c:	f001 f9fc 	bl	8003478 <RCCEx_PLLSAI2_Config>
 8002080:	4603      	mov	r3, r0
 8002082:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002084:	e003      	b.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	74fb      	strb	r3, [r7, #19]
      break;
 800208a:	e000      	b.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 800208c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800208e:	7cfb      	ldrb	r3, [r7, #19]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d10b      	bne.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002094:	4976      	ldr	r1, [pc, #472]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002096:	4b76      	ldr	r3, [pc, #472]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002098:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800209c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020a4:	4313      	orrs	r3, r2
 80020a6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80020aa:	e001      	b.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020ac:	7cfb      	ldrb	r3, [r7, #19]
 80020ae:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d042      	beq.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020c4:	d00f      	beq.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0xce>
 80020c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020ca:	d805      	bhi.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d011      	beq.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 80020d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020d4:	d017      	beq.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0xee>
 80020d6:	e01f      	b.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x100>
 80020d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80020dc:	d01f      	beq.n	800211e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80020de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020e2:	d01c      	beq.n	800211e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80020e4:	e018      	b.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80020e6:	4a62      	ldr	r2, [pc, #392]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020e8:	4b61      	ldr	r3, [pc, #388]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020f0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020f2:	e015      	b.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	3304      	adds	r3, #4
 80020f8:	2100      	movs	r1, #0
 80020fa:	4618      	mov	r0, r3
 80020fc:	f001 f8cc 	bl	8003298 <RCCEx_PLLSAI1_Config>
 8002100:	4603      	mov	r3, r0
 8002102:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002104:	e00c      	b.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	3320      	adds	r3, #32
 800210a:	2100      	movs	r1, #0
 800210c:	4618      	mov	r0, r3
 800210e:	f001 f9b3 	bl	8003478 <RCCEx_PLLSAI2_Config>
 8002112:	4603      	mov	r3, r0
 8002114:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002116:	e003      	b.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	74fb      	strb	r3, [r7, #19]
      break;
 800211c:	e000      	b.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 800211e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002120:	7cfb      	ldrb	r3, [r7, #19]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d10b      	bne.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002126:	4952      	ldr	r1, [pc, #328]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002128:	4b51      	ldr	r3, [pc, #324]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800212a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800212e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002136:	4313      	orrs	r3, r2
 8002138:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800213c:	e001      	b.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800213e:	7cfb      	ldrb	r3, [r7, #19]
 8002140:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214a:	2b00      	cmp	r3, #0
 800214c:	f000 809f 	beq.w	800228e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002150:	2300      	movs	r3, #0
 8002152:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002154:	4b46      	ldr	r3, [pc, #280]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002158:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d101      	bne.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002160:	2301      	movs	r3, #1
 8002162:	e000      	b.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002164:	2300      	movs	r3, #0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d00d      	beq.n	8002186 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800216a:	4a41      	ldr	r2, [pc, #260]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800216c:	4b40      	ldr	r3, [pc, #256]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800216e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002170:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002174:	6593      	str	r3, [r2, #88]	; 0x58
 8002176:	4b3e      	ldr	r3, [pc, #248]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800217a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800217e:	60bb      	str	r3, [r7, #8]
 8002180:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002182:	2301      	movs	r3, #1
 8002184:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002186:	4a3b      	ldr	r2, [pc, #236]	; (8002274 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002188:	4b3a      	ldr	r3, [pc, #232]	; (8002274 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002190:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002192:	f7fe f845 	bl	8000220 <HAL_GetTick>
 8002196:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002198:	e009      	b.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800219a:	f7fe f841 	bl	8000220 <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d902      	bls.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	74fb      	strb	r3, [r7, #19]
        break;
 80021ac:	e005      	b.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80021ae:	4b31      	ldr	r3, [pc, #196]	; (8002274 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d0ef      	beq.n	800219a <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 80021ba:	7cfb      	ldrb	r3, [r7, #19]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d15b      	bne.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80021c0:	4b2b      	ldr	r3, [pc, #172]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021ca:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d01f      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	429a      	cmp	r2, r3
 80021dc:	d019      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80021de:	4b24      	ldr	r3, [pc, #144]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021e8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80021ea:	4a21      	ldr	r2, [pc, #132]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021ec:	4b20      	ldr	r3, [pc, #128]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80021fa:	4a1d      	ldr	r2, [pc, #116]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021fc:	4b1c      	ldr	r3, [pc, #112]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002202:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002206:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800220a:	4a19      	ldr	r2, [pc, #100]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	f003 0301 	and.w	r3, r3, #1
 8002218:	2b00      	cmp	r3, #0
 800221a:	d016      	beq.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221c:	f7fe f800 	bl	8000220 <HAL_GetTick>
 8002220:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002222:	e00b      	b.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002224:	f7fd fffc 	bl	8000220 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002232:	4293      	cmp	r3, r2
 8002234:	d902      	bls.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	74fb      	strb	r3, [r7, #19]
            break;
 800223a:	e006      	b.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800223c:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800223e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	2b00      	cmp	r3, #0
 8002248:	d0ec      	beq.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 800224a:	7cfb      	ldrb	r3, [r7, #19]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d10c      	bne.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002250:	4907      	ldr	r1, [pc, #28]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002252:	4b07      	ldr	r3, [pc, #28]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002254:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002258:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002262:	4313      	orrs	r3, r2
 8002264:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002268:	e008      	b.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800226a:	7cfb      	ldrb	r3, [r7, #19]
 800226c:	74bb      	strb	r3, [r7, #18]
 800226e:	e005      	b.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002270:	40021000 	.word	0x40021000
 8002274:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002278:	7cfb      	ldrb	r3, [r7, #19]
 800227a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800227c:	7c7b      	ldrb	r3, [r7, #17]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d105      	bne.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002282:	4aa0      	ldr	r2, [pc, #640]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002284:	4b9f      	ldr	r3, [pc, #636]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002288:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800228c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	2b00      	cmp	r3, #0
 8002298:	d00a      	beq.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800229a:	499a      	ldr	r1, [pc, #616]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800229c:	4b99      	ldr	r3, [pc, #612]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800229e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022a2:	f023 0203 	bic.w	r2, r3, #3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022aa:	4313      	orrs	r3, r2
 80022ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d00a      	beq.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80022bc:	4991      	ldr	r1, [pc, #580]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022be:	4b91      	ldr	r3, [pc, #580]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022c4:	f023 020c 	bic.w	r2, r3, #12
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022cc:	4313      	orrs	r3, r2
 80022ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0304 	and.w	r3, r3, #4
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00a      	beq.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80022de:	4989      	ldr	r1, [pc, #548]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022e0:	4b88      	ldr	r3, [pc, #544]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022e6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ee:	4313      	orrs	r3, r2
 80022f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0308 	and.w	r3, r3, #8
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d00a      	beq.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002300:	4980      	ldr	r1, [pc, #512]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002302:	4b80      	ldr	r3, [pc, #512]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002304:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002308:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002310:	4313      	orrs	r3, r2
 8002312:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0310 	and.w	r3, r3, #16
 800231e:	2b00      	cmp	r3, #0
 8002320:	d00a      	beq.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002322:	4978      	ldr	r1, [pc, #480]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002324:	4b77      	ldr	r3, [pc, #476]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800232a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002332:	4313      	orrs	r3, r2
 8002334:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0320 	and.w	r3, r3, #32
 8002340:	2b00      	cmp	r3, #0
 8002342:	d00a      	beq.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002344:	496f      	ldr	r1, [pc, #444]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002346:	4b6f      	ldr	r3, [pc, #444]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002348:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800234c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002354:	4313      	orrs	r3, r2
 8002356:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002362:	2b00      	cmp	r3, #0
 8002364:	d00a      	beq.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002366:	4967      	ldr	r1, [pc, #412]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002368:	4b66      	ldr	r3, [pc, #408]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800236a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800236e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002376:	4313      	orrs	r3, r2
 8002378:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002384:	2b00      	cmp	r3, #0
 8002386:	d00a      	beq.n	800239e <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002388:	495e      	ldr	r1, [pc, #376]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800238a:	4b5e      	ldr	r3, [pc, #376]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800238c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002390:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002398:	4313      	orrs	r3, r2
 800239a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d00a      	beq.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023aa:	4956      	ldr	r1, [pc, #344]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ac:	4b55      	ldr	r3, [pc, #340]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023b2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023ba:	4313      	orrs	r3, r2
 80023bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d00a      	beq.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80023cc:	494d      	ldr	r1, [pc, #308]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ce:	4b4d      	ldr	r3, [pc, #308]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023d4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023dc:	4313      	orrs	r3, r2
 80023de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d00a      	beq.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80023ee:	4945      	ldr	r1, [pc, #276]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023f0:	4b44      	ldr	r3, [pc, #272]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023f6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023fe:	4313      	orrs	r3, r2
 8002400:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d00a      	beq.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002410:	493c      	ldr	r1, [pc, #240]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002412:	4b3c      	ldr	r3, [pc, #240]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002414:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002418:	f023 0203 	bic.w	r2, r3, #3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002420:	4313      	orrs	r3, r2
 8002422:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d028      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002432:	4934      	ldr	r1, [pc, #208]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002434:	4b33      	ldr	r3, [pc, #204]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800243a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002442:	4313      	orrs	r3, r2
 8002444:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800244c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002450:	d106      	bne.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002452:	4a2c      	ldr	r2, [pc, #176]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002454:	4b2b      	ldr	r3, [pc, #172]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800245c:	60d3      	str	r3, [r2, #12]
 800245e:	e011      	b.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002464:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002468:	d10c      	bne.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	3304      	adds	r3, #4
 800246e:	2101      	movs	r1, #1
 8002470:	4618      	mov	r0, r3
 8002472:	f000 ff11 	bl	8003298 <RCCEx_PLLSAI1_Config>
 8002476:	4603      	mov	r3, r0
 8002478:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800247a:	7cfb      	ldrb	r3, [r7, #19]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8002480:	7cfb      	ldrb	r3, [r7, #19]
 8002482:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d04d      	beq.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002494:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002498:	d108      	bne.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x494>
 800249a:	4a1a      	ldr	r2, [pc, #104]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800249c:	4b19      	ldr	r3, [pc, #100]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800249e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80024a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024a6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80024aa:	e012      	b.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80024ac:	4a15      	ldr	r2, [pc, #84]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ae:	4b15      	ldr	r3, [pc, #84]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80024b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024b8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80024bc:	4911      	ldr	r1, [pc, #68]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024be:	4b11      	ldr	r3, [pc, #68]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024c4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024cc:	4313      	orrs	r3, r2
 80024ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024da:	d106      	bne.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024dc:	4a09      	ldr	r2, [pc, #36]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024de:	4b09      	ldr	r3, [pc, #36]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80024e6:	60d3      	str	r3, [r2, #12]
 80024e8:	e020      	b.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024f2:	d109      	bne.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80024f4:	4a03      	ldr	r2, [pc, #12]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f6:	4b03      	ldr	r3, [pc, #12]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024fe:	60d3      	str	r3, [r2, #12]
 8002500:	e014      	b.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002502:	bf00      	nop
 8002504:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800250c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002510:	d10c      	bne.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	3304      	adds	r3, #4
 8002516:	2101      	movs	r1, #1
 8002518:	4618      	mov	r0, r3
 800251a:	f000 febd 	bl	8003298 <RCCEx_PLLSAI1_Config>
 800251e:	4603      	mov	r3, r0
 8002520:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002522:	7cfb      	ldrb	r3, [r7, #19]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002528:	7cfb      	ldrb	r3, [r7, #19]
 800252a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d028      	beq.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002538:	494a      	ldr	r1, [pc, #296]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800253a:	4b4a      	ldr	r3, [pc, #296]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800253c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002540:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002548:	4313      	orrs	r3, r2
 800254a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002552:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002556:	d106      	bne.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002558:	4a42      	ldr	r2, [pc, #264]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800255a:	4b42      	ldr	r3, [pc, #264]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002562:	60d3      	str	r3, [r2, #12]
 8002564:	e011      	b.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800256a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800256e:	d10c      	bne.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	3304      	adds	r3, #4
 8002574:	2101      	movs	r1, #1
 8002576:	4618      	mov	r0, r3
 8002578:	f000 fe8e 	bl	8003298 <RCCEx_PLLSAI1_Config>
 800257c:	4603      	mov	r3, r0
 800257e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002580:	7cfb      	ldrb	r3, [r7, #19]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 8002586:	7cfb      	ldrb	r3, [r7, #19]
 8002588:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d01e      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002596:	4933      	ldr	r1, [pc, #204]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002598:	4b32      	ldr	r3, [pc, #200]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800259a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800259e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025a8:	4313      	orrs	r3, r2
 80025aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80025b8:	d10c      	bne.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3304      	adds	r3, #4
 80025be:	2102      	movs	r1, #2
 80025c0:	4618      	mov	r0, r3
 80025c2:	f000 fe69 	bl	8003298 <RCCEx_PLLSAI1_Config>
 80025c6:	4603      	mov	r3, r0
 80025c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025ca:	7cfb      	ldrb	r3, [r7, #19]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 80025d0:	7cfb      	ldrb	r3, [r7, #19]
 80025d2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d00b      	beq.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80025e0:	4920      	ldr	r1, [pc, #128]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025e2:	4b20      	ldr	r3, [pc, #128]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80025e8:	f023 0204 	bic.w	r2, r3, #4
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025f2:	4313      	orrs	r3, r2
 80025f4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00b      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002604:	4917      	ldr	r1, [pc, #92]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002606:	4b17      	ldr	r3, [pc, #92]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002608:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800260c:	f023 0218 	bic.w	r2, r3, #24
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002616:	4313      	orrs	r3, r2
 8002618:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d017      	beq.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002628:	490e      	ldr	r1, [pc, #56]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800262a:	4b0e      	ldr	r3, [pc, #56]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800262c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002630:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800263a:	4313      	orrs	r3, r2
 800263c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002646:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800264a:	d105      	bne.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800264c:	4a05      	ldr	r2, [pc, #20]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800264e:	4b05      	ldr	r3, [pc, #20]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002656:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002658:	7cbb      	ldrb	r3, [r7, #18]
}
 800265a:	4618      	mov	r0, r3
 800265c:	3718      	adds	r7, #24
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	40021000 	.word	0x40021000

08002668 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8002670:	2300      	movs	r3, #0
 8002672:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800267a:	d137      	bne.n	80026ec <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800267c:	4baf      	ldr	r3, [pc, #700]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800267e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002682:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002686:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800268e:	d014      	beq.n	80026ba <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8002690:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002694:	d01e      	beq.n	80026d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 8002696:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800269a:	d001      	beq.n	80026a0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800269c:	f000 bdf3 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80026a0:	4ba6      	ldr	r3, [pc, #664]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80026a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	f040 85e4 	bne.w	8003278 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
        frequency = LSE_VALUE;
 80026b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026b4:	61fb      	str	r3, [r7, #28]
      break;
 80026b6:	f000 bddf 	b.w	8003278 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80026ba:	4ba0      	ldr	r3, [pc, #640]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80026bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026c0:	f003 0302 	and.w	r3, r3, #2
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	f040 85d9 	bne.w	800327c <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = LSI_VALUE;
 80026ca:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80026ce:	61fb      	str	r3, [r7, #28]
      break;
 80026d0:	f000 bdd4 	b.w	800327c <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80026d4:	4b99      	ldr	r3, [pc, #612]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80026e0:	f040 85ce 	bne.w	8003280 <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
        frequency = HSE_VALUE / 32U;
 80026e4:	4b96      	ldr	r3, [pc, #600]	; (8002940 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 80026e6:	61fb      	str	r3, [r7, #28]
      break;
 80026e8:	f000 bdca 	b.w	8003280 <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026ec:	4b93      	ldr	r3, [pc, #588]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	f003 0303 	and.w	r3, r3, #3
 80026f4:	60fb      	str	r3, [r7, #12]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d023      	beq.n	8002744 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80026fc:	2b03      	cmp	r3, #3
 80026fe:	d02e      	beq.n	800275e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8002700:	2b01      	cmp	r3, #1
 8002702:	d139      	bne.n	8002778 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002704:	4b8d      	ldr	r3, [pc, #564]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0302 	and.w	r3, r3, #2
 800270c:	2b02      	cmp	r3, #2
 800270e:	d116      	bne.n	800273e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002710:	4b8a      	ldr	r3, [pc, #552]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0308 	and.w	r3, r3, #8
 8002718:	2b00      	cmp	r3, #0
 800271a:	d005      	beq.n	8002728 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 800271c:	4b87      	ldr	r3, [pc, #540]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	091b      	lsrs	r3, r3, #4
 8002722:	f003 030f 	and.w	r3, r3, #15
 8002726:	e005      	b.n	8002734 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8002728:	4b84      	ldr	r3, [pc, #528]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800272a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800272e:	0a1b      	lsrs	r3, r3, #8
 8002730:	f003 030f 	and.w	r3, r3, #15
 8002734:	4a83      	ldr	r2, [pc, #524]	; (8002944 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8002736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800273a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800273c:	e01f      	b.n	800277e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800273e:	2300      	movs	r3, #0
 8002740:	61bb      	str	r3, [r7, #24]
      break;
 8002742:	e01c      	b.n	800277e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002744:	4b7d      	ldr	r3, [pc, #500]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800274c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002750:	d102      	bne.n	8002758 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 8002752:	4b7d      	ldr	r3, [pc, #500]	; (8002948 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002754:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002756:	e012      	b.n	800277e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8002758:	2300      	movs	r3, #0
 800275a:	61bb      	str	r3, [r7, #24]
      break;
 800275c:	e00f      	b.n	800277e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800275e:	4b77      	ldr	r3, [pc, #476]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002766:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800276a:	d102      	bne.n	8002772 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 800276c:	4b77      	ldr	r3, [pc, #476]	; (800294c <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800276e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002770:	e005      	b.n	800277e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8002772:	2300      	movs	r3, #0
 8002774:	61bb      	str	r3, [r7, #24]
      break;
 8002776:	e002      	b.n	800277e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8002778:	2300      	movs	r3, #0
 800277a:	61bb      	str	r3, [r7, #24]
      break;
 800277c:	bf00      	nop
    }

    switch(PeriphClk)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002784:	f000 84ce 	beq.w	8003124 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 8002788:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800278c:	d82d      	bhi.n	80027ea <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 800278e:	2b10      	cmp	r3, #16
 8002790:	f000 82f9 	beq.w	8002d86 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
 8002794:	2b10      	cmp	r3, #16
 8002796:	d811      	bhi.n	80027bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8002798:	2b02      	cmp	r3, #2
 800279a:	f000 8243 	beq.w	8002c24 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d804      	bhi.n	80027ac <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	f000 81fd 	beq.w	8002ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80027a8:	f000 bd6d 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80027ac:	2b04      	cmp	r3, #4
 80027ae:	f000 8282 	beq.w	8002cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x64e>
 80027b2:	2b08      	cmp	r3, #8
 80027b4:	f000 82b3 	beq.w	8002d1e <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
      break;
 80027b8:	f000 bd65 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80027bc:	2b80      	cmp	r3, #128	; 0x80
 80027be:	f000 8409 	beq.w	8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 80027c2:	2b80      	cmp	r3, #128	; 0x80
 80027c4:	d807      	bhi.n	80027d6 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 80027c6:	2b20      	cmp	r3, #32
 80027c8:	f000 8315 	beq.w	8002df6 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 80027cc:	2b40      	cmp	r3, #64	; 0x40
 80027ce:	f000 83de 	beq.w	8002f8e <HAL_RCCEx_GetPeriphCLKFreq+0x926>
      break;
 80027d2:	f000 bd58 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80027d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027da:	f000 841e 	beq.w	800301a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 80027de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027e2:	f000 845e 	beq.w	80030a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      break;
 80027e6:	f000 bd4e 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80027ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027ee:	f000 837d 	beq.w	8002eec <HAL_RCCEx_GetPeriphCLKFreq+0x884>
 80027f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027f6:	d813      	bhi.n	8002820 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 80027f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027fc:	d032      	beq.n	8002864 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 80027fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002802:	d804      	bhi.n	800280e <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 8002804:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002808:	d024      	beq.n	8002854 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
      break;
 800280a:	f000 bd3c 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800280e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002812:	d02f      	beq.n	8002874 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 8002814:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002818:	f000 8325 	beq.w	8002e66 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
      break;
 800281c:	f000 bd33 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002820:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002824:	f000 841c 	beq.w	8003060 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
 8002828:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800282c:	d808      	bhi.n	8002840 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 800282e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002832:	d01f      	beq.n	8002874 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 8002834:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002838:	f000 80cd 	beq.w	80029d6 <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
      break;
 800283c:	f000 bd23 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002840:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002844:	f000 8363 	beq.w	8002f0e <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 8002848:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800284c:	f000 84b2 	beq.w	80031b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
      break;
 8002850:	f000 bd19 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8002854:	69b9      	ldr	r1, [r7, #24]
 8002856:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800285a:	f000 fefd 	bl	8003658 <RCCEx_GetSAIxPeriphCLKFreq>
 800285e:	61f8      	str	r0, [r7, #28]
      break;
 8002860:	f000 bd11 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8002864:	69b9      	ldr	r1, [r7, #24]
 8002866:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800286a:	f000 fef5 	bl	8003658 <RCCEx_GetSAIxPeriphCLKFreq>
 800286e:	61f8      	str	r0, [r7, #28]
      break;
 8002870:	f000 bd09 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002874:	4b31      	ldr	r3, [pc, #196]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287a:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800287e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002886:	d063      	beq.n	8002950 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 8002888:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800288c:	d803      	bhi.n	8002896 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800288e:	2b00      	cmp	r3, #0
 8002890:	f000 808b 	beq.w	80029aa <HAL_RCCEx_GetPeriphCLKFreq+0x342>
          break;
 8002894:	e09d      	b.n	80029d2 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
        switch(srcclk)
 8002896:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800289a:	d021      	beq.n	80028e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 800289c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80028a0:	d000      	beq.n	80028a4 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
          break;
 80028a2:	e096      	b.n	80029d2 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80028a4:	4b25      	ldr	r3, [pc, #148]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0302 	and.w	r3, r3, #2
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	f040 8086 	bne.w	80029be <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80028b2:	4b22      	ldr	r3, [pc, #136]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0308 	and.w	r3, r3, #8
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d005      	beq.n	80028ca <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 80028be:	4b1f      	ldr	r3, [pc, #124]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	091b      	lsrs	r3, r3, #4
 80028c4:	f003 030f 	and.w	r3, r3, #15
 80028c8:	e005      	b.n	80028d6 <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
 80028ca:	4b1c      	ldr	r3, [pc, #112]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028d0:	0a1b      	lsrs	r3, r3, #8
 80028d2:	f003 030f 	and.w	r3, r3, #15
 80028d6:	4a1b      	ldr	r2, [pc, #108]	; (8002944 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80028d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028dc:	61fb      	str	r3, [r7, #28]
          break;
 80028de:	e06e      	b.n	80029be <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80028e0:	4b16      	ldr	r3, [pc, #88]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80028ec:	d16a      	bne.n	80029c4 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80028ee:	4b13      	ldr	r3, [pc, #76]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028fa:	d163      	bne.n	80029c4 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80028fc:	4b0f      	ldr	r3, [pc, #60]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	0a1b      	lsrs	r3, r3, #8
 8002902:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002906:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	68ba      	ldr	r2, [r7, #8]
 800290c:	fb02 f203 	mul.w	r2, r2, r3
 8002910:	4b0a      	ldr	r3, [pc, #40]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	091b      	lsrs	r3, r3, #4
 8002916:	f003 030f 	and.w	r3, r3, #15
 800291a:	3301      	adds	r3, #1
 800291c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002920:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002922:	4b06      	ldr	r3, [pc, #24]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	0d5b      	lsrs	r3, r3, #21
 8002928:	f003 0303 	and.w	r3, r3, #3
 800292c:	3301      	adds	r3, #1
 800292e:	005b      	lsls	r3, r3, #1
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	fbb2 f3f3 	udiv	r3, r2, r3
 8002936:	61fb      	str	r3, [r7, #28]
          break;
 8002938:	e044      	b.n	80029c4 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 800293a:	bf00      	nop
 800293c:	40021000 	.word	0x40021000
 8002940:	0003d090 	.word	0x0003d090
 8002944:	08009228 	.word	0x08009228
 8002948:	00f42400 	.word	0x00f42400
 800294c:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002950:	4bb0      	ldr	r3, [pc, #704]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002958:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800295c:	d135      	bne.n	80029ca <HAL_RCCEx_GetPeriphCLKFreq+0x362>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800295e:	4bad      	ldr	r3, [pc, #692]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002966:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800296a:	d12e      	bne.n	80029ca <HAL_RCCEx_GetPeriphCLKFreq+0x362>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800296c:	4ba9      	ldr	r3, [pc, #676]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	0a1b      	lsrs	r3, r3, #8
 8002972:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002976:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	68ba      	ldr	r2, [r7, #8]
 800297c:	fb02 f203 	mul.w	r2, r2, r3
 8002980:	4ba4      	ldr	r3, [pc, #656]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002982:	691b      	ldr	r3, [r3, #16]
 8002984:	091b      	lsrs	r3, r3, #4
 8002986:	f003 030f 	and.w	r3, r3, #15
 800298a:	3301      	adds	r3, #1
 800298c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002990:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002992:	4ba0      	ldr	r3, [pc, #640]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002994:	691b      	ldr	r3, [r3, #16]
 8002996:	0d5b      	lsrs	r3, r3, #21
 8002998:	f003 0303 	and.w	r3, r3, #3
 800299c:	3301      	adds	r3, #1
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029a6:	61fb      	str	r3, [r7, #28]
          break;
 80029a8:	e00f      	b.n	80029ca <HAL_RCCEx_GetPeriphCLKFreq+0x362>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80029aa:	4b9a      	ldr	r3, [pc, #616]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029b0:	f003 0302 	and.w	r3, r3, #2
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d10b      	bne.n	80029d0 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
            frequency = HSI48_VALUE;
 80029b8:	4b97      	ldr	r3, [pc, #604]	; (8002c18 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 80029ba:	61fb      	str	r3, [r7, #28]
          break;
 80029bc:	e008      	b.n	80029d0 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
          break;
 80029be:	bf00      	nop
 80029c0:	f000 bc61 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80029c4:	bf00      	nop
 80029c6:	f000 bc5e 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80029ca:	bf00      	nop
 80029cc:	f000 bc5b 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80029d0:	bf00      	nop
        break;
 80029d2:	f000 bc58 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 80029d6:	4b8f      	ldr	r3, [pc, #572]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80029dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029e4:	d13d      	bne.n	8002a62 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80029e6:	4b8b      	ldr	r3, [pc, #556]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029f2:	f040 8447 	bne.w	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 80029f6:	4b87      	ldr	r3, [pc, #540]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a02:	f040 843f 	bne.w	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002a06:	4b83      	ldr	r3, [pc, #524]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	0a1b      	lsrs	r3, r3, #8
 8002a0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a10:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002a12:	69bb      	ldr	r3, [r7, #24]
 8002a14:	68ba      	ldr	r2, [r7, #8]
 8002a16:	fb02 f203 	mul.w	r2, r2, r3
 8002a1a:	4b7e      	ldr	r3, [pc, #504]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	091b      	lsrs	r3, r3, #4
 8002a20:	f003 030f 	and.w	r3, r3, #15
 8002a24:	3301      	adds	r3, #1
 8002a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2a:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8002a2c:	4b79      	ldr	r3, [pc, #484]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	0edb      	lsrs	r3, r3, #27
 8002a32:	f003 031f 	and.w	r3, r3, #31
 8002a36:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10a      	bne.n	8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8002a3e:	4b75      	ldr	r3, [pc, #468]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d002      	beq.n	8002a50 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
                pllp = 17U;
 8002a4a:	2311      	movs	r3, #17
 8002a4c:	617b      	str	r3, [r7, #20]
 8002a4e:	e001      	b.n	8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
                pllp = 7U;
 8002a50:	2307      	movs	r3, #7
 8002a52:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a5c:	61fb      	str	r3, [r7, #28]
      break;
 8002a5e:	f000 bc11 	b.w	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002a62:	4b6c      	ldr	r3, [pc, #432]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a68:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8002a6c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a74:	d056      	beq.n	8002b24 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
 8002a76:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a7a:	d802      	bhi.n	8002a82 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d07e      	beq.n	8002b7e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
 8002a80:	e08e      	b.n	8002ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
        switch(srcclk)
 8002a82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a86:	d020      	beq.n	8002aca <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8002a88:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002a8c:	d000      	beq.n	8002a90 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
          break;
 8002a8e:	e087      	b.n	8002ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002a90:	4b60      	ldr	r3, [pc, #384]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0302 	and.w	r3, r3, #2
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d17a      	bne.n	8002b92 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002a9c:	4b5d      	ldr	r3, [pc, #372]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0308 	and.w	r3, r3, #8
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d005      	beq.n	8002ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
 8002aa8:	4b5a      	ldr	r3, [pc, #360]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	091b      	lsrs	r3, r3, #4
 8002aae:	f003 030f 	and.w	r3, r3, #15
 8002ab2:	e005      	b.n	8002ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8002ab4:	4b57      	ldr	r3, [pc, #348]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aba:	0a1b      	lsrs	r3, r3, #8
 8002abc:	f003 030f 	and.w	r3, r3, #15
 8002ac0:	4a56      	ldr	r2, [pc, #344]	; (8002c1c <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 8002ac2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ac6:	61fb      	str	r3, [r7, #28]
          break;
 8002ac8:	e063      	b.n	8002b92 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002aca:	4b52      	ldr	r3, [pc, #328]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ad2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002ad6:	d15e      	bne.n	8002b96 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002ad8:	4b4e      	ldr	r3, [pc, #312]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ae0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ae4:	d157      	bne.n	8002b96 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002ae6:	4b4b      	ldr	r3, [pc, #300]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	0a1b      	lsrs	r3, r3, #8
 8002aec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002af0:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	68ba      	ldr	r2, [r7, #8]
 8002af6:	fb02 f203 	mul.w	r2, r2, r3
 8002afa:	4b46      	ldr	r3, [pc, #280]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	091b      	lsrs	r3, r3, #4
 8002b00:	f003 030f 	and.w	r3, r3, #15
 8002b04:	3301      	adds	r3, #1
 8002b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b0a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002b0c:	4b41      	ldr	r3, [pc, #260]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	0d5b      	lsrs	r3, r3, #21
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	3301      	adds	r3, #1
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b20:	61fb      	str	r3, [r7, #28]
          break;
 8002b22:	e038      	b.n	8002b96 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002b24:	4b3b      	ldr	r3, [pc, #236]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b2c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b30:	d133      	bne.n	8002b9a <HAL_RCCEx_GetPeriphCLKFreq+0x532>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002b32:	4b38      	ldr	r3, [pc, #224]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b3e:	d12c      	bne.n	8002b9a <HAL_RCCEx_GetPeriphCLKFreq+0x532>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002b40:	4b34      	ldr	r3, [pc, #208]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	0a1b      	lsrs	r3, r3, #8
 8002b46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b4a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	68ba      	ldr	r2, [r7, #8]
 8002b50:	fb02 f203 	mul.w	r2, r2, r3
 8002b54:	4b2f      	ldr	r3, [pc, #188]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	091b      	lsrs	r3, r3, #4
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	3301      	adds	r3, #1
 8002b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b64:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002b66:	4b2b      	ldr	r3, [pc, #172]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	0d5b      	lsrs	r3, r3, #21
 8002b6c:	f003 0303 	and.w	r3, r3, #3
 8002b70:	3301      	adds	r3, #1
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b7a:	61fb      	str	r3, [r7, #28]
          break;
 8002b7c:	e00d      	b.n	8002b9a <HAL_RCCEx_GetPeriphCLKFreq+0x532>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8002b7e:	4b25      	ldr	r3, [pc, #148]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b80:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b84:	f003 0302 	and.w	r3, r3, #2
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d108      	bne.n	8002b9e <HAL_RCCEx_GetPeriphCLKFreq+0x536>
            frequency = HSI48_VALUE;
 8002b8c:	4b22      	ldr	r3, [pc, #136]	; (8002c18 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8002b8e:	61fb      	str	r3, [r7, #28]
          break;
 8002b90:	e005      	b.n	8002b9e <HAL_RCCEx_GetPeriphCLKFreq+0x536>
          break;
 8002b92:	bf00      	nop
 8002b94:	e376      	b.n	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002b96:	bf00      	nop
 8002b98:	e374      	b.n	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002b9a:	bf00      	nop
 8002b9c:	e372      	b.n	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002b9e:	bf00      	nop
      break;
 8002ba0:	e370      	b.n	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8002ba2:	4b1c      	ldr	r3, [pc, #112]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ba8:	f003 0303 	and.w	r3, r3, #3
 8002bac:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	2b03      	cmp	r3, #3
 8002bb2:	d828      	bhi.n	8002c06 <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 8002bb4:	a201      	add	r2, pc, #4	; (adr r2, 8002bbc <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8002bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bba:	bf00      	nop
 8002bbc:	08002bcd 	.word	0x08002bcd
 8002bc0:	08002bd5 	.word	0x08002bd5
 8002bc4:	08002bdd 	.word	0x08002bdd
 8002bc8:	08002bf1 	.word	0x08002bf1
          frequency = HAL_RCC_GetPCLK2Freq();
 8002bcc:	f7ff f952 	bl	8001e74 <HAL_RCC_GetPCLK2Freq>
 8002bd0:	61f8      	str	r0, [r7, #28]
          break;
 8002bd2:	e01d      	b.n	8002c10 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          frequency = HAL_RCC_GetSysClockFreq();
 8002bd4:	f7ff f8a2 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002bd8:	61f8      	str	r0, [r7, #28]
          break;
 8002bda:	e019      	b.n	8002c10 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002bdc:	4b0d      	ldr	r3, [pc, #52]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002be4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002be8:	d10f      	bne.n	8002c0a <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
            frequency = HSI_VALUE;
 8002bea:	4b0d      	ldr	r3, [pc, #52]	; (8002c20 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8002bec:	61fb      	str	r3, [r7, #28]
          break;
 8002bee:	e00c      	b.n	8002c0a <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002bf0:	4b08      	ldr	r3, [pc, #32]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d107      	bne.n	8002c0e <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
            frequency = LSE_VALUE;
 8002bfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c02:	61fb      	str	r3, [r7, #28]
          break;
 8002c04:	e003      	b.n	8002c0e <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
          break;
 8002c06:	bf00      	nop
 8002c08:	e33d      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002c0a:	bf00      	nop
 8002c0c:	e33b      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002c0e:	bf00      	nop
        break;
 8002c10:	e339      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8002c12:	bf00      	nop
 8002c14:	40021000 	.word	0x40021000
 8002c18:	02dc6c00 	.word	0x02dc6c00
 8002c1c:	08009228 	.word	0x08009228
 8002c20:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8002c24:	4baf      	ldr	r3, [pc, #700]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c2a:	f003 030c 	and.w	r3, r3, #12
 8002c2e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	2b0c      	cmp	r3, #12
 8002c34:	d839      	bhi.n	8002caa <HAL_RCCEx_GetPeriphCLKFreq+0x642>
 8002c36:	a201      	add	r2, pc, #4	; (adr r2, 8002c3c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8002c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c3c:	08002c71 	.word	0x08002c71
 8002c40:	08002cab 	.word	0x08002cab
 8002c44:	08002cab 	.word	0x08002cab
 8002c48:	08002cab 	.word	0x08002cab
 8002c4c:	08002c79 	.word	0x08002c79
 8002c50:	08002cab 	.word	0x08002cab
 8002c54:	08002cab 	.word	0x08002cab
 8002c58:	08002cab 	.word	0x08002cab
 8002c5c:	08002c81 	.word	0x08002c81
 8002c60:	08002cab 	.word	0x08002cab
 8002c64:	08002cab 	.word	0x08002cab
 8002c68:	08002cab 	.word	0x08002cab
 8002c6c:	08002c95 	.word	0x08002c95
          frequency = HAL_RCC_GetPCLK1Freq();
 8002c70:	f7ff f8ea 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002c74:	61f8      	str	r0, [r7, #28]
          break;
 8002c76:	e01d      	b.n	8002cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002c78:	f7ff f850 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002c7c:	61f8      	str	r0, [r7, #28]
          break;
 8002c7e:	e019      	b.n	8002cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002c80:	4b98      	ldr	r3, [pc, #608]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c8c:	d10f      	bne.n	8002cae <HAL_RCCEx_GetPeriphCLKFreq+0x646>
            frequency = HSI_VALUE;
 8002c8e:	4b96      	ldr	r3, [pc, #600]	; (8002ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002c90:	61fb      	str	r3, [r7, #28]
          break;
 8002c92:	e00c      	b.n	8002cae <HAL_RCCEx_GetPeriphCLKFreq+0x646>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002c94:	4b93      	ldr	r3, [pc, #588]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d107      	bne.n	8002cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
            frequency = LSE_VALUE;
 8002ca2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ca6:	61fb      	str	r3, [r7, #28]
          break;
 8002ca8:	e003      	b.n	8002cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
          break;
 8002caa:	bf00      	nop
 8002cac:	e2eb      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002cae:	bf00      	nop
 8002cb0:	e2e9      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002cb2:	bf00      	nop
        break;
 8002cb4:	e2e7      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8002cb6:	4b8b      	ldr	r3, [pc, #556]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cbc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002cc0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	2b10      	cmp	r3, #16
 8002cc6:	d00d      	beq.n	8002ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8002cc8:	2b10      	cmp	r3, #16
 8002cca:	d802      	bhi.n	8002cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d005      	beq.n	8002cdc <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 8002cd0:	e024      	b.n	8002d1c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        switch(srcclk)
 8002cd2:	2b20      	cmp	r3, #32
 8002cd4:	d00a      	beq.n	8002cec <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8002cd6:	2b30      	cmp	r3, #48	; 0x30
 8002cd8:	d012      	beq.n	8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          break;
 8002cda:	e01f      	b.n	8002d1c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002cdc:	f7ff f8b4 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002ce0:	61f8      	str	r0, [r7, #28]
          break;
 8002ce2:	e01b      	b.n	8002d1c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetSysClockFreq();
 8002ce4:	f7ff f81a 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002ce8:	61f8      	str	r0, [r7, #28]
          break;
 8002cea:	e017      	b.n	8002d1c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002cec:	4b7d      	ldr	r3, [pc, #500]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cf8:	d10d      	bne.n	8002d16 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
            frequency = HSI_VALUE;
 8002cfa:	4b7b      	ldr	r3, [pc, #492]	; (8002ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002cfc:	61fb      	str	r3, [r7, #28]
          break;
 8002cfe:	e00a      	b.n	8002d16 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002d00:	4b78      	ldr	r3, [pc, #480]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d105      	bne.n	8002d1a <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
            frequency = LSE_VALUE;
 8002d0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d12:	61fb      	str	r3, [r7, #28]
          break;
 8002d14:	e001      	b.n	8002d1a <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
          break;
 8002d16:	bf00      	nop
 8002d18:	e2b5      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002d1a:	bf00      	nop
        break;
 8002d1c:	e2b3      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8002d1e:	4b71      	ldr	r3, [pc, #452]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d24:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002d28:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	2b40      	cmp	r3, #64	; 0x40
 8002d2e:	d00d      	beq.n	8002d4c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8002d30:	2b40      	cmp	r3, #64	; 0x40
 8002d32:	d802      	bhi.n	8002d3a <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d005      	beq.n	8002d44 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8002d38:	e024      	b.n	8002d84 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
        switch(srcclk)
 8002d3a:	2b80      	cmp	r3, #128	; 0x80
 8002d3c:	d00a      	beq.n	8002d54 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8002d3e:	2bc0      	cmp	r3, #192	; 0xc0
 8002d40:	d012      	beq.n	8002d68 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          break;
 8002d42:	e01f      	b.n	8002d84 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002d44:	f7ff f880 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002d48:	61f8      	str	r0, [r7, #28]
          break;
 8002d4a:	e01b      	b.n	8002d84 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002d4c:	f7fe ffe6 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002d50:	61f8      	str	r0, [r7, #28]
          break;
 8002d52:	e017      	b.n	8002d84 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002d54:	4b63      	ldr	r3, [pc, #396]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d60:	d10d      	bne.n	8002d7e <HAL_RCCEx_GetPeriphCLKFreq+0x716>
            frequency = HSI_VALUE;
 8002d62:	4b61      	ldr	r3, [pc, #388]	; (8002ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002d64:	61fb      	str	r3, [r7, #28]
          break;
 8002d66:	e00a      	b.n	8002d7e <HAL_RCCEx_GetPeriphCLKFreq+0x716>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002d68:	4b5e      	ldr	r3, [pc, #376]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d6e:	f003 0302 	and.w	r3, r3, #2
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d105      	bne.n	8002d82 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
            frequency = LSE_VALUE;
 8002d76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d7a:	61fb      	str	r3, [r7, #28]
          break;
 8002d7c:	e001      	b.n	8002d82 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
          break;
 8002d7e:	bf00      	nop
 8002d80:	e281      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002d82:	bf00      	nop
        break;
 8002d84:	e27f      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8002d86:	4b57      	ldr	r3, [pc, #348]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d90:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d98:	d010      	beq.n	8002dbc <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 8002d9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d9e:	d802      	bhi.n	8002da6 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d007      	beq.n	8002db4 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          break;
 8002da4:	e026      	b.n	8002df4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
        switch(srcclk)
 8002da6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002daa:	d00b      	beq.n	8002dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 8002dac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002db0:	d012      	beq.n	8002dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
          break;
 8002db2:	e01f      	b.n	8002df4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002db4:	f7ff f848 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002db8:	61f8      	str	r0, [r7, #28]
          break;
 8002dba:	e01b      	b.n	8002df4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002dbc:	f7fe ffae 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002dc0:	61f8      	str	r0, [r7, #28]
          break;
 8002dc2:	e017      	b.n	8002df4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002dc4:	4b47      	ldr	r3, [pc, #284]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dd0:	d10d      	bne.n	8002dee <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HSI_VALUE;
 8002dd2:	4b45      	ldr	r3, [pc, #276]	; (8002ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002dd4:	61fb      	str	r3, [r7, #28]
          break;
 8002dd6:	e00a      	b.n	8002dee <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002dd8:	4b42      	ldr	r3, [pc, #264]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d105      	bne.n	8002df2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = LSE_VALUE;
 8002de6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002dea:	61fb      	str	r3, [r7, #28]
          break;
 8002dec:	e001      	b.n	8002df2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
          break;
 8002dee:	bf00      	nop
 8002df0:	e249      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002df2:	bf00      	nop
        break;
 8002df4:	e247      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8002df6:	4b3b      	ldr	r3, [pc, #236]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dfc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002e00:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e08:	d010      	beq.n	8002e2c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8002e0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e0e:	d802      	bhi.n	8002e16 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d007      	beq.n	8002e24 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8002e14:	e026      	b.n	8002e64 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
        switch(srcclk)
 8002e16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e1a:	d00b      	beq.n	8002e34 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8002e1c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002e20:	d012      	beq.n	8002e48 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
          break;
 8002e22:	e01f      	b.n	8002e64 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002e24:	f7ff f810 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002e28:	61f8      	str	r0, [r7, #28]
          break;
 8002e2a:	e01b      	b.n	8002e64 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetSysClockFreq();
 8002e2c:	f7fe ff76 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002e30:	61f8      	str	r0, [r7, #28]
          break;
 8002e32:	e017      	b.n	8002e64 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002e34:	4b2b      	ldr	r3, [pc, #172]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e40:	d10d      	bne.n	8002e5e <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
            frequency = HSI_VALUE;
 8002e42:	4b29      	ldr	r3, [pc, #164]	; (8002ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002e44:	61fb      	str	r3, [r7, #28]
          break;
 8002e46:	e00a      	b.n	8002e5e <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002e48:	4b26      	ldr	r3, [pc, #152]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d105      	bne.n	8002e62 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
            frequency = LSE_VALUE;
 8002e56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e5a:	61fb      	str	r3, [r7, #28]
          break;
 8002e5c:	e001      	b.n	8002e62 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
          break;
 8002e5e:	bf00      	nop
 8002e60:	e211      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002e62:	bf00      	nop
        break;
 8002e64:	e20f      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8002e66:	4b1f      	ldr	r3, [pc, #124]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e6c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e70:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e78:	d007      	beq.n	8002e8a <HAL_RCCEx_GetPeriphCLKFreq+0x822>
 8002e7a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002e7e:	d000      	beq.n	8002e82 <HAL_RCCEx_GetPeriphCLKFreq+0x81a>
          break;
 8002e80:	e02f      	b.n	8002ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          frequency = HAL_RCC_GetSysClockFreq();
 8002e82:	f7fe ff4b 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002e86:	61f8      	str	r0, [r7, #28]
          break;
 8002e88:	e02b      	b.n	8002ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8002e8a:	4b16      	ldr	r3, [pc, #88]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e92:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e96:	d123      	bne.n	8002ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
 8002e98:	4b12      	ldr	r3, [pc, #72]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d01d      	beq.n	8002ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002ea4:	4b0f      	ldr	r3, [pc, #60]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002ea6:	691b      	ldr	r3, [r3, #16]
 8002ea8:	0a1b      	lsrs	r3, r3, #8
 8002eaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002eae:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	68ba      	ldr	r2, [r7, #8]
 8002eb4:	fb02 f203 	mul.w	r2, r2, r3
 8002eb8:	4b0a      	ldr	r3, [pc, #40]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002eba:	691b      	ldr	r3, [r3, #16]
 8002ebc:	091b      	lsrs	r3, r3, #4
 8002ebe:	f003 030f 	and.w	r3, r3, #15
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec8:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8002eca:	4b06      	ldr	r3, [pc, #24]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002ecc:	691b      	ldr	r3, [r3, #16]
 8002ece:	0e5b      	lsrs	r3, r3, #25
 8002ed0:	f003 0303 	and.w	r3, r3, #3
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ede:	61fb      	str	r3, [r7, #28]
          break;
 8002ee0:	bf00      	nop
        break;
 8002ee2:	e1d0      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8002ee4:	40021000 	.word	0x40021000
 8002ee8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8002eec:	4bac      	ldr	r3, [pc, #688]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002eee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002ef2:	f003 0304 	and.w	r3, r3, #4
 8002ef6:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d103      	bne.n	8002f06 <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
          frequency = HAL_RCC_GetPCLK2Freq();
 8002efe:	f7fe ffb9 	bl	8001e74 <HAL_RCC_GetPCLK2Freq>
 8002f02:	61f8      	str	r0, [r7, #28]
        break;
 8002f04:	e1bf      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          frequency = HAL_RCC_GetSysClockFreq();
 8002f06:	f7fe ff09 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002f0a:	61f8      	str	r0, [r7, #28]
        break;
 8002f0c:	e1bb      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8002f0e:	4ba4      	ldr	r3, [pc, #656]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f10:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002f14:	f003 0318 	and.w	r3, r3, #24
 8002f18:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	2b08      	cmp	r3, #8
 8002f1e:	d028      	beq.n	8002f72 <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
 8002f20:	2b10      	cmp	r3, #16
 8002f22:	d009      	beq.n	8002f38 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d000      	beq.n	8002f2a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
          break;
 8002f28:	e030      	b.n	8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8002f2a:	69b9      	ldr	r1, [r7, #24]
 8002f2c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002f30:	f000 fb92 	bl	8003658 <RCCEx_GetSAIxPeriphCLKFreq>
 8002f34:	61f8      	str	r0, [r7, #28]
          break;
 8002f36:	e029      	b.n	8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002f38:	4b99      	ldr	r3, [pc, #612]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d120      	bne.n	8002f86 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002f44:	4b96      	ldr	r3, [pc, #600]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0308 	and.w	r3, r3, #8
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d005      	beq.n	8002f5c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 8002f50:	4b93      	ldr	r3, [pc, #588]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	091b      	lsrs	r3, r3, #4
 8002f56:	f003 030f 	and.w	r3, r3, #15
 8002f5a:	e005      	b.n	8002f68 <HAL_RCCEx_GetPeriphCLKFreq+0x900>
 8002f5c:	4b90      	ldr	r3, [pc, #576]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f62:	0a1b      	lsrs	r3, r3, #8
 8002f64:	f003 030f 	and.w	r3, r3, #15
 8002f68:	4a8e      	ldr	r2, [pc, #568]	; (80031a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8002f6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f6e:	61fb      	str	r3, [r7, #28]
          break;
 8002f70:	e009      	b.n	8002f86 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002f72:	4b8b      	ldr	r3, [pc, #556]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f7e:	d104      	bne.n	8002f8a <HAL_RCCEx_GetPeriphCLKFreq+0x922>
            frequency = HSI_VALUE;
 8002f80:	4b89      	ldr	r3, [pc, #548]	; (80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8002f82:	61fb      	str	r3, [r7, #28]
          break;
 8002f84:	e001      	b.n	8002f8a <HAL_RCCEx_GetPeriphCLKFreq+0x922>
          break;
 8002f86:	bf00      	nop
 8002f88:	e17d      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002f8a:	bf00      	nop
        break;
 8002f8c:	e17b      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8002f8e:	4b84      	ldr	r3, [pc, #528]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f94:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002f98:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fa0:	d009      	beq.n	8002fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x94e>
 8002fa2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fa6:	d00a      	beq.n	8002fbe <HAL_RCCEx_GetPeriphCLKFreq+0x956>
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d000      	beq.n	8002fae <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8002fac:	e011      	b.n	8002fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002fae:	f7fe ff4b 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002fb2:	61f8      	str	r0, [r7, #28]
          break;
 8002fb4:	e00d      	b.n	8002fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetSysClockFreq();
 8002fb6:	f7fe feb1 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002fba:	61f8      	str	r0, [r7, #28]
          break;
 8002fbc:	e009      	b.n	8002fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002fbe:	4b78      	ldr	r3, [pc, #480]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fca:	d101      	bne.n	8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
            frequency = HSI_VALUE;
 8002fcc:	4b76      	ldr	r3, [pc, #472]	; (80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8002fce:	61fb      	str	r3, [r7, #28]
          break;
 8002fd0:	bf00      	nop
        break;
 8002fd2:	e158      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8002fd4:	4b72      	ldr	r3, [pc, #456]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fda:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002fde:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002fe6:	d009      	beq.n	8002ffc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8002fe8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fec:	d00a      	beq.n	8003004 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d000      	beq.n	8002ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          break;
 8002ff2:	e011      	b.n	8003018 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002ff4:	f7fe ff28 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002ff8:	61f8      	str	r0, [r7, #28]
          break;
 8002ffa:	e00d      	b.n	8003018 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetSysClockFreq();
 8002ffc:	f7fe fe8e 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8003000:	61f8      	str	r0, [r7, #28]
          break;
 8003002:	e009      	b.n	8003018 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003004:	4b66      	ldr	r3, [pc, #408]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800300c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003010:	d101      	bne.n	8003016 <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
            frequency = HSI_VALUE;
 8003012:	4b65      	ldr	r3, [pc, #404]	; (80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003014:	61fb      	str	r3, [r7, #28]
          break;
 8003016:	bf00      	nop
        break;
 8003018:	e135      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800301a:	4b61      	ldr	r3, [pc, #388]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800301c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003020:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003024:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800302c:	d009      	beq.n	8003042 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
 800302e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003032:	d00a      	beq.n	800304a <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 8003034:	2b00      	cmp	r3, #0
 8003036:	d000      	beq.n	800303a <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          break;
 8003038:	e011      	b.n	800305e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetPCLK1Freq();
 800303a:	f7fe ff05 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 800303e:	61f8      	str	r0, [r7, #28]
          break;
 8003040:	e00d      	b.n	800305e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8003042:	f7fe fe6b 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8003046:	61f8      	str	r0, [r7, #28]
          break;
 8003048:	e009      	b.n	800305e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800304a:	4b55      	ldr	r3, [pc, #340]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003056:	d101      	bne.n	800305c <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
            frequency = HSI_VALUE;
 8003058:	4b53      	ldr	r3, [pc, #332]	; (80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800305a:	61fb      	str	r3, [r7, #28]
          break;
 800305c:	bf00      	nop
        break;
 800305e:	e112      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8003060:	4b4f      	ldr	r3, [pc, #316]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003062:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003066:	f003 0303 	and.w	r3, r3, #3
 800306a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d008      	beq.n	8003084 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8003072:	2b01      	cmp	r3, #1
 8003074:	d302      	bcc.n	800307c <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
 8003076:	2b02      	cmp	r3, #2
 8003078:	d008      	beq.n	800308c <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 800307a:	e011      	b.n	80030a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetPCLK1Freq();
 800307c:	f7fe fee4 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8003080:	61f8      	str	r0, [r7, #28]
          break;
 8003082:	e00d      	b.n	80030a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetSysClockFreq();
 8003084:	f7fe fe4a 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8003088:	61f8      	str	r0, [r7, #28]
          break;
 800308a:	e009      	b.n	80030a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800308c:	4b44      	ldr	r3, [pc, #272]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003098:	d101      	bne.n	800309e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
            frequency = HSI_VALUE;
 800309a:	4b43      	ldr	r3, [pc, #268]	; (80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800309c:	61fb      	str	r3, [r7, #28]
          break;
 800309e:	bf00      	nop
        break;
 80030a0:	e0f1      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80030a2:	4b3f      	ldr	r3, [pc, #252]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80030ac:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80030b4:	d010      	beq.n	80030d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80030b6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80030ba:	d802      	bhi.n	80030c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d007      	beq.n	80030d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          break;
 80030c0:	e02f      	b.n	8003122 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        switch(srcclk)
 80030c2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80030c6:	d012      	beq.n	80030ee <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80030c8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80030cc:	d019      	beq.n	8003102 <HAL_RCCEx_GetPeriphCLKFreq+0xa9a>
          break;
 80030ce:	e028      	b.n	8003122 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          frequency = HAL_RCC_GetPCLK1Freq();
 80030d0:	f7fe feba 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 80030d4:	61f8      	str	r0, [r7, #28]
          break;
 80030d6:	e024      	b.n	8003122 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80030d8:	4b31      	ldr	r3, [pc, #196]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d118      	bne.n	8003118 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
              frequency = LSI_VALUE;
 80030e6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80030ea:	61fb      	str	r3, [r7, #28]
          break;
 80030ec:	e014      	b.n	8003118 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80030ee:	4b2c      	ldr	r3, [pc, #176]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030fa:	d10f      	bne.n	800311c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
            frequency = HSI_VALUE;
 80030fc:	4b2a      	ldr	r3, [pc, #168]	; (80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80030fe:	61fb      	str	r3, [r7, #28]
          break;
 8003100:	e00c      	b.n	800311c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003102:	4b27      	ldr	r3, [pc, #156]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003108:	f003 0302 	and.w	r3, r3, #2
 800310c:	2b02      	cmp	r3, #2
 800310e:	d107      	bne.n	8003120 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
            frequency = LSE_VALUE;
 8003110:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003114:	61fb      	str	r3, [r7, #28]
          break;
 8003116:	e003      	b.n	8003120 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
          break;
 8003118:	bf00      	nop
 800311a:	e0b4      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 800311c:	bf00      	nop
 800311e:	e0b2      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003120:	bf00      	nop
        break;
 8003122:	e0b0      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003124:	4b1e      	ldr	r3, [pc, #120]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800312a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800312e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003136:	d010      	beq.n	800315a <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8003138:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800313c:	d802      	bhi.n	8003144 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
 800313e:	2b00      	cmp	r3, #0
 8003140:	d007      	beq.n	8003152 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
          break;
 8003142:	e036      	b.n	80031b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
        switch(srcclk)
 8003144:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003148:	d012      	beq.n	8003170 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 800314a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800314e:	d019      	beq.n	8003184 <HAL_RCCEx_GetPeriphCLKFreq+0xb1c>
          break;
 8003150:	e02f      	b.n	80031b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003152:	f7fe fe79 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8003156:	61f8      	str	r0, [r7, #28]
          break;
 8003158:	e02b      	b.n	80031b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800315a:	4b11      	ldr	r3, [pc, #68]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800315c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b02      	cmp	r3, #2
 8003166:	d118      	bne.n	800319a <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
              frequency = LSI_VALUE;
 8003168:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800316c:	61fb      	str	r3, [r7, #28]
          break;
 800316e:	e014      	b.n	800319a <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003170:	4b0b      	ldr	r3, [pc, #44]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003178:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800317c:	d116      	bne.n	80031ac <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
            frequency = HSI_VALUE;
 800317e:	4b0a      	ldr	r3, [pc, #40]	; (80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003180:	61fb      	str	r3, [r7, #28]
          break;
 8003182:	e013      	b.n	80031ac <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003184:	4b06      	ldr	r3, [pc, #24]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b02      	cmp	r3, #2
 8003190:	d10e      	bne.n	80031b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
            frequency = LSE_VALUE;
 8003192:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003196:	61fb      	str	r3, [r7, #28]
          break;
 8003198:	e00a      	b.n	80031b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 800319a:	bf00      	nop
 800319c:	e073      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 800319e:	bf00      	nop
 80031a0:	40021000 	.word	0x40021000
 80031a4:	08009228 	.word	0x08009228
 80031a8:	00f42400 	.word	0x00f42400
          break;
 80031ac:	bf00      	nop
 80031ae:	e06a      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80031b0:	bf00      	nop
        break;
 80031b2:	e068      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80031b4:	4b36      	ldr	r3, [pc, #216]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80031b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80031ba:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80031be:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031c6:	d009      	beq.n	80031dc <HAL_RCCEx_GetPeriphCLKFreq+0xb74>
 80031c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80031cc:	d023      	beq.n	8003216 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d000      	beq.n	80031d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
          break;
 80031d2:	e050      	b.n	8003276 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetSysClockFreq();
 80031d4:	f7fe fda2 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 80031d8:	61f8      	str	r0, [r7, #28]
          break;
 80031da:	e04c      	b.n	8003276 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80031dc:	4b2c      	ldr	r3, [pc, #176]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0302 	and.w	r3, r3, #2
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d143      	bne.n	8003270 <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80031e8:	4b29      	ldr	r3, [pc, #164]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0308 	and.w	r3, r3, #8
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d005      	beq.n	8003200 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 80031f4:	4b26      	ldr	r3, [pc, #152]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	091b      	lsrs	r3, r3, #4
 80031fa:	f003 030f 	and.w	r3, r3, #15
 80031fe:	e005      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8003200:	4b23      	ldr	r3, [pc, #140]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003202:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003206:	0a1b      	lsrs	r3, r3, #8
 8003208:	f003 030f 	and.w	r3, r3, #15
 800320c:	4a21      	ldr	r2, [pc, #132]	; (8003294 <HAL_RCCEx_GetPeriphCLKFreq+0xc2c>)
 800320e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003212:	61fb      	str	r3, [r7, #28]
          break;
 8003214:	e02c      	b.n	8003270 <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003216:	4b1e      	ldr	r3, [pc, #120]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800321e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003222:	d127      	bne.n	8003274 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003224:	4b1a      	ldr	r3, [pc, #104]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800322c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003230:	d120      	bne.n	8003274 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003232:	4b17      	ldr	r3, [pc, #92]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	0a1b      	lsrs	r3, r3, #8
 8003238:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800323c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	fb02 f203 	mul.w	r2, r2, r3
 8003246:	4b12      	ldr	r3, [pc, #72]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	091b      	lsrs	r3, r3, #4
 800324c:	f003 030f 	and.w	r3, r3, #15
 8003250:	3301      	adds	r3, #1
 8003252:	fbb2 f3f3 	udiv	r3, r2, r3
 8003256:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003258:	4b0d      	ldr	r3, [pc, #52]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	0d5b      	lsrs	r3, r3, #21
 800325e:	f003 0303 	and.w	r3, r3, #3
 8003262:	3301      	adds	r3, #1
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	69ba      	ldr	r2, [r7, #24]
 8003268:	fbb2 f3f3 	udiv	r3, r2, r3
 800326c:	61fb      	str	r3, [r7, #28]
          break;
 800326e:	e001      	b.n	8003274 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
          break;
 8003270:	bf00      	nop
 8003272:	e008      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003274:	bf00      	nop
        break;
 8003276:	e006      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003278:	bf00      	nop
 800327a:	e004      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 800327c:	bf00      	nop
 800327e:	e002      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003280:	bf00      	nop
 8003282:	e000      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003284:	bf00      	nop
    }
  }

  return(frequency);
 8003286:	69fb      	ldr	r3, [r7, #28]
}
 8003288:	4618      	mov	r0, r3
 800328a:	3720      	adds	r7, #32
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	40021000 	.word	0x40021000
 8003294:	08009228 	.word	0x08009228

08003298 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032a2:	2300      	movs	r3, #0
 80032a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80032a6:	4b70      	ldr	r3, [pc, #448]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	f003 0303 	and.w	r3, r3, #3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d00e      	beq.n	80032d0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80032b2:	4b6d      	ldr	r3, [pc, #436]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	f003 0203 	and.w	r2, r3, #3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d103      	bne.n	80032ca <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
       ||
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d13f      	bne.n	800334a <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	73fb      	strb	r3, [r7, #15]
 80032ce:	e03c      	b.n	800334a <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d00c      	beq.n	80032f2 <RCCEx_PLLSAI1_Config+0x5a>
 80032d8:	2b03      	cmp	r3, #3
 80032da:	d013      	beq.n	8003304 <RCCEx_PLLSAI1_Config+0x6c>
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d120      	bne.n	8003322 <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80032e0:	4b61      	ldr	r3, [pc, #388]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0302 	and.w	r3, r3, #2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d11d      	bne.n	8003328 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032f0:	e01a      	b.n	8003328 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80032f2:	4b5d      	ldr	r3, [pc, #372]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d116      	bne.n	800332c <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003302:	e013      	b.n	800332c <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003304:	4b58      	ldr	r3, [pc, #352]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d10f      	bne.n	8003330 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003310:	4b55      	ldr	r3, [pc, #340]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d109      	bne.n	8003330 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003320:	e006      	b.n	8003330 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	73fb      	strb	r3, [r7, #15]
      break;
 8003326:	e004      	b.n	8003332 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003328:	bf00      	nop
 800332a:	e002      	b.n	8003332 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 800332c:	bf00      	nop
 800332e:	e000      	b.n	8003332 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003330:	bf00      	nop
    }

    if(status == HAL_OK)
 8003332:	7bfb      	ldrb	r3, [r7, #15]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d108      	bne.n	800334a <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003338:	494b      	ldr	r1, [pc, #300]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 800333a:	4b4b      	ldr	r3, [pc, #300]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	f023 0203 	bic.w	r2, r3, #3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4313      	orrs	r3, r2
 8003348:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800334a:	7bfb      	ldrb	r3, [r7, #15]
 800334c:	2b00      	cmp	r3, #0
 800334e:	f040 8086 	bne.w	800345e <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003352:	4a45      	ldr	r2, [pc, #276]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003354:	4b44      	ldr	r3, [pc, #272]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800335c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800335e:	f7fc ff5f 	bl	8000220 <HAL_GetTick>
 8003362:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003364:	e009      	b.n	800337a <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003366:	f7fc ff5b 	bl	8000220 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d902      	bls.n	800337a <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	73fb      	strb	r3, [r7, #15]
        break;
 8003378:	e005      	b.n	8003386 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800337a:	4b3b      	ldr	r3, [pc, #236]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1ef      	bne.n	8003366 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8003386:	7bfb      	ldrb	r3, [r7, #15]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d168      	bne.n	800345e <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d113      	bne.n	80033ba <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003392:	4835      	ldr	r0, [pc, #212]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003394:	4b34      	ldr	r3, [pc, #208]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003396:	691a      	ldr	r2, [r3, #16]
 8003398:	4b34      	ldr	r3, [pc, #208]	; (800346c <RCCEx_PLLSAI1_Config+0x1d4>)
 800339a:	4013      	ands	r3, r2
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	6892      	ldr	r2, [r2, #8]
 80033a0:	0211      	lsls	r1, r2, #8
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	68d2      	ldr	r2, [r2, #12]
 80033a6:	06d2      	lsls	r2, r2, #27
 80033a8:	4311      	orrs	r1, r2
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	6852      	ldr	r2, [r2, #4]
 80033ae:	3a01      	subs	r2, #1
 80033b0:	0112      	lsls	r2, r2, #4
 80033b2:	430a      	orrs	r2, r1
 80033b4:	4313      	orrs	r3, r2
 80033b6:	6103      	str	r3, [r0, #16]
 80033b8:	e02d      	b.n	8003416 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d115      	bne.n	80033ec <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033c0:	4829      	ldr	r0, [pc, #164]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033c2:	4b29      	ldr	r3, [pc, #164]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033c4:	691a      	ldr	r2, [r3, #16]
 80033c6:	4b2a      	ldr	r3, [pc, #168]	; (8003470 <RCCEx_PLLSAI1_Config+0x1d8>)
 80033c8:	4013      	ands	r3, r2
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	6892      	ldr	r2, [r2, #8]
 80033ce:	0211      	lsls	r1, r2, #8
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	6912      	ldr	r2, [r2, #16]
 80033d4:	0852      	lsrs	r2, r2, #1
 80033d6:	3a01      	subs	r2, #1
 80033d8:	0552      	lsls	r2, r2, #21
 80033da:	4311      	orrs	r1, r2
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	6852      	ldr	r2, [r2, #4]
 80033e0:	3a01      	subs	r2, #1
 80033e2:	0112      	lsls	r2, r2, #4
 80033e4:	430a      	orrs	r2, r1
 80033e6:	4313      	orrs	r3, r2
 80033e8:	6103      	str	r3, [r0, #16]
 80033ea:	e014      	b.n	8003416 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033ec:	481e      	ldr	r0, [pc, #120]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033ee:	4b1e      	ldr	r3, [pc, #120]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033f0:	691a      	ldr	r2, [r3, #16]
 80033f2:	4b20      	ldr	r3, [pc, #128]	; (8003474 <RCCEx_PLLSAI1_Config+0x1dc>)
 80033f4:	4013      	ands	r3, r2
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	6892      	ldr	r2, [r2, #8]
 80033fa:	0211      	lsls	r1, r2, #8
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	6952      	ldr	r2, [r2, #20]
 8003400:	0852      	lsrs	r2, r2, #1
 8003402:	3a01      	subs	r2, #1
 8003404:	0652      	lsls	r2, r2, #25
 8003406:	4311      	orrs	r1, r2
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	6852      	ldr	r2, [r2, #4]
 800340c:	3a01      	subs	r2, #1
 800340e:	0112      	lsls	r2, r2, #4
 8003410:	430a      	orrs	r2, r1
 8003412:	4313      	orrs	r3, r2
 8003414:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003416:	4a14      	ldr	r2, [pc, #80]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003418:	4b13      	ldr	r3, [pc, #76]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003420:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003422:	f7fc fefd 	bl	8000220 <HAL_GetTick>
 8003426:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003428:	e009      	b.n	800343e <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800342a:	f7fc fef9 	bl	8000220 <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	2b02      	cmp	r3, #2
 8003436:	d902      	bls.n	800343e <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	73fb      	strb	r3, [r7, #15]
          break;
 800343c:	e005      	b.n	800344a <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800343e:	4b0a      	ldr	r3, [pc, #40]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d0ef      	beq.n	800342a <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800344a:	7bfb      	ldrb	r3, [r7, #15]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d106      	bne.n	800345e <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003450:	4905      	ldr	r1, [pc, #20]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003452:	4b05      	ldr	r3, [pc, #20]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003454:	691a      	ldr	r2, [r3, #16]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	4313      	orrs	r3, r2
 800345c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800345e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003460:	4618      	mov	r0, r3
 8003462:	3710      	adds	r7, #16
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	40021000 	.word	0x40021000
 800346c:	07ff800f 	.word	0x07ff800f
 8003470:	ff9f800f 	.word	0xff9f800f
 8003474:	f9ff800f 	.word	0xf9ff800f

08003478 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003482:	2300      	movs	r3, #0
 8003484:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003486:	4b70      	ldr	r3, [pc, #448]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	f003 0303 	and.w	r3, r3, #3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00e      	beq.n	80034b0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003492:	4b6d      	ldr	r3, [pc, #436]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	f003 0203 	and.w	r2, r3, #3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d103      	bne.n	80034aa <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
       ||
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d13f      	bne.n	800352a <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	73fb      	strb	r3, [r7, #15]
 80034ae:	e03c      	b.n	800352a <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2b02      	cmp	r3, #2
 80034b6:	d00c      	beq.n	80034d2 <RCCEx_PLLSAI2_Config+0x5a>
 80034b8:	2b03      	cmp	r3, #3
 80034ba:	d013      	beq.n	80034e4 <RCCEx_PLLSAI2_Config+0x6c>
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d120      	bne.n	8003502 <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034c0:	4b61      	ldr	r3, [pc, #388]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d11d      	bne.n	8003508 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034d0:	e01a      	b.n	8003508 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80034d2:	4b5d      	ldr	r3, [pc, #372]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d116      	bne.n	800350c <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034e2:	e013      	b.n	800350c <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80034e4:	4b58      	ldr	r3, [pc, #352]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d10f      	bne.n	8003510 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80034f0:	4b55      	ldr	r3, [pc, #340]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d109      	bne.n	8003510 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003500:	e006      	b.n	8003510 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	73fb      	strb	r3, [r7, #15]
      break;
 8003506:	e004      	b.n	8003512 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003508:	bf00      	nop
 800350a:	e002      	b.n	8003512 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 800350c:	bf00      	nop
 800350e:	e000      	b.n	8003512 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003510:	bf00      	nop
    }

    if(status == HAL_OK)
 8003512:	7bfb      	ldrb	r3, [r7, #15]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d108      	bne.n	800352a <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003518:	494b      	ldr	r1, [pc, #300]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 800351a:	4b4b      	ldr	r3, [pc, #300]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	f023 0203 	bic.w	r2, r3, #3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4313      	orrs	r3, r2
 8003528:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800352a:	7bfb      	ldrb	r3, [r7, #15]
 800352c:	2b00      	cmp	r3, #0
 800352e:	f040 8086 	bne.w	800363e <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003532:	4a45      	ldr	r2, [pc, #276]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003534:	4b44      	ldr	r3, [pc, #272]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800353c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800353e:	f7fc fe6f 	bl	8000220 <HAL_GetTick>
 8003542:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003544:	e009      	b.n	800355a <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003546:	f7fc fe6b 	bl	8000220 <HAL_GetTick>
 800354a:	4602      	mov	r2, r0
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	2b02      	cmp	r3, #2
 8003552:	d902      	bls.n	800355a <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	73fb      	strb	r3, [r7, #15]
        break;
 8003558:	e005      	b.n	8003566 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800355a:	4b3b      	ldr	r3, [pc, #236]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1ef      	bne.n	8003546 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8003566:	7bfb      	ldrb	r3, [r7, #15]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d168      	bne.n	800363e <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d113      	bne.n	800359a <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003572:	4835      	ldr	r0, [pc, #212]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003574:	4b34      	ldr	r3, [pc, #208]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003576:	695a      	ldr	r2, [r3, #20]
 8003578:	4b34      	ldr	r3, [pc, #208]	; (800364c <RCCEx_PLLSAI2_Config+0x1d4>)
 800357a:	4013      	ands	r3, r2
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6892      	ldr	r2, [r2, #8]
 8003580:	0211      	lsls	r1, r2, #8
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	68d2      	ldr	r2, [r2, #12]
 8003586:	06d2      	lsls	r2, r2, #27
 8003588:	4311      	orrs	r1, r2
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	6852      	ldr	r2, [r2, #4]
 800358e:	3a01      	subs	r2, #1
 8003590:	0112      	lsls	r2, r2, #4
 8003592:	430a      	orrs	r2, r1
 8003594:	4313      	orrs	r3, r2
 8003596:	6143      	str	r3, [r0, #20]
 8003598:	e02d      	b.n	80035f6 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	2b01      	cmp	r3, #1
 800359e:	d115      	bne.n	80035cc <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035a0:	4829      	ldr	r0, [pc, #164]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035a2:	4b29      	ldr	r3, [pc, #164]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035a4:	695a      	ldr	r2, [r3, #20]
 80035a6:	4b2a      	ldr	r3, [pc, #168]	; (8003650 <RCCEx_PLLSAI2_Config+0x1d8>)
 80035a8:	4013      	ands	r3, r2
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	6892      	ldr	r2, [r2, #8]
 80035ae:	0211      	lsls	r1, r2, #8
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6912      	ldr	r2, [r2, #16]
 80035b4:	0852      	lsrs	r2, r2, #1
 80035b6:	3a01      	subs	r2, #1
 80035b8:	0552      	lsls	r2, r2, #21
 80035ba:	4311      	orrs	r1, r2
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	6852      	ldr	r2, [r2, #4]
 80035c0:	3a01      	subs	r2, #1
 80035c2:	0112      	lsls	r2, r2, #4
 80035c4:	430a      	orrs	r2, r1
 80035c6:	4313      	orrs	r3, r2
 80035c8:	6143      	str	r3, [r0, #20]
 80035ca:	e014      	b.n	80035f6 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035cc:	481e      	ldr	r0, [pc, #120]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035ce:	4b1e      	ldr	r3, [pc, #120]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035d0:	695a      	ldr	r2, [r3, #20]
 80035d2:	4b20      	ldr	r3, [pc, #128]	; (8003654 <RCCEx_PLLSAI2_Config+0x1dc>)
 80035d4:	4013      	ands	r3, r2
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	6892      	ldr	r2, [r2, #8]
 80035da:	0211      	lsls	r1, r2, #8
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	6952      	ldr	r2, [r2, #20]
 80035e0:	0852      	lsrs	r2, r2, #1
 80035e2:	3a01      	subs	r2, #1
 80035e4:	0652      	lsls	r2, r2, #25
 80035e6:	4311      	orrs	r1, r2
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	6852      	ldr	r2, [r2, #4]
 80035ec:	3a01      	subs	r2, #1
 80035ee:	0112      	lsls	r2, r2, #4
 80035f0:	430a      	orrs	r2, r1
 80035f2:	4313      	orrs	r3, r2
 80035f4:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80035f6:	4a14      	ldr	r2, [pc, #80]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035f8:	4b13      	ldr	r3, [pc, #76]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003600:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003602:	f7fc fe0d 	bl	8000220 <HAL_GetTick>
 8003606:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003608:	e009      	b.n	800361e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800360a:	f7fc fe09 	bl	8000220 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b02      	cmp	r3, #2
 8003616:	d902      	bls.n	800361e <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	73fb      	strb	r3, [r7, #15]
          break;
 800361c:	e005      	b.n	800362a <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800361e:	4b0a      	ldr	r3, [pc, #40]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d0ef      	beq.n	800360a <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800362a:	7bfb      	ldrb	r3, [r7, #15]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d106      	bne.n	800363e <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003630:	4905      	ldr	r1, [pc, #20]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003632:	4b05      	ldr	r3, [pc, #20]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003634:	695a      	ldr	r2, [r3, #20]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	4313      	orrs	r3, r2
 800363c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800363e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003640:	4618      	mov	r0, r3
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40021000 	.word	0x40021000
 800364c:	07ff800f 	.word	0x07ff800f
 8003650:	ff9f800f 	.word	0xff9f800f
 8003654:	f9ff800f 	.word	0xf9ff800f

08003658 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8003658:	b480      	push	{r7}
 800365a:	b089      	sub	sp, #36	; 0x24
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8003662:	2300      	movs	r3, #0
 8003664:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8003666:	2300      	movs	r3, #0
 8003668:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800366a:	2300      	movs	r3, #0
 800366c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003674:	d10c      	bne.n	8003690 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8003676:	4b7f      	ldr	r3, [pc, #508]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003678:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800367c:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8003680:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	2b60      	cmp	r3, #96	; 0x60
 8003686:	d114      	bne.n	80036b2 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8003688:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800368c:	61fb      	str	r3, [r7, #28]
 800368e:	e010      	b.n	80036b2 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003696:	d10c      	bne.n	80036b2 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8003698:	4b76      	ldr	r3, [pc, #472]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800369a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800369e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80036a2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036aa:	d102      	bne.n	80036b2 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80036ac:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80036b0:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f040 80d6 	bne.w	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
  {
    pllvco = InputFrequency;
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	2b40      	cmp	r3, #64	; 0x40
 80036c2:	d003      	beq.n	80036cc <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036ca:	d13b      	bne.n	8003744 <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80036cc:	4b69      	ldr	r3, [pc, #420]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80036d8:	f040 80c4 	bne.w	8003864 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
 80036dc:	4b65      	ldr	r3, [pc, #404]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 80bd 	beq.w	8003864 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80036ea:	4b62      	ldr	r3, [pc, #392]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	091b      	lsrs	r3, r3, #4
 80036f0:	f003 030f 	and.w	r3, r3, #15
 80036f4:	3301      	adds	r3, #1
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036fc:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80036fe:	4b5d      	ldr	r3, [pc, #372]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	0a1b      	lsrs	r3, r3, #8
 8003704:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003708:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800370a:	4b5a      	ldr	r3, [pc, #360]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	0edb      	lsrs	r3, r3, #27
 8003710:	f003 031f 	and.w	r3, r3, #31
 8003714:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d10a      	bne.n	8003732 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800371c:	4b55      	ldr	r3, [pc, #340]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d002      	beq.n	800372e <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 8003728:	2311      	movs	r3, #17
 800372a:	617b      	str	r3, [r7, #20]
 800372c:	e001      	b.n	8003732 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 800372e:	2307      	movs	r3, #7
 8003730:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	68fa      	ldr	r2, [r7, #12]
 8003736:	fb02 f203 	mul.w	r2, r2, r3
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003740:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003742:	e08f      	b.n	8003864 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d13a      	bne.n	80037c0 <RCCEx_GetSAIxPeriphCLKFreq+0x168>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800374a:	4b4a      	ldr	r3, [pc, #296]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003752:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003756:	f040 8086 	bne.w	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 800375a:	4b46      	ldr	r3, [pc, #280]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d07f      	beq.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003766:	4b43      	ldr	r3, [pc, #268]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	091b      	lsrs	r3, r3, #4
 800376c:	f003 030f 	and.w	r3, r3, #15
 8003770:	3301      	adds	r3, #1
 8003772:	693a      	ldr	r2, [r7, #16]
 8003774:	fbb2 f3f3 	udiv	r3, r2, r3
 8003778:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800377a:	4b3e      	ldr	r3, [pc, #248]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	0a1b      	lsrs	r3, r3, #8
 8003780:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003784:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8003786:	4b3b      	ldr	r3, [pc, #236]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	0edb      	lsrs	r3, r3, #27
 800378c:	f003 031f 	and.w	r3, r3, #31
 8003790:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d10a      	bne.n	80037ae <RCCEx_GetSAIxPeriphCLKFreq+0x156>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8003798:	4b36      	ldr	r3, [pc, #216]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d002      	beq.n	80037aa <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          {
            pllp = 17U;
 80037a4:	2311      	movs	r3, #17
 80037a6:	617b      	str	r3, [r7, #20]
 80037a8:	e001      	b.n	80037ae <RCCEx_GetSAIxPeriphCLKFreq+0x156>
          }
          else
          {
            pllp = 7U;
 80037aa:	2307      	movs	r3, #7
 80037ac:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	68fa      	ldr	r2, [r7, #12]
 80037b2:	fb02 f203 	mul.w	r2, r2, r3
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037bc:	61fb      	str	r3, [r7, #28]
 80037be:	e052      	b.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	2b80      	cmp	r3, #128	; 0x80
 80037c4:	d003      	beq.n	80037ce <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 80037c6:	69bb      	ldr	r3, [r7, #24]
 80037c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037cc:	d109      	bne.n	80037e2 <RCCEx_GetSAIxPeriphCLKFreq+0x18a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80037ce:	4b29      	ldr	r3, [pc, #164]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037da:	d144      	bne.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
        frequency = HSI_VALUE;
 80037dc:	4b26      	ldr	r3, [pc, #152]	; (8003878 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 80037de:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80037e0:	e041      	b.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	2b20      	cmp	r3, #32
 80037e6:	d003      	beq.n	80037f0 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037ee:	d13a      	bne.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80037f0:	4b20      	ldr	r3, [pc, #128]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037fc:	d133      	bne.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 80037fe:	4b1d      	ldr	r3, [pc, #116]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d02d      	beq.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 800380a:	4b1a      	ldr	r3, [pc, #104]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	091b      	lsrs	r3, r3, #4
 8003810:	f003 030f 	and.w	r3, r3, #15
 8003814:	3301      	adds	r3, #1
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	fbb2 f3f3 	udiv	r3, r2, r3
 800381c:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800381e:	4b15      	ldr	r3, [pc, #84]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	0a1b      	lsrs	r3, r3, #8
 8003824:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003828:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 800382a:	4b12      	ldr	r3, [pc, #72]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	0edb      	lsrs	r3, r3, #27
 8003830:	f003 031f 	and.w	r3, r3, #31
 8003834:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d10a      	bne.n	8003852 <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800383c:	4b0d      	ldr	r3, [pc, #52]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800383e:	695b      	ldr	r3, [r3, #20]
 8003840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d002      	beq.n	800384e <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          {
            pllp = 17U;
 8003848:	2311      	movs	r3, #17
 800384a:	617b      	str	r3, [r7, #20]
 800384c:	e001      	b.n	8003852 <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
          }
          else
          {
            pllp = 7U;
 800384e:	2307      	movs	r3, #7
 8003850:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	fb02 f203 	mul.w	r2, r2, r3
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003860:	61fb      	str	r3, [r7, #28]
 8003862:	e000      	b.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003864:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8003866:	69fb      	ldr	r3, [r7, #28]
}
 8003868:	4618      	mov	r0, r3
 800386a:	3724      	adds	r7, #36	; 0x24
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr
 8003874:	40021000 	.word	0x40021000
 8003878:	00f42400 	.word	0x00f42400

0800387c <val2ascii>:
static CONSOLE_CTL console_ctl;


// lASCII
static uint8_t val2ascii(uint8_t val)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	4603      	mov	r3, r0
 8003884:	71fb      	strb	r3, [r7, #7]
	if (val > 9) {
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	2b09      	cmp	r3, #9
 800388a:	d901      	bls.n	8003890 <val2ascii+0x14>
		return 0xFF;
 800388c:	23ff      	movs	r3, #255	; 0xff
 800388e:	e002      	b.n	8003896 <val2ascii+0x1a>
	}
	
	return 0x30+val;
 8003890:	79fb      	ldrb	r3, [r7, #7]
 8003892:	3330      	adds	r3, #48	; 0x30
 8003894:	b2db      	uxtb	r3, r3
}
 8003896:	4618      	mov	r0, r3
 8003898:	370c      	adds	r7, #12
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr

080038a2 <console_recv>:

// R\[M
static uint8_t console_recv(void)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b082      	sub	sp, #8
 80038a6:	af00      	add	r7, sp, #0
	uint8_t data;
	int32_t size;
	
	// M
	size = usart_recv(CONSOLE_USART_CH, &data, 1);
 80038a8:	1cfb      	adds	r3, r7, #3
 80038aa:	2201      	movs	r2, #1
 80038ac:	4619      	mov	r1, r3
 80038ae:	2000      	movs	r0, #0
 80038b0:	f002 fe8a 	bl	80065c8 <usart_recv>
 80038b4:	6078      	str	r0, [r7, #4]
	// TCYH
	if (size != 1) {
		; //  TCY
	}
	
	return data;
 80038b6:	78fb      	ldrb	r3, [r7, #3]
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3708      	adds	r7, #8
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}

080038c0 <console_analysis>:

// R\[M
static void console_analysis(uint8_t data)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	4603      	mov	r3, r0
 80038c8:	71fb      	strb	r3, [r7, #7]
	CONSOLE_CTL *this = &console_ctl;
 80038ca:	4b38      	ldr	r3, [pc, #224]	; (80039ac <console_analysis+0xec>)
 80038cc:	613b      	str	r3, [r7, #16]
	COMMAND_INFO *cmd_info;
	uint8_t i;
	
	switch (data) {
 80038ce:	79fb      	ldrb	r3, [r7, #7]
 80038d0:	2b09      	cmp	r3, #9
 80038d2:	d004      	beq.n	80038de <console_analysis+0x1e>
 80038d4:	2b0a      	cmp	r3, #10
 80038d6:	d023      	beq.n	8003920 <console_analysis+0x60>
 80038d8:	2b08      	cmp	r3, #8
 80038da:	d061      	beq.n	80039a0 <console_analysis+0xe0>
 80038dc:	e052      	b.n	8003984 <console_analysis+0xc4>
		case '\t':	// tab
			// R}h\
			console_str_send("\n");
 80038de:	4834      	ldr	r0, [pc, #208]	; (80039b0 <console_analysis+0xf0>)
 80038e0:	f000 f8be 	bl	8003a60 <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 80038e4:	2300      	movs	r3, #0
 80038e6:	75fb      	strb	r3, [r7, #23]
 80038e8:	e010      	b.n	800390c <console_analysis+0x4c>
				cmd_info = &(this->cmd_info[i]);
 80038ea:	7dfb      	ldrb	r3, [r7, #23]
 80038ec:	3311      	adds	r3, #17
 80038ee:	00db      	lsls	r3, r3, #3
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	4413      	add	r3, r2
 80038f4:	60fb      	str	r3, [r7, #12]
				console_str_send((uint8_t*)cmd_info->input);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f000 f8b0 	bl	8003a60 <console_str_send>
				console_str_send("\n");
 8003900:	482b      	ldr	r0, [pc, #172]	; (80039b0 <console_analysis+0xf0>)
 8003902:	f000 f8ad 	bl	8003a60 <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 8003906:	7dfb      	ldrb	r3, [r7, #23]
 8003908:	3301      	adds	r3, #1
 800390a:	75fb      	strb	r3, [r7, #23]
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003912:	7dfa      	ldrb	r2, [r7, #23]
 8003914:	429a      	cmp	r2, r3
 8003916:	d3e8      	bcc.n	80038ea <console_analysis+0x2a>
			}
			console_str_send("\n");
 8003918:	4825      	ldr	r0, [pc, #148]	; (80039b0 <console_analysis+0xf0>)
 800391a:	f000 f8a1 	bl	8003a60 <console_str_send>
			break;
 800391e:	e040      	b.n	80039a2 <console_analysis+0xe2>
		case '\b':	// back space
			break;
		case '\n':	// Enter
			// NULL
			this->buf[this->buf_idx++] = '\0';
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8003926:	1c5a      	adds	r2, r3, #1
 8003928:	b2d1      	uxtb	r1, r2
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 8003930:	461a      	mov	r2, r3
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	4413      	add	r3, r2
 8003936:	2200      	movs	r2, #0
 8003938:	715a      	strb	r2, [r3, #5]
			// R}hH
			for (i = 0; i < this->cmd_idx; i++) {
 800393a:	2300      	movs	r3, #0
 800393c:	75fb      	strb	r3, [r7, #23]
 800393e:	e016      	b.n	800396e <console_analysis+0xae>
				cmd_info = &(this->cmd_info[i]);
 8003940:	7dfb      	ldrb	r3, [r7, #23]
 8003942:	3311      	adds	r3, #17
 8003944:	00db      	lsls	r3, r3, #3
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	4413      	add	r3, r2
 800394a:	60fb      	str	r3, [r7, #12]
				// R}hs
				if (!strcmp(this->buf, cmd_info->input)) {
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	1d5a      	adds	r2, r3, #5
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4619      	mov	r1, r3
 8003956:	4610      	mov	r0, r2
 8003958:	f7fc fc50 	bl	80001fc <strcmp>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d102      	bne.n	8003968 <console_analysis+0xa8>
					cmd_info->func();
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	4798      	blx	r3
			for (i = 0; i < this->cmd_idx; i++) {
 8003968:	7dfb      	ldrb	r3, [r7, #23]
 800396a:	3301      	adds	r3, #1
 800396c:	75fb      	strb	r3, [r7, #23]
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003974:	7dfa      	ldrb	r2, [r7, #23]
 8003976:	429a      	cmp	r2, r3
 8003978:	d3e2      	bcc.n	8003940 <console_analysis+0x80>
				}
			}
			// 
			// R}hCobt@CfbNXNA
			this->buf_idx = 0;
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
			break;
 8003982:	e00e      	b.n	80039a2 <console_analysis+0xe2>
		default:
			// f[^obt@i[
			this->buf[this->buf_idx++] = data;
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 800398a:	1c5a      	adds	r2, r3, #1
 800398c:	b2d1      	uxtb	r1, r2
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 8003994:	461a      	mov	r2, r3
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	4413      	add	r3, r2
 800399a:	79fa      	ldrb	r2, [r7, #7]
 800399c:	715a      	strb	r2, [r3, #5]
			break;
 800399e:	e000      	b.n	80039a2 <console_analysis+0xe2>
			break;
 80039a0:	bf00      	nop
	}
	
	return;
 80039a2:	bf00      	nop
}
 80039a4:	3718      	adds	r7, #24
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	2004007c 	.word	0x2004007c
 80039b0:	080081b0 	.word	0x080081b0

080039b4 <console_main>:

// R\[^XN
static int console_main(int argc, char *argv[])
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b086      	sub	sp, #24
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
	CONSOLE_CTL *this = &console_ctl;
 80039be:	4b10      	ldr	r3, [pc, #64]	; (8003a00 <console_main+0x4c>)
 80039c0:	617b      	str	r3, [r7, #20]
	uint8_t data[2];
	uint32_t ret;
	
	while (1) {
		// "command>"o
		if (this->buf_idx == 0) {
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d102      	bne.n	80039d2 <console_main+0x1e>
			console_str_send("command>");
 80039cc:	480d      	ldr	r0, [pc, #52]	; (8003a04 <console_main+0x50>)
 80039ce:	f000 f847 	bl	8003a60 <console_str_send>
		}
		// R\[M
		data[0] = console_recv();
 80039d2:	f7ff ff66 	bl	80038a2 <console_recv>
 80039d6:	4603      	mov	r3, r0
 80039d8:	733b      	strb	r3, [r7, #12]
		data[1] = '\0';
 80039da:	2300      	movs	r3, #0
 80039dc:	737b      	strb	r3, [r7, #13]
		// sR[h(\r\n)
		if (data[0] == '\r') data[0] = '\n';
 80039de:	7b3b      	ldrb	r3, [r7, #12]
 80039e0:	2b0d      	cmp	r3, #13
 80039e2:	d101      	bne.n	80039e8 <console_main+0x34>
 80039e4:	230a      	movs	r3, #10
 80039e6:	733b      	strb	r3, [r7, #12]
		// GR[obN
		ret = console_str_send((uint8_t*)data);
 80039e8:	f107 030c 	add.w	r3, r7, #12
 80039ec:	4618      	mov	r0, r3
 80039ee:	f000 f837 	bl	8003a60 <console_str_send>
 80039f2:	4603      	mov	r3, r0
 80039f4:	613b      	str	r3, [r7, #16]
		// Mf[^
		console_analysis(data[0]);
 80039f6:	7b3b      	ldrb	r3, [r7, #12]
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7ff ff61 	bl	80038c0 <console_analysis>
		if (this->buf_idx == 0) {
 80039fe:	e7e0      	b.n	80039c2 <console_main+0xe>
 8003a00:	2004007c 	.word	0x2004007c
 8003a04:	080081b4 	.word	0x080081b4

08003a08 <console_init>:
	return 0;
}

// OJ
void console_init(void)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af02      	add	r7, sp, #8
	CONSOLE_CTL *this;
	int32_t ret;
	
	// ubN
	this = &console_ctl;
 8003a0e:	4b11      	ldr	r3, [pc, #68]	; (8003a54 <console_init+0x4c>)
 8003a10:	607b      	str	r3, [r7, #4]
	
	// ubN
	memset(this, 0, sizeof(CONSOLE_CTL));
 8003a12:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 8003a16:	2100      	movs	r1, #0
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f004 fba4 	bl	8008166 <memset>
	
	// ^XN
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 8003a1e:	2300      	movs	r3, #0
 8003a20:	9301      	str	r3, [sp, #4]
 8003a22:	2300      	movs	r3, #0
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a2a:	2203      	movs	r2, #3
 8003a2c:	490a      	ldr	r1, [pc, #40]	; (8003a58 <console_init+0x50>)
 8003a2e:	480b      	ldr	r0, [pc, #44]	; (8003a5c <console_init+0x54>)
 8003a30:	f004 f982 	bl	8007d38 <kz_run>
 8003a34:	4602      	mov	r2, r0
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	601a      	str	r2, [r3, #0]
	
	// bZ[WID
	this->msg_id = MSGBOX_ID_CONSOLE;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	711a      	strb	r2, [r3, #4]

	// USARTI[v
	ret = usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 8003a40:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8003a44:	2000      	movs	r0, #0
 8003a46:	f002 fcc9 	bl	80063dc <usart_open>
 8003a4a:	6038      	str	r0, [r7, #0]
	
	return;
 8003a4c:	bf00      	nop
}
 8003a4e:	3708      	adds	r7, #8
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	2004007c 	.word	0x2004007c
 8003a58:	080081c0 	.word	0x080081c0
 8003a5c:	080039b5 	.word	0x080039b5

08003a60 <console_str_send>:

// R\[M
uint8_t console_str_send(char *data)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t len;
	
	// 
	len = strlen((char*)data);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f7fc fbd1 	bl	8000210 <strlen>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	73fb      	strb	r3, [r7, #15]
	
	// M
	ret = usart_send(CONSOLE_USART_CH, data, len);
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	461a      	mov	r2, r3
 8003a76:	6879      	ldr	r1, [r7, #4]
 8003a78:	2000      	movs	r0, #0
 8003a7a:	f002 fd2d 	bl	80064d8 <usart_send>
 8003a7e:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	b2db      	uxtb	r3, r3
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <console_val_send>:

// R\[lM(8bit)
uint8_t console_val_send(uint8_t data)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	4603      	mov	r3, r0
 8003a94:	71fb      	strb	r3, [r7, #7]
	uint8_t len;
	uint8_t hundreds, tens_place, ones_place;
	uint8_t snd_data[4];
	
	// 
	memset(snd_data, '\0', sizeof(snd_data));
 8003a96:	f107 030c 	add.w	r3, r7, #12
 8003a9a:	2204      	movs	r2, #4
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f004 fb61 	bl	8008166 <memset>
	
	// 
	hundreds = data/100;
 8003aa4:	79fb      	ldrb	r3, [r7, #7]
 8003aa6:	4a33      	ldr	r2, [pc, #204]	; (8003b74 <console_val_send+0xe8>)
 8003aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8003aac:	095b      	lsrs	r3, r3, #5
 8003aae:	75fb      	strb	r3, [r7, #23]
	tens_place = (data - hundreds * 100)/10;
 8003ab0:	79fa      	ldrb	r2, [r7, #7]
 8003ab2:	7dfb      	ldrb	r3, [r7, #23]
 8003ab4:	f06f 0163 	mvn.w	r1, #99	; 0x63
 8003ab8:	fb01 f303 	mul.w	r3, r1, r3
 8003abc:	4413      	add	r3, r2
 8003abe:	4a2e      	ldr	r2, [pc, #184]	; (8003b78 <console_val_send+0xec>)
 8003ac0:	fb82 1203 	smull	r1, r2, r2, r3
 8003ac4:	1092      	asrs	r2, r2, #2
 8003ac6:	17db      	asrs	r3, r3, #31
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	75bb      	strb	r3, [r7, #22]
	ones_place = (data - hundreds * 100 - tens_place * 10);
 8003acc:	7dfb      	ldrb	r3, [r7, #23]
 8003ace:	461a      	mov	r2, r3
 8003ad0:	0092      	lsls	r2, r2, #2
 8003ad2:	441a      	add	r2, r3
 8003ad4:	00d2      	lsls	r2, r2, #3
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	b2da      	uxtb	r2, r3
 8003adc:	7dbb      	ldrb	r3, [r7, #22]
 8003ade:	4619      	mov	r1, r3
 8003ae0:	0149      	lsls	r1, r1, #5
 8003ae2:	1ac9      	subs	r1, r1, r3
 8003ae4:	0089      	lsls	r1, r1, #2
 8003ae6:	1acb      	subs	r3, r1, r3
 8003ae8:	005b      	lsls	r3, r3, #1
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	4413      	add	r3, r2
 8003aee:	b2da      	uxtb	r2, r3
 8003af0:	79fb      	ldrb	r3, [r7, #7]
 8003af2:	4413      	add	r3, r2
 8003af4:	757b      	strb	r3, [r7, #21]
	
	// 3H
	if (hundreds != 0) {
 8003af6:	7dfb      	ldrb	r3, [r7, #23]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d014      	beq.n	8003b26 <console_val_send+0x9a>
		len = 4;
 8003afc:	2304      	movs	r3, #4
 8003afe:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(hundreds);
 8003b00:	7dfb      	ldrb	r3, [r7, #23]
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7ff feba 	bl	800387c <val2ascii>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	733b      	strb	r3, [r7, #12]
		snd_data[1] = val2ascii(tens_place);
 8003b0c:	7dbb      	ldrb	r3, [r7, #22]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7ff feb4 	bl	800387c <val2ascii>
 8003b14:	4603      	mov	r3, r0
 8003b16:	737b      	strb	r3, [r7, #13]
		snd_data[2] = val2ascii(ones_place);
 8003b18:	7d7b      	ldrb	r3, [r7, #21]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7ff feae 	bl	800387c <val2ascii>
 8003b20:	4603      	mov	r3, r0
 8003b22:	73bb      	strb	r3, [r7, #14]
 8003b24:	e019      	b.n	8003b5a <console_val_send+0xce>
	// 2?
	} else if (tens_place != 0) {
 8003b26:	7dbb      	ldrb	r3, [r7, #22]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00e      	beq.n	8003b4a <console_val_send+0xbe>
		len = 3;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(tens_place);
 8003b30:	7dbb      	ldrb	r3, [r7, #22]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f7ff fea2 	bl	800387c <val2ascii>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	733b      	strb	r3, [r7, #12]
		snd_data[1] = val2ascii(ones_place);
 8003b3c:	7d7b      	ldrb	r3, [r7, #21]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7ff fe9c 	bl	800387c <val2ascii>
 8003b44:	4603      	mov	r3, r0
 8003b46:	737b      	strb	r3, [r7, #13]
 8003b48:	e007      	b.n	8003b5a <console_val_send+0xce>
	// 1H
	} else {
		len = 2;
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(ones_place);
 8003b4e:	7d7b      	ldrb	r3, [r7, #21]
 8003b50:	4618      	mov	r0, r3
 8003b52:	f7ff fe93 	bl	800387c <val2ascii>
 8003b56:	4603      	mov	r3, r0
 8003b58:	733b      	strb	r3, [r7, #12]
	}
	
	// M
	ret = console_str_send(snd_data);
 8003b5a:	f107 030c 	add.w	r3, r7, #12
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f7ff ff7e 	bl	8003a60 <console_str_send>
 8003b64:	4603      	mov	r3, r0
 8003b66:	613b      	str	r3, [r7, #16]
	
	return ret;
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	b2db      	uxtb	r3, r3
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3718      	adds	r7, #24
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	51eb851f 	.word	0x51eb851f
 8003b78:	66666667 	.word	0x66666667

08003b7c <console_val_send_hex>:
}

// R\[l(16i)M(8bit)
// (*) https://qiita.com/kaiyou/items/93af0fe0d49ff21fe20a
int32_t console_val_send_hex(uint8_t data, uint8_t digit)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b096      	sub	sp, #88	; 0x58
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	4603      	mov	r3, r0
 8003b84:	460a      	mov	r2, r1
 8003b86:	71fb      	strb	r3, [r7, #7]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	71bb      	strb	r3, [r7, #6]
	char answer[10];
	char snd_data[10];
	int32_t ret;
	uint8_t pad_num;
	
	if (digit == 0) {
 8003b8c:	79bb      	ldrb	r3, [r7, #6]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d102      	bne.n	8003b98 <console_val_send_hex+0x1c>
		return -1;
 8003b92:	f04f 33ff 	mov.w	r3, #4294967295
 8003b96:	e07c      	b.n	8003c92 <console_val_send_hex+0x116>
	}
	
	//elinum[0]1j
	i = 0;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	657b      	str	r3, [r7, #84]	; 0x54
	temp = data;
 8003b9c:	79fb      	ldrb	r3, [r7, #7]
 8003b9e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	do {
		num[i] = temp % 16;
 8003ba2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003ba6:	f003 020f 	and.w	r2, r3, #15
 8003baa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8003bb2:	440b      	add	r3, r1
 8003bb4:	f843 2c38 	str.w	r2, [r3, #-56]
		temp = temp /16;
 8003bb8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003bbc:	091b      	lsrs	r3, r3, #4
 8003bbe:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		i++;
 8003bc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	657b      	str	r3, [r7, #84]	; 0x54
	} while (temp != 0);
 8003bc8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d1e8      	bne.n	8003ba2 <console_val_send_hex+0x26>
	
	//l10A~Fianswer[i-1]1j
	for (j = 0; i > j; j++) {
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	653b      	str	r3, [r7, #80]	; 0x50
 8003bd4:	e03d      	b.n	8003c52 <console_val_send_hex+0xd6>
		if (num[i - j - 1] > 9) {
 8003bd6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003bd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003be4:	4413      	add	r3, r2
 8003be6:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8003bea:	2b09      	cmp	r3, #9
 8003bec:	dd13      	ble.n	8003c16 <console_val_send_hex+0x9a>
			answer[j] = num[i - j - 1] + 'A' - 10;
 8003bee:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003bf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003bfc:	4413      	add	r3, r2
 8003bfe:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	3337      	adds	r3, #55	; 0x37
 8003c06:	b2d9      	uxtb	r1, r3
 8003c08:	f107 0214 	add.w	r2, r7, #20
 8003c0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c0e:	4413      	add	r3, r2
 8003c10:	460a      	mov	r2, r1
 8003c12:	701a      	strb	r2, [r3, #0]
 8003c14:	e012      	b.n	8003c3c <console_val_send_hex+0xc0>
		} else {
			answer[j] = '0' + num[i - j - 1];
 8003c16:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003c18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003c24:	4413      	add	r3, r2
 8003c26:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	3330      	adds	r3, #48	; 0x30
 8003c2e:	b2d9      	uxtb	r1, r3
 8003c30:	f107 0214 	add.w	r2, r7, #20
 8003c34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c36:	4413      	add	r3, r2
 8003c38:	460a      	mov	r2, r1
 8003c3a:	701a      	strb	r2, [r3, #0]
		}
		answer[j + 1] = '\0';
 8003c3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c3e:	3301      	adds	r3, #1
 8003c40:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003c44:	4413      	add	r3, r2
 8003c46:	2200      	movs	r2, #0
 8003c48:	f803 2c44 	strb.w	r2, [r3, #-68]
	for (j = 0; i > j; j++) {
 8003c4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c4e:	3301      	adds	r3, #1
 8003c50:	653b      	str	r3, [r7, #80]	; 0x50
 8003c52:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003c54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c56:	429a      	cmp	r2, r3
 8003c58:	dcbd      	bgt.n	8003bd6 <console_val_send_hex+0x5a>
	}
	
	// 
	memset(snd_data, '0', sizeof(snd_data));
 8003c5a:	f107 0308 	add.w	r3, r7, #8
 8003c5e:	220a      	movs	r2, #10
 8003c60:	2130      	movs	r1, #48	; 0x30
 8003c62:	4618      	mov	r0, r3
 8003c64:	f004 fa7f 	bl	8008166 <memset>
	// (*) i2Rs[
	memcpy(&(snd_data[digit - i]), &(answer[0]), (i+1));
 8003c68:	79ba      	ldrb	r2, [r7, #6]
 8003c6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	f107 0208 	add.w	r2, r7, #8
 8003c72:	18d0      	adds	r0, r2, r3
 8003c74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c76:	3301      	adds	r3, #1
 8003c78:	461a      	mov	r2, r3
 8003c7a:	f107 0314 	add.w	r3, r7, #20
 8003c7e:	4619      	mov	r1, r3
 8003c80:	f004 fa66 	bl	8008150 <memcpy>
	
	// M
	ret = console_str_send(snd_data);
 8003c84:	f107 0308 	add.w	r3, r7, #8
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7ff fee9 	bl	8003a60 <console_str_send>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	64bb      	str	r3, [r7, #72]	; 0x48
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3758      	adds	r7, #88	; 0x58
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
	...

08003c9c <console_set_command>:

// R}h
int32_t console_set_command(COMMAND_INFO *cmd_info)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
	CONSOLE_CTL *this;
	
	// R}hNULLG[I
	if (cmd_info == NULL) {
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d102      	bne.n	8003cb0 <console_set_command+0x14>
		return -1;
 8003caa:	f04f 33ff 	mov.w	r3, #4294967295
 8003cae:	e028      	b.n	8003d02 <console_set_command+0x66>
	}
	
	// ubN
	this = &console_ctl;
 8003cb0:	4b17      	ldr	r3, [pc, #92]	; (8003d10 <console_set_command+0x74>)
 8003cb2:	60fb      	str	r3, [r7, #12]
	
	// R}ho^G[I
	if (this->cmd_idx >= CONOLE_CMD_NUM) {
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003cba:	2b1f      	cmp	r3, #31
 8003cbc:	d902      	bls.n	8003cc4 <console_set_command+0x28>
		return -1;
 8003cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc2:	e01e      	b.n	8003d02 <console_set_command+0x66>
	}
	
	// o^
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003cca:	461a      	mov	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6819      	ldr	r1, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	3211      	adds	r2, #17
 8003cd4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003cde:	4618      	mov	r0, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685a      	ldr	r2, [r3, #4]
 8003ce4:	68f9      	ldr	r1, [r7, #12]
 8003ce6:	f100 0311 	add.w	r3, r0, #17
 8003cea:	00db      	lsls	r3, r3, #3
 8003cec:	440b      	add	r3, r1
 8003cee:	605a      	str	r2, [r3, #4]
	this->cmd_idx++;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	b2da      	uxtb	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
	
	return 0;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3714      	adds	r7, #20
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	2004007c 	.word	0x2004007c

08003d14 <Error_Handler>:
#include "stm32l4xx.h"

//
// 
static Error_Handler(void)
{
 8003d14:	b480      	push	{r7}
 8003d16:	af00      	add	r7, sp, #0
	while(1) {} ;
 8003d18:	e7fe      	b.n	8003d18 <Error_Handler+0x4>

08003d1a <SystemClock_Config>:
}

static void SystemClock_Config(void)
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b096      	sub	sp, #88	; 0x58
 8003d1e:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d20:	f107 0314 	add.w	r3, r7, #20
 8003d24:	2244      	movs	r2, #68	; 0x44
 8003d26:	2100      	movs	r1, #0
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f004 fa1c 	bl	8008166 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d2e:	463b      	mov	r3, r7
 8003d30:	2200      	movs	r2, #0
 8003d32:	601a      	str	r2, [r3, #0]
 8003d34:	605a      	str	r2, [r3, #4]
 8003d36:	609a      	str	r2, [r3, #8]
 8003d38:	60da      	str	r2, [r3, #12]
 8003d3a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8003d3c:	2000      	movs	r0, #0
 8003d3e:	f7fd fac1 	bl	80012c4 <HAL_PWREx_ControlVoltageScaling>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d001      	beq.n	8003d4c <SystemClock_Config+0x32>
	{
		Error_Handler();
 8003d48:	f7ff ffe4 	bl	8003d14 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8003d4c:	2318      	movs	r3, #24
 8003d4e:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003d50:	2301      	movs	r3, #1
 8003d52:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003d54:	2301      	movs	r3, #1
 8003d56:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003d5c:	2360      	movs	r3, #96	; 0x60
 8003d5e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d60:	2302      	movs	r3, #2
 8003d62:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003d64:	2301      	movs	r3, #1
 8003d66:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 60;
 8003d6c:	233c      	movs	r3, #60	; 0x3c
 8003d6e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003d70:	2302      	movs	r3, #2
 8003d72:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003d74:	2302      	movs	r3, #2
 8003d76:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003d78:	2302      	movs	r3, #2
 8003d7a:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d7c:	f107 0314 	add.w	r3, r7, #20
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7fd fb53 	bl	800142c <HAL_RCC_OscConfig>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <SystemClock_Config+0x76>
	{
		Error_Handler();
 8003d8c:	f7ff ffc2 	bl	8003d14 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003d90:	230f      	movs	r3, #15
 8003d92:	603b      	str	r3, [r7, #0]
	                          |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003d94:	2303      	movs	r3, #3
 8003d96:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003da0:	2300      	movs	r3, #0
 8003da2:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003da4:	463b      	mov	r3, r7
 8003da6:	2105      	movs	r1, #5
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7fd fe91 	bl	8001ad0 <HAL_RCC_ClockConfig>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8003db4:	f7ff ffae 	bl	8003d14 <Error_Handler>
	}
}
 8003db8:	bf00      	nop
 8003dba:	3758      	adds	r7, #88	; 0x58
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <periferal_clock_init>:

// 
// 
void periferal_clock_init(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b0c2      	sub	sp, #264	; 0x108
 8003dc4:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003dc6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003dca:	2294      	movs	r2, #148	; 0x94
 8003dcc:	2100      	movs	r1, #0
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f004 f9c9 	bl	8008166 <memset>
	
	// 
	SystemClock_Config();
 8003dd4:	f7ff ffa1 	bl	8003d1a <SystemClock_Config>
	
	// I2C
	// ch1
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003dd8:	2340      	movs	r3, #64	; 0x40
 8003dda:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003de2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7fe f916 	bl	8002018 <HAL_RCCEx_PeriphCLKConfig>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d001      	beq.n	8003df6 <periferal_clock_init+0x36>
	{
		Error_Handler();
 8003df2:	f7ff ff8f 	bl	8003d14 <Error_Handler>
	}
	// ch2
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003df6:	2380      	movs	r3, #128	; 0x80
 8003df8:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e00:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003e04:	4618      	mov	r0, r3
 8003e06:	f7fe f907 	bl	8002018 <HAL_RCCEx_PeriphCLKConfig>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <periferal_clock_init+0x54>
	{
		Error_Handler();
 8003e10:	f7ff ff80 	bl	8003d14 <Error_Handler>
	}
	
	// SAI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8003e14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003e18:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8003e20:	2301      	movs	r3, #1
 8003e22:	67bb      	str	r3, [r7, #120]	; 0x78
	PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 8003e24:	2302      	movs	r3, #2
 8003e26:	67fb      	str	r3, [r7, #124]	; 0x7c
	PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8003e28:	230c      	movs	r3, #12
 8003e2a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8003e2e:	2302      	movs	r3, #2
 8003e30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003e34:	2302      	movs	r3, #2
 8003e36:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003e3a:	2302      	movs	r3, #2
 8003e3c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8003e40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e44:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e48:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7fe f8e3 	bl	8002018 <HAL_RCCEx_PeriphCLKConfig>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d001      	beq.n	8003e5c <periferal_clock_init+0x9c>
	{
		Error_Handler();
 8003e58:	f7ff ff5c 	bl	8003d14 <Error_Handler>
	}
	
	// OCTOSPI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8003e5c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e60:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8003e62:	2300      	movs	r3, #0
 8003e64:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e68:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7fe f8d3 	bl	8002018 <HAL_RCCEx_PeriphCLKConfig>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d001      	beq.n	8003e7c <periferal_clock_init+0xbc>
	{
		Error_Handler();
 8003e78:	f7ff ff4c 	bl	8003d14 <Error_Handler>
	}
	
	// 
	__HAL_RCC_USART1_CLK_ENABLE();		// USART1
 8003e7c:	4a98      	ldr	r2, [pc, #608]	; (80040e0 <periferal_clock_init+0x320>)
 8003e7e:	4b98      	ldr	r3, [pc, #608]	; (80040e0 <periferal_clock_init+0x320>)
 8003e80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e86:	6613      	str	r3, [r2, #96]	; 0x60
 8003e88:	4b95      	ldr	r3, [pc, #596]	; (80040e0 <periferal_clock_init+0x320>)
 8003e8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e90:	673b      	str	r3, [r7, #112]	; 0x70
 8003e92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
	__HAL_RCC_USART2_CLK_ENABLE();		// USART2
 8003e94:	4a92      	ldr	r2, [pc, #584]	; (80040e0 <periferal_clock_init+0x320>)
 8003e96:	4b92      	ldr	r3, [pc, #584]	; (80040e0 <periferal_clock_init+0x320>)
 8003e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e9e:	6593      	str	r3, [r2, #88]	; 0x58
 8003ea0:	4b8f      	ldr	r3, [pc, #572]	; (80040e0 <periferal_clock_init+0x320>)
 8003ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ea8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003eaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
	__HAL_RCC_USART3_CLK_ENABLE();		// USART3
 8003eac:	4a8c      	ldr	r2, [pc, #560]	; (80040e0 <periferal_clock_init+0x320>)
 8003eae:	4b8c      	ldr	r3, [pc, #560]	; (80040e0 <periferal_clock_init+0x320>)
 8003eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eb2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003eb6:	6593      	str	r3, [r2, #88]	; 0x58
 8003eb8:	4b89      	ldr	r3, [pc, #548]	; (80040e0 <periferal_clock_init+0x320>)
 8003eba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ebc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ec0:	66bb      	str	r3, [r7, #104]	; 0x68
 8003ec2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
	__HAL_RCC_I2C1_CLK_ENABLE();		// I2C1
 8003ec4:	4a86      	ldr	r2, [pc, #536]	; (80040e0 <periferal_clock_init+0x320>)
 8003ec6:	4b86      	ldr	r3, [pc, #536]	; (80040e0 <periferal_clock_init+0x320>)
 8003ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003ece:	6593      	str	r3, [r2, #88]	; 0x58
 8003ed0:	4b83      	ldr	r3, [pc, #524]	; (80040e0 <periferal_clock_init+0x320>)
 8003ed2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ed8:	667b      	str	r3, [r7, #100]	; 0x64
 8003eda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
	__HAL_RCC_I2C2_CLK_ENABLE();		// I2C2
 8003edc:	4a80      	ldr	r2, [pc, #512]	; (80040e0 <periferal_clock_init+0x320>)
 8003ede:	4b80      	ldr	r3, [pc, #512]	; (80040e0 <periferal_clock_init+0x320>)
 8003ee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ee2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003ee6:	6593      	str	r3, [r2, #88]	; 0x58
 8003ee8:	4b7d      	ldr	r3, [pc, #500]	; (80040e0 <periferal_clock_init+0x320>)
 8003eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ef0:	663b      	str	r3, [r7, #96]	; 0x60
 8003ef2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
	__HAL_RCC_SAI1_CLK_ENABLE();		// SAI1
 8003ef4:	4a7a      	ldr	r2, [pc, #488]	; (80040e0 <periferal_clock_init+0x320>)
 8003ef6:	4b7a      	ldr	r3, [pc, #488]	; (80040e0 <periferal_clock_init+0x320>)
 8003ef8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003efa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003efe:	6613      	str	r3, [r2, #96]	; 0x60
 8003f00:	4b77      	ldr	r3, [pc, #476]	; (80040e0 <periferal_clock_init+0x320>)
 8003f02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f08:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
	__HAL_RCC_OSPIM_CLK_ENABLE();		// OCTOSPIM
 8003f0c:	4a74      	ldr	r2, [pc, #464]	; (80040e0 <periferal_clock_init+0x320>)
 8003f0e:	4b74      	ldr	r3, [pc, #464]	; (80040e0 <periferal_clock_init+0x320>)
 8003f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f16:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003f18:	4b71      	ldr	r3, [pc, #452]	; (80040e0 <periferal_clock_init+0x320>)
 8003f1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f20:	65bb      	str	r3, [r7, #88]	; 0x58
 8003f22:	6dbb      	ldr	r3, [r7, #88]	; 0x58
	__HAL_RCC_OSPI1_CLK_ENABLE();		// OCTOSPI1
 8003f24:	4a6e      	ldr	r2, [pc, #440]	; (80040e0 <periferal_clock_init+0x320>)
 8003f26:	4b6e      	ldr	r3, [pc, #440]	; (80040e0 <periferal_clock_init+0x320>)
 8003f28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f2e:	6513      	str	r3, [r2, #80]	; 0x50
 8003f30:	4b6b      	ldr	r3, [pc, #428]	; (80040e0 <periferal_clock_init+0x320>)
 8003f32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f38:	657b      	str	r3, [r7, #84]	; 0x54
 8003f3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
	__HAL_RCC_OSPI2_CLK_ENABLE();		// OCTOSPI1
 8003f3c:	4a68      	ldr	r2, [pc, #416]	; (80040e0 <periferal_clock_init+0x320>)
 8003f3e:	4b68      	ldr	r3, [pc, #416]	; (80040e0 <periferal_clock_init+0x320>)
 8003f40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f46:	6513      	str	r3, [r2, #80]	; 0x50
 8003f48:	4b65      	ldr	r3, [pc, #404]	; (80040e0 <periferal_clock_init+0x320>)
 8003f4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f50:	653b      	str	r3, [r7, #80]	; 0x50
 8003f52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
	__HAL_RCC_TIM2_CLK_ENABLE();		// TIM2
 8003f54:	4a62      	ldr	r2, [pc, #392]	; (80040e0 <periferal_clock_init+0x320>)
 8003f56:	4b62      	ldr	r3, [pc, #392]	; (80040e0 <periferal_clock_init+0x320>)
 8003f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f5a:	f043 0301 	orr.w	r3, r3, #1
 8003f5e:	6593      	str	r3, [r2, #88]	; 0x58
 8003f60:	4b5f      	ldr	r3, [pc, #380]	; (80040e0 <periferal_clock_init+0x320>)
 8003f62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f64:	f003 0301 	and.w	r3, r3, #1
 8003f68:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
	__HAL_RCC_TIM3_CLK_ENABLE();		// TIM3
 8003f6c:	4a5c      	ldr	r2, [pc, #368]	; (80040e0 <periferal_clock_init+0x320>)
 8003f6e:	4b5c      	ldr	r3, [pc, #368]	; (80040e0 <periferal_clock_init+0x320>)
 8003f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f72:	f043 0302 	orr.w	r3, r3, #2
 8003f76:	6593      	str	r3, [r2, #88]	; 0x58
 8003f78:	4b59      	ldr	r3, [pc, #356]	; (80040e0 <periferal_clock_init+0x320>)
 8003f7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
	__HAL_RCC_TIM4_CLK_ENABLE();		// TIM4
 8003f84:	4a56      	ldr	r2, [pc, #344]	; (80040e0 <periferal_clock_init+0x320>)
 8003f86:	4b56      	ldr	r3, [pc, #344]	; (80040e0 <periferal_clock_init+0x320>)
 8003f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f8a:	f043 0304 	orr.w	r3, r3, #4
 8003f8e:	6593      	str	r3, [r2, #88]	; 0x58
 8003f90:	4b53      	ldr	r3, [pc, #332]	; (80040e0 <periferal_clock_init+0x320>)
 8003f92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f94:	f003 0304 	and.w	r3, r3, #4
 8003f98:	647b      	str	r3, [r7, #68]	; 0x44
 8003f9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
	__HAL_RCC_TIM5_CLK_ENABLE();		// TIM5
 8003f9c:	4a50      	ldr	r2, [pc, #320]	; (80040e0 <periferal_clock_init+0x320>)
 8003f9e:	4b50      	ldr	r3, [pc, #320]	; (80040e0 <periferal_clock_init+0x320>)
 8003fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fa2:	f043 0308 	orr.w	r3, r3, #8
 8003fa6:	6593      	str	r3, [r2, #88]	; 0x58
 8003fa8:	4b4d      	ldr	r3, [pc, #308]	; (80040e0 <periferal_clock_init+0x320>)
 8003faa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fac:	f003 0308 	and.w	r3, r3, #8
 8003fb0:	643b      	str	r3, [r7, #64]	; 0x40
 8003fb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	__HAL_RCC_TIM15_CLK_ENABLE();		// TIM15
 8003fb4:	4a4a      	ldr	r2, [pc, #296]	; (80040e0 <periferal_clock_init+0x320>)
 8003fb6:	4b4a      	ldr	r3, [pc, #296]	; (80040e0 <periferal_clock_init+0x320>)
 8003fb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fbe:	6613      	str	r3, [r2, #96]	; 0x60
 8003fc0:	4b47      	ldr	r3, [pc, #284]	; (80040e0 <periferal_clock_init+0x320>)
 8003fc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fc8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	__HAL_RCC_TIM16_CLK_ENABLE();		// TIM16
 8003fcc:	4a44      	ldr	r2, [pc, #272]	; (80040e0 <periferal_clock_init+0x320>)
 8003fce:	4b44      	ldr	r3, [pc, #272]	; (80040e0 <periferal_clock_init+0x320>)
 8003fd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fd2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fd6:	6613      	str	r3, [r2, #96]	; 0x60
 8003fd8:	4b41      	ldr	r3, [pc, #260]	; (80040e0 <periferal_clock_init+0x320>)
 8003fda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fe0:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	__HAL_RCC_TIM17_CLK_ENABLE();		// TIM17
 8003fe4:	4a3e      	ldr	r2, [pc, #248]	; (80040e0 <periferal_clock_init+0x320>)
 8003fe6:	4b3e      	ldr	r3, [pc, #248]	; (80040e0 <periferal_clock_init+0x320>)
 8003fe8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fee:	6613      	str	r3, [r2, #96]	; 0x60
 8003ff0:	4b3b      	ldr	r3, [pc, #236]	; (80040e0 <periferal_clock_init+0x320>)
 8003ff2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ff4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ff8:	637b      	str	r3, [r7, #52]	; 0x34
 8003ffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	__HAL_RCC_DMA1_CLK_ENABLE();		// DMA1
 8003ffc:	4a38      	ldr	r2, [pc, #224]	; (80040e0 <periferal_clock_init+0x320>)
 8003ffe:	4b38      	ldr	r3, [pc, #224]	; (80040e0 <periferal_clock_init+0x320>)
 8004000:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004002:	f043 0301 	orr.w	r3, r3, #1
 8004006:	6493      	str	r3, [r2, #72]	; 0x48
 8004008:	4b35      	ldr	r3, [pc, #212]	; (80040e0 <periferal_clock_init+0x320>)
 800400a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800400c:	f003 0301 	and.w	r3, r3, #1
 8004010:	633b      	str	r3, [r7, #48]	; 0x30
 8004012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	__HAL_RCC_DMAMUX1_CLK_ENABLE();		// DMAMUX
 8004014:	4a32      	ldr	r2, [pc, #200]	; (80040e0 <periferal_clock_init+0x320>)
 8004016:	4b32      	ldr	r3, [pc, #200]	; (80040e0 <periferal_clock_init+0x320>)
 8004018:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800401a:	f043 0304 	orr.w	r3, r3, #4
 800401e:	6493      	str	r3, [r2, #72]	; 0x48
 8004020:	4b2f      	ldr	r3, [pc, #188]	; (80040e0 <periferal_clock_init+0x320>)
 8004022:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004024:	f003 0304 	and.w	r3, r3, #4
 8004028:	62fb      	str	r3, [r7, #44]	; 0x2c
 800402a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	__HAL_RCC_SPI1_CLK_ENABLE();		// SPI1
 800402c:	4a2c      	ldr	r2, [pc, #176]	; (80040e0 <periferal_clock_init+0x320>)
 800402e:	4b2c      	ldr	r3, [pc, #176]	; (80040e0 <periferal_clock_init+0x320>)
 8004030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004032:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004036:	6613      	str	r3, [r2, #96]	; 0x60
 8004038:	4b29      	ldr	r3, [pc, #164]	; (80040e0 <periferal_clock_init+0x320>)
 800403a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800403c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004040:	62bb      	str	r3, [r7, #40]	; 0x28
 8004042:	6abb      	ldr	r3, [r7, #40]	; 0x28
	__HAL_RCC_SPI2_CLK_ENABLE();		// SPI2
 8004044:	4a26      	ldr	r2, [pc, #152]	; (80040e0 <periferal_clock_init+0x320>)
 8004046:	4b26      	ldr	r3, [pc, #152]	; (80040e0 <periferal_clock_init+0x320>)
 8004048:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800404a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800404e:	6593      	str	r3, [r2, #88]	; 0x58
 8004050:	4b23      	ldr	r3, [pc, #140]	; (80040e0 <periferal_clock_init+0x320>)
 8004052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004054:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004058:	627b      	str	r3, [r7, #36]	; 0x24
 800405a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	__HAL_RCC_SPI3_CLK_ENABLE();		// SPI3
 800405c:	4a20      	ldr	r2, [pc, #128]	; (80040e0 <periferal_clock_init+0x320>)
 800405e:	4b20      	ldr	r3, [pc, #128]	; (80040e0 <periferal_clock_init+0x320>)
 8004060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004062:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004066:	6593      	str	r3, [r2, #88]	; 0x58
 8004068:	4b1d      	ldr	r3, [pc, #116]	; (80040e0 <periferal_clock_init+0x320>)
 800406a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800406c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004070:	623b      	str	r3, [r7, #32]
 8004072:	6a3b      	ldr	r3, [r7, #32]
	
	// GPIO
	__HAL_RCC_PWR_CLK_ENABLE();
 8004074:	4a1a      	ldr	r2, [pc, #104]	; (80040e0 <periferal_clock_init+0x320>)
 8004076:	4b1a      	ldr	r3, [pc, #104]	; (80040e0 <periferal_clock_init+0x320>)
 8004078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800407a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800407e:	6593      	str	r3, [r2, #88]	; 0x58
 8004080:	4b17      	ldr	r3, [pc, #92]	; (80040e0 <periferal_clock_init+0x320>)
 8004082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004084:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004088:	61fb      	str	r3, [r7, #28]
 800408a:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800408c:	4a14      	ldr	r2, [pc, #80]	; (80040e0 <periferal_clock_init+0x320>)
 800408e:	4b14      	ldr	r3, [pc, #80]	; (80040e0 <periferal_clock_init+0x320>)
 8004090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004092:	f043 0301 	orr.w	r3, r3, #1
 8004096:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004098:	4b11      	ldr	r3, [pc, #68]	; (80040e0 <periferal_clock_init+0x320>)
 800409a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	61bb      	str	r3, [r7, #24]
 80040a2:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80040a4:	4a0e      	ldr	r2, [pc, #56]	; (80040e0 <periferal_clock_init+0x320>)
 80040a6:	4b0e      	ldr	r3, [pc, #56]	; (80040e0 <periferal_clock_init+0x320>)
 80040a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040aa:	f043 0302 	orr.w	r3, r3, #2
 80040ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80040b0:	4b0b      	ldr	r3, [pc, #44]	; (80040e0 <periferal_clock_init+0x320>)
 80040b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040b4:	f003 0302 	and.w	r3, r3, #2
 80040b8:	617b      	str	r3, [r7, #20]
 80040ba:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80040bc:	4a08      	ldr	r2, [pc, #32]	; (80040e0 <periferal_clock_init+0x320>)
 80040be:	4b08      	ldr	r3, [pc, #32]	; (80040e0 <periferal_clock_init+0x320>)
 80040c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040c2:	f043 0304 	orr.w	r3, r3, #4
 80040c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80040c8:	4b05      	ldr	r3, [pc, #20]	; (80040e0 <periferal_clock_init+0x320>)
 80040ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040cc:	f003 0304 	and.w	r3, r3, #4
 80040d0:	613b      	str	r3, [r7, #16]
 80040d2:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80040d4:	4a02      	ldr	r2, [pc, #8]	; (80040e0 <periferal_clock_init+0x320>)
 80040d6:	4b02      	ldr	r3, [pc, #8]	; (80040e0 <periferal_clock_init+0x320>)
 80040d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040da:	f043 0308 	orr.w	r3, r3, #8
 80040de:	e001      	b.n	80040e4 <periferal_clock_init+0x324>
 80040e0:	40021000 	.word	0x40021000
 80040e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80040e6:	4b1c      	ldr	r3, [pc, #112]	; (8004158 <periferal_clock_init+0x398>)
 80040e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040ea:	f003 0308 	and.w	r3, r3, #8
 80040ee:	60fb      	str	r3, [r7, #12]
 80040f0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80040f2:	4a19      	ldr	r2, [pc, #100]	; (8004158 <periferal_clock_init+0x398>)
 80040f4:	4b18      	ldr	r3, [pc, #96]	; (8004158 <periferal_clock_init+0x398>)
 80040f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040f8:	f043 0310 	orr.w	r3, r3, #16
 80040fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80040fe:	4b16      	ldr	r3, [pc, #88]	; (8004158 <periferal_clock_init+0x398>)
 8004100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004102:	f003 0210 	and.w	r2, r3, #16
 8004106:	f107 0308 	add.w	r3, r7, #8
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	f107 0308 	add.w	r3, r7, #8
 8004110:	681b      	ldr	r3, [r3, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8004112:	4a11      	ldr	r2, [pc, #68]	; (8004158 <periferal_clock_init+0x398>)
 8004114:	4b10      	ldr	r3, [pc, #64]	; (8004158 <periferal_clock_init+0x398>)
 8004116:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004118:	f043 0320 	orr.w	r3, r3, #32
 800411c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800411e:	4b0e      	ldr	r3, [pc, #56]	; (8004158 <periferal_clock_init+0x398>)
 8004120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004122:	f003 0220 	and.w	r2, r3, #32
 8004126:	1d3b      	adds	r3, r7, #4
 8004128:	601a      	str	r2, [r3, #0]
 800412a:	1d3b      	adds	r3, r7, #4
 800412c:	681b      	ldr	r3, [r3, #0]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 800412e:	4a0a      	ldr	r2, [pc, #40]	; (8004158 <periferal_clock_init+0x398>)
 8004130:	4b09      	ldr	r3, [pc, #36]	; (8004158 <periferal_clock_init+0x398>)
 8004132:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004134:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004138:	64d3      	str	r3, [r2, #76]	; 0x4c
 800413a:	4b07      	ldr	r3, [pc, #28]	; (8004158 <periferal_clock_init+0x398>)
 800413c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800413e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004142:	463b      	mov	r3, r7
 8004144:	601a      	str	r2, [r3, #0]
 8004146:	463b      	mov	r3, r7
 8004148:	681b      	ldr	r3, [r3, #0]
	
	HAL_PWREx_EnableVddIO2();
 800414a:	f7fd f95f 	bl	800140c <HAL_PWREx_EnableVddIO2>
 800414e:	bf00      	nop
 8004150:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	40021000 	.word	0x40021000

0800415c <msp2807_setup>:
};

// MSP2807
// https://github.com/YuruPuro/MSP2807/blob/main/ILI9341/ILI9341-DEMO-SIMPLE/ILI9341-DEMO-SIMPLE.ino
static int32_t msp2807_setup(void)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
	int32_t ret;
	uint8_t snd_data;
	
	// LCD
	// 
	cmd_mode();
 8004162:	485d      	ldr	r0, [pc, #372]	; (80042d8 <msp2807_setup+0x17c>)
 8004164:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004168:	b29b      	uxth	r3, r3
 800416a:	2200      	movs	r2, #0
 800416c:	4619      	mov	r1, r3
 800416e:	f7fc fb27 	bl	80007c0 <HAL_GPIO_WritePin>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004172:	f3bf 8f4f 	dsb	sy
	
	// 
	snd_data = MSP2807_LCD_CMD_SOFTWARE_RESET;
 8004176:	2301      	movs	r3, #1
 8004178:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 800417a:	1cf9      	adds	r1, r7, #3
 800417c:	2301      	movs	r3, #1
 800417e:	2200      	movs	r2, #0
 8004180:	2000      	movs	r0, #0
 8004182:	f001 ff75 	bl	8006070 <spi_send_recv>
 8004186:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2b00      	cmp	r3, #0
 800418c:	f040 808f 	bne.w	80042ae <msp2807_setup+0x152>
		goto MSP2807_SETUP_EXIT;
	}
	
	kz_tsleep(150);
 8004190:	2096      	movs	r0, #150	; 0x96
 8004192:	f003 fe8f 	bl	8007eb4 <kz_tsleep>
	
	// Normal Display Mode ON
	snd_data = MSP2807_LCD_CMD_NORMAL_DISPLAY_ON;
 8004196:	2313      	movs	r3, #19
 8004198:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 800419a:	1cf9      	adds	r1, r7, #3
 800419c:	2301      	movs	r3, #1
 800419e:	2200      	movs	r2, #0
 80041a0:	2000      	movs	r0, #0
 80041a2:	f001 ff65 	bl	8006070 <spi_send_recv>
 80041a6:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	f040 8081 	bne.w	80042b2 <msp2807_setup+0x156>
		goto MSP2807_SETUP_EXIT;
	}
	
	// Memory Access Control
	snd_data = MSP2807_LCD_CMD_MEMORY_ACCESS_CONTROL;
 80041b0:	2336      	movs	r3, #54	; 0x36
 80041b2:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 80041b4:	1cf9      	adds	r1, r7, #3
 80041b6:	2301      	movs	r3, #1
 80041b8:	2200      	movs	r2, #0
 80041ba:	2000      	movs	r0, #0
 80041bc:	f001 ff58 	bl	8006070 <spi_send_recv>
 80041c0:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d176      	bne.n	80042b6 <msp2807_setup+0x15a>
		goto MSP2807_SETUP_EXIT;
	}
	
	// 
	data_mode();
 80041c8:	4843      	ldr	r0, [pc, #268]	; (80042d8 <msp2807_setup+0x17c>)
 80041ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	2201      	movs	r2, #1
 80041d2:	4619      	mov	r1, r3
 80041d4:	f7fc faf4 	bl	80007c0 <HAL_GPIO_WritePin>
 80041d8:	f3bf 8f4f 	dsb	sy
	
	// 
	snd_data = 0x48;	// MX = ON , GBR = ON (,)
 80041dc:	2348      	movs	r3, #72	; 0x48
 80041de:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 80041e0:	1cf9      	adds	r1, r7, #3
 80041e2:	2301      	movs	r3, #1
 80041e4:	2200      	movs	r2, #0
 80041e6:	2000      	movs	r0, #0
 80041e8:	f001 ff42 	bl	8006070 <spi_send_recv>
 80041ec:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d162      	bne.n	80042ba <msp2807_setup+0x15e>
		goto MSP2807_SETUP_EXIT;
	}
	
	// 
	cmd_mode();
 80041f4:	4838      	ldr	r0, [pc, #224]	; (80042d8 <msp2807_setup+0x17c>)
 80041f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	2200      	movs	r2, #0
 80041fe:	4619      	mov	r1, r3
 8004200:	f7fc fade 	bl	80007c0 <HAL_GPIO_WritePin>
 8004204:	f3bf 8f4f 	dsb	sy
	
	// Memory Access Control
	snd_data = MSP2807_LCD_CMD_PIXEL_FOMART_SET;
 8004208:	233a      	movs	r3, #58	; 0x3a
 800420a:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 800420c:	1cf9      	adds	r1, r7, #3
 800420e:	2301      	movs	r3, #1
 8004210:	2200      	movs	r2, #0
 8004212:	2000      	movs	r0, #0
 8004214:	f001 ff2c 	bl	8006070 <spi_send_recv>
 8004218:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d14e      	bne.n	80042be <msp2807_setup+0x162>
		goto MSP2807_SETUP_EXIT;
	}
	
	// 
	data_mode();
 8004220:	482d      	ldr	r0, [pc, #180]	; (80042d8 <msp2807_setup+0x17c>)
 8004222:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004226:	b29b      	uxth	r3, r3
 8004228:	2201      	movs	r2, #1
 800422a:	4619      	mov	r1, r3
 800422c:	f7fc fac8 	bl	80007c0 <HAL_GPIO_WritePin>
 8004230:	f3bf 8f4f 	dsb	sy
	
	// 
	snd_data = 0x55;	// 16Bits / 1Pixcel
 8004234:	2355      	movs	r3, #85	; 0x55
 8004236:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8004238:	1cf9      	adds	r1, r7, #3
 800423a:	2301      	movs	r3, #1
 800423c:	2200      	movs	r2, #0
 800423e:	2000      	movs	r0, #0
 8004240:	f001 ff16 	bl	8006070 <spi_send_recv>
 8004244:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d13a      	bne.n	80042c2 <msp2807_setup+0x166>
		goto MSP2807_SETUP_EXIT;
	}
	
	// 
	cmd_mode();
 800424c:	4822      	ldr	r0, [pc, #136]	; (80042d8 <msp2807_setup+0x17c>)
 800424e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004252:	b29b      	uxth	r3, r3
 8004254:	2200      	movs	r2, #0
 8004256:	4619      	mov	r1, r3
 8004258:	f7fc fab2 	bl	80007c0 <HAL_GPIO_WritePin>
 800425c:	f3bf 8f4f 	dsb	sy
	
	// Sleep Out
	snd_data = MSP2807_LCD_CMD_SLEEP_OUT;
 8004260:	2311      	movs	r3, #17
 8004262:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8004264:	1cf9      	adds	r1, r7, #3
 8004266:	2301      	movs	r3, #1
 8004268:	2200      	movs	r2, #0
 800426a:	2000      	movs	r0, #0
 800426c:	f001 ff00 	bl	8006070 <spi_send_recv>
 8004270:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d126      	bne.n	80042c6 <msp2807_setup+0x16a>
		goto MSP2807_SETUP_EXIT;
	}
	
	kz_tsleep(60);
 8004278:	203c      	movs	r0, #60	; 0x3c
 800427a:	f003 fe1b 	bl	8007eb4 <kz_tsleep>
	
	// Display ON
	snd_data = MSP2807_LCD_CMD_DISPLAY_ON;
 800427e:	2329      	movs	r3, #41	; 0x29
 8004280:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, &snd_data, NULL, 1);
 8004282:	1cf9      	adds	r1, r7, #3
 8004284:	2301      	movs	r3, #1
 8004286:	2200      	movs	r2, #0
 8004288:	2000      	movs	r0, #0
 800428a:	f001 fef1 	bl	8006070 <spi_send_recv>
 800428e:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d119      	bne.n	80042ca <msp2807_setup+0x16e>
		goto MSP2807_SETUP_EXIT;
	}
	
	// 
	// ADC
	snd_data = MSP2807_TOUCH_CMD_ADC_STP_PENDWN_ENABLE;
 8004296:	2390      	movs	r3, #144	; 0x90
 8004298:	70fb      	strb	r3, [r7, #3]
	ret = spi_send_recv(MSP2807_USE_SPI_CH_TOUCH, &snd_data, NULL, 1);
 800429a:	1cf9      	adds	r1, r7, #3
 800429c:	2301      	movs	r3, #1
 800429e:	2200      	movs	r2, #0
 80042a0:	2001      	movs	r0, #1
 80042a2:	f001 fee5 	bl	8006070 <spi_send_recv>
 80042a6:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	e00e      	b.n	80042cc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80042ae:	bf00      	nop
 80042b0:	e00c      	b.n	80042cc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80042b2:	bf00      	nop
 80042b4:	e00a      	b.n	80042cc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80042b6:	bf00      	nop
 80042b8:	e008      	b.n	80042cc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80042ba:	bf00      	nop
 80042bc:	e006      	b.n	80042cc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80042be:	bf00      	nop
 80042c0:	e004      	b.n	80042cc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80042c2:	bf00      	nop
 80042c4:	e002      	b.n	80042cc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80042c6:	bf00      	nop
 80042c8:	e000      	b.n	80042cc <msp2807_setup+0x170>
		goto MSP2807_SETUP_EXIT;
 80042ca:	bf00      	nop
		goto MSP2807_SETUP_EXIT;
	}
	
MSP2807_SETUP_EXIT:	
	return ret;
 80042cc:	687b      	ldr	r3, [r7, #4]
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3708      	adds	r7, #8
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	48000800 	.word	0x48000800

080042dc <msp2807_init>:

// 
int32_t msp2807_init(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
	MSP2807_CTL *this = &msp2807_ctl;
 80042e2:	4b09      	ldr	r3, [pc, #36]	; (8004308 <msp2807_init+0x2c>)
 80042e4:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(MSP2807_CTL));
 80042e6:	2208      	movs	r2, #8
 80042e8:	2100      	movs	r1, #0
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f003 ff3b 	bl	8008166 <memset>
	
	// 
	this->lcd_state = ST_INITIALIZED;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	601a      	str	r2, [r3, #0]
	this->touch_state = ST_INITIALIZED;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2201      	movs	r2, #1
 80042fa:	605a      	str	r2, [r3, #4]
	
	return E_OK;
 80042fc:	2300      	movs	r3, #0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3708      	adds	r7, #8
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	20040208 	.word	0x20040208

0800430c <msp2807_open>:

// 
int32_t msp2807_open(void)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
	MSP2807_CTL *this = &msp2807_ctl;
 8004312:	4b25      	ldr	r3, [pc, #148]	; (80043a8 <msp2807_open+0x9c>)
 8004314:	603b      	str	r3, [r7, #0]
	int32_t ret;
	
	// 
	if (this->lcd_state != ST_INITIALIZED) {
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2b01      	cmp	r3, #1
 800431c:	d002      	beq.n	8004324 <msp2807_open+0x18>
		return -1;
 800431e:	f04f 33ff 	mov.w	r3, #4294967295
 8004322:	e03d      	b.n	80043a0 <msp2807_open+0x94>
	}
	if (this->touch_state != ST_INITIALIZED) {
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d002      	beq.n	8004332 <msp2807_open+0x26>
		return -1;
 800432c:	f04f 33ff 	mov.w	r3, #4294967295
 8004330:	e036      	b.n	80043a0 <msp2807_open+0x94>
	}
	
	// SPI
	// LCD
	ret = spi_open(MSP2807_USW_SPI_CH_LCD, &lcd_spi_open_par);
 8004332:	491e      	ldr	r1, [pc, #120]	; (80043ac <msp2807_open+0xa0>)
 8004334:	2000      	movs	r0, #0
 8004336:	f001 fe13 	bl	8005f60 <spi_open>
 800433a:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d003      	beq.n	800434a <msp2807_open+0x3e>
		console_str_send("lcd spi_open error\n");
 8004342:	481b      	ldr	r0, [pc, #108]	; (80043b0 <msp2807_open+0xa4>)
 8004344:	f7ff fb8c 	bl	8003a60 <console_str_send>
		goto MSP2807_OPEN_EXIT;
 8004348:	e029      	b.n	800439e <msp2807_open+0x92>
	}
	
	// 
	ret = spi_open(MSP2807_USE_SPI_CH_TOUCH, &touch_spi_open_par);
 800434a:	491a      	ldr	r1, [pc, #104]	; (80043b4 <msp2807_open+0xa8>)
 800434c:	2001      	movs	r0, #1
 800434e:	f001 fe07 	bl	8005f60 <spi_open>
 8004352:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d003      	beq.n	8004362 <msp2807_open+0x56>
		console_str_send("touch spi_open error\n");
 800435a:	4817      	ldr	r0, [pc, #92]	; (80043b8 <msp2807_open+0xac>)
 800435c:	f7ff fb80 	bl	8003a60 <console_str_send>
		goto MSP2807_OPEN_EXIT;
 8004360:	e01d      	b.n	800439e <msp2807_open+0x92>
	
	// 
	
	
	// MSP2807
	gpio_reset(GPIO_PIN_SET);
 8004362:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004366:	f44f 7380 	mov.w	r3, #256	; 0x100
 800436a:	b29b      	uxth	r3, r3
 800436c:	2201      	movs	r2, #1
 800436e:	4619      	mov	r1, r3
 8004370:	f7fc fa26 	bl	80007c0 <HAL_GPIO_WritePin>
 8004374:	f3bf 8f4f 	dsb	sy
	kz_tsleep(20);	// (*) 
 8004378:	2014      	movs	r0, #20
 800437a:	f003 fd9b 	bl	8007eb4 <kz_tsleep>
	
	// MSP2807
	ret = msp2807_setup();
 800437e:	f7ff feed 	bl	800415c <msp2807_setup>
 8004382:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d003      	beq.n	8004392 <msp2807_open+0x86>
		console_str_send("msp2807_setup error\n");
 800438a:	480c      	ldr	r0, [pc, #48]	; (80043bc <msp2807_open+0xb0>)
 800438c:	f7ff fb68 	bl	8003a60 <console_str_send>
		goto MSP2807_OPEN_EXIT;
 8004390:	e005      	b.n	800439e <msp2807_open+0x92>
	}
	
	// 
	this->lcd_state = ST_IDLE;
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	2202      	movs	r2, #2
 8004396:	601a      	str	r2, [r3, #0]
	this->touch_state = ST_IDLE;
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	2202      	movs	r2, #2
 800439c:	605a      	str	r2, [r3, #4]
	
MSP2807_OPEN_EXIT:
	return ret;
 800439e:	687b      	ldr	r3, [r7, #4]
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3708      	adds	r7, #8
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	20040208 	.word	0x20040208
 80043ac:	08008744 	.word	0x08008744
 80043b0:	080081c8 	.word	0x080081c8
 80043b4:	0800874c 	.word	0x0800874c
 80043b8:	080081dc 	.word	0x080081dc
 80043bc:	080081f4 	.word	0x080081f4

080043c0 <msp2807_write>:
	return ret;
}

// 
int32_t msp2807_write(uint16_t *disp_data)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b086      	sub	sp, #24
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
	MSP2807_CTL *this = &msp2807_ctl;
 80043c8:	4b65      	ldr	r3, [pc, #404]	; (8004560 <msp2807_write+0x1a0>)
 80043ca:	613b      	str	r3, [r7, #16]
	uint32_t x, y;
	uint16_t pixel;
	int32_t ret;
	
	// IDLE
	if (this->lcd_state != ST_IDLE) {
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	2b02      	cmp	r3, #2
 80043d2:	d002      	beq.n	80043da <msp2807_write+0x1a>
		return -1;
 80043d4:	f04f 33ff 	mov.w	r3, #4294967295
 80043d8:	e0be      	b.n	8004558 <msp2807_write+0x198>
	}
	
	// 
	this->lcd_state = ST_RUNNING;
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	2203      	movs	r2, #3
 80043de:	601a      	str	r2, [r3, #0]
	
	// 
	cmd_mode();
 80043e0:	4860      	ldr	r0, [pc, #384]	; (8004564 <msp2807_write+0x1a4>)
 80043e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	2200      	movs	r2, #0
 80043ea:	4619      	mov	r1, r3
 80043ec:	f7fc f9e8 	bl	80007c0 <HAL_GPIO_WritePin>
 80043f0:	f3bf 8f4f 	dsb	sy
	
	// Column Address Set
	snd_data[0] = MSP2807_LCD_CMD_COLUMN_ADDRESS_SET;
 80043f4:	232a      	movs	r3, #42	; 0x2a
 80043f6:	733b      	strb	r3, [r7, #12]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 1);
 80043f8:	f107 010c 	add.w	r1, r7, #12
 80043fc:	2301      	movs	r3, #1
 80043fe:	2200      	movs	r2, #0
 8004400:	2000      	movs	r0, #0
 8004402:	f001 fe35 	bl	8006070 <spi_send_recv>
 8004406:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	2b00      	cmp	r3, #0
 800440c:	f040 8093 	bne.w	8004536 <msp2807_write+0x176>
		goto MSP2807_WRITE_EXIT;
	}
	
	// 
	data_mode();
 8004410:	4854      	ldr	r0, [pc, #336]	; (8004564 <msp2807_write+0x1a4>)
 8004412:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004416:	b29b      	uxth	r3, r3
 8004418:	2201      	movs	r2, #1
 800441a:	4619      	mov	r1, r3
 800441c:	f7fc f9d0 	bl	80007c0 <HAL_GPIO_WritePin>
 8004420:	f3bf 8f4f 	dsb	sy
	
	// 
	snd_data[0] = 0x00;
 8004424:	2300      	movs	r3, #0
 8004426:	733b      	strb	r3, [r7, #12]
	snd_data[1] = 0x00;	//  0
 8004428:	2300      	movs	r3, #0
 800442a:	737b      	strb	r3, [r7, #13]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 800442c:	f107 010c 	add.w	r1, r7, #12
 8004430:	2302      	movs	r3, #2
 8004432:	2200      	movs	r2, #0
 8004434:	2000      	movs	r0, #0
 8004436:	f001 fe1b 	bl	8006070 <spi_send_recv>
 800443a:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d17b      	bne.n	800453a <msp2807_write+0x17a>
		goto MSP2807_WRITE_EXIT;
	}
	
	// 
	snd_data[0] = 0x00;
 8004442:	2300      	movs	r3, #0
 8004444:	733b      	strb	r3, [r7, #12]
	snd_data[1] = 0xEF;	//  239
 8004446:	23ef      	movs	r3, #239	; 0xef
 8004448:	737b      	strb	r3, [r7, #13]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 800444a:	f107 010c 	add.w	r1, r7, #12
 800444e:	2302      	movs	r3, #2
 8004450:	2200      	movs	r2, #0
 8004452:	2000      	movs	r0, #0
 8004454:	f001 fe0c 	bl	8006070 <spi_send_recv>
 8004458:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d16e      	bne.n	800453e <msp2807_write+0x17e>
		goto MSP2807_WRITE_EXIT;
	}
	
	// 
	cmd_mode();
 8004460:	4840      	ldr	r0, [pc, #256]	; (8004564 <msp2807_write+0x1a4>)
 8004462:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004466:	b29b      	uxth	r3, r3
 8004468:	2200      	movs	r2, #0
 800446a:	4619      	mov	r1, r3
 800446c:	f7fc f9a8 	bl	80007c0 <HAL_GPIO_WritePin>
 8004470:	f3bf 8f4f 	dsb	sy
	
	// Page Address Set
	snd_data[0] = MSP2807_LCD_CMD_PAGE_ADDRESS_SET;
 8004474:	232b      	movs	r3, #43	; 0x2b
 8004476:	733b      	strb	r3, [r7, #12]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 1);
 8004478:	f107 010c 	add.w	r1, r7, #12
 800447c:	2301      	movs	r3, #1
 800447e:	2200      	movs	r2, #0
 8004480:	2000      	movs	r0, #0
 8004482:	f001 fdf5 	bl	8006070 <spi_send_recv>
 8004486:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d159      	bne.n	8004542 <msp2807_write+0x182>
		goto MSP2807_WRITE_EXIT;
	}
	
	// 
	data_mode();
 800448e:	4835      	ldr	r0, [pc, #212]	; (8004564 <msp2807_write+0x1a4>)
 8004490:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004494:	b29b      	uxth	r3, r3
 8004496:	2201      	movs	r2, #1
 8004498:	4619      	mov	r1, r3
 800449a:	f7fc f991 	bl	80007c0 <HAL_GPIO_WritePin>
 800449e:	f3bf 8f4f 	dsb	sy
	
	// 
	snd_data[0] = 0x00;
 80044a2:	2300      	movs	r3, #0
 80044a4:	733b      	strb	r3, [r7, #12]
	snd_data[1] = 0x00;	//  0
 80044a6:	2300      	movs	r3, #0
 80044a8:	737b      	strb	r3, [r7, #13]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 80044aa:	f107 010c 	add.w	r1, r7, #12
 80044ae:	2302      	movs	r3, #2
 80044b0:	2200      	movs	r2, #0
 80044b2:	2000      	movs	r0, #0
 80044b4:	f001 fddc 	bl	8006070 <spi_send_recv>
 80044b8:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d142      	bne.n	8004546 <msp2807_write+0x186>
		goto MSP2807_WRITE_EXIT;
	}
	
	// 
	snd_data[0] = 0x01;
 80044c0:	2301      	movs	r3, #1
 80044c2:	733b      	strb	r3, [r7, #12]
	snd_data[1] = 0x3F;	//  319
 80044c4:	233f      	movs	r3, #63	; 0x3f
 80044c6:	737b      	strb	r3, [r7, #13]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 2);
 80044c8:	f107 010c 	add.w	r1, r7, #12
 80044cc:	2302      	movs	r3, #2
 80044ce:	2200      	movs	r2, #0
 80044d0:	2000      	movs	r0, #0
 80044d2:	f001 fdcd 	bl	8006070 <spi_send_recv>
 80044d6:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d135      	bne.n	800454a <msp2807_write+0x18a>
		goto MSP2807_WRITE_EXIT;
	}
	
	// 
	cmd_mode();
 80044de:	4821      	ldr	r0, [pc, #132]	; (8004564 <msp2807_write+0x1a4>)
 80044e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	2200      	movs	r2, #0
 80044e8:	4619      	mov	r1, r3
 80044ea:	f7fc f969 	bl	80007c0 <HAL_GPIO_WritePin>
 80044ee:	f3bf 8f4f 	dsb	sy
	
	// Memory Write
	snd_data[0] = MSP2807_LCD_CMD_MEMORY_WRITE;
 80044f2:	232c      	movs	r3, #44	; 0x2c
 80044f4:	733b      	strb	r3, [r7, #12]
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, snd_data, NULL, 1);
 80044f6:	f107 010c 	add.w	r1, r7, #12
 80044fa:	2301      	movs	r3, #1
 80044fc:	2200      	movs	r2, #0
 80044fe:	2000      	movs	r0, #0
 8004500:	f001 fdb6 	bl	8006070 <spi_send_recv>
 8004504:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d120      	bne.n	800454e <msp2807_write+0x18e>
		goto MSP2807_WRITE_EXIT;
	}
	
	// 
	data_mode();
 800450c:	4815      	ldr	r0, [pc, #84]	; (8004564 <msp2807_write+0x1a4>)
 800450e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004512:	b29b      	uxth	r3, r3
 8004514:	2201      	movs	r2, #1
 8004516:	4619      	mov	r1, r3
 8004518:	f7fc f952 	bl	80007c0 <HAL_GPIO_WritePin>
 800451c:	f3bf 8f4f 	dsb	sy
	
	// 
	ret = spi_send_recv(MSP2807_USW_SPI_CH_LCD, (uint8_t*)disp_data, NULL, (MSP2807_DISPLAY_HEIGHT*MSP2807_DISPLAY_WIDTH*2));
 8004520:	f44f 3316 	mov.w	r3, #153600	; 0x25800
 8004524:	2200      	movs	r2, #0
 8004526:	6879      	ldr	r1, [r7, #4]
 8004528:	2000      	movs	r0, #0
 800452a:	f001 fda1 	bl	8006070 <spi_send_recv>
 800452e:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	2b00      	cmp	r3, #0
 8004534:	e00c      	b.n	8004550 <msp2807_write+0x190>
		goto MSP2807_WRITE_EXIT;
 8004536:	bf00      	nop
 8004538:	e00a      	b.n	8004550 <msp2807_write+0x190>
		goto MSP2807_WRITE_EXIT;
 800453a:	bf00      	nop
 800453c:	e008      	b.n	8004550 <msp2807_write+0x190>
		goto MSP2807_WRITE_EXIT;
 800453e:	bf00      	nop
 8004540:	e006      	b.n	8004550 <msp2807_write+0x190>
		goto MSP2807_WRITE_EXIT;
 8004542:	bf00      	nop
 8004544:	e004      	b.n	8004550 <msp2807_write+0x190>
		goto MSP2807_WRITE_EXIT;
 8004546:	bf00      	nop
 8004548:	e002      	b.n	8004550 <msp2807_write+0x190>
		goto MSP2807_WRITE_EXIT;
 800454a:	bf00      	nop
 800454c:	e000      	b.n	8004550 <msp2807_write+0x190>
		goto MSP2807_WRITE_EXIT;
 800454e:	bf00      	nop
#endif
	
MSP2807_WRITE_EXIT:
	
	// 
	this->lcd_state = ST_IDLE;
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	2202      	movs	r2, #2
 8004554:	601a      	str	r2, [r3, #0]
	
	return ret;
 8004556:	697b      	ldr	r3, [r7, #20]
}
 8004558:	4618      	mov	r0, r3
 800455a:	3718      	adds	r7, #24
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	20040208 	.word	0x20040208
 8004564:	48000800 	.word	0x48000800

08004568 <bt_dev_msg_connected>:
	{BT_BAUDRATE_115200, "baudrate = 11520\n"},
};

// 
static void bt_dev_msg_connected(void* par) 
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b082      	sub	sp, #8
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
	console_str_send((uint8_t*)"bluetooth device is connected\n");
 8004570:	4803      	ldr	r0, [pc, #12]	; (8004580 <bt_dev_msg_connected+0x18>)
 8004572:	f7ff fa75 	bl	8003a60 <console_str_send>
}
 8004576:	bf00      	nop
 8004578:	3708      	adds	r7, #8
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	08008234 	.word	0x08008234

08004584 <bt_dev_msg_unconnected>:

// 
static void bt_dev_msg_unconnected(void* par) 
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
	BT_CTL *this = &bt_ctl;
 800458c:	4b06      	ldr	r3, [pc, #24]	; (80045a8 <bt_dev_msg_unconnected+0x24>)
 800458e:	60fb      	str	r3, [r7, #12]
	
	console_str_send((uint8_t*)"bluetooth device is unconnected\n");
 8004590:	4806      	ldr	r0, [pc, #24]	; (80045ac <bt_dev_msg_unconnected+0x28>)
 8004592:	f7ff fa65 	bl	8003a60 <console_str_send>
	
	// 
	this->snd_buf.size = 0;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
}
 800459e:	bf00      	nop
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	20040210 	.word	0x20040210
 80045ac:	08008254 	.word	0x08008254

080045b0 <bt_dev_connected>:

// 
static void bt_dev_connected(void) 
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 80045b6:	4b0d      	ldr	r3, [pc, #52]	; (80045ec <bt_dev_connected+0x3c>)
 80045b8:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 80045ba:	2010      	movs	r0, #16
 80045bc:	f003 fc0d 	bl	8007dda <kz_kmalloc>
 80045c0:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_CONNECT;
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	2200      	movs	r2, #0
 80045c6:	601a      	str	r2, [r3, #0]
	memset(&(msg->msg_data), 0, sizeof(BT_SEND_INFO));
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	3304      	adds	r3, #4
 80045cc:	220c      	movs	r2, #12
 80045ce:	2100      	movs	r1, #0
 80045d0:	4618      	mov	r0, r3
 80045d2:	f003 fdc8 	bl	8008166 <memset>
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	7d1b      	ldrb	r3, [r3, #20]
 80045da:	683a      	ldr	r2, [r7, #0]
 80045dc:	2110      	movs	r1, #16
 80045de:	4618      	mov	r0, r3
 80045e0:	f003 fc23 	bl	8007e2a <kz_send>
}
 80045e4:	bf00      	nop
 80045e6:	3708      	adds	r7, #8
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	20040210 	.word	0x20040210

080045f0 <bt_dev_unconnected>:

// 
static void bt_dev_unconnected(void) 
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 80045f6:	4b0d      	ldr	r3, [pc, #52]	; (800462c <bt_dev_unconnected+0x3c>)
 80045f8:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 80045fa:	2010      	movs	r0, #16
 80045fc:	f003 fbed 	bl	8007dda <kz_kmalloc>
 8004600:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_DISCONNECT;
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	2201      	movs	r2, #1
 8004606:	601a      	str	r2, [r3, #0]
	memset(&(msg->msg_data), 0, sizeof(BT_SEND_INFO));
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	3304      	adds	r3, #4
 800460c:	220c      	movs	r2, #12
 800460e:	2100      	movs	r1, #0
 8004610:	4618      	mov	r0, r3
 8004612:	f003 fda8 	bl	8008166 <memset>
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	7d1b      	ldrb	r3, [r3, #20]
 800461a:	683a      	ldr	r2, [r7, #0]
 800461c:	2110      	movs	r1, #16
 800461e:	4618      	mov	r0, r3
 8004620:	f003 fc03 	bl	8007e2a <kz_send>
}
 8004624:	bf00      	nop
 8004626:	3708      	adds	r7, #8
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}
 800462c:	20040210 	.word	0x20040210

08004630 <bt_dev_msg_check_sts>:

// 
static void bt_dev_msg_check_sts(int argc, char *argv[])
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 800463a:	4b22      	ldr	r3, [pc, #136]	; (80046c4 <bt_dev_msg_check_sts+0x94>)
 800463c:	60fb      	str	r3, [r7, #12]
	GPIO_PinState status = 0U;
 800463e:	2300      	movs	r3, #0
 8004640:	72fb      	strb	r3, [r7, #11]
	
	// 
	status = HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_3);
 8004642:	2108      	movs	r1, #8
 8004644:	4820      	ldr	r0, [pc, #128]	; (80046c8 <bt_dev_msg_check_sts+0x98>)
 8004646:	f7fc f8a3 	bl	8000790 <HAL_GPIO_ReadPin>
 800464a:	4603      	mov	r3, r0
 800464c:	72fb      	strb	r3, [r7, #11]
	
	// 
	this->con_sts_bmp |= (status << this->check_sts_cnt);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004654:	7afa      	ldrb	r2, [r7, #11]
 8004656:	68f9      	ldr	r1, [r7, #12]
 8004658:	f891 121c 	ldrb.w	r1, [r1, #540]	; 0x21c
 800465c:	408a      	lsls	r2, r1
 800465e:	431a      	orrs	r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	
	// 
	this->check_sts_cnt++;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800466c:	3301      	adds	r3, #1
 800466e:	b2da      	uxtb	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
	
	if (this->check_sts_cnt < BT_STATUS_CHECK_CHATTER_NUM) {
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800467c:	2b0f      	cmp	r3, #15
 800467e:	d91c      	bls.n	80046ba <bt_dev_msg_check_sts+0x8a>
		return;
	}
	
	// 
	this->check_sts_cnt = 0;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2200      	movs	r2, #0
 8004684:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
	
	// 
	if (this->con_sts_bmp == BT_CONNECTED) {
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800468e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004692:	4293      	cmp	r3, r2
 8004694:	d106      	bne.n	80046a4 <bt_dev_msg_check_sts+0x74>
		// 
		if (this->state != ST_CONNECTED) {
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2b02      	cmp	r3, #2
 800469c:	d008      	beq.n	80046b0 <bt_dev_msg_check_sts+0x80>
			// 
			bt_dev_connected();
 800469e:	f7ff ff87 	bl	80045b0 <bt_dev_connected>
 80046a2:	e005      	b.n	80046b0 <bt_dev_msg_check_sts+0x80>
		}
	// 
	} else {
		// 
		if (this->state != ST_DISCONNECTED) {
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2b03      	cmp	r3, #3
 80046aa:	d001      	beq.n	80046b0 <bt_dev_msg_check_sts+0x80>
			// 
			bt_dev_unconnected();
 80046ac:	f7ff ffa0 	bl	80045f0 <bt_dev_unconnected>
		}
	}
	
	// 
	this->con_sts_bmp = 0U;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
 80046b8:	e000      	b.n	80046bc <bt_dev_msg_check_sts+0x8c>
		return;
 80046ba:	bf00      	nop

}
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	20040210 	.word	0x20040210
 80046c8:	48001800 	.word	0x48001800

080046cc <send_data>:

// 
static int32_t send_data(uint8_t *data, uint8_t size)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	460b      	mov	r3, r1
 80046d6:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	
	// 
	ret = usart_send(BT_USART_CH, data, size);
 80046d8:	78fb      	ldrb	r3, [r7, #3]
 80046da:	461a      	mov	r2, r3
 80046dc:	6879      	ldr	r1, [r7, #4]
 80046de:	2001      	movs	r0, #1
 80046e0:	f001 fefa 	bl	80064d8 <usart_send>
 80046e4:	60f8      	str	r0, [r7, #12]
	
	return ret;
 80046e6:	68fb      	ldr	r3, [r7, #12]
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3710      	adds	r7, #16
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <cmd_check>:

// 
static int32_t cmd_check(uint8_t *data, uint8_t size)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	460b      	mov	r3, r1
 80046fa:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT";
 80046fc:	4b06      	ldr	r3, [pc, #24]	; (8004718 <cmd_check+0x28>)
 80046fe:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 2);
 8004700:	2202      	movs	r2, #2
 8004702:	68f9      	ldr	r1, [r7, #12]
 8004704:	2001      	movs	r0, #1
 8004706:	f001 fee7 	bl	80064d8 <usart_send>
 800470a:	60b8      	str	r0, [r7, #8]
	
	return ret;
 800470c:	68bb      	ldr	r3, [r7, #8]
}
 800470e:	4618      	mov	r0, r3
 8004710:	3710      	adds	r7, #16
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	08008278 	.word	0x08008278

0800471c <cmd_version>:

// 
static int32_t cmd_version(uint8_t *data, uint8_t size)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	460b      	mov	r3, r1
 8004726:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+VERSION";
 8004728:	4b06      	ldr	r3, [pc, #24]	; (8004744 <cmd_version+0x28>)
 800472a:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 10);
 800472c:	220a      	movs	r2, #10
 800472e:	68f9      	ldr	r1, [r7, #12]
 8004730:	2001      	movs	r0, #1
 8004732:	f001 fed1 	bl	80064d8 <usart_send>
 8004736:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8004738:	68bb      	ldr	r3, [r7, #8]
}
 800473a:	4618      	mov	r0, r3
 800473c:	3710      	adds	r7, #16
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	0800827c 	.word	0x0800827c

08004748 <cmd_name>:

// 
static int32_t cmd_name(uint8_t *data, uint8_t size)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	460b      	mov	r3, r1
 8004752:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+NAME";
 8004754:	4b0b      	ldr	r3, [pc, #44]	; (8004784 <cmd_name+0x3c>)
 8004756:	60bb      	str	r3, [r7, #8]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 7);
 8004758:	2207      	movs	r2, #7
 800475a:	68b9      	ldr	r1, [r7, #8]
 800475c:	2001      	movs	r0, #1
 800475e:	f001 febb 	bl	80064d8 <usart_send>
 8004762:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800476a:	d006      	beq.n	800477a <cmd_name+0x32>
		ret = usart_send(BT_USART_CH, data, size);
 800476c:	78fb      	ldrb	r3, [r7, #3]
 800476e:	461a      	mov	r2, r3
 8004770:	6879      	ldr	r1, [r7, #4]
 8004772:	2001      	movs	r0, #1
 8004774:	f001 feb0 	bl	80064d8 <usart_send>
 8004778:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 800477a:	68fb      	ldr	r3, [r7, #12]
}
 800477c:	4618      	mov	r0, r3
 800477e:	3710      	adds	r7, #16
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	08008288 	.word	0x08008288

08004788 <cmd_baudrate>:

// 
static int32_t cmd_baudrate(uint8_t *data, uint8_t size)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b086      	sub	sp, #24
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	460b      	mov	r3, r1
 8004792:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char cmd[8];
	
	// sizi1
	if (size != 1) {
 8004794:	78fb      	ldrb	r3, [r7, #3]
 8004796:	2b01      	cmp	r3, #1
 8004798:	d002      	beq.n	80047a0 <cmd_baudrate+0x18>
		return -1;
 800479a:	f04f 33ff 	mov.w	r3, #4294967295
 800479e:	e01f      	b.n	80047e0 <cmd_baudrate+0x58>
	}
	
	// 
	if ((*data >= BT_BAUDRATE_TYPE_MAX)||(*data <= BT_BAUDRATE_TYPE_NOT_USED)) {
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	2b08      	cmp	r3, #8
 80047a6:	d803      	bhi.n	80047b0 <cmd_baudrate+0x28>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d102      	bne.n	80047b6 <cmd_baudrate+0x2e>
		return -1;
 80047b0:	f04f 33ff 	mov.w	r3, #4294967295
 80047b4:	e014      	b.n	80047e0 <cmd_baudrate+0x58>
	}
	
	// 
	memcpy(cmd, "AT+BAUD", 7);
 80047b6:	f107 030c 	add.w	r3, r7, #12
 80047ba:	2207      	movs	r2, #7
 80047bc:	490a      	ldr	r1, [pc, #40]	; (80047e8 <cmd_baudrate+0x60>)
 80047be:	4618      	mov	r0, r3
 80047c0:	f003 fcc6 	bl	8008150 <memcpy>
	
	// 
	cmd[7] = *data + 0x30;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	3330      	adds	r3, #48	; 0x30
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	74fb      	strb	r3, [r7, #19]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 8);
 80047ce:	f107 030c 	add.w	r3, r7, #12
 80047d2:	2208      	movs	r2, #8
 80047d4:	4619      	mov	r1, r3
 80047d6:	2001      	movs	r0, #1
 80047d8:	f001 fe7e 	bl	80064d8 <usart_send>
 80047dc:	6178      	str	r0, [r7, #20]
	
	return ret;
 80047de:	697b      	ldr	r3, [r7, #20]
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3718      	adds	r7, #24
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	08008290 	.word	0x08008290

080047ec <cmd_pin>:

// PIN
static int32_t cmd_pin(uint8_t *data, uint8_t size)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b084      	sub	sp, #16
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	460b      	mov	r3, r1
 80047f6:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+PIN";
 80047f8:	4b0e      	ldr	r3, [pc, #56]	; (8004834 <cmd_pin+0x48>)
 80047fa:	60bb      	str	r3, [r7, #8]
	
	// sizi4
	if (size != 4) {
 80047fc:	78fb      	ldrb	r3, [r7, #3]
 80047fe:	2b04      	cmp	r3, #4
 8004800:	d002      	beq.n	8004808 <cmd_pin+0x1c>
		return -1;
 8004802:	f04f 33ff 	mov.w	r3, #4294967295
 8004806:	e011      	b.n	800482c <cmd_pin+0x40>
	}
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 6);
 8004808:	2206      	movs	r2, #6
 800480a:	68b9      	ldr	r1, [r7, #8]
 800480c:	2001      	movs	r0, #1
 800480e:	f001 fe63 	bl	80064d8 <usart_send>
 8004812:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800481a:	d006      	beq.n	800482a <cmd_pin+0x3e>
		ret = usart_send(BT_USART_CH, data, size);
 800481c:	78fb      	ldrb	r3, [r7, #3]
 800481e:	461a      	mov	r2, r3
 8004820:	6879      	ldr	r1, [r7, #4]
 8004822:	2001      	movs	r0, #1
 8004824:	f001 fe58 	bl	80064d8 <usart_send>
 8004828:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 800482a:	68fb      	ldr	r3, [r7, #12]
}
 800482c:	4618      	mov	r0, r3
 800482e:	3710      	adds	r7, #16
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}
 8004834:	08008298 	.word	0x08008298

08004838 <bt_dev_msg_send>:

// 
static void bt_dev_msg_send(void *par) 
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
	BT_SEND_INFO *send_info = (BT_SEND_INFO*)par;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	617b      	str	r3, [r7, #20]
	BT_CTL *this = &bt_ctl;
 8004844:	4b0e      	ldr	r3, [pc, #56]	; (8004880 <bt_dev_msg_send+0x48>)
 8004846:	613b      	str	r3, [r7, #16]
	int32_t ret;
	
	// 
	ret = snd_func[send_info->type](send_info->data, send_info->size);
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	461a      	mov	r2, r3
 800484e:	4b0d      	ldr	r3, [pc, #52]	; (8004884 <bt_dev_msg_send+0x4c>)
 8004850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004854:	697a      	ldr	r2, [r7, #20]
 8004856:	6850      	ldr	r0, [r2, #4]
 8004858:	697a      	ldr	r2, [r7, #20]
 800485a:	7a12      	ldrb	r2, [r2, #8]
 800485c:	4611      	mov	r1, r2
 800485e:	4798      	blx	r3
 8004860:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d002      	beq.n	800486e <bt_dev_msg_send+0x36>
		console_str_send((uint8_t*)"send failed\n");
 8004868:	4807      	ldr	r0, [pc, #28]	; (8004888 <bt_dev_msg_send+0x50>)
 800486a:	f7ff f8f9 	bl	8003a60 <console_str_send>
	}
	
	// 0
	this->snd_buf.size = 0;
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
}
 8004876:	bf00      	nop
 8004878:	3718      	adds	r7, #24
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	20040210 	.word	0x20040210
 8004884:	20040000 	.word	0x20040000
 8004888:	080082a0 	.word	0x080082a0

0800488c <bt_dev_rcv_main>:
	{{NULL,					ST_UNDEIFNED},	{NULL,						ST_UNDEIFNED},		{NULL,				ST_UNDEIFNED},		{NULL,					ST_UNDEIFNED}},		// ST_UNDEIFNED
};

// BlueTooth
static int bt_dev_rcv_main(int argc, char *argv[])
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b086      	sub	sp, #24
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 8004896:	4b12      	ldr	r3, [pc, #72]	; (80048e0 <bt_dev_rcv_main+0x54>)
 8004898:	617b      	str	r3, [r7, #20]
	uint8_t data;
	int32_t size;
	
	while (1) {
		// 
		size = usart_recv(BT_USART_CH, &data, 1);
 800489a:	f107 030f 	add.w	r3, r7, #15
 800489e:	2201      	movs	r2, #1
 80048a0:	4619      	mov	r1, r3
 80048a2:	2001      	movs	r0, #1
 80048a4:	f001 fe90 	bl	80065c8 <usart_recv>
 80048a8:	6138      	str	r0, [r7, #16]
		// 
		if (size != 1) {
			; //  
		}
		// 
		if (this->state == ST_CONNECTED) {
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2b02      	cmp	r3, #2
 80048b0:	d10f      	bne.n	80048d2 <bt_dev_rcv_main+0x46>
				this->callback(this->rcv_buf.data, this->rcv_buf.size);
			}
#endif
			//console_str_send(&data);
			// 
			if (this->callback != NULL) {
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d0ee      	beq.n	800489a <bt_dev_rcv_main+0xe>
				this->callback(data, this->callback_vp);
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80048c2:	7bfa      	ldrb	r2, [r7, #15]
 80048c4:	4610      	mov	r0, r2
 80048c6:	697a      	ldr	r2, [r7, #20]
 80048c8:	f8d2 2224 	ldr.w	r2, [r2, #548]	; 0x224
 80048cc:	4611      	mov	r1, r2
 80048ce:	4798      	blx	r3
 80048d0:	e7e3      	b.n	800489a <bt_dev_rcv_main+0xe>
			}
		// 
		} else {
			// AT
			// 
			console_str_send(&data);
 80048d2:	f107 030f 	add.w	r3, r7, #15
 80048d6:	4618      	mov	r0, r3
 80048d8:	f7ff f8c2 	bl	8003a60 <console_str_send>
		size = usart_recv(BT_USART_CH, &data, 1);
 80048dc:	e7dd      	b.n	800489a <bt_dev_rcv_main+0xe>
 80048de:	bf00      	nop
 80048e0:	20040210 	.word	0x20040210

080048e4 <bt_dev_sts_main>:
	return 0;
}

// BlueTooth
static int bt_dev_sts_main(int argc, char *argv[])
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b08a      	sub	sp, #40	; 0x28
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 80048ee:	4b23      	ldr	r3, [pc, #140]	; (800497c <bt_dev_sts_main+0x98>)
 80048f0:	627b      	str	r3, [r7, #36]	; 0x24
	BT_MSG *msg;
	BT_MSG tmp_msg;
	int32_t size;
	int32_t addr;
	volatile uint32_t a = 0;
 80048f2:	2300      	movs	r3, #0
 80048f4:	60bb      	str	r3, [r7, #8]
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 80048f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f8:	7d1b      	ldrb	r3, [r3, #20]
 80048fa:	f107 0220 	add.w	r2, r7, #32
 80048fe:	f107 010c 	add.w	r1, r7, #12
 8004902:	4618      	mov	r0, r3
 8004904:	f003 faa9 	bl	8007e5a <kz_recv>
		// 
		memcpy(&tmp_msg, msg, sizeof(BT_MSG));
 8004908:	6a39      	ldr	r1, [r7, #32]
 800490a:	f107 0310 	add.w	r3, r7, #16
 800490e:	2210      	movs	r2, #16
 8004910:	4618      	mov	r0, r3
 8004912:	f003 fc1d 	bl	8008150 <memcpy>
		// 
		kz_kmfree(msg);
 8004916:	6a3b      	ldr	r3, [r7, #32]
 8004918:	4618      	mov	r0, r3
 800491a:	f003 fa75 	bl	8007e08 <kz_kmfree>
		// 
		if (fsm[this->state][tmp_msg.msg_type].func != NULL) {
 800491e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	4916      	ldr	r1, [pc, #88]	; (8004980 <bt_dev_sts_main+0x9c>)
 8004926:	0092      	lsls	r2, r2, #2
 8004928:	4413      	add	r3, r2
 800492a:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d00c      	beq.n	800494c <bt_dev_sts_main+0x68>
			fsm[this->state][tmp_msg.msg_type].func(&(tmp_msg.msg_data));
 8004932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	4911      	ldr	r1, [pc, #68]	; (8004980 <bt_dev_sts_main+0x9c>)
 800493a:	0092      	lsls	r2, r2, #2
 800493c:	4413      	add	r3, r2
 800493e:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8004942:	f107 0210 	add.w	r2, r7, #16
 8004946:	3204      	adds	r2, #4
 8004948:	4610      	mov	r0, r2
 800494a:	4798      	blx	r3
		}
		// 
		if (fsm[this->state][tmp_msg.msg_type].nxt_state != ST_UNDEIFNED) {
 800494c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	490b      	ldr	r1, [pc, #44]	; (8004980 <bt_dev_sts_main+0x9c>)
 8004954:	0092      	lsls	r2, r2, #2
 8004956:	4413      	add	r3, r2
 8004958:	00db      	lsls	r3, r3, #3
 800495a:	440b      	add	r3, r1
 800495c:	791b      	ldrb	r3, [r3, #4]
 800495e:	2b04      	cmp	r3, #4
 8004960:	d0c9      	beq.n	80048f6 <bt_dev_sts_main+0x12>
			this->state = fsm[this->state][tmp_msg.msg_type].nxt_state;
 8004962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	4905      	ldr	r1, [pc, #20]	; (8004980 <bt_dev_sts_main+0x9c>)
 800496a:	0092      	lsls	r2, r2, #2
 800496c:	4413      	add	r3, r2
 800496e:	00db      	lsls	r3, r3, #3
 8004970:	440b      	add	r3, r1
 8004972:	791b      	ldrb	r3, [r3, #4]
 8004974:	461a      	mov	r2, r3
 8004976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004978:	601a      	str	r2, [r3, #0]
		kz_recv(this->msg_id, &size, &msg);
 800497a:	e7bc      	b.n	80048f6 <bt_dev_sts_main+0x12>
 800497c:	20040210 	.word	0x20040210
 8004980:	08008754 	.word	0x08008754

08004984 <bt_dev_init>:
}
#endif

// BlueTooth
int32_t bt_dev_init(void)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af02      	add	r7, sp, #8
	BT_CTL *this = &bt_ctl;
 800498a:	4b22      	ldr	r3, [pc, #136]	; (8004a14 <bt_dev_init+0x90>)
 800498c:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	memset(this, 0, sizeof(BT_CTL));
 800498e:	f44f 720a 	mov.w	r2, #552	; 0x228
 8004992:	2100      	movs	r1, #0
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	f003 fbe6 	bl	8008166 <memset>
	
	// 
	this->baudrate = BT_BAUDRATE_115200;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80049a0:	605a      	str	r2, [r3, #4]
	
	// usart
	ret = usart_open(BT_USART_CH, this->baudrate);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	4619      	mov	r1, r3
 80049a8:	2001      	movs	r0, #1
 80049aa:	f001 fd17 	bl	80063dc <usart_open>
 80049ae:	6038      	str	r0, [r7, #0]
	// usart
	if (ret != 0) {
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d002      	beq.n	80049bc <bt_dev_init+0x38>
		return -1;
 80049b6:	f04f 33ff 	mov.w	r3, #4294967295
 80049ba:	e026      	b.n	8004a0a <bt_dev_init+0x86>
	}
	
	// ID
	this->msg_id = MSGBOX_ID_BTMAIN;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	751a      	strb	r2, [r3, #20]
	
	// 
	set_cyclic_message(bt_dev_check_sts, BT_STATUS_CHECK_PERIOD);
 80049c2:	210a      	movs	r1, #10
 80049c4:	4814      	ldr	r0, [pc, #80]	; (8004a18 <bt_dev_init+0x94>)
 80049c6:	f002 f8a7 	bl	8006b18 <set_cyclic_message>
	
	// 
	this->tsk_rcv_id = kz_run(bt_dev_rcv_main, "bt_dev_rcv_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 80049ca:	2300      	movs	r3, #0
 80049cc:	9301      	str	r3, [sp, #4]
 80049ce:	2300      	movs	r3, #0
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80049d6:	2208      	movs	r2, #8
 80049d8:	4910      	ldr	r1, [pc, #64]	; (8004a1c <bt_dev_init+0x98>)
 80049da:	4811      	ldr	r0, [pc, #68]	; (8004a20 <bt_dev_init+0x9c>)
 80049dc:	f003 f9ac 	bl	8007d38 <kz_run>
 80049e0:	4602      	mov	r2, r0
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	609a      	str	r2, [r3, #8]
	this->tsk_sts_id = kz_run(bt_dev_sts_main, "bt_dev_sts_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 80049e6:	2300      	movs	r3, #0
 80049e8:	9301      	str	r3, [sp, #4]
 80049ea:	2300      	movs	r3, #0
 80049ec:	9300      	str	r3, [sp, #0]
 80049ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80049f2:	2208      	movs	r2, #8
 80049f4:	490b      	ldr	r1, [pc, #44]	; (8004a24 <bt_dev_init+0xa0>)
 80049f6:	480c      	ldr	r0, [pc, #48]	; (8004a28 <bt_dev_init+0xa4>)
 80049f8:	f003 f99e 	bl	8007d38 <kz_run>
 80049fc:	4602      	mov	r2, r0
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	60da      	str	r2, [r3, #12]
	
	// 
	//tim_start_input_capture(BT_TIM_CH);
	
	// 
	this->state = ST_INITIALIZED;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2201      	movs	r2, #1
 8004a06:	601a      	str	r2, [r3, #0]
	
	return 0;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3708      	adds	r7, #8
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	20040210 	.word	0x20040210
 8004a18:	08004a2d 	.word	0x08004a2d
 8004a1c:	08008304 	.word	0x08008304
 8004a20:	0800488d 	.word	0x0800488d
 8004a24:	08008314 	.word	0x08008314
 8004a28:	080048e5 	.word	0x080048e5

08004a2c <bt_dev_check_sts>:
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
}

// 
int32_t bt_dev_check_sts(void)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 8004a32:	4b0c      	ldr	r3, [pc, #48]	; (8004a64 <bt_dev_check_sts+0x38>)
 8004a34:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	BT_MSG *tmp_msg;
	uint32_t i;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8004a36:	2010      	movs	r0, #16
 8004a38:	f003 f9cf 	bl	8007dda <kz_kmalloc>
 8004a3c:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_CHECK_STS;
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	2203      	movs	r2, #3
 8004a42:	601a      	str	r2, [r3, #0]
	msg->msg_data.data = NULL;
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	2200      	movs	r2, #0
 8004a48:	609a      	str	r2, [r3, #8]
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	7d1b      	ldrb	r3, [r3, #20]
 8004a4e:	683a      	ldr	r2, [r7, #0]
 8004a50:	2110      	movs	r1, #16
 8004a52:	4618      	mov	r0, r3
 8004a54:	f003 f9e9 	bl	8007e2a <kz_send>
}
 8004a58:	bf00      	nop
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3708      	adds	r7, #8
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	20040210 	.word	0x20040210

08004a68 <w25q20ew_cmd_write_enable>:
	SFDP_PARAMTER_HEADER	param_header;
} SFDP;

// 
int32_t w25q20ew_cmd_write_enable(void)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_WRITE_ENABLE]);
 8004a6e:	4b07      	ldr	r3, [pc, #28]	; (8004a8c <w25q20ew_cmd_write_enable+0x24>)
 8004a70:	607b      	str	r3, [r7, #4]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, cmd_cfg, NULL, 0);
 8004a72:	2300      	movs	r3, #0
 8004a74:	2200      	movs	r2, #0
 8004a76:	6879      	ldr	r1, [r7, #4]
 8004a78:	2000      	movs	r0, #0
 8004a7a:	f000 ffbb 	bl	80059f4 <octospi_send>
 8004a7e:	6038      	str	r0, [r7, #0]
	
	return ret;
 8004a80:	683b      	ldr	r3, [r7, #0]
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3708      	adds	r7, #8
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	080087f4 	.word	0x080087f4

08004a90 <w25q20ew_cmd_erase>:
	return 0;
}

// 
int32_t w25q20ew_cmd_erase(uint32_t addr)
{
 8004a90:	b5b0      	push	{r4, r5, r7, lr}
 8004a92:	b08a      	sub	sp, #40	; 0x28
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
	OCTOSPI_COM_CFG cfg;
	int32_t ret;
	
	// 
	memcpy(&cfg, &(cmd_config_tbl[CMD_SECTOR_ERACE]), sizeof(OCTOSPI_COM_CFG));
 8004a98:	4b0c      	ldr	r3, [pc, #48]	; (8004acc <w25q20ew_cmd_erase+0x3c>)
 8004a9a:	f107 0408 	add.w	r4, r7, #8
 8004a9e:	f503 75e0 	add.w	r5, r3, #448	; 0x1c0
 8004aa2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004aa4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004aa6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004aaa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cfg.addr = addr;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	613b      	str	r3, [r7, #16]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, &cfg, NULL, 0);
 8004ab2:	f107 0108 	add.w	r1, r7, #8
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	2200      	movs	r2, #0
 8004aba:	2000      	movs	r0, #0
 8004abc:	f000 ff9a 	bl	80059f4 <octospi_send>
 8004ac0:	6278      	str	r0, [r7, #36]	; 0x24
	
	return ret;
 8004ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3728      	adds	r7, #40	; 0x28
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bdb0      	pop	{r4, r5, r7, pc}
 8004acc:	080087f4 	.word	0x080087f4

08004ad0 <w25q20ew_cmd_write_disable>:

// 
int32_t w25q20ew_cmd_write_disable(void)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b082      	sub	sp, #8
 8004ad4:	af00      	add	r7, sp, #0
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_WRITE_DISABLE]);
 8004ad6:	4b07      	ldr	r3, [pc, #28]	; (8004af4 <w25q20ew_cmd_write_disable+0x24>)
 8004ad8:	607b      	str	r3, [r7, #4]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, cmd_cfg, NULL, 0);
 8004ada:	2300      	movs	r3, #0
 8004adc:	2200      	movs	r2, #0
 8004ade:	6879      	ldr	r1, [r7, #4]
 8004ae0:	2000      	movs	r0, #0
 8004ae2:	f000 ff87 	bl	80059f4 <octospi_send>
 8004ae6:	6038      	str	r0, [r7, #0]
	
	return ret;
 8004ae8:	683b      	ldr	r3, [r7, #0]
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3708      	adds	r7, #8
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	0800882c 	.word	0x0800882c

08004af8 <w25q20ew_cmd_read_status>:
	return ret;
}

// 
int32_t w25q20ew_cmd_read_status(uint8_t *data)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b084      	sub	sp, #16
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_STATUS_REGISTER_1]);
 8004b00:	4b06      	ldr	r3, [pc, #24]	; (8004b1c <w25q20ew_cmd_read_status+0x24>)
 8004b02:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, data, sizeof(uint8_t));
 8004b04:	2301      	movs	r3, #1
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	68f9      	ldr	r1, [r7, #12]
 8004b0a:	2000      	movs	r0, #0
 8004b0c:	f000 ffa2 	bl	8005a54 <octospi_recv>
 8004b10:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8004b12:	68bb      	ldr	r3, [r7, #8]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3710      	adds	r7, #16
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	08008848 	.word	0x08008848

08004b20 <w25q20ew_cmd_get_devise_id>:

// ID
// 2byte
int32_t w25q20ew_cmd_get_devise_id(uint8_t *id)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_MANUFACTURER_DEVICE_ID]);
 8004b28:	4b06      	ldr	r3, [pc, #24]	; (8004b44 <w25q20ew_cmd_get_devise_id+0x24>)
 8004b2a:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, id, 2);
 8004b2c:	2302      	movs	r3, #2
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	68f9      	ldr	r1, [r7, #12]
 8004b32:	2000      	movs	r0, #0
 8004b34:	f000 ff8e 	bl	8005a54 <octospi_recv>
 8004b38:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8004b3a:	68bb      	ldr	r3, [r7, #8]
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3710      	adds	r7, #16
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}
 8004b44:	08008a78 	.word	0x08008a78

08004b48 <w25q20ew_cmd_get_sfdp>:

// SFDP
// 256byte
int32_t w25q20ew_cmd_get_sfdp(uint8_t *sfdp)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_SFDP_REGISTER]);
 8004b50:	4b07      	ldr	r3, [pc, #28]	; (8004b70 <w25q20ew_cmd_get_sfdp+0x28>)
 8004b52:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, sfdp, 256);
 8004b54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	68f9      	ldr	r1, [r7, #12]
 8004b5c:	2000      	movs	r0, #0
 8004b5e:	f000 ff79 	bl	8005a54 <octospi_recv>
 8004b62:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8004b64:	68bb      	ldr	r3, [r7, #8]
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3710      	adds	r7, #16
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	08008b04 	.word	0x08008b04

08004b74 <w25q20ew_polling_read_status>:
	FALSE,							// SIOO
};

// 
static int32_t w25q20ew_polling_read_status(uint32_t bit, uint32_t flag, uint32_t timeout)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b08a      	sub	sp, #40	; 0x28
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	607a      	str	r2, [r7, #4]
	uint8_t expected_status;
	uint8_t status = 0;
 8004b80:	2300      	movs	r3, #0
 8004b82:	75fb      	strb	r3, [r7, #23]
	uint32_t cnt;
	int32_t ret = E_TMOUT;
 8004b84:	f06f 0301 	mvn.w	r3, #1
 8004b88:	623b      	str	r3, [r7, #32]
	int32_t cmd_ret;
	
	// 
	cnt = timeout/W25Q20EW_POLLING_PERIOD;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	627b      	str	r3, [r7, #36]	; 0x24
	if (cnt == 1) {
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d101      	bne.n	8004b98 <w25q20ew_polling_read_status+0x24>
		cnt = 1;
 8004b94:	2301      	movs	r3, #1
 8004b96:	627b      	str	r3, [r7, #36]	; 0x24
	}
	
	// 
	expected_status = (flag << (bit - 1));
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	68ba      	ldr	r2, [r7, #8]
 8004b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba2:	77fb      	strb	r3, [r7, #31]
	
	// 
	while(cnt-- > 0) {
 8004ba4:	e015      	b.n	8004bd2 <w25q20ew_polling_read_status+0x5e>
		// 
		cmd_ret = w25q20ew_cmd_read_status(&status);
 8004ba6:	f107 0317 	add.w	r3, r7, #23
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7ff ffa4 	bl	8004af8 <w25q20ew_cmd_read_status>
 8004bb0:	61b8      	str	r0, [r7, #24]
		// 
		if ((cmd_ret == E_OK) && ((status & bit) == expected_status)) {
 8004bb2:	69bb      	ldr	r3, [r7, #24]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d109      	bne.n	8004bcc <w25q20ew_polling_read_status+0x58>
 8004bb8:	7dfb      	ldrb	r3, [r7, #23]
 8004bba:	461a      	mov	r2, r3
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	401a      	ands	r2, r3
 8004bc0:	7ffb      	ldrb	r3, [r7, #31]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d102      	bne.n	8004bcc <w25q20ew_polling_read_status+0x58>
			ret = E_OK;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	623b      	str	r3, [r7, #32]
			break;
 8004bca:	e007      	b.n	8004bdc <w25q20ew_polling_read_status+0x68>
		}
		// 
		kz_tsleep(W25Q20EW_POLLING_PERIOD);
 8004bcc:	2001      	movs	r0, #1
 8004bce:	f003 f971 	bl	8007eb4 <kz_tsleep>
	while(cnt-- > 0) {
 8004bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd4:	1e5a      	subs	r2, r3, #1
 8004bd6:	627a      	str	r2, [r7, #36]	; 0x24
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1e4      	bne.n	8004ba6 <w25q20ew_polling_read_status+0x32>
	}
	
	return ret;
 8004bdc:	6a3b      	ldr	r3, [r7, #32]
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3728      	adds	r7, #40	; 0x28
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}
	...

08004be8 <w25q20ew_init>:

// 
int32_t w25q20ew_init(void)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b082      	sub	sp, #8
 8004bec:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004bee:	4b07      	ldr	r3, [pc, #28]	; (8004c0c <w25q20ew_init+0x24>)
 8004bf0:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(W25Q20EW_CTL));
 8004bf2:	220c      	movs	r2, #12
 8004bf4:	2100      	movs	r1, #0
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f003 fab5 	bl	8008166 <memset>
	
	// 
	this->state = ST_INITIALIZED;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	601a      	str	r2, [r3, #0]
	
	return E_OK;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3708      	adds	r7, #8
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	20040438 	.word	0x20040438

08004c10 <w25q20ew_open>:

int32_t w25q20ew_open(void)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004c16:	4b0a      	ldr	r3, [pc, #40]	; (8004c40 <w25q20ew_open+0x30>)
 8004c18:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// octospi
	ret = octospi_open(W25Q20EW_OCTOSPI_CH, &open_par);
 8004c1a:	490a      	ldr	r1, [pc, #40]	; (8004c44 <w25q20ew_open+0x34>)
 8004c1c:	2000      	movs	r0, #0
 8004c1e:	f000 fd31 	bl	8005684 <octospi_open>
 8004c22:	6038      	str	r0, [r7, #0]
	if (ret != E_OK) {
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d001      	beq.n	8004c2e <w25q20ew_open+0x1e>
		return ret;
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	e003      	b.n	8004c36 <w25q20ew_open+0x26>
	}
	
	// 
	this->state = ST_IDLE;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2202      	movs	r2, #2
 8004c32:	601a      	str	r2, [r3, #0]
	
	return E_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3708      	adds	r7, #8
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	20040438 	.word	0x20040438
 8004c44:	08008b58 	.word	0x08008b58

08004c48 <w25q20ew_write>:

// 
int32_t w25q20ew_write(uint32_t addr, uint8_t *data, uint8_t size)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b087      	sub	sp, #28
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	4613      	mov	r3, r2
 8004c54:	71fb      	strb	r3, [r7, #7]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004c56:	4b0e      	ldr	r3, [pc, #56]	; (8004c90 <w25q20ew_write+0x48>)
 8004c58:	617b      	str	r3, [r7, #20]
	
	// NULL
	if (data == NULL) {
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d102      	bne.n	8004c66 <w25q20ew_write+0x1e>
		return -1;
 8004c60:	f04f 33ff 	mov.w	r3, #4294967295
 8004c64:	e00d      	b.n	8004c82 <w25q20ew_write+0x3a>
	}
	
	// 
	if (this->state != ST_IDLE) {
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d002      	beq.n	8004c74 <w25q20ew_write+0x2c>
		return -1;
 8004c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c72:	e006      	b.n	8004c82 <w25q20ew_write+0x3a>
	}
	// 
	this->state = ST_RUNNING;
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	2203      	movs	r2, #3
 8004c78:	601a      	str	r2, [r3, #0]
	
	// 
	
	// 
	this->state = ST_IDLE;
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	2202      	movs	r2, #2
 8004c7e:	601a      	str	r2, [r3, #0]
	
	return 0;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	371c      	adds	r7, #28
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	20040438 	.word	0x20040438

08004c94 <w25q20ew_erase>:

// 
int32_t w25q20ew_erase(uint32_t addr)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b08c      	sub	sp, #48	; 0x30
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004c9c:	4b30      	ldr	r3, [pc, #192]	; (8004d60 <w25q20ew_erase+0xcc>)
 8004c9e:	62bb      	str	r3, [r7, #40]	; 0x28
	OCTOSPI_COM_CFG cfg;
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 8004ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d002      	beq.n	8004cae <w25q20ew_erase+0x1a>
		return E_PAR;
 8004ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8004cac:	e053      	b.n	8004d56 <w25q20ew_erase+0xc2>
	}
	
	// 
	if (addr > W25Q20EW_END_ADDRESS) {
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004cb4:	d302      	bcc.n	8004cbc <w25q20ew_erase+0x28>
		return E_PAR;
 8004cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8004cba:	e04c      	b.n	8004d56 <w25q20ew_erase+0xc2>
	}
	
	// 
	this->state = ST_RUNNING;
 8004cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cbe:	2203      	movs	r2, #3
 8004cc0:	601a      	str	r2, [r3, #0]
	
	// 
	ret = w25q20ew_cmd_write_enable();
 8004cc2:	f7ff fed1 	bl	8004a68 <w25q20ew_cmd_write_enable>
 8004cc6:	62f8      	str	r0, [r7, #44]	; 0x2c
	if (ret != E_OK) {
 8004cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d003      	beq.n	8004cd6 <w25q20ew_erase+0x42>
		console_str_send("write enable error\n");
 8004cce:	4825      	ldr	r0, [pc, #148]	; (8004d64 <w25q20ew_erase+0xd0>)
 8004cd0:	f7fe fec6 	bl	8003a60 <console_str_send>
		goto ERASE_EXIT;
 8004cd4:	e03b      	b.n	8004d4e <w25q20ew_erase+0xba>
	}
	
	// 
	ret = w25q20ew_polling_read_status(FLASH_STATUS_1_WEL, 1, W25Q20EW_TIMEOUT);
 8004cd6:	220a      	movs	r2, #10
 8004cd8:	2101      	movs	r1, #1
 8004cda:	2002      	movs	r0, #2
 8004cdc:	f7ff ff4a 	bl	8004b74 <w25q20ew_polling_read_status>
 8004ce0:	62f8      	str	r0, [r7, #44]	; 0x2c
	if (ret != E_OK) {
 8004ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d003      	beq.n	8004cf0 <w25q20ew_erase+0x5c>
		console_str_send("write enable wait 1 error\n");
 8004ce8:	481f      	ldr	r0, [pc, #124]	; (8004d68 <w25q20ew_erase+0xd4>)
 8004cea:	f7fe feb9 	bl	8003a60 <console_str_send>
		goto ERASE_EXIT;
 8004cee:	e02e      	b.n	8004d4e <w25q20ew_erase+0xba>
	}
	
	// 
	ret = w25q20ew_cmd_erase(addr);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f7ff fecd 	bl	8004a90 <w25q20ew_cmd_erase>
 8004cf6:	62f8      	str	r0, [r7, #44]	; 0x2c
	if (ret != E_OK) {
 8004cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d003      	beq.n	8004d06 <w25q20ew_erase+0x72>
		console_str_send("erace error\n");
 8004cfe:	481b      	ldr	r0, [pc, #108]	; (8004d6c <w25q20ew_erase+0xd8>)
 8004d00:	f7fe feae 	bl	8003a60 <console_str_send>
		goto ERASE_EXIT;
 8004d04:	e023      	b.n	8004d4e <w25q20ew_erase+0xba>
	}
	
	// 
	ret = w25q20ew_polling_read_status(FLASH_STATUS_1_BUSY, 0, W25Q20EW_TIMEOUT);
 8004d06:	220a      	movs	r2, #10
 8004d08:	2100      	movs	r1, #0
 8004d0a:	2001      	movs	r0, #1
 8004d0c:	f7ff ff32 	bl	8004b74 <w25q20ew_polling_read_status>
 8004d10:	62f8      	str	r0, [r7, #44]	; 0x2c
	if (ret != E_OK) {
 8004d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d003      	beq.n	8004d20 <w25q20ew_erase+0x8c>
		console_str_send("write enable wait 1 error\n");
 8004d18:	4813      	ldr	r0, [pc, #76]	; (8004d68 <w25q20ew_erase+0xd4>)
 8004d1a:	f7fe fea1 	bl	8003a60 <console_str_send>
		goto ERASE_EXIT;
 8004d1e:	e016      	b.n	8004d4e <w25q20ew_erase+0xba>
	}
	
	// 
	ret = w25q20ew_cmd_write_disable();
 8004d20:	f7ff fed6 	bl	8004ad0 <w25q20ew_cmd_write_disable>
 8004d24:	62f8      	str	r0, [r7, #44]	; 0x2c
	if (ret != E_OK) {
 8004d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d003      	beq.n	8004d34 <w25q20ew_erase+0xa0>
		console_str_send("write disable error\n");
 8004d2c:	4810      	ldr	r0, [pc, #64]	; (8004d70 <w25q20ew_erase+0xdc>)
 8004d2e:	f7fe fe97 	bl	8003a60 <console_str_send>
		goto ERASE_EXIT;
 8004d32:	e00c      	b.n	8004d4e <w25q20ew_erase+0xba>
	}
	
	// 
	ret = w25q20ew_polling_read_status(FLASH_STATUS_1_WEL, 0, W25Q20EW_TIMEOUT);
 8004d34:	220a      	movs	r2, #10
 8004d36:	2100      	movs	r1, #0
 8004d38:	2002      	movs	r0, #2
 8004d3a:	f7ff ff1b 	bl	8004b74 <w25q20ew_polling_read_status>
 8004d3e:	62f8      	str	r0, [r7, #44]	; 0x2c
	if (ret != E_OK) {
 8004d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d003      	beq.n	8004d4e <w25q20ew_erase+0xba>
		console_str_send("write enable wait 1 error\n");
 8004d46:	4808      	ldr	r0, [pc, #32]	; (8004d68 <w25q20ew_erase+0xd4>)
 8004d48:	f7fe fe8a 	bl	8003a60 <console_str_send>
		goto ERASE_EXIT;
 8004d4c:	bf00      	nop
	}
	
ERASE_EXIT:
	
	// 
	this->state = ST_IDLE;
 8004d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d50:	2202      	movs	r2, #2
 8004d52:	601a      	str	r2, [r3, #0]
	
	return ret;
 8004d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3730      	adds	r7, #48	; 0x30
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	20040438 	.word	0x20040438
 8004d64:	080083a0 	.word	0x080083a0
 8004d68:	080083b4 	.word	0x080083b4
 8004d6c:	080083d0 	.word	0x080083d0
 8004d70:	080083e0 	.word	0x080083e0

08004d74 <w25q20ew_read>:

// 
int32_t w25q20ew_read(uint32_t addr, uint8_t *data, uint8_t size)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b08f      	sub	sp, #60	; 0x3c
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	4613      	mov	r3, r2
 8004d80:	71fb      	strb	r3, [r7, #7]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004d82:	4b0e      	ldr	r3, [pc, #56]	; (8004dbc <w25q20ew_read+0x48>)
 8004d84:	637b      	str	r3, [r7, #52]	; 0x34
	OCTOSPI_COM_CFG cfg;
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d102      	bne.n	8004d92 <w25q20ew_read+0x1e>
		return -1;
 8004d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8004d90:	e00e      	b.n	8004db0 <w25q20ew_read+0x3c>
	}
	
	// 
	if (this->state != ST_IDLE) {
 8004d92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d002      	beq.n	8004da0 <w25q20ew_read+0x2c>
		return -1;
 8004d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d9e:	e007      	b.n	8004db0 <w25q20ew_read+0x3c>
	}
	// 
	this->state = ST_RUNNING;
 8004da0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004da2:	2203      	movs	r2, #3
 8004da4:	601a      	str	r2, [r3, #0]
	// 
	ret = w25q20ew_cmd_read_single(addr, data, size);
	
#else
	// 
	goto ACCESS_END;
 8004da6:	bf00      	nop
#endif
	
ACCESS_END:
	
	// 
	this->state = ST_IDLE;
 8004da8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004daa:	2202      	movs	r2, #2
 8004dac:	601a      	str	r2, [r3, #0]
	
	return ret;
 8004dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	373c      	adds	r7, #60	; 0x3c
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr
 8004dbc:	20040438 	.word	0x20040438

08004dc0 <w25q20ew_get_devise_id>:

// ID
// 2byte
int32_t w25q20ew_get_devise_id(uint8_t *id)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004dc8:	4b0b      	ldr	r3, [pc, #44]	; (8004df8 <w25q20ew_get_devise_id+0x38>)
 8004dca:	60fb      	str	r3, [r7, #12]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	d002      	beq.n	8004dda <w25q20ew_get_devise_id+0x1a>
		return -1;
 8004dd4:	f04f 33ff 	mov.w	r3, #4294967295
 8004dd8:	e00a      	b.n	8004df0 <w25q20ew_get_devise_id+0x30>
	}
	// 
	this->state = ST_RUNNING;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2203      	movs	r2, #3
 8004dde:	601a      	str	r2, [r3, #0]
	
	// 
	ret = w25q20ew_cmd_get_devise_id(id);
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f7ff fe9d 	bl	8004b20 <w25q20ew_cmd_get_devise_id>
 8004de6:	60b8      	str	r0, [r7, #8]
	
	// 
	this->state = ST_IDLE;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2202      	movs	r2, #2
 8004dec:	601a      	str	r2, [r3, #0]
	
	return ret;
 8004dee:	68bb      	ldr	r3, [r7, #8]
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3710      	adds	r7, #16
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	20040438 	.word	0x20040438

08004dfc <w25q20ew_get_sfdp>:

// SFDP
// 256byte
int32_t w25q20ew_get_sfdp(uint8_t *sfdp)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b084      	sub	sp, #16
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004e04:	4b0b      	ldr	r3, [pc, #44]	; (8004e34 <w25q20ew_get_sfdp+0x38>)
 8004e06:	60fb      	str	r3, [r7, #12]
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d002      	beq.n	8004e16 <w25q20ew_get_sfdp+0x1a>
		return -1;
 8004e10:	f04f 33ff 	mov.w	r3, #4294967295
 8004e14:	e00a      	b.n	8004e2c <w25q20ew_get_sfdp+0x30>
	}
	// 
	this->state = ST_RUNNING;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2203      	movs	r2, #3
 8004e1a:	601a      	str	r2, [r3, #0]
	
	// 
	ret = w25q20ew_cmd_get_sfdp(sfdp);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f7ff fe93 	bl	8004b48 <w25q20ew_cmd_get_sfdp>
 8004e22:	60b8      	str	r0, [r7, #8]
	
	// 
	this->state = ST_IDLE;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2202      	movs	r2, #2
 8004e28:	601a      	str	r2, [r3, #0]
	
	return ret;
 8004e2a:	68bb      	ldr	r3, [r7, #8]
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	20040438 	.word	0x20040438

08004e38 <w25q20ew_ctrl_cmd_get_device_id>:

// 
static void w25q20ew_ctrl_cmd_get_device_id(void)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b084      	sub	sp, #16
 8004e3c:	af00      	add	r7, sp, #0
	uint8_t id[2];
	uint32_t ret;
	uint32_t i;
	
	// 
	memset(id, 0, sizeof(id));
 8004e3e:	1d3b      	adds	r3, r7, #4
 8004e40:	2202      	movs	r2, #2
 8004e42:	2100      	movs	r1, #0
 8004e44:	4618      	mov	r0, r3
 8004e46:	f003 f98e 	bl	8008166 <memset>
	
	// ID
	ret = w25q20ew_get_devise_id(id);
 8004e4a:	1d3b      	adds	r3, r7, #4
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f7ff ffb7 	bl	8004dc0 <w25q20ew_get_devise_id>
 8004e52:	4603      	mov	r3, r0
 8004e54:	60bb      	str	r3, [r7, #8]
	if (ret != 0) {
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d002      	beq.n	8004e62 <w25q20ew_ctrl_cmd_get_device_id+0x2a>
		console_str_send("w25q20ew_get_devise_id error\n");
 8004e5c:	480e      	ldr	r0, [pc, #56]	; (8004e98 <w25q20ew_ctrl_cmd_get_device_id+0x60>)
 8004e5e:	f7fe fdff 	bl	8003a60 <console_str_send>
	}
	
	// 
	console_str_send("id\n");
 8004e62:	480e      	ldr	r0, [pc, #56]	; (8004e9c <w25q20ew_ctrl_cmd_get_device_id+0x64>)
 8004e64:	f7fe fdfc 	bl	8003a60 <console_str_send>
	for (i = 0; i < 2; i++) {
 8004e68:	2300      	movs	r3, #0
 8004e6a:	60fb      	str	r3, [r7, #12]
 8004e6c:	e00c      	b.n	8004e88 <w25q20ew_ctrl_cmd_get_device_id+0x50>
		console_val_send(id[i]);
 8004e6e:	1d3a      	adds	r2, r7, #4
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	4413      	add	r3, r2
 8004e74:	781b      	ldrb	r3, [r3, #0]
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7fe fe08 	bl	8003a8c <console_val_send>
		console_str_send("\n");
 8004e7c:	4808      	ldr	r0, [pc, #32]	; (8004ea0 <w25q20ew_ctrl_cmd_get_device_id+0x68>)
 8004e7e:	f7fe fdef 	bl	8003a60 <console_str_send>
	for (i = 0; i < 2; i++) {
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	3301      	adds	r3, #1
 8004e86:	60fb      	str	r3, [r7, #12]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d9ef      	bls.n	8004e6e <w25q20ew_ctrl_cmd_get_device_id+0x36>
	}
}
 8004e8e:	bf00      	nop
 8004e90:	3710      	adds	r7, #16
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	080083f8 	.word	0x080083f8
 8004e9c:	08008418 	.word	0x08008418
 8004ea0:	0800841c 	.word	0x0800841c

08004ea4 <w25q20ew_ctrl_cmd_get_sfdp>:

// 
static void w25q20ew_ctrl_cmd_get_sfdp(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b0c4      	sub	sp, #272	; 0x110
 8004ea8:	af00      	add	r7, sp, #0
	uint8_t sfdp[256];
	uint32_t ret;
	uint32_t i, j, k;
	
	// 
	memset(sfdp, 0, sizeof(sfdp));
 8004eaa:	463b      	mov	r3, r7
 8004eac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004eb0:	2100      	movs	r1, #0
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f003 f957 	bl	8008166 <memset>
	
	// SFDP
	ret = w25q20ew_get_sfdp(sfdp);
 8004eb8:	463b      	mov	r3, r7
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f7ff ff9e 	bl	8004dfc <w25q20ew_get_sfdp>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if (ret != 0) {
 8004ec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d002      	beq.n	8004ed4 <w25q20ew_ctrl_cmd_get_sfdp+0x30>
		console_str_send("w25q20ew_cmd_get_sfdp error\n");
 8004ece:	4829      	ldr	r0, [pc, #164]	; (8004f74 <w25q20ew_ctrl_cmd_get_sfdp+0xd0>)
 8004ed0:	f7fe fdc6 	bl	8003a60 <console_str_send>
	}
	
	// 
	console_str_send("==================== SFDP ============================\n");
 8004ed4:	4828      	ldr	r0, [pc, #160]	; (8004f78 <w25q20ew_ctrl_cmd_get_sfdp+0xd4>)
 8004ed6:	f7fe fdc3 	bl	8003a60 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 8004eda:	4828      	ldr	r0, [pc, #160]	; (8004f7c <w25q20ew_ctrl_cmd_get_sfdp+0xd8>)
 8004edc:	f7fe fdc0 	bl	8003a60 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 8004ee0:	4827      	ldr	r0, [pc, #156]	; (8004f80 <w25q20ew_ctrl_cmd_get_sfdp+0xdc>)
 8004ee2:	f7fe fdbd 	bl	8003a60 <console_str_send>
	for (i = 0; i < 16; i++) {
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8004eec:	e039      	b.n	8004f62 <w25q20ew_ctrl_cmd_get_sfdp+0xbe>
		for (j = 0; j < 16; j++) {
 8004eee:	2300      	movs	r3, #0
 8004ef0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8004ef4:	e029      	b.n	8004f4a <w25q20ew_ctrl_cmd_get_sfdp+0xa6>
			k = i*16+j;
 8004ef6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004efa:	011a      	lsls	r2, r3, #4
 8004efc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004f00:	4413      	add	r3, r2
 8004f02:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
			if (j == 0) {
 8004f06:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d10c      	bne.n	8004f28 <w25q20ew_ctrl_cmd_get_sfdp+0x84>
				// 
				console_str_send("0x");
 8004f0e:	481d      	ldr	r0, [pc, #116]	; (8004f84 <w25q20ew_ctrl_cmd_get_sfdp+0xe0>)
 8004f10:	f7fe fda6 	bl	8003a60 <console_str_send>
				console_val_send_hex(k, 2);
 8004f14:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	2102      	movs	r1, #2
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7fe fe2d 	bl	8003b7c <console_val_send_hex>
				console_str_send(" |");
 8004f22:	4819      	ldr	r0, [pc, #100]	; (8004f88 <w25q20ew_ctrl_cmd_get_sfdp+0xe4>)
 8004f24:	f7fe fd9c 	bl	8003a60 <console_str_send>
			}
			console_str_send(" ");
 8004f28:	4818      	ldr	r0, [pc, #96]	; (8004f8c <w25q20ew_ctrl_cmd_get_sfdp+0xe8>)
 8004f2a:	f7fe fd99 	bl	8003a60 <console_str_send>
			console_val_send_hex(sfdp[k], 2);
 8004f2e:	463a      	mov	r2, r7
 8004f30:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004f34:	4413      	add	r3, r2
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	2102      	movs	r1, #2
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f7fe fe1e 	bl	8003b7c <console_val_send_hex>
		for (j = 0; j < 16; j++) {
 8004f40:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004f44:	3301      	adds	r3, #1
 8004f46:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8004f4a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004f4e:	2b0f      	cmp	r3, #15
 8004f50:	d9d1      	bls.n	8004ef6 <w25q20ew_ctrl_cmd_get_sfdp+0x52>
		}
		console_str_send("\n");
 8004f52:	480f      	ldr	r0, [pc, #60]	; (8004f90 <w25q20ew_ctrl_cmd_get_sfdp+0xec>)
 8004f54:	f7fe fd84 	bl	8003a60 <console_str_send>
	for (i = 0; i < 16; i++) {
 8004f58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004f5c:	3301      	adds	r3, #1
 8004f5e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8004f62:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004f66:	2b0f      	cmp	r3, #15
 8004f68:	d9c1      	bls.n	8004eee <w25q20ew_ctrl_cmd_get_sfdp+0x4a>
	}
}
 8004f6a:	bf00      	nop
 8004f6c:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	08008420 	.word	0x08008420
 8004f78:	08008440 	.word	0x08008440
 8004f7c:	08008478 	.word	0x08008478
 8004f80:	080084b0 	.word	0x080084b0
 8004f84:	080084e8 	.word	0x080084e8
 8004f88:	080084ec 	.word	0x080084ec
 8004f8c:	080084f0 	.word	0x080084f0
 8004f90:	0800841c 	.word	0x0800841c

08004f94 <w25q20ew_ctrl_cmd_write_enable>:

// 
static void w25q20ew_ctrl_cmd_write_enable(void)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
	const OCTOSPI_COM_CFG *cmd_cfg;
	uint8_t status = 0;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	71fb      	strb	r3, [r7, #7]
	int32_t ret;
	
	// 
	console_str_send("write enable\n");
 8004f9e:	4809      	ldr	r0, [pc, #36]	; (8004fc4 <w25q20ew_ctrl_cmd_write_enable+0x30>)
 8004fa0:	f7fe fd5e 	bl	8003a60 <console_str_send>
	ret = w25q20ew_cmd_write_enable();
 8004fa4:	f7ff fd60 	bl	8004a68 <w25q20ew_cmd_write_enable>
 8004fa8:	6038      	str	r0, [r7, #0]
	if (ret != E_OK) {
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d004      	beq.n	8004fba <w25q20ew_ctrl_cmd_write_enable+0x26>
		console_str_send("write enable error\n");
 8004fb0:	4805      	ldr	r0, [pc, #20]	; (8004fc8 <w25q20ew_ctrl_cmd_write_enable+0x34>)
 8004fb2:	f7fe fd55 	bl	8003a60 <console_str_send>
		goto WRITE_ENABLE_EXIT;
 8004fb6:	bf00      	nop
	}
	
WRITE_ENABLE_EXIT:
	return;
 8004fb8:	bf00      	nop
 8004fba:	bf00      	nop
}
 8004fbc:	3708      	adds	r7, #8
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	080084f4 	.word	0x080084f4
 8004fc8:	080083a0 	.word	0x080083a0

08004fcc <w25q20ew_ctrl_cmd_write_disable>:

static void w25q20ew_ctrl_cmd_write_disable(void)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	console_str_send("write disable\n");
 8004fd2:	4809      	ldr	r0, [pc, #36]	; (8004ff8 <w25q20ew_ctrl_cmd_write_disable+0x2c>)
 8004fd4:	f7fe fd44 	bl	8003a60 <console_str_send>
	ret = w25q20ew_cmd_write_disable();
 8004fd8:	f7ff fd7a 	bl	8004ad0 <w25q20ew_cmd_write_disable>
 8004fdc:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d004      	beq.n	8004fee <w25q20ew_ctrl_cmd_write_disable+0x22>
		console_str_send("write disable error\n");
 8004fe4:	4805      	ldr	r0, [pc, #20]	; (8004ffc <w25q20ew_ctrl_cmd_write_disable+0x30>)
 8004fe6:	f7fe fd3b 	bl	8003a60 <console_str_send>
		goto WRITE_DISABLE_EXIT;
 8004fea:	bf00      	nop
	}
	
WRITE_DISABLE_EXIT:
	return;
 8004fec:	bf00      	nop
 8004fee:	bf00      	nop
}
 8004ff0:	3708      	adds	r7, #8
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	08008504 	.word	0x08008504
 8004ffc:	080083e0 	.word	0x080083e0

08005000 <w25q20ew_ctrl_cmd_read_status>:

static void w25q20ew_ctrl_cmd_read_status(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
	const OCTOSPI_COM_CFG *cmd_cfg;
	uint8_t status = 0;
 8005006:	2300      	movs	r3, #0
 8005008:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	
	// 
	ret = w25q20ew_cmd_read_status(&status);
 800500a:	1cfb      	adds	r3, r7, #3
 800500c:	4618      	mov	r0, r3
 800500e:	f7ff fd73 	bl	8004af8 <w25q20ew_cmd_read_status>
 8005012:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d003      	beq.n	8005022 <w25q20ew_ctrl_cmd_read_status+0x22>
		console_str_send("status read error\n");
 800501a:	4809      	ldr	r0, [pc, #36]	; (8005040 <w25q20ew_ctrl_cmd_read_status+0x40>)
 800501c:	f7fe fd20 	bl	8003a60 <console_str_send>
		goto READ_STATUS_EXIT;
 8005020:	e00a      	b.n	8005038 <w25q20ew_ctrl_cmd_read_status+0x38>
	}
	console_str_send("status:");
 8005022:	4808      	ldr	r0, [pc, #32]	; (8005044 <w25q20ew_ctrl_cmd_read_status+0x44>)
 8005024:	f7fe fd1c 	bl	8003a60 <console_str_send>
	console_val_send_hex(status, 2);
 8005028:	78fb      	ldrb	r3, [r7, #3]
 800502a:	2102      	movs	r1, #2
 800502c:	4618      	mov	r0, r3
 800502e:	f7fe fda5 	bl	8003b7c <console_val_send_hex>
	console_str_send("\n");
 8005032:	4805      	ldr	r0, [pc, #20]	; (8005048 <w25q20ew_ctrl_cmd_read_status+0x48>)
 8005034:	f7fe fd14 	bl	8003a60 <console_str_send>
	
READ_STATUS_EXIT:
	return;
 8005038:	bf00      	nop
}
 800503a:	3708      	adds	r7, #8
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}
 8005040:	08008514 	.word	0x08008514
 8005044:	08008528 	.word	0x08008528
 8005048:	0800841c 	.word	0x0800841c

0800504c <w25q20ew_ctrl_cmd_erace>:

static void w25q20ew_ctrl_cmd_erace(void)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	ret = w25q20ew_erase(0);
 8005052:	2000      	movs	r0, #0
 8005054:	f7ff fe1e 	bl	8004c94 <w25q20ew_erase>
 8005058:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d004      	beq.n	800506a <w25q20ew_ctrl_cmd_erace+0x1e>
		console_str_send("erace error\n");
 8005060:	4804      	ldr	r0, [pc, #16]	; (8005074 <w25q20ew_ctrl_cmd_erace+0x28>)
 8005062:	f7fe fcfd 	bl	8003a60 <console_str_send>
		goto ERACE_EXIT;
 8005066:	bf00      	nop
	}
	
ERACE_EXIT:
	return;
 8005068:	bf00      	nop
 800506a:	bf00      	nop
}
 800506c:	3708      	adds	r7, #8
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	080083d0 	.word	0x080083d0

08005078 <w25q20ew_ctrl_cmd_read>:

#define W25Q20EW_BUFF_SIZE	(4*1024)
static uint8_t w25q20ew_buff[W25Q20EW_BUFF_SIZE];
static void w25q20ew_ctrl_cmd_read(void)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
	int32_t ret;
	uint32_t i, j, k;
	
	// 
	memset(w25q20ew_buff, 0, sizeof(W25Q20EW_BUFF_SIZE));
 800507e:	2204      	movs	r2, #4
 8005080:	2100      	movs	r1, #0
 8005082:	4824      	ldr	r0, [pc, #144]	; (8005114 <w25q20ew_ctrl_cmd_read+0x9c>)
 8005084:	f003 f86f 	bl	8008166 <memset>
	
	// 
	ret = w25q20ew_read(0, w25q20ew_buff, W25Q20EW_BUFF_SIZE);
 8005088:	2200      	movs	r2, #0
 800508a:	4922      	ldr	r1, [pc, #136]	; (8005114 <w25q20ew_ctrl_cmd_read+0x9c>)
 800508c:	2000      	movs	r0, #0
 800508e:	f7ff fe71 	bl	8004d74 <w25q20ew_read>
 8005092:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d003      	beq.n	80050a2 <w25q20ew_ctrl_cmd_read+0x2a>
		console_str_send("read error\n");
 800509a:	481f      	ldr	r0, [pc, #124]	; (8005118 <w25q20ew_ctrl_cmd_read+0xa0>)
 800509c:	f7fe fce0 	bl	8003a60 <console_str_send>
		goto ERACE_EXIT;
 80050a0:	e033      	b.n	800510a <w25q20ew_ctrl_cmd_read+0x92>
	}
	
	// 
	console_str_send("==================== BUFF ============================\n");
 80050a2:	481e      	ldr	r0, [pc, #120]	; (800511c <w25q20ew_ctrl_cmd_read+0xa4>)
 80050a4:	f7fe fcdc 	bl	8003a60 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 80050a8:	481d      	ldr	r0, [pc, #116]	; (8005120 <w25q20ew_ctrl_cmd_read+0xa8>)
 80050aa:	f7fe fcd9 	bl	8003a60 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 80050ae:	481d      	ldr	r0, [pc, #116]	; (8005124 <w25q20ew_ctrl_cmd_read+0xac>)
 80050b0:	f7fe fcd6 	bl	8003a60 <console_str_send>
	for (i = 0; i < 16; i++) {
 80050b4:	2300      	movs	r3, #0
 80050b6:	60fb      	str	r3, [r7, #12]
 80050b8:	e024      	b.n	8005104 <w25q20ew_ctrl_cmd_read+0x8c>
		for (j = 0; j < 16; j++) {
 80050ba:	2300      	movs	r3, #0
 80050bc:	60bb      	str	r3, [r7, #8]
 80050be:	e018      	b.n	80050f2 <w25q20ew_ctrl_cmd_read+0x7a>
			k = i*16+j;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	011a      	lsls	r2, r3, #4
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	4413      	add	r3, r2
 80050c8:	603b      	str	r3, [r7, #0]
			if (j == 0) {
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d102      	bne.n	80050d6 <w25q20ew_ctrl_cmd_read+0x5e>
				// 
				//console_str_send("0x");
				//console_val_send_hex(k, 2);
				console_str_send(" |");
 80050d0:	4815      	ldr	r0, [pc, #84]	; (8005128 <w25q20ew_ctrl_cmd_read+0xb0>)
 80050d2:	f7fe fcc5 	bl	8003a60 <console_str_send>
			}
			console_str_send(" ");
 80050d6:	4815      	ldr	r0, [pc, #84]	; (800512c <w25q20ew_ctrl_cmd_read+0xb4>)
 80050d8:	f7fe fcc2 	bl	8003a60 <console_str_send>
			console_val_send_hex(w25q20ew_buff[k], 2);
 80050dc:	4a0d      	ldr	r2, [pc, #52]	; (8005114 <w25q20ew_ctrl_cmd_read+0x9c>)
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	4413      	add	r3, r2
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	2102      	movs	r1, #2
 80050e6:	4618      	mov	r0, r3
 80050e8:	f7fe fd48 	bl	8003b7c <console_val_send_hex>
		for (j = 0; j < 16; j++) {
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	3301      	adds	r3, #1
 80050f0:	60bb      	str	r3, [r7, #8]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	2b0f      	cmp	r3, #15
 80050f6:	d9e3      	bls.n	80050c0 <w25q20ew_ctrl_cmd_read+0x48>
		}
		console_str_send("\n");
 80050f8:	480d      	ldr	r0, [pc, #52]	; (8005130 <w25q20ew_ctrl_cmd_read+0xb8>)
 80050fa:	f7fe fcb1 	bl	8003a60 <console_str_send>
	for (i = 0; i < 16; i++) {
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	3301      	adds	r3, #1
 8005102:	60fb      	str	r3, [r7, #12]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2b0f      	cmp	r3, #15
 8005108:	d9d7      	bls.n	80050ba <w25q20ew_ctrl_cmd_read+0x42>
	}
	
ERACE_EXIT:
	return;
 800510a:	bf00      	nop
}
 800510c:	3710      	adds	r7, #16
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}
 8005112:	bf00      	nop
 8005114:	20040444 	.word	0x20040444
 8005118:	08008530 	.word	0x08008530
 800511c:	0800853c 	.word	0x0800853c
 8005120:	08008478 	.word	0x08008478
 8005124:	080084b0 	.word	0x080084b0
 8005128:	080084ec 	.word	0x080084ec
 800512c:	080084f0 	.word	0x080084f0
 8005130:	0800841c 	.word	0x0800841c

08005134 <w25q20ew_set_cmd>:

// 
void w25q20ew_set_cmd(void)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "w25q20ew get_device_id";
 800513a:	4b1e      	ldr	r3, [pc, #120]	; (80051b4 <w25q20ew_set_cmd+0x80>)
 800513c:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_get_device_id;
 800513e:	4b1e      	ldr	r3, [pc, #120]	; (80051b8 <w25q20ew_set_cmd+0x84>)
 8005140:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005142:	463b      	mov	r3, r7
 8005144:	4618      	mov	r0, r3
 8005146:	f7fe fda9 	bl	8003c9c <console_set_command>
	cmd.input = "w25q20ew get_sfdp";
 800514a:	4b1c      	ldr	r3, [pc, #112]	; (80051bc <w25q20ew_set_cmd+0x88>)
 800514c:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_get_sfdp;
 800514e:	4b1c      	ldr	r3, [pc, #112]	; (80051c0 <w25q20ew_set_cmd+0x8c>)
 8005150:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005152:	463b      	mov	r3, r7
 8005154:	4618      	mov	r0, r3
 8005156:	f7fe fda1 	bl	8003c9c <console_set_command>
	cmd.input = "w25q20ew write enable";
 800515a:	4b1a      	ldr	r3, [pc, #104]	; (80051c4 <w25q20ew_set_cmd+0x90>)
 800515c:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_write_enable;
 800515e:	4b1a      	ldr	r3, [pc, #104]	; (80051c8 <w25q20ew_set_cmd+0x94>)
 8005160:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005162:	463b      	mov	r3, r7
 8005164:	4618      	mov	r0, r3
 8005166:	f7fe fd99 	bl	8003c9c <console_set_command>
	cmd.input = "w25q20ew write disable";
 800516a:	4b18      	ldr	r3, [pc, #96]	; (80051cc <w25q20ew_set_cmd+0x98>)
 800516c:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_write_disable;
 800516e:	4b18      	ldr	r3, [pc, #96]	; (80051d0 <w25q20ew_set_cmd+0x9c>)
 8005170:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005172:	463b      	mov	r3, r7
 8005174:	4618      	mov	r0, r3
 8005176:	f7fe fd91 	bl	8003c9c <console_set_command>
	cmd.input = "w25q20ew read status";
 800517a:	4b16      	ldr	r3, [pc, #88]	; (80051d4 <w25q20ew_set_cmd+0xa0>)
 800517c:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_read_status;
 800517e:	4b16      	ldr	r3, [pc, #88]	; (80051d8 <w25q20ew_set_cmd+0xa4>)
 8005180:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005182:	463b      	mov	r3, r7
 8005184:	4618      	mov	r0, r3
 8005186:	f7fe fd89 	bl	8003c9c <console_set_command>
	cmd.input = "w25q20ew erace";
 800518a:	4b14      	ldr	r3, [pc, #80]	; (80051dc <w25q20ew_set_cmd+0xa8>)
 800518c:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_erace;
 800518e:	4b14      	ldr	r3, [pc, #80]	; (80051e0 <w25q20ew_set_cmd+0xac>)
 8005190:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005192:	463b      	mov	r3, r7
 8005194:	4618      	mov	r0, r3
 8005196:	f7fe fd81 	bl	8003c9c <console_set_command>
	cmd.input = "w25q20ew read";
 800519a:	4b12      	ldr	r3, [pc, #72]	; (80051e4 <w25q20ew_set_cmd+0xb0>)
 800519c:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_read;
 800519e:	4b12      	ldr	r3, [pc, #72]	; (80051e8 <w25q20ew_set_cmd+0xb4>)
 80051a0:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80051a2:	463b      	mov	r3, r7
 80051a4:	4618      	mov	r0, r3
 80051a6:	f7fe fd79 	bl	8003c9c <console_set_command>
}
 80051aa:	bf00      	nop
 80051ac:	3708      	adds	r7, #8
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	08008574 	.word	0x08008574
 80051b8:	08004e39 	.word	0x08004e39
 80051bc:	0800858c 	.word	0x0800858c
 80051c0:	08004ea5 	.word	0x08004ea5
 80051c4:	080085a0 	.word	0x080085a0
 80051c8:	08004f95 	.word	0x08004f95
 80051cc:	080085b8 	.word	0x080085b8
 80051d0:	08004fcd 	.word	0x08004fcd
 80051d4:	080085d0 	.word	0x080085d0
 80051d8:	08005001 	.word	0x08005001
 80051dc:	080085e8 	.word	0x080085e8
 80051e0:	0800504d 	.word	0x0800504d
 80051e4:	080085f8 	.word	0x080085f8
 80051e8:	08005079 	.word	0x08005079

080051ec <dma_common_handler>:
	39,		// DMA_RESOURCE_SAI2_B
};

// 
static void dma_common_handler(DMA_CH ch)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b086      	sub	sp, #24
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	4603      	mov	r3, r0
 80051f4:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
 80051f6:	4b25      	ldr	r3, [pc, #148]	; (800528c <dma_common_handler+0xa0>)
 80051f8:	617b      	str	r3, [r7, #20]
	DMA_CTL *this = get_myself(ch);
 80051fa:	79fa      	ldrb	r2, [r7, #7]
 80051fc:	4613      	mov	r3, r2
 80051fe:	005b      	lsls	r3, r3, #1
 8005200:	4413      	add	r3, r2
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	4a22      	ldr	r2, [pc, #136]	; (8005290 <dma_common_handler+0xa4>)
 8005206:	4413      	add	r3, r2
 8005208:	613b      	str	r3, [r7, #16]
	uint32_t err_bit_pos = ((ch * 4) + 3);
 800520a:	79fb      	ldrb	r3, [r7, #7]
 800520c:	009b      	lsls	r3, r3, #2
 800520e:	3303      	adds	r3, #3
 8005210:	60fb      	str	r3, [r7, #12]
	uint32_t comp_bit_pos = ((ch * 4) + 1);
 8005212:	79fb      	ldrb	r3, [r7, #7]
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	3301      	adds	r3, #1
 8005218:	60bb      	str	r3, [r7, #8]
	
	// 
	if (dma->isr & (1UL << err_bit_pos)) {
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	fa22 f303 	lsr.w	r3, r2, r3
 8005224:	f003 0301 	and.w	r3, r3, #1
 8005228:	2b00      	cmp	r3, #0
 800522a:	d011      	beq.n	8005250 <dma_common_handler+0x64>
		// 
		// (*)EN0
		dma->ifcr |= (1UL << ch);
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	685a      	ldr	r2, [r3, #4]
 8005230:	79fb      	ldrb	r3, [r7, #7]
 8005232:	2101      	movs	r1, #1
 8005234:	fa01 f303 	lsl.w	r3, r1, r3
 8005238:	431a      	orrs	r2, r3
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	605a      	str	r2, [r3, #4]
		// 
		this->callback(ch, -1, this->callback_vp);
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	693a      	ldr	r2, [r7, #16]
 8005244:	6892      	ldr	r2, [r2, #8]
 8005246:	79f8      	ldrb	r0, [r7, #7]
 8005248:	f04f 31ff 	mov.w	r1, #4294967295
 800524c:	4798      	blx	r3
		return;
 800524e:	e01a      	b.n	8005286 <dma_common_handler+0x9a>
	}
	
	// 
	if (dma->isr & (1UL << comp_bit_pos)) {
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	fa22 f303 	lsr.w	r3, r2, r3
 800525a:	f003 0301 	and.w	r3, r3, #1
 800525e:	2b00      	cmp	r3, #0
 8005260:	d010      	beq.n	8005284 <dma_common_handler+0x98>
		// 
		dma->ifcr |= (1UL << ch);
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	685a      	ldr	r2, [r3, #4]
 8005266:	79fb      	ldrb	r3, [r7, #7]
 8005268:	2101      	movs	r1, #1
 800526a:	fa01 f303 	lsl.w	r3, r1, r3
 800526e:	431a      	orrs	r2, r3
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	605a      	str	r2, [r3, #4]
		// 
		this->callback(ch, 0, this->callback_vp);
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	693a      	ldr	r2, [r7, #16]
 800527a:	6892      	ldr	r2, [r2, #8]
 800527c:	79f8      	ldrb	r0, [r7, #7]
 800527e:	2100      	movs	r1, #0
 8005280:	4798      	blx	r3
	}
	
	return;
 8005282:	bf00      	nop
 8005284:	bf00      	nop
}
 8005286:	3718      	adds	r7, #24
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	40020000 	.word	0x40020000
 8005290:	20041444 	.word	0x20041444

08005294 <dma1_handler>:

/*  */
void dma1_handler(void){
 8005294:	b580      	push	{r7, lr}
 8005296:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH1);
 8005298:	2000      	movs	r0, #0
 800529a:	f7ff ffa7 	bl	80051ec <dma_common_handler>
}
 800529e:	bf00      	nop
 80052a0:	bd80      	pop	{r7, pc}

080052a2 <dma2_handler>:

void dma2_handler(void){
 80052a2:	b580      	push	{r7, lr}
 80052a4:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH2);
 80052a6:	2001      	movs	r0, #1
 80052a8:	f7ff ffa0 	bl	80051ec <dma_common_handler>
}
 80052ac:	bf00      	nop
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <dma3_handler>:

void dma3_handler(void){
 80052b0:	b580      	push	{r7, lr}
 80052b2:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH3);
 80052b4:	2002      	movs	r0, #2
 80052b6:	f7ff ff99 	bl	80051ec <dma_common_handler>
}
 80052ba:	bf00      	nop
 80052bc:	bd80      	pop	{r7, pc}

080052be <dma4_handler>:

void dma4_handler(void){
 80052be:	b580      	push	{r7, lr}
 80052c0:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH4);
 80052c2:	2003      	movs	r0, #3
 80052c4:	f7ff ff92 	bl	80051ec <dma_common_handler>
}
 80052c8:	bf00      	nop
 80052ca:	bd80      	pop	{r7, pc}

080052cc <dma5_handler>:

void dma5_handler(void){
 80052cc:	b580      	push	{r7, lr}
 80052ce:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH5);
 80052d0:	2004      	movs	r0, #4
 80052d2:	f7ff ff8b 	bl	80051ec <dma_common_handler>
}
 80052d6:	bf00      	nop
 80052d8:	bd80      	pop	{r7, pc}

080052da <dma6_handler>:

void dma6_handler(void){
 80052da:	b580      	push	{r7, lr}
 80052dc:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH6);
 80052de:	2005      	movs	r0, #5
 80052e0:	f7ff ff84 	bl	80051ec <dma_common_handler>
}
 80052e4:	bf00      	nop
 80052e6:	bd80      	pop	{r7, pc}

080052e8 <dma7_handler>:

void dma7_handler(void){
 80052e8:	b580      	push	{r7, lr}
 80052ea:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH7);
 80052ec:	2006      	movs	r0, #6
 80052ee:	f7ff ff7d 	bl	80051ec <dma_common_handler>
}
 80052f2:	bf00      	nop
 80052f4:	bd80      	pop	{r7, pc}
	...

080052f8 <dma_init>:

// 
// DMA
void dma_init(void)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
	uint32_t ch;
	DMA_CTL *this;
	
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
 80052fe:	2300      	movs	r3, #0
 8005300:	607b      	str	r3, [r7, #4]
 8005302:	e028      	b.n	8005356 <dma_init+0x5e>
		// 
		this = get_myself(ch);
 8005304:	687a      	ldr	r2, [r7, #4]
 8005306:	4613      	mov	r3, r2
 8005308:	005b      	lsls	r3, r3, #1
 800530a:	4413      	add	r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	4a15      	ldr	r2, [pc, #84]	; (8005364 <dma_init+0x6c>)
 8005310:	4413      	add	r3, r2
 8005312:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(DMA_CTL));
 8005314:	220c      	movs	r2, #12
 8005316:	2100      	movs	r1, #0
 8005318:	6838      	ldr	r0, [r7, #0]
 800531a:	f002 ff24 	bl	8008166 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 800531e:	4912      	ldr	r1, [pc, #72]	; (8005368 <dma_init+0x70>)
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	4613      	mov	r3, r2
 8005324:	005b      	lsls	r3, r3, #1
 8005326:	4413      	add	r3, r2
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	440b      	add	r3, r1
 800532c:	3308      	adds	r3, #8
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	b218      	sxth	r0, r3
 8005332:	490d      	ldr	r1, [pc, #52]	; (8005368 <dma_init+0x70>)
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	4613      	mov	r3, r2
 8005338:	005b      	lsls	r3, r3, #1
 800533a:	4413      	add	r3, r2
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	440b      	add	r3, r1
 8005340:	3304      	adds	r3, #4
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4619      	mov	r1, r3
 8005346:	f002 fda0 	bl	8007e8a <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	2201      	movs	r2, #1
 800534e:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	3301      	adds	r3, #1
 8005354:	607b      	str	r3, [r7, #4]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2b06      	cmp	r3, #6
 800535a:	d9d3      	bls.n	8005304 <dma_init+0xc>
	}
	
	return;
 800535c:	bf00      	nop
}
 800535e:	3708      	adds	r7, #8
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}
 8005364:	20041444 	.word	0x20041444
 8005368:	08008b6c 	.word	0x08008b6c

0800536c <I2C1_EV_IRQHandler>:
	while(1) {} ;
}

// 
static void I2C1_EV_IRQHandler(void)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b082      	sub	sp, #8
 8005370:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 8005372:	4b07      	ldr	r3, [pc, #28]	; (8005390 <I2C1_EV_IRQHandler+0x24>)
 8005374:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	3304      	adds	r3, #4
 800537a:	2b00      	cmp	r3, #0
 800537c:	d004      	beq.n	8005388 <I2C1_EV_IRQHandler+0x1c>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	3304      	adds	r3, #4
 8005382:	4618      	mov	r0, r3
 8005384:	f7fb fa34 	bl	80007f0 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8005388:	bf00      	nop
 800538a:	3708      	adds	r7, #8
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	20041498 	.word	0x20041498

08005394 <I2C1_ER_IRQHandler>:

static void I2C1_ER_IRQHandler(void)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 800539a:	4b07      	ldr	r3, [pc, #28]	; (80053b8 <I2C1_ER_IRQHandler+0x24>)
 800539c:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	3304      	adds	r3, #4
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d004      	beq.n	80053b0 <I2C1_ER_IRQHandler+0x1c>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	3304      	adds	r3, #4
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7fb fa3a 	bl	8000824 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 80053b0:	bf00      	nop
 80053b2:	3708      	adds	r7, #8
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}
 80053b8:	20041498 	.word	0x20041498

080053bc <I2C2_EV_IRQHandler>:

static void I2C2_EV_IRQHandler(void)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b082      	sub	sp, #8
 80053c0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 80053c2:	4b07      	ldr	r3, [pc, #28]	; (80053e0 <I2C2_EV_IRQHandler+0x24>)
 80053c4:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	3304      	adds	r3, #4
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d004      	beq.n	80053d8 <I2C2_EV_IRQHandler+0x1c>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	3304      	adds	r3, #4
 80053d2:	4618      	mov	r0, r3
 80053d4:	f7fb fa0c 	bl	80007f0 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 80053d8:	bf00      	nop
 80053da:	3708      	adds	r7, #8
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	2004152c 	.word	0x2004152c

080053e4 <I2C2_ER_IRQHandler>:

static void I2C2_ER_IRQHandler(void)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b082      	sub	sp, #8
 80053e8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 80053ea:	4b07      	ldr	r3, [pc, #28]	; (8005408 <I2C2_ER_IRQHandler+0x24>)
 80053ec:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	3304      	adds	r3, #4
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d004      	beq.n	8005400 <I2C2_ER_IRQHandler+0x1c>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	3304      	adds	r3, #4
 80053fa:	4618      	mov	r0, r3
 80053fc:	f7fb fa12 	bl	8000824 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8005400:	bf00      	nop
 8005402:	3708      	adds	r7, #8
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}
 8005408:	2004152c 	.word	0x2004152c

0800540c <i2c_wrapper_init>:
}

// 
// I2C
void i2c_wrapper_init(void)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b082      	sub	sp, #8
 8005410:	af00      	add	r7, sp, #0
	I2C_CTL *this;
	uint32_t ch;
	
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8005412:	2300      	movs	r3, #0
 8005414:	607b      	str	r3, [r7, #4]
 8005416:	e03d      	b.n	8005494 <i2c_wrapper_init+0x88>
		// 
		this = get_myself(ch);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2294      	movs	r2, #148	; 0x94
 800541c:	fb02 f303 	mul.w	r3, r2, r3
 8005420:	4a20      	ldr	r2, [pc, #128]	; (80054a4 <i2c_wrapper_init+0x98>)
 8005422:	4413      	add	r3, r2
 8005424:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(I2C_CTL));
 8005426:	2294      	movs	r2, #148	; 0x94
 8005428:	2100      	movs	r1, #0
 800542a:	6838      	ldr	r0, [r7, #0]
 800542c:	f002 fe9b 	bl	8008166 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8005430:	491d      	ldr	r1, [pc, #116]	; (80054a8 <i2c_wrapper_init+0x9c>)
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	4613      	mov	r3, r2
 8005436:	00db      	lsls	r3, r3, #3
 8005438:	1a9b      	subs	r3, r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	440b      	add	r3, r1
 800543e:	330c      	adds	r3, #12
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	b218      	sxth	r0, r3
 8005444:	4918      	ldr	r1, [pc, #96]	; (80054a8 <i2c_wrapper_init+0x9c>)
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	4613      	mov	r3, r2
 800544a:	00db      	lsls	r3, r3, #3
 800544c:	1a9b      	subs	r3, r3, r2
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	440b      	add	r3, r1
 8005452:	3308      	adds	r3, #8
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4619      	mov	r1, r3
 8005458:	f002 fd17 	bl	8007e8a <kz_setintr>
		kz_setintr(get_err_vec_no(ch), get_err_handler(ch));
 800545c:	4912      	ldr	r1, [pc, #72]	; (80054a8 <i2c_wrapper_init+0x9c>)
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	4613      	mov	r3, r2
 8005462:	00db      	lsls	r3, r3, #3
 8005464:	1a9b      	subs	r3, r3, r2
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	440b      	add	r3, r1
 800546a:	3318      	adds	r3, #24
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	b218      	sxth	r0, r3
 8005470:	490d      	ldr	r1, [pc, #52]	; (80054a8 <i2c_wrapper_init+0x9c>)
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	4613      	mov	r3, r2
 8005476:	00db      	lsls	r3, r3, #3
 8005478:	1a9b      	subs	r3, r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	440b      	add	r3, r1
 800547e:	3314      	adds	r3, #20
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4619      	mov	r1, r3
 8005484:	f002 fd01 	bl	8007e8a <kz_setintr>
		// 
		this->state = ST_INITIALIZED;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	2201      	movs	r2, #1
 800548c:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	3301      	adds	r3, #1
 8005492:	607b      	str	r3, [r7, #4]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2b01      	cmp	r3, #1
 8005498:	d9be      	bls.n	8005418 <i2c_wrapper_init+0xc>
	}
}
 800549a:	bf00      	nop
 800549c:	3708      	adds	r7, #8
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	20041498 	.word	0x20041498
 80054a8:	08008bc0 	.word	0x08008bc0

080054ac <opctspi_common_handler>:
static OCTSPI_CTL octspi_ctl[OCTOSPI_CH_MAX];
#define get_myself(n) (&octspi_ctl[(n)])

// 
void opctspi_common_handler(uint32_t ch)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b083      	sub	sp, #12
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
	// 
}
 80054b4:	bf00      	nop
 80054b6:	370c      	adds	r7, #12
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <opctspi1_handler>:

//  CH1
static void opctspi1_handler(void) {
 80054c0:	b580      	push	{r7, lr}
 80054c2:	af00      	add	r7, sp, #0
	opctspi_common_handler(OCTOSPI_CH_1);
 80054c4:	2000      	movs	r0, #0
 80054c6:	f7ff fff1 	bl	80054ac <opctspi_common_handler>
}
 80054ca:	bf00      	nop
 80054cc:	bd80      	pop	{r7, pc}

080054ce <opctspi2_handler>:

//  CH2
static void opctspi2_handler(void) {
 80054ce:	b580      	push	{r7, lr}
 80054d0:	af00      	add	r7, sp, #0
	opctspi_common_handler(OCTOSPI_CH_2);
 80054d2:	2001      	movs	r0, #1
 80054d4:	f7ff ffea 	bl	80054ac <opctspi_common_handler>
}
 80054d8:	bf00      	nop
 80054da:	bd80      	pop	{r7, pc}

080054dc <get_expornent>:

// 
static uint8_t get_expornent(uint32_t value)
{
 80054dc:	b480      	push	{r7}
 80054de:	b087      	sub	sp, #28
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint32_t base = 1;
 80054e4:	2301      	movs	r3, #1
 80054e6:	613b      	str	r3, [r7, #16]
	uint8_t expornent = 0;
 80054e8:	2300      	movs	r3, #0
 80054ea:	73fb      	strb	r3, [r7, #15]
	
	/* 256 */
	for (i = 1; i < 256; i++) {
 80054ec:	2301      	movs	r3, #1
 80054ee:	75fb      	strb	r3, [r7, #23]
		base = base * 2;
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	005b      	lsls	r3, r3, #1
 80054f4:	613b      	str	r3, [r7, #16]
		if (base >= value) {
 80054f6:	693a      	ldr	r2, [r7, #16]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d302      	bcc.n	8005504 <get_expornent+0x28>
			expornent = i;
 80054fe:	7dfb      	ldrb	r3, [r7, #23]
 8005500:	73fb      	strb	r3, [r7, #15]
			break;
 8005502:	e003      	b.n	800550c <get_expornent+0x30>
	for (i = 1; i < 256; i++) {
 8005504:	7dfb      	ldrb	r3, [r7, #23]
 8005506:	3301      	adds	r3, #1
 8005508:	75fb      	strb	r3, [r7, #23]
		base = base * 2;
 800550a:	e7f1      	b.n	80054f0 <get_expornent+0x14>
		}
	}
	
	return expornent;
 800550c:	7bfb      	ldrb	r3, [r7, #15]
}
 800550e:	4618      	mov	r0, r3
 8005510:	371c      	adds	r7, #28
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
	...

0800551c <set_clk>:

// 
static void set_clk(OCTOSPI_CH ch, uint32_t clk)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b086      	sub	sp, #24
 8005520:	af00      	add	r7, sp, #0
 8005522:	4603      	mov	r3, r0
 8005524:	6039      	str	r1, [r7, #0]
 8005526:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspi *octspi_base_addr = get_reg(ch);
 8005528:	79fa      	ldrb	r2, [r7, #7]
 800552a:	4913      	ldr	r1, [pc, #76]	; (8005578 <set_clk+0x5c>)
 800552c:	4613      	mov	r3, r2
 800552e:	005b      	lsls	r3, r3, #1
 8005530:	4413      	add	r3, r2
 8005532:	00db      	lsls	r3, r3, #3
 8005534:	440b      	add	r3, r1
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	613b      	str	r3, [r7, #16]
	uint32_t octospi_clk;
	uint32_t prescale;
	
	// OCTOSPI
	octospi_clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 800553a:	79fa      	ldrb	r2, [r7, #7]
 800553c:	490e      	ldr	r1, [pc, #56]	; (8005578 <set_clk+0x5c>)
 800553e:	4613      	mov	r3, r2
 8005540:	005b      	lsls	r3, r3, #1
 8005542:	4413      	add	r3, r2
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	440b      	add	r3, r1
 8005548:	3314      	adds	r3, #20
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4618      	mov	r0, r3
 800554e:	f7fd f88b 	bl	8002668 <HAL_RCCEx_GetPeriphCLKFreq>
 8005552:	60f8      	str	r0, [r7, #12]
	// 
	prescale = octospi_clk/clk;
 8005554:	68fa      	ldr	r2, [r7, #12]
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	fbb2 f3f3 	udiv	r3, r2, r3
 800555c:	617b      	str	r3, [r7, #20]
	if (prescale == 0) {
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d101      	bne.n	8005568 <set_clk+0x4c>
		prescale = 1;
 8005564:	2301      	movs	r3, #1
 8005566:	617b      	str	r3, [r7, #20]
	}
	// 
	octspi_base_addr->dcr2 = DCR2_PRESCALER(prescale);
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	b2da      	uxtb	r2, r3
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	60da      	str	r2, [r3, #12]
}
 8005570:	bf00      	nop
 8005572:	3718      	adds	r7, #24
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}
 8005578:	08008bf8 	.word	0x08008bf8

0800557c <pin_config>:

// 
static void pin_config(OCTOSPI_CH ch, OCTOSPI_OPEN *par)
{
 800557c:	b480      	push	{r7}
 800557e:	b087      	sub	sp, #28
 8005580:	af00      	add	r7, sp, #0
 8005582:	4603      	mov	r3, r0
 8005584:	6039      	str	r1, [r7, #0]
 8005586:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspim *octspim_base_addr = (volatile struct stm32l4_octspim*)OCTSPIM_BASE_ADDR;
 8005588:	4b0d      	ldr	r3, [pc, #52]	; (80055c0 <pin_config+0x44>)
 800558a:	617b      	str	r3, [r7, #20]
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
		(uint32_t)(&(octspim_base_addr->p1cr)),
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	3304      	adds	r3, #4
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
 8005590:	60bb      	str	r3, [r7, #8]
		(uint32_t)(&(octspim_base_addr->p2cr)),
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	3308      	adds	r3, #8
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
 8005596:	60fb      	str	r3, [r7, #12]
	// OCTOSPIM
	// 
	//octspim_base_addr->cr =
	
	// pcr
	pcr_reg = (uint32_t*)pcr_tbl[ch];
 8005598:	79fb      	ldrb	r3, [r7, #7]
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	f107 0218 	add.w	r2, r7, #24
 80055a0:	4413      	add	r3, r2
 80055a2:	f853 3c10 	ldr.w	r3, [r3, #-16]
 80055a6:	613b      	str	r3, [r7, #16]
	
	// 
	*pcr_reg |= (PCR_IOHEN | PCR_IOLEN | PCR_NCSEN | PCR_CLKEN);
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f043 3201 	orr.w	r2, r3, #16843009	; 0x1010101
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	601a      	str	r2, [r3, #0]
}
 80055b4:	bf00      	nop
 80055b6:	371c      	adds	r7, #28
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr
 80055c0:	50061c00 	.word	0x50061c00

080055c4 <wait_status>:

// 
static int32_t wait_status(OCTOSPI_CH ch, uint32_t flag, uint32_t timeout)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b087      	sub	sp, #28
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	4603      	mov	r3, r0
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	607a      	str	r2, [r7, #4]
 80055d0:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_octspi *octspi_base_addr;
	
	// 
	octspi_base_addr = get_reg(ch);
 80055d2:	7bfa      	ldrb	r2, [r7, #15]
 80055d4:	490e      	ldr	r1, [pc, #56]	; (8005610 <wait_status+0x4c>)
 80055d6:	4613      	mov	r3, r2
 80055d8:	005b      	lsls	r3, r3, #1
 80055da:	4413      	add	r3, r2
 80055dc:	00db      	lsls	r3, r3, #3
 80055de:	440b      	add	r3, r1
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	617b      	str	r3, [r7, #20]
	
	while((octspi_base_addr->sr & flag) == 0) {
 80055e4:	e007      	b.n	80055f6 <wait_status+0x32>
		// 
		if (timeout-- == 0) {
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	1e5a      	subs	r2, r3, #1
 80055ea:	607a      	str	r2, [r7, #4]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d102      	bne.n	80055f6 <wait_status+0x32>
			return E_TMOUT;
 80055f0:	f06f 0301 	mvn.w	r3, #1
 80055f4:	e006      	b.n	8005604 <wait_status+0x40>
	while((octspi_base_addr->sr & flag) == 0) {
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	6a1a      	ldr	r2, [r3, #32]
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	4013      	ands	r3, r2
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d0f1      	beq.n	80055e6 <wait_status+0x22>
		}
	}
	
	return E_OK;
 8005602:	2300      	movs	r3, #0
}
 8005604:	4618      	mov	r0, r3
 8005606:	371c      	adds	r7, #28
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr
 8005610:	08008bf8 	.word	0x08008bf8

08005614 <octospi_init>:

// 
void octospi_init(void)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
	OCTSPI_CTL *this;
	uint8_t ch;
	
	for (ch = 0; ch < OCTOSPI_CH_MAX; ch++) {
 800561a:	2300      	movs	r3, #0
 800561c:	71fb      	strb	r3, [r7, #7]
 800561e:	e025      	b.n	800566c <octospi_init+0x58>
		// 
		this = get_myself(ch);
 8005620:	79fb      	ldrb	r3, [r7, #7]
 8005622:	011b      	lsls	r3, r3, #4
 8005624:	4a15      	ldr	r2, [pc, #84]	; (800567c <octospi_init+0x68>)
 8005626:	4413      	add	r3, r2
 8005628:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(OCTSPI_CTL));
 800562a:	2210      	movs	r2, #16
 800562c:	2100      	movs	r1, #0
 800562e:	6838      	ldr	r0, [r7, #0]
 8005630:	f002 fd99 	bl	8008166 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8005634:	79fa      	ldrb	r2, [r7, #7]
 8005636:	4912      	ldr	r1, [pc, #72]	; (8005680 <octospi_init+0x6c>)
 8005638:	4613      	mov	r3, r2
 800563a:	005b      	lsls	r3, r3, #1
 800563c:	4413      	add	r3, r2
 800563e:	00db      	lsls	r3, r3, #3
 8005640:	440b      	add	r3, r1
 8005642:	330c      	adds	r3, #12
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	b218      	sxth	r0, r3
 8005648:	79fa      	ldrb	r2, [r7, #7]
 800564a:	490d      	ldr	r1, [pc, #52]	; (8005680 <octospi_init+0x6c>)
 800564c:	4613      	mov	r3, r2
 800564e:	005b      	lsls	r3, r3, #1
 8005650:	4413      	add	r3, r2
 8005652:	00db      	lsls	r3, r3, #3
 8005654:	440b      	add	r3, r1
 8005656:	3308      	adds	r3, #8
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4619      	mov	r1, r3
 800565c:	f002 fc15 	bl	8007e8a <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	2201      	movs	r2, #1
 8005664:	605a      	str	r2, [r3, #4]
	for (ch = 0; ch < OCTOSPI_CH_MAX; ch++) {
 8005666:	79fb      	ldrb	r3, [r7, #7]
 8005668:	3301      	adds	r3, #1
 800566a:	71fb      	strb	r3, [r7, #7]
 800566c:	79fb      	ldrb	r3, [r7, #7]
 800566e:	2b01      	cmp	r3, #1
 8005670:	d9d6      	bls.n	8005620 <octospi_init+0xc>
	}
}
 8005672:	bf00      	nop
 8005674:	3708      	adds	r7, #8
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	200415c0 	.word	0x200415c0
 8005680:	08008bf8 	.word	0x08008bf8

08005684 <octospi_open>:

// 
int32_t octospi_open(OCTOSPI_CH ch, OCTOSPI_OPEN *par)
{
 8005684:	b590      	push	{r4, r7, lr}
 8005686:	b085      	sub	sp, #20
 8005688:	af00      	add	r7, sp, #0
 800568a:	4603      	mov	r3, r0
 800568c:	6039      	str	r1, [r7, #0]
 800568e:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 8005690:	79fb      	ldrb	r3, [r7, #7]
 8005692:	2b01      	cmp	r3, #1
 8005694:	d902      	bls.n	800569c <octospi_open+0x18>
		return E_PAR;
 8005696:	f04f 33ff 	mov.w	r3, #4294967295
 800569a:	e096      	b.n	80057ca <octospi_open+0x146>
	}
	
	// 
	if (par->mem_type >= OCTOSPI_MEM_MAX) {
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	799b      	ldrb	r3, [r3, #6]
 80056a0:	2b05      	cmp	r3, #5
 80056a2:	d902      	bls.n	80056aa <octospi_open+0x26>
		return E_PAR;
 80056a4:	f04f 33ff 	mov.w	r3, #4294967295
 80056a8:	e08f      	b.n	80057ca <octospi_open+0x146>
	}
	
	//  (*) OCTO
	if (par->interface >= OCTOSPI_IF_OCTO) {
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	795b      	ldrb	r3, [r3, #5]
 80056ae:	2b03      	cmp	r3, #3
 80056b0:	d902      	bls.n	80056b8 <octospi_open+0x34>
		return E_PAR;
 80056b2:	f04f 33ff 	mov.w	r3, #4294967295
 80056b6:	e088      	b.n	80057ca <octospi_open+0x146>
	}
	
	// 
	this = get_myself(ch);
 80056b8:	79fb      	ldrb	r3, [r7, #7]
 80056ba:	011b      	lsls	r3, r3, #4
 80056bc:	4a45      	ldr	r2, [pc, #276]	; (80057d4 <octospi_open+0x150>)
 80056be:	4413      	add	r3, r2
 80056c0:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_INTIALIZED) {
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d002      	beq.n	80056d0 <octospi_open+0x4c>
		return E_PAR;
 80056ca:	f04f 33ff 	mov.w	r3, #4294967295
 80056ce:	e07c      	b.n	80057ca <octospi_open+0x146>
	}
	
	// 
	octspi_base_addr = get_reg(ch);
 80056d0:	79fa      	ldrb	r2, [r7, #7]
 80056d2:	4941      	ldr	r1, [pc, #260]	; (80057d8 <octospi_open+0x154>)
 80056d4:	4613      	mov	r3, r2
 80056d6:	005b      	lsls	r3, r3, #1
 80056d8:	4413      	add	r3, r2
 80056da:	00db      	lsls	r3, r3, #3
 80056dc:	440b      	add	r3, r1
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	60bb      	str	r3, [r7, #8]
		7. OCTOSPI_WIR
		8. OCTOSPI_WABRalternate
	*/
	
	// DCR1
	octspi_base_addr->dcr1 = DCR1_MTYP(par->mem_type) | DCR1_DEVSIZE(get_expornent(par->size) - 1) | (par->clk_mode & DCR1_CKMODE);
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	799b      	ldrb	r3, [r3, #6]
 80056e6:	061b      	lsls	r3, r3, #24
 80056e8:	f003 64e0 	and.w	r4, r3, #117440512	; 0x7000000
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	4618      	mov	r0, r3
 80056f2:	f7ff fef3 	bl	80054dc <get_expornent>
 80056f6:	4603      	mov	r3, r0
 80056f8:	3b01      	subs	r3, #1
 80056fa:	041b      	lsls	r3, r3, #16
 80056fc:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8005700:	4323      	orrs	r3, r4
 8005702:	461a      	mov	r2, r3
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	7bdb      	ldrb	r3, [r3, #15]
 8005708:	f003 0301 	and.w	r3, r3, #1
 800570c:	431a      	orrs	r2, r3
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	609a      	str	r2, [r3, #8]
	// CR
	// FTHRESFIFO
	//octspi_base_addr->cr |= CR_FTHRES(FIFO_SIZE/2);
	// 1FTF
	// 
	if (par->dual_mode != FALSE) {
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	7b1b      	ldrb	r3, [r3, #12]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d005      	beq.n	8005726 <octospi_open+0xa2>
		octspi_base_addr->cr |= CR_DMM;
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	601a      	str	r2, [r3, #0]
	}
	
	// 
	// DCR2
	set_clk(ch, par->clk);
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	79fb      	ldrb	r3, [r7, #7]
 800572c:	4611      	mov	r1, r2
 800572e:	4618      	mov	r0, r3
 8005730:	f7ff fef4 	bl	800551c <set_clk>
	
	// DQSSSIO
	if (par->dqs_used != FALSE) {
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	7b5b      	ldrb	r3, [r3, #13]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d007      	beq.n	800574c <octospi_open+0xc8>
		octspi_base_addr->ccr |= CCR_SIOO;
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8005742:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	if (par->ssio_used != FALSE) {
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	7c1b      	ldrb	r3, [r3, #16]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d007      	beq.n	8005764 <octospi_open+0xe0>
		octspi_base_addr->ccr |= CCR_DQSE;
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800575a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	
	// 
	pin_config(ch, par);
 8005764:	79fb      	ldrb	r3, [r7, #7]
 8005766:	6839      	ldr	r1, [r7, #0]
 8005768:	4618      	mov	r0, r3
 800576a:	f7ff ff07 	bl	800557c <pin_config>
	
	// OCTOSPI
	octspi_base_addr->cr |= CR_EN;
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f043 0201 	orr.w	r2, r3, #1
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	601a      	str	r2, [r3, #0]
	
    // 
	HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 800577a:	79fa      	ldrb	r2, [r7, #7]
 800577c:	4916      	ldr	r1, [pc, #88]	; (80057d8 <octospi_open+0x154>)
 800577e:	4613      	mov	r3, r2
 8005780:	005b      	lsls	r3, r3, #1
 8005782:	4413      	add	r3, r2
 8005784:	00db      	lsls	r3, r3, #3
 8005786:	440b      	add	r3, r1
 8005788:	3304      	adds	r3, #4
 800578a:	f993 0000 	ldrsb.w	r0, [r3]
 800578e:	79fa      	ldrb	r2, [r7, #7]
 8005790:	4911      	ldr	r1, [pc, #68]	; (80057d8 <octospi_open+0x154>)
 8005792:	4613      	mov	r3, r2
 8005794:	005b      	lsls	r3, r3, #1
 8005796:	4413      	add	r3, r2
 8005798:	00db      	lsls	r3, r3, #3
 800579a:	440b      	add	r3, r1
 800579c:	3310      	adds	r3, #16
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2200      	movs	r2, #0
 80057a2:	4619      	mov	r1, r3
 80057a4:	f7fa fdcb 	bl	800033e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_ire_type(ch));
 80057a8:	79fa      	ldrb	r2, [r7, #7]
 80057aa:	490b      	ldr	r1, [pc, #44]	; (80057d8 <octospi_open+0x154>)
 80057ac:	4613      	mov	r3, r2
 80057ae:	005b      	lsls	r3, r3, #1
 80057b0:	4413      	add	r3, r2
 80057b2:	00db      	lsls	r3, r3, #3
 80057b4:	440b      	add	r3, r1
 80057b6:	3304      	adds	r3, #4
 80057b8:	f993 3000 	ldrsb.w	r3, [r3]
 80057bc:	4618      	mov	r0, r3
 80057be:	f7fa fdda 	bl	8000376 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2202      	movs	r2, #2
 80057c6:	605a      	str	r2, [r3, #4]
	
	return E_OK;
 80057c8:	2300      	movs	r3, #0
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3714      	adds	r7, #20
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd90      	pop	{r4, r7, pc}
 80057d2:	bf00      	nop
 80057d4:	200415c0 	.word	0x200415c0
 80057d8:	08008bf8 	.word	0x08008bf8

080057dc <octospi_proc>:
	return E_OK;
}

// 
static int32_t octospi_proc(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint32_t mode, uint8_t *data, uint32_t size)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b088      	sub	sp, #32
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	60b9      	str	r1, [r7, #8]
 80057e4:	607a      	str	r2, [r7, #4]
 80057e6:	603b      	str	r3, [r7, #0]
 80057e8:	4603      	mov	r3, r0
 80057ea:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	uint32_t tmp_ccr = 0UL;
 80057ec:	2300      	movs	r3, #0
 80057ee:	61fb      	str	r3, [r7, #28]
	
	// 
	this = get_myself(ch);
 80057f0:	7bfb      	ldrb	r3, [r7, #15]
 80057f2:	011b      	lsls	r3, r3, #4
 80057f4:	4a7d      	ldr	r2, [pc, #500]	; (80059ec <octospi_proc+0x210>)
 80057f6:	4413      	add	r3, r2
 80057f8:	61bb      	str	r3, [r7, #24]
		8. Read/write the data from/to the FIFO through OCTOSPI_DR (if no DMA usage).
		If neither the address register (OCTOSPI_AR) nor the data register (OCTOSPI_DR) need
	*/
	
	// 
	octspi_base_addr = get_reg(ch);
 80057fa:	7bfa      	ldrb	r2, [r7, #15]
 80057fc:	497c      	ldr	r1, [pc, #496]	; (80059f0 <octospi_proc+0x214>)
 80057fe:	4613      	mov	r3, r2
 8005800:	005b      	lsls	r3, r3, #1
 8005802:	4413      	add	r3, r2
 8005804:	00db      	lsls	r3, r3, #3
 8005806:	440b      	add	r3, r1
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	617b      	str	r3, [r7, #20]
	
	// 
	octspi_base_addr->cr &= 0xCFFFFFFF;
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	601a      	str	r2, [r3, #0]
	// 
	octspi_base_addr->cr |= CR_FMODE(mode);
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	071b      	lsls	r3, r3, #28
 8005820:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005824:	431a      	orrs	r2, r3
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	601a      	str	r2, [r3, #0]
	
	// 
	if ((mode == FMODE_INDIRECT_WRITE)||(mode == FMODE_INDIRECT_READ)) {
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d003      	beq.n	8005838 <octospi_proc+0x5c>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2b01      	cmp	r3, #1
 8005834:	f040 80d4 	bne.w	80059e0 <octospi_proc+0x204>
		// 
		octspi_base_addr->tcr = 0x00000000;
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	2200      	movs	r2, #0
 800583c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		octspi_base_addr->ccr = 0x00000000;
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	2200      	movs	r2, #0
 8005844:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		
		// 
		octspi_base_addr->tcr |= cfg->dummy_cycle;
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	431a      	orrs	r2, r3
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		
		// 
		// 
		if (size > 0) {
 800585a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800585c:	2b00      	cmp	r3, #0
 800585e:	d00b      	beq.n	8005878 <octospi_proc+0x9c>
			// 
			octspi_base_addr->dlr = size - 1;
 8005860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005862:	1e5a      	subs	r2, r3, #1
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	641a      	str	r2, [r3, #64]	; 0x40
			tmp_ccr |= CCR_DMODE(cfg->data_if);
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	7d1b      	ldrb	r3, [r3, #20]
 800586c:	061b      	lsls	r3, r3, #24
 800586e:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8005872:	69fa      	ldr	r2, [r7, #28]
 8005874:	4313      	orrs	r3, r2
 8005876:	61fb      	str	r3, [r7, #28]
		}
		// 
		if (cfg->alternate_all_size > 0) {
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d013      	beq.n	80058a8 <octospi_proc+0xcc>
			octspi_base_addr->abr = cfg->alternate_all_size;
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	699a      	ldr	r2, [r3, #24]
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
			tmp_ccr |= CCR_ABSIZE(cfg->alternate_size) | CCR_ABMODE(cfg->alternate_if);
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	7d5b      	ldrb	r3, [r3, #21]
 800588e:	051b      	lsls	r3, r3, #20
 8005890:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	7d9b      	ldrb	r3, [r3, #22]
 8005898:	041b      	lsls	r3, r3, #16
 800589a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800589e:	4313      	orrs	r3, r2
 80058a0:	461a      	mov	r2, r3
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	61fb      	str	r3, [r7, #28]
		}
		// 
		if ((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) {
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	7b5b      	ldrb	r3, [r3, #13]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d012      	beq.n	80058d6 <octospi_proc+0xfa>
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	7b5b      	ldrb	r3, [r3, #13]
 80058b4:	2b05      	cmp	r3, #5
 80058b6:	d00e      	beq.n	80058d6 <octospi_proc+0xfa>
			tmp_ccr |= CCR_ADSIZE(cfg->addr_size) | CCR_ADMODE(cfg->addr_if);
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	7b1b      	ldrb	r3, [r3, #12]
 80058bc:	031b      	lsls	r3, r3, #12
 80058be:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	7b5b      	ldrb	r3, [r3, #13]
 80058c6:	021b      	lsls	r3, r3, #8
 80058c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80058cc:	4313      	orrs	r3, r2
 80058ce:	461a      	mov	r2, r3
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	61fb      	str	r3, [r7, #28]
		}
		
		// 
		tmp_ccr |= CCR_ISIZE(cfg->inst_size) | CCR_IMODE(cfg->inst_if);
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	791b      	ldrb	r3, [r3, #4]
 80058da:	011b      	lsls	r3, r3, #4
 80058dc:	f003 0230 	and.w	r2, r3, #48	; 0x30
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	795b      	ldrb	r3, [r3, #5]
 80058e4:	f003 0307 	and.w	r3, r3, #7
 80058e8:	4313      	orrs	r3, r2
 80058ea:	461a      	mov	r2, r3
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	61fb      	str	r3, [r7, #28]
		
		// CCR
		octspi_base_addr->ccr = tmp_ccr;
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	69fa      	ldr	r2, [r7, #28]
 80058f6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		
		// 
		octspi_base_addr->ir = cfg->inst;
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
		
		// 
		// (*) 
		if (((cfg->addr_if == OCTOSPI_IF_NONE) || (cfg->addr_if == OCTOSPI_IF_MAX)) && (size == 0)) {
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	7b5b      	ldrb	r3, [r3, #13]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d003      	beq.n	8005914 <octospi_proc+0x138>
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	7b5b      	ldrb	r3, [r3, #13]
 8005910:	2b05      	cmp	r3, #5
 8005912:	d102      	bne.n	800591a <octospi_proc+0x13e>
 8005914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005916:	2b00      	cmp	r3, #0
 8005918:	d062      	beq.n	80059e0 <octospi_proc+0x204>
			;
		// 
		} else {
			// 
			if ((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) {
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	7b5b      	ldrb	r3, [r3, #13]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d007      	beq.n	8005932 <octospi_proc+0x156>
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	7b5b      	ldrb	r3, [r3, #13]
 8005926:	2b05      	cmp	r3, #5
 8005928:	d003      	beq.n	8005932 <octospi_proc+0x156>
				// 
				octspi_base_addr->ar = cfg->addr;
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	689a      	ldr	r2, [r3, #8]
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	649a      	str	r2, [r3, #72]	; 0x48
			}
			// 
			if (size > 0) {
 8005932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005934:	2b00      	cmp	r3, #0
 8005936:	d053      	beq.n	80059e0 <octospi_proc+0x204>
				// 
				this->data = data;
 8005938:	69bb      	ldr	r3, [r7, #24]
 800593a:	683a      	ldr	r2, [r7, #0]
 800593c:	609a      	str	r2, [r3, #8]
				// 
				this->data_size = size;
 800593e:	69bb      	ldr	r3, [r7, #24]
 8005940:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005942:	60da      	str	r2, [r3, #12]
				
				// 
				while (this->data_size-- > 0) {
 8005944:	e023      	b.n	800598e <octospi_proc+0x1b2>
					// FIFO/
					if (wait_status(ch, SR_FTF, TIMEOUT) != E_OK) {
 8005946:	7bfb      	ldrb	r3, [r7, #15]
 8005948:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800594c:	2104      	movs	r1, #4
 800594e:	4618      	mov	r0, r3
 8005950:	f7ff fe38 	bl	80055c4 <wait_status>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d002      	beq.n	8005960 <octospi_proc+0x184>
						return E_TMOUT;
 800595a:	f06f 0301 	mvn.w	r3, #1
 800595e:	e040      	b.n	80059e2 <octospi_proc+0x206>
					}
					// 
					if (mode == FMODE_INDIRECT_WRITE) {
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d109      	bne.n	800597a <octospi_proc+0x19e>
						// 
						octspi_base_addr->dr.byte[0] = *(this->data++);
 8005966:	69bb      	ldr	r3, [r7, #24]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	1c59      	adds	r1, r3, #1
 800596c:	69ba      	ldr	r2, [r7, #24]
 800596e:	6091      	str	r1, [r2, #8]
 8005970:	781a      	ldrb	r2, [r3, #0]
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8005978:	e009      	b.n	800598e <octospi_proc+0x1b2>
						
					// 
					} else {
						// 
						*(this->data++) = octspi_base_addr->dr.byte[0];
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	1c59      	adds	r1, r3, #1
 8005980:	69ba      	ldr	r2, [r7, #24]
 8005982:	6091      	str	r1, [r2, #8]
 8005984:	697a      	ldr	r2, [r7, #20]
 8005986:	f892 2050 	ldrb.w	r2, [r2, #80]	; 0x50
 800598a:	b2d2      	uxtb	r2, r2
 800598c:	701a      	strb	r2, [r3, #0]
				while (this->data_size-- > 0) {
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	1e59      	subs	r1, r3, #1
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	60d1      	str	r1, [r2, #12]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d1d4      	bne.n	8005946 <octospi_proc+0x16a>
						
					}
				}
				
				// 
				if (wait_status(ch, SR_TCF, TIMEOUT) != 0) {
 800599c:	7bfb      	ldrb	r3, [r7, #15]
 800599e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80059a2:	2102      	movs	r1, #2
 80059a4:	4618      	mov	r0, r3
 80059a6:	f7ff fe0d 	bl	80055c4 <wait_status>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d002      	beq.n	80059b6 <octospi_proc+0x1da>
					return E_TMOUT;
 80059b0:	f06f 0301 	mvn.w	r3, #1
 80059b4:	e015      	b.n	80059e2 <octospi_proc+0x206>
				}
				// 
				octspi_base_addr->sr |= FCR_CTCF;
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	6a1b      	ldr	r3, [r3, #32]
 80059ba:	f043 0202 	orr.w	r2, r3, #2
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	621a      	str	r2, [r3, #32]
				
				// 
				if ((octspi_base_addr->sr & SR_TEF) != 0) {
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	6a1b      	ldr	r3, [r3, #32]
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d008      	beq.n	80059e0 <octospi_proc+0x204>
					// 
					octspi_base_addr->sr |= FCR_CTEF;
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	6a1b      	ldr	r3, [r3, #32]
 80059d2:	f043 0201 	orr.w	r2, r3, #1
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	621a      	str	r2, [r3, #32]
					return E_STS;
 80059da:	f06f 0302 	mvn.w	r3, #2
 80059de:	e000      	b.n	80059e2 <octospi_proc+0x206>
	}
	
	// 
	//octspi_base_addr->cr |= (CR_TCIE | CR_TEIE);
	
	return E_OK;
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3720      	adds	r7, #32
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	200415c0 	.word	0x200415c0
 80059f0:	08008bf8 	.word	0x08008bf8

080059f4 <octospi_send>:

int32_t octospi_send(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint8_t *data, uint32_t size)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b088      	sub	sp, #32
 80059f8:	af02      	add	r7, sp, #8
 80059fa:	60b9      	str	r1, [r7, #8]
 80059fc:	607a      	str	r2, [r7, #4]
 80059fe:	603b      	str	r3, [r7, #0]
 8005a00:	4603      	mov	r3, r0
 8005a02:	73fb      	strb	r3, [r7, #15]
	OCTSPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 8005a04:	7bfb      	ldrb	r3, [r7, #15]
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d902      	bls.n	8005a10 <octospi_send+0x1c>
		return -1;
 8005a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a0e:	e01b      	b.n	8005a48 <octospi_send+0x54>
	}
	
	// 
	this = get_myself(ch);
 8005a10:	7bfb      	ldrb	r3, [r7, #15]
 8005a12:	011b      	lsls	r3, r3, #4
 8005a14:	4a0e      	ldr	r2, [pc, #56]	; (8005a50 <octospi_send+0x5c>)
 8005a16:	4413      	add	r3, r2
 8005a18:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->status != ST_OPENED) {
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	2b02      	cmp	r3, #2
 8005a20:	d002      	beq.n	8005a28 <octospi_send+0x34>
		return E_PAR;
 8005a22:	f04f 33ff 	mov.w	r3, #4294967295
 8005a26:	e00f      	b.n	8005a48 <octospi_send+0x54>
	}
	
	// 
	this->status = ST_RUN;
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	2203      	movs	r2, #3
 8005a2c:	605a      	str	r2, [r3, #4]
	
	// 
	ret = octospi_proc(ch, cfg, FMODE_INDIRECT_WRITE, data, size);
 8005a2e:	7bf8      	ldrb	r0, [r7, #15]
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	9300      	str	r3, [sp, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	68b9      	ldr	r1, [r7, #8]
 8005a3a:	f7ff fecf 	bl	80057dc <octospi_proc>
 8005a3e:	6138      	str	r0, [r7, #16]
	
	// 
	this->status = ST_OPENED;
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	2202      	movs	r2, #2
 8005a44:	605a      	str	r2, [r3, #4]
	
	return ret;
 8005a46:	693b      	ldr	r3, [r7, #16]
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3718      	adds	r7, #24
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	200415c0 	.word	0x200415c0

08005a54 <octospi_recv>:

int32_t octospi_recv(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint8_t *data, uint32_t size)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b088      	sub	sp, #32
 8005a58:	af02      	add	r7, sp, #8
 8005a5a:	60b9      	str	r1, [r7, #8]
 8005a5c:	607a      	str	r2, [r7, #4]
 8005a5e:	603b      	str	r3, [r7, #0]
 8005a60:	4603      	mov	r3, r0
 8005a62:	73fb      	strb	r3, [r7, #15]
	OCTSPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 8005a64:	7bfb      	ldrb	r3, [r7, #15]
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d902      	bls.n	8005a70 <octospi_recv+0x1c>
		return -1;
 8005a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a6e:	e01b      	b.n	8005aa8 <octospi_recv+0x54>
	}
	
	// 
	this = get_myself(ch);
 8005a70:	7bfb      	ldrb	r3, [r7, #15]
 8005a72:	011b      	lsls	r3, r3, #4
 8005a74:	4a0e      	ldr	r2, [pc, #56]	; (8005ab0 <octospi_recv+0x5c>)
 8005a76:	4413      	add	r3, r2
 8005a78:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->status != ST_OPENED) {
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d002      	beq.n	8005a88 <octospi_recv+0x34>
		return -1;
 8005a82:	f04f 33ff 	mov.w	r3, #4294967295
 8005a86:	e00f      	b.n	8005aa8 <octospi_recv+0x54>
	}
	
	// 
	this->status = ST_RUN;
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	2203      	movs	r2, #3
 8005a8c:	605a      	str	r2, [r3, #4]
	
	// 
	ret = octospi_proc(ch, cfg, FMODE_INDIRECT_READ, data, size);
 8005a8e:	7bf8      	ldrb	r0, [r7, #15]
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	9300      	str	r3, [sp, #0]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	68b9      	ldr	r1, [r7, #8]
 8005a9a:	f7ff fe9f 	bl	80057dc <octospi_proc>
 8005a9e:	6138      	str	r0, [r7, #16]
	
	// 
	this->status = ST_OPENED;
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	2202      	movs	r2, #2
 8005aa4:	605a      	str	r2, [r3, #4]
	
	return ret;
 8005aa6:	693b      	ldr	r3, [r7, #16]
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3718      	adds	r7, #24
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}
 8005ab0:	200415c0 	.word	0x200415c0

08005ab4 <sai_common_handler>:
	}
}

// 
static void sai_common_handler(SAI_CH ch)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b088      	sub	sp, #32
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	4603      	mov	r3, r0
 8005abc:	71fb      	strb	r3, [r7, #7]
	SAI_TX_INFO *tx_info;
	RING_BUF *buf_info;
	uint8_t i;
	
	// 
	sai_base_addr = get_reg(ch);
 8005abe:	79fa      	ldrb	r2, [r7, #7]
 8005ac0:	493a      	ldr	r1, [pc, #232]	; (8005bac <sai_common_handler+0xf8>)
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	4413      	add	r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	440b      	add	r3, r1
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	61bb      	str	r3, [r7, #24]
	
	// /
	sai_base_addr->aclrfr |= ACLRFR_COVRUDR;
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	69db      	ldr	r3, [r3, #28]
 8005ad4:	f043 0201 	orr.w	r2, r3, #1
 8005ad8:	69bb      	ldr	r3, [r7, #24]
 8005ada:	61da      	str	r2, [r3, #28]
	
	// FIQ
	if ((sai_base_addr->aim & AIM_FRQIE) && (sai_base_addr->asr & ASR_FREQ)) {
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	695b      	ldr	r3, [r3, #20]
 8005ae0:	f003 0308 	and.w	r3, r3, #8
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d05d      	beq.n	8005ba4 <sai_common_handler+0xf0>
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	699b      	ldr	r3, [r3, #24]
 8005aec:	f003 0308 	and.w	r3, r3, #8
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d057      	beq.n	8005ba4 <sai_common_handler+0xf0>
		// 
		this = get_myself(ch);
 8005af4:	79fa      	ldrb	r2, [r7, #7]
 8005af6:	4613      	mov	r3, r2
 8005af8:	02db      	lsls	r3, r3, #11
 8005afa:	4413      	add	r3, r2
 8005afc:	015b      	lsls	r3, r3, #5
 8005afe:	4a2c      	ldr	r2, [pc, #176]	; (8005bb0 <sai_common_handler+0xfc>)
 8005b00:	4413      	add	r3, r2
 8005b02:	617b      	str	r3, [r7, #20]
		tx_info = &(this->tx_info);
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	3304      	adds	r3, #4
 8005b08:	613b      	str	r3, [r7, #16]
		buf_info = &(tx_info->s_buf);
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	3304      	adds	r3, #4
 8005b0e:	60fb      	str	r3, [r7, #12]
		// FIFO
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8005b10:	2300      	movs	r3, #0
 8005b12:	77fb      	strb	r3, [r7, #31]
 8005b14:	e041      	b.n	8005b9a <sai_common_handler+0xe6>
			// 
			if (buf_info->w_idx != buf_info->r_idx) {
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8005b1c:	3304      	adds	r3, #4
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d014      	beq.n	8005b56 <sai_common_handler+0xa2>
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005b3a:	69bb      	ldr	r3, [r7, #24]
 8005b3c:	621a      	str	r2, [r3, #32]
				// 
				buf_info->r_idx = (buf_info->r_idx + 1U) & (SAI_BUF_SIZE - 1U);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	3301      	adds	r3, #1
 8005b48:	f3c3 020c 	ubfx	r2, r3, #0, #13
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8005b52:	601a      	str	r2, [r3, #0]
 8005b54:	e01e      	b.n	8005b94 <sai_common_handler+0xe0>
			// 
			} else {
				// 
				sai_base_addr->aim &= ~AIM_FRQIE;
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	695b      	ldr	r3, [r3, #20]
 8005b5a:	f023 0208 	bic.w	r2, r3, #8
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	615a      	str	r2, [r3, #20]
				// 
				if (tx_info->callback) {
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8005b68:	3314      	adds	r3, #20
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d00c      	beq.n	8005b8a <sai_common_handler+0xd6>
					tx_info->callback(ch, tx_info->callback_vp);
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8005b76:	3314      	adds	r3, #20
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8005b80:	3318      	adds	r3, #24
 8005b82:	6819      	ldr	r1, [r3, #0]
 8005b84:	79fb      	ldrb	r3, [r7, #7]
 8005b86:	4618      	mov	r0, r3
 8005b88:	4790      	blx	r2
				}
				// 
				this->status = ST_OPENED;
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	2202      	movs	r2, #2
 8005b8e:	705a      	strb	r2, [r3, #1]
				break;
 8005b90:	bf00      	nop
			}
		}
	}
}
 8005b92:	e007      	b.n	8005ba4 <sai_common_handler+0xf0>
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8005b94:	7ffb      	ldrb	r3, [r7, #31]
 8005b96:	3301      	adds	r3, #1
 8005b98:	77fb      	strb	r3, [r7, #31]
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	789b      	ldrb	r3, [r3, #2]
 8005b9e:	7ffa      	ldrb	r2, [r7, #31]
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d3b8      	bcc.n	8005b16 <sai_common_handler+0x62>
}
 8005ba4:	bf00      	nop
 8005ba6:	3720      	adds	r7, #32
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	08008c28 	.word	0x08008c28
 8005bb0:	200415e0 	.word	0x200415e0

08005bb4 <sai1_handler>:

// 
void sai1_handler(void){
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	af00      	add	r7, sp, #0
	sai_common_handler(SAI_CH1);
 8005bb8:	2000      	movs	r0, #0
 8005bba:	f7ff ff7b 	bl	8005ab4 <sai_common_handler>
}
 8005bbe:	bf00      	nop
 8005bc0:	bd80      	pop	{r7, pc}
	...

08005bc4 <sai_init>:
}

// 
// SAI
void sai_init(void)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
	uint32_t ch;
	SAI_CTL *this;
	
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 8005bca:	2300      	movs	r3, #0
 8005bcc:	607b      	str	r3, [r7, #4]
 8005bce:	e02c      	b.n	8005c2a <sai_init+0x66>
		// 
		this = get_myself(ch);
 8005bd0:	687a      	ldr	r2, [r7, #4]
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	02db      	lsls	r3, r3, #11
 8005bd6:	4413      	add	r3, r2
 8005bd8:	015b      	lsls	r3, r3, #5
 8005bda:	4a17      	ldr	r2, [pc, #92]	; (8005c38 <sai_init+0x74>)
 8005bdc:	4413      	add	r3, r2
 8005bde:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(SAI_CTL));
 8005be0:	4a16      	ldr	r2, [pc, #88]	; (8005c3c <sai_init+0x78>)
 8005be2:	2100      	movs	r1, #0
 8005be4:	6838      	ldr	r0, [r7, #0]
 8005be6:	f002 fabe 	bl	8008166 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8005bea:	4915      	ldr	r1, [pc, #84]	; (8005c40 <sai_init+0x7c>)
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	4613      	mov	r3, r2
 8005bf0:	009b      	lsls	r3, r3, #2
 8005bf2:	4413      	add	r3, r2
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	440b      	add	r3, r1
 8005bf8:	330c      	adds	r3, #12
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	b218      	sxth	r0, r3
 8005bfe:	4910      	ldr	r1, [pc, #64]	; (8005c40 <sai_init+0x7c>)
 8005c00:	687a      	ldr	r2, [r7, #4]
 8005c02:	4613      	mov	r3, r2
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	4413      	add	r3, r2
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	440b      	add	r3, r1
 8005c0c:	3308      	adds	r3, #8
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4619      	mov	r1, r3
 8005c12:	f002 f93a 	bl	8007e8a <kz_setintr>
		// 
		this->ch = ch;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	b2da      	uxtb	r2, r3
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	701a      	strb	r2, [r3, #0]
		// 
		this->status = ST_INTIALIZED;
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	2201      	movs	r2, #1
 8005c22:	705a      	strb	r2, [r3, #1]
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	3301      	adds	r3, #1
 8005c28:	607b      	str	r3, [r7, #4]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d0cf      	beq.n	8005bd0 <sai_init+0xc>
	}
	
	return;
 8005c30:	bf00      	nop
}
 8005c32:	3708      	adds	r7, #8
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	200415e0 	.word	0x200415e0
 8005c3c:	00010020 	.word	0x00010020
 8005c40:	08008c28 	.word	0x08008c28

08005c44 <spi_common_handler>:
#define get_clk_no(ch)		(spi_cfg[ch].clk)				// 
#define get_mbx_id(ch)		(spi_cfg[ch].msg_id)			// ID

// 
static void spi_common_handler(DMA_CH ch)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b086      	sub	sp, #24
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	71fb      	strb	r3, [r7, #7]
	SPI_CTL *this = get_myself(ch);
 8005c4e:	79fa      	ldrb	r2, [r7, #7]
 8005c50:	4613      	mov	r3, r2
 8005c52:	005b      	lsls	r3, r3, #1
 8005c54:	4413      	add	r3, r2
 8005c56:	00db      	lsls	r3, r3, #3
 8005c58:	4a4b      	ldr	r2, [pc, #300]	; (8005d88 <spi_common_handler+0x144>)
 8005c5a:	4413      	add	r3, r2
 8005c5c:	617b      	str	r3, [r7, #20]
	volatile struct stm32l4_spi *spi_base_addr = get_reg(ch);
 8005c5e:	79fa      	ldrb	r2, [r7, #7]
 8005c60:	494a      	ldr	r1, [pc, #296]	; (8005d8c <spi_common_handler+0x148>)
 8005c62:	4613      	mov	r3, r2
 8005c64:	00db      	lsls	r3, r3, #3
 8005c66:	1a9b      	subs	r3, r3, r2
 8005c68:	009b      	lsls	r3, r3, #2
 8005c6a:	440b      	add	r3, r1
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	613b      	str	r3, [r7, #16]
	uint8_t dummy_data;
	int32_t *ret;
	
	// 
	if (spi_base_addr->sr & (SR_FRE | SR_OVR | SR_MODF)) {
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	f403 73b0 	and.w	r3, r3, #352	; 0x160
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d014      	beq.n	8005ca6 <spi_common_handler+0x62>
		// 
		spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE);
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	605a      	str	r2, [r3, #4]
		// 
		ret = kx_kmalloc(sizeof(int32_t));
 8005c88:	2004      	movs	r0, #4
 8005c8a:	f002 f935 	bl	8007ef8 <kx_kmalloc>
 8005c8e:	60f8      	str	r0, [r7, #12]
		*ret = E_OBJ;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f06f 0203 	mvn.w	r2, #3
 8005c96:	601a      	str	r2, [r3, #0]
		kx_send(this->msg_id, sizeof(int32_t), ret);
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	7d1b      	ldrb	r3, [r3, #20]
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	2104      	movs	r1, #4
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f002 f93a 	bl	8007f1a <kx_send>
		
	}
	
	// 
	if (((spi_base_addr->cr2 & CR2_TXEIE) != 0) && (spi_base_addr->sr & SR_TXE) != 0) {
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d01d      	beq.n	8005cee <spi_common_handler+0xaa>
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	f003 0302 	and.w	r3, r3, #2
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d017      	beq.n	8005cee <spi_common_handler+0xaa>
		// 
		if (this->snd_sz != 0) {
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d00d      	beq.n	8005ce2 <spi_common_handler+0x9e>
			// 
			spi_base_addr->dr[0] = *(this->p_snd_data++);
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	1c59      	adds	r1, r3, #1
 8005ccc:	697a      	ldr	r2, [r7, #20]
 8005cce:	6051      	str	r1, [r2, #4]
 8005cd0:	781a      	ldrb	r2, [r3, #0]
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	739a      	strb	r2, [r3, #14]
			this->snd_sz--;
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	1e5a      	subs	r2, r3, #1
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	609a      	str	r2, [r3, #8]
 8005ce0:	e005      	b.n	8005cee <spi_common_handler+0xaa>
			
		// 
		} else {
			// 
			spi_base_addr->cr2 &= ~CR2_TXEIE;
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	605a      	str	r2, [r3, #4]
		}
	}
	// 
	if (((spi_base_addr->cr2 & CR2_RXNEIE) != 0) && (spi_base_addr->sr & SR_RXNE) != 0) {
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d025      	beq.n	8005d46 <spi_common_handler+0x102>
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f003 0301 	and.w	r3, r3, #1
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d01f      	beq.n	8005d46 <spi_common_handler+0x102>
		// 
		// 
		if (this->rcv_sz != 0) {
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	691b      	ldr	r3, [r3, #16]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d015      	beq.n	8005d3a <spi_common_handler+0xf6>
			// 
			dummy_data = *((uint8_t*)(spi_base_addr->dr[0]));
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	7b9b      	ldrb	r3, [r3, #14]
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	781b      	ldrb	r3, [r3, #0]
 8005d16:	72fb      	strb	r3, [r7, #11]
			if (this->p_rcv_data != NULL) {
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d006      	beq.n	8005d2e <spi_common_handler+0xea>
				*(this->p_rcv_data++) = dummy_data;
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	1c59      	adds	r1, r3, #1
 8005d26:	697a      	ldr	r2, [r7, #20]
 8005d28:	60d1      	str	r1, [r2, #12]
 8005d2a:	7afa      	ldrb	r2, [r7, #11]
 8005d2c:	701a      	strb	r2, [r3, #0]
			}
			this->rcv_sz--;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	1e5a      	subs	r2, r3, #1
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	611a      	str	r2, [r3, #16]
 8005d38:	e005      	b.n	8005d46 <spi_common_handler+0x102>
			
		// 
		} else {
			// 
			spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE);
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	605a      	str	r2, [r3, #4]
			
		}
	}
	// /
	if ((this->snd_sz == 0) && (this->rcv_sz == 0)) {
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d117      	bne.n	8005d7e <spi_common_handler+0x13a>
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	691b      	ldr	r3, [r3, #16]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d113      	bne.n	8005d7e <spi_common_handler+0x13a>
		// 
		spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE);
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	605a      	str	r2, [r3, #4]
		// 
		ret = kx_kmalloc(sizeof(int32_t));
 8005d62:	2004      	movs	r0, #4
 8005d64:	f002 f8c8 	bl	8007ef8 <kx_kmalloc>
 8005d68:	60f8      	str	r0, [r7, #12]
		*ret = E_OK;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	601a      	str	r2, [r3, #0]
		kx_send(this->msg_id, sizeof(int32_t), ret);
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	7d1b      	ldrb	r3, [r3, #20]
 8005d74:	68fa      	ldr	r2, [r7, #12]
 8005d76:	2104      	movs	r1, #4
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f002 f8ce 	bl	8007f1a <kx_send>
		
	}
}
 8005d7e:	bf00      	nop
 8005d80:	3718      	adds	r7, #24
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
 8005d86:	bf00      	nop
 8005d88:	20051600 	.word	0x20051600
 8005d8c:	08008c3c 	.word	0x08008c3c

08005d90 <spi1_handler>:

/*  */
void spi1_handler(void){
 8005d90:	b580      	push	{r7, lr}
 8005d92:	af00      	add	r7, sp, #0
	spi_common_handler(SPI_CH1);
 8005d94:	2000      	movs	r0, #0
 8005d96:	f7ff ff55 	bl	8005c44 <spi_common_handler>
}
 8005d9a:	bf00      	nop
 8005d9c:	bd80      	pop	{r7, pc}

08005d9e <spi2_handler>:

void spi2_handler(void){
 8005d9e:	b580      	push	{r7, lr}
 8005da0:	af00      	add	r7, sp, #0
	spi_common_handler(SPI_CH2);
 8005da2:	2001      	movs	r0, #1
 8005da4:	f7ff ff4e 	bl	8005c44 <spi_common_handler>
}
 8005da8:	bf00      	nop
 8005daa:	bd80      	pop	{r7, pc}

08005dac <spi3_handler>:

void spi3_handler(void){
 8005dac:	b580      	push	{r7, lr}
 8005dae:	af00      	add	r7, sp, #0
	spi_common_handler(SPI_CH3);
 8005db0:	2002      	movs	r0, #2
 8005db2:	f7ff ff47 	bl	8005c44 <spi_common_handler>
}
 8005db6:	bf00      	nop
 8005db8:	bd80      	pop	{r7, pc}
	...

08005dbc <calc_br>:

// 
static uint32_t calc_br(SPI_CH ch, uint32_t baudrate)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b086      	sub	sp, #24
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	6039      	str	r1, [r7, #0]
 8005dc6:	71fb      	strb	r3, [r7, #7]
	uint8_t power_of_2;
	uint8_t i;
	uint8_t br;
	
	// SPI
	spi_clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8005dc8:	79fa      	ldrb	r2, [r7, #7]
 8005dca:	4917      	ldr	r1, [pc, #92]	; (8005e28 <calc_br+0x6c>)
 8005dcc:	4613      	mov	r3, r2
 8005dce:	00db      	lsls	r3, r3, #3
 8005dd0:	1a9b      	subs	r3, r3, r2
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	440b      	add	r3, r1
 8005dd6:	3314      	adds	r3, #20
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f7fc fc44 	bl	8002668 <HAL_RCCEx_GetPeriphCLKFreq>
 8005de0:	6138      	str	r0, [r7, #16]
	
	// BR
	for(i = 0; i < 8; i++) {
 8005de2:	2300      	movs	r3, #0
 8005de4:	75fb      	strb	r3, [r7, #23]
 8005de6:	e00e      	b.n	8005e06 <calc_br+0x4a>
		power_of_2 = (1 << i);
 8005de8:	7dfb      	ldrb	r3, [r7, #23]
 8005dea:	2201      	movs	r2, #1
 8005dec:	fa02 f303 	lsl.w	r3, r2, r3
 8005df0:	73fb      	strb	r3, [r7, #15]
		if ((spi_clk/power_of_2) < baudrate) {
 8005df2:	7bfb      	ldrb	r3, [r7, #15]
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	fbb2 f2f3 	udiv	r2, r2, r3
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d306      	bcc.n	8005e0e <calc_br+0x52>
	for(i = 0; i < 8; i++) {
 8005e00:	7dfb      	ldrb	r3, [r7, #23]
 8005e02:	3301      	adds	r3, #1
 8005e04:	75fb      	strb	r3, [r7, #23]
 8005e06:	7dfb      	ldrb	r3, [r7, #23]
 8005e08:	2b07      	cmp	r3, #7
 8005e0a:	d9ed      	bls.n	8005de8 <calc_br+0x2c>
 8005e0c:	e000      	b.n	8005e10 <calc_br+0x54>
			break;
 8005e0e:	bf00      	nop
		}
	}
	
	// br
	if (i > 0) {
 8005e10:	7dfb      	ldrb	r3, [r7, #23]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d002      	beq.n	8005e1c <calc_br+0x60>
		br = i - 1;
 8005e16:	7dfb      	ldrb	r3, [r7, #23]
 8005e18:	3b01      	subs	r3, #1
 8005e1a:	75bb      	strb	r3, [r7, #22]
	}
	
	return br;
 8005e1c:	7dbb      	ldrb	r3, [r7, #22]
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3718      	adds	r7, #24
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	08008c3c 	.word	0x08008c3c

08005e2c <spi_disable>:

// SPI
static int32_t spi_disable(SPI_CH ch)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b086      	sub	sp, #24
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	4603      	mov	r3, r0
 8005e34:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_spi *spi_base_addr;
	uint32_t timeout = 10;
 8005e36:	230a      	movs	r3, #10
 8005e38:	617b      	str	r3, [r7, #20]
	int32_t dummy_data;
	int32_t ret = E_OK;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	613b      	str	r3, [r7, #16]
	
	// 
	spi_base_addr = get_reg(ch);
 8005e3e:	79fa      	ldrb	r2, [r7, #7]
 8005e40:	4923      	ldr	r1, [pc, #140]	; (8005ed0 <spi_disable+0xa4>)
 8005e42:	4613      	mov	r3, r2
 8005e44:	00db      	lsls	r3, r3, #3
 8005e46:	1a9b      	subs	r3, r3, r2
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	440b      	add	r3, r1
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	60fb      	str	r3, [r7, #12]
	
	// FIFO0
	while(((spi_base_addr->sr >> 11) & 0x3) != 0) {
 8005e50:	e00b      	b.n	8005e6a <spi_disable+0x3e>
		// 
		if (timeout-- == 0) {
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	1e5a      	subs	r2, r3, #1
 8005e56:	617a      	str	r2, [r7, #20]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d103      	bne.n	8005e64 <spi_disable+0x38>
			ret = E_TMOUT;
 8005e5c:	f06f 0301 	mvn.w	r3, #1
 8005e60:	613b      	str	r3, [r7, #16]
			goto SPI_DISABLE_EXIT;
 8005e62:	e02f      	b.n	8005ec4 <spi_disable+0x98>
		}
		// 1ms
		kz_tsleep(1);
 8005e64:	2001      	movs	r0, #1
 8005e66:	f002 f825 	bl	8007eb4 <kz_tsleep>
	while(((spi_base_addr->sr >> 11) & 0x3) != 0) {
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	0adb      	lsrs	r3, r3, #11
 8005e70:	f003 0303 	and.w	r3, r3, #3
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d1ec      	bne.n	8005e52 <spi_disable+0x26>
	}
	
	// BUSY
	while((spi_base_addr->sr & SR_BUSY) != 0) {
 8005e78:	e00b      	b.n	8005e92 <spi_disable+0x66>
		// 
		if (timeout-- == 0) {
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	1e5a      	subs	r2, r3, #1
 8005e7e:	617a      	str	r2, [r7, #20]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d103      	bne.n	8005e8c <spi_disable+0x60>
			ret = E_TMOUT;
 8005e84:	f06f 0301 	mvn.w	r3, #1
 8005e88:	613b      	str	r3, [r7, #16]
			goto SPI_DISABLE_EXIT;
 8005e8a:	e01b      	b.n	8005ec4 <spi_disable+0x98>
		}
		// 1ms
		kz_tsleep(1);
 8005e8c:	2001      	movs	r0, #1
 8005e8e:	f002 f811 	bl	8007eb4 <kz_tsleep>
	while((spi_base_addr->sr & SR_BUSY) != 0) {
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1ed      	bne.n	8005e7a <spi_disable+0x4e>
	}
	
	// SPI
	spi_base_addr->cr1 &= ~CR1_SPE;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	601a      	str	r2, [r3, #0]
	
	// FIFO0
	while(((spi_base_addr->sr >> 9) & 0x3) != 0) {
 8005eaa:	e004      	b.n	8005eb6 <spi_disable+0x8a>
		// 
		dummy_data = *((uint8_t*)(spi_base_addr->dr[0]));
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	7b9b      	ldrb	r3, [r3, #14]
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	781b      	ldrb	r3, [r3, #0]
 8005eb4:	60bb      	str	r3, [r7, #8]
	while(((spi_base_addr->sr >> 9) & 0x3) != 0) {
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	0a5b      	lsrs	r3, r3, #9
 8005ebc:	f003 0303 	and.w	r3, r3, #3
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1f3      	bne.n	8005eac <spi_disable+0x80>
	}
	
SPI_DISABLE_EXIT:
	return ret;
 8005ec4:	693b      	ldr	r3, [r7, #16]
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3718      	adds	r7, #24
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	08008c3c 	.word	0x08008c3c

08005ed4 <spi_init>:

// 
// 
void spi_init(void)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
	SPI_CTL *this;
	uint32_t ch;
	
	for (ch = 0; ch < SPI_CH_MAX; ch++) {
 8005eda:	2300      	movs	r3, #0
 8005edc:	607b      	str	r3, [r7, #4]
 8005ede:	e033      	b.n	8005f48 <spi_init+0x74>
		// 
		this = get_myself(ch);
 8005ee0:	687a      	ldr	r2, [r7, #4]
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	005b      	lsls	r3, r3, #1
 8005ee6:	4413      	add	r3, r2
 8005ee8:	00db      	lsls	r3, r3, #3
 8005eea:	4a1b      	ldr	r2, [pc, #108]	; (8005f58 <spi_init+0x84>)
 8005eec:	4413      	add	r3, r2
 8005eee:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(SPI_CTL));
 8005ef0:	2218      	movs	r2, #24
 8005ef2:	2100      	movs	r1, #0
 8005ef4:	6838      	ldr	r0, [r7, #0]
 8005ef6:	f002 f936 	bl	8008166 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8005efa:	4918      	ldr	r1, [pc, #96]	; (8005f5c <spi_init+0x88>)
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	4613      	mov	r3, r2
 8005f00:	00db      	lsls	r3, r3, #3
 8005f02:	1a9b      	subs	r3, r3, r2
 8005f04:	009b      	lsls	r3, r3, #2
 8005f06:	440b      	add	r3, r1
 8005f08:	330c      	adds	r3, #12
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	b218      	sxth	r0, r3
 8005f0e:	4913      	ldr	r1, [pc, #76]	; (8005f5c <spi_init+0x88>)
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	4613      	mov	r3, r2
 8005f14:	00db      	lsls	r3, r3, #3
 8005f16:	1a9b      	subs	r3, r3, r2
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	440b      	add	r3, r1
 8005f1c:	3308      	adds	r3, #8
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4619      	mov	r1, r3
 8005f22:	f001 ffb2 	bl	8007e8a <kz_setintr>
		// ID
		this->msg_id = get_mbx_id(ch);
 8005f26:	490d      	ldr	r1, [pc, #52]	; (8005f5c <spi_init+0x88>)
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	4613      	mov	r3, r2
 8005f2c:	00db      	lsls	r3, r3, #3
 8005f2e:	1a9b      	subs	r3, r3, r2
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	440b      	add	r3, r1
 8005f34:	3318      	adds	r3, #24
 8005f36:	781a      	ldrb	r2, [r3, #0]
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	751a      	strb	r2, [r3, #20]
		// 
		this->status = ST_INTIALIZED;
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < SPI_CH_MAX; ch++) {
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	3301      	adds	r3, #1
 8005f46:	607b      	str	r3, [r7, #4]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	d9c8      	bls.n	8005ee0 <spi_init+0xc>
	}
	
	return;
 8005f4e:	bf00      	nop
}
 8005f50:	3708      	adds	r7, #8
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	20051600 	.word	0x20051600
 8005f5c:	08008c3c 	.word	0x08008c3c

08005f60 <spi_open>:

// 
// (*) 
int32_t spi_open(SPI_CH ch, SPI_OPEN *open_par)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	4603      	mov	r3, r0
 8005f68:	6039      	str	r1, [r7, #0]
 8005f6a:	71fb      	strb	r3, [r7, #7]
	SPI_CTL *this;
	volatile struct stm32l4_spi *spi_base_addr;
	
	// 
	if (ch >= SPI_CH_MAX) {
 8005f6c:	79fb      	ldrb	r3, [r7, #7]
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	d902      	bls.n	8005f78 <spi_open+0x18>
		return E_PAR;
 8005f72:	f04f 33ff 	mov.w	r3, #4294967295
 8005f76:	e072      	b.n	800605e <spi_open+0xfe>
	}
	
	// 
	this = get_myself(ch);
 8005f78:	79fa      	ldrb	r2, [r7, #7]
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	005b      	lsls	r3, r3, #1
 8005f7e:	4413      	add	r3, r2
 8005f80:	00db      	lsls	r3, r3, #3
 8005f82:	4a39      	ldr	r2, [pc, #228]	; (8006068 <spi_open+0x108>)
 8005f84:	4413      	add	r3, r2
 8005f86:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_INTIALIZED) {
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d002      	beq.n	8005f96 <spi_open+0x36>
		return -1;
 8005f90:	f04f 33ff 	mov.w	r3, #4294967295
 8005f94:	e063      	b.n	800605e <spi_open+0xfe>
	}
	
	// 
	spi_base_addr = get_reg(ch);
 8005f96:	79fa      	ldrb	r2, [r7, #7]
 8005f98:	4934      	ldr	r1, [pc, #208]	; (800606c <spi_open+0x10c>)
 8005f9a:	4613      	mov	r3, r2
 8005f9c:	00db      	lsls	r3, r3, #3
 8005f9e:	1a9b      	subs	r3, r3, r2
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	440b      	add	r3, r1
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	60bb      	str	r3, [r7, #8]
	// CR1tranmit only, crc caluclation disabled, Master
	// SSM=1:SSINSS
	// SSM=0:NSS
	//        SSOE=1:NSSSPE=1lowSPE=0HighNSSP=1
	//        SSOE=0:
	spi_base_addr->cr1 = CR1_BIDIOE | CR1_BR(calc_br(ch, open_par->baudrate)) | CR1_MSTR;
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	79fb      	ldrb	r3, [r7, #7]
 8005fae:	4611      	mov	r1, r2
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f7ff ff03 	bl	8005dbc <calc_br>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	00db      	lsls	r3, r3, #3
 8005fba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005fbe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005fc2:	f043 0304 	orr.w	r3, r3, #4
 8005fc6:	68ba      	ldr	r2, [r7, #8]
 8005fc8:	6013      	str	r3, [r2, #0]
	if (open_par->fmt == SPI_FRAME_FMT_LSB_FIRST) {
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	799b      	ldrb	r3, [r3, #6]
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d105      	bne.n	8005fde <spi_open+0x7e>
		spi_base_addr->cr1 |= CR1_LSBFIRST;
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	601a      	str	r2, [r3, #0]
	}
	if (open_par->cpol == SPI_CPOL_NEGATIVE) {
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	791b      	ldrb	r3, [r3, #4]
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d105      	bne.n	8005ff2 <spi_open+0x92>
		spi_base_addr->cr1 |= CR1_CPOL;
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f043 0202 	orr.w	r2, r3, #2
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	601a      	str	r2, [r3, #0]
	}
	if (open_par->cpha == SPI_CPHA_LAST_EDGE) {
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	795b      	ldrb	r3, [r3, #5]
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d105      	bne.n	8006006 <spi_open+0xa6>
		spi_base_addr->cr1 |= CR1_CPHA;
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f043 0201 	orr.w	r2, r3, #1
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	601a      	str	r2, [r3, #0]
	}
	
	// CR2
	//spi_base_addr->cr2 = CR2_DS(open_par->size) | CR2_NSSP | CR2_SSOE;
	spi_base_addr->cr2 = CR2_FRXTH | CR2_DS(open_par->size) | CR2_SSOE;
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	79db      	ldrb	r3, [r3, #7]
 800600a:	021b      	lsls	r3, r3, #8
 800600c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006010:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006014:	f043 0304 	orr.w	r3, r3, #4
 8006018:	461a      	mov	r2, r3
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	605a      	str	r2, [r3, #4]
	
	// 
	HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 800601e:	79fa      	ldrb	r2, [r7, #7]
 8006020:	4912      	ldr	r1, [pc, #72]	; (800606c <spi_open+0x10c>)
 8006022:	4613      	mov	r3, r2
 8006024:	00db      	lsls	r3, r3, #3
 8006026:	1a9b      	subs	r3, r3, r2
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	440b      	add	r3, r1
 800602c:	3304      	adds	r3, #4
 800602e:	f993 3000 	ldrsb.w	r3, [r3]
 8006032:	2200      	movs	r2, #0
 8006034:	2105      	movs	r1, #5
 8006036:	4618      	mov	r0, r3
 8006038:	f7fa f981 	bl	800033e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_ire_type(ch));
 800603c:	79fa      	ldrb	r2, [r7, #7]
 800603e:	490b      	ldr	r1, [pc, #44]	; (800606c <spi_open+0x10c>)
 8006040:	4613      	mov	r3, r2
 8006042:	00db      	lsls	r3, r3, #3
 8006044:	1a9b      	subs	r3, r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	440b      	add	r3, r1
 800604a:	3304      	adds	r3, #4
 800604c:	f993 3000 	ldrsb.w	r3, [r3]
 8006050:	4618      	mov	r0, r3
 8006052:	f7fa f990 	bl	8000376 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2202      	movs	r2, #2
 800605a:	601a      	str	r2, [r3, #0]
	
	return 0;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3710      	adds	r7, #16
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	20051600 	.word	0x20051600
 800606c:	08008c3c 	.word	0x08008c3c

08006070 <spi_send_recv>:

// 
// (*) 
int32_t spi_send_recv(SPI_CH ch, uint8_t *snd_data, uint8_t *rcv_data, uint32_t snd_sz)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b088      	sub	sp, #32
 8006074:	af00      	add	r7, sp, #0
 8006076:	60b9      	str	r1, [r7, #8]
 8006078:	607a      	str	r2, [r7, #4]
 800607a:	603b      	str	r3, [r7, #0]
 800607c:	4603      	mov	r3, r0
 800607e:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_spi *spi_base_addr;
	int32_t size;
	int32_t *ercd;
	
	// NULL
	if (snd_data == NULL) {
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d102      	bne.n	800608c <spi_send_recv+0x1c>
		return E_PAR;
 8006086:	f04f 33ff 	mov.w	r3, #4294967295
 800608a:	e05d      	b.n	8006148 <spi_send_recv+0xd8>
	}
	
	// 
	if (ch >= SPI_CH_MAX) {
 800608c:	7bfb      	ldrb	r3, [r7, #15]
 800608e:	2b02      	cmp	r3, #2
 8006090:	d902      	bls.n	8006098 <spi_send_recv+0x28>
		return E_PAR;
 8006092:	f04f 33ff 	mov.w	r3, #4294967295
 8006096:	e057      	b.n	8006148 <spi_send_recv+0xd8>
	}
	
	// 
	this = get_myself(ch);
 8006098:	7bfa      	ldrb	r2, [r7, #15]
 800609a:	4613      	mov	r3, r2
 800609c:	005b      	lsls	r3, r3, #1
 800609e:	4413      	add	r3, r2
 80060a0:	00db      	lsls	r3, r3, #3
 80060a2:	4a2b      	ldr	r2, [pc, #172]	; (8006150 <spi_send_recv+0xe0>)
 80060a4:	4413      	add	r3, r2
 80060a6:	61fb      	str	r3, [r7, #28]
	
	// 
	if (this->status != ST_OPENED) {
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2b02      	cmp	r3, #2
 80060ae:	d002      	beq.n	80060b6 <spi_send_recv+0x46>
		return -1;
 80060b0:	f04f 33ff 	mov.w	r3, #4294967295
 80060b4:	e048      	b.n	8006148 <spi_send_recv+0xd8>
	}
	
	// 
	this->status = ST_RUN;
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	2203      	movs	r2, #3
 80060ba:	601a      	str	r2, [r3, #0]
	
	// 
	this->p_snd_data = snd_data;
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	68ba      	ldr	r2, [r7, #8]
 80060c0:	605a      	str	r2, [r3, #4]
	this->snd_sz = snd_sz;
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	683a      	ldr	r2, [r7, #0]
 80060c6:	609a      	str	r2, [r3, #8]
	this->p_rcv_data = rcv_data;
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	60da      	str	r2, [r3, #12]
	this->rcv_sz = snd_sz;
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	683a      	ldr	r2, [r7, #0]
 80060d2:	611a      	str	r2, [r3, #16]
	
	// 
	spi_base_addr = get_reg(ch);
 80060d4:	7bfa      	ldrb	r2, [r7, #15]
 80060d6:	491f      	ldr	r1, [pc, #124]	; (8006154 <spi_send_recv+0xe4>)
 80060d8:	4613      	mov	r3, r2
 80060da:	00db      	lsls	r3, r3, #3
 80060dc:	1a9b      	subs	r3, r3, r2
 80060de:	009b      	lsls	r3, r3, #2
 80060e0:	440b      	add	r3, r1
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	61bb      	str	r3, [r7, #24]
	
	// SPI
	spi_base_addr->cr1 |= CR1_SPE;
 80060e6:	69bb      	ldr	r3, [r7, #24]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80060ee:	69bb      	ldr	r3, [r7, #24]
 80060f0:	601a      	str	r2, [r3, #0]
	
	// 
	spi_base_addr->cr2 |= (CR2_TXEIE | CR2_RXNEIE | CR2_ERRIE);
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	f043 02e0 	orr.w	r2, r3, #224	; 0xe0
 80060fa:	69bb      	ldr	r3, [r7, #24]
 80060fc:	605a      	str	r2, [r3, #4]
	
	// 
	kz_recv(this->msg_id, &size, &ercd);
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	7d1b      	ldrb	r3, [r3, #20]
 8006102:	f107 0210 	add.w	r2, r7, #16
 8006106:	f107 0114 	add.w	r1, r7, #20
 800610a:	4618      	mov	r0, r3
 800610c:	f001 fea5 	bl	8007e5a <kz_recv>
	// 
	kz_kmfree(ercd);
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	4618      	mov	r0, r3
 8006114:	f001 fe78 	bl	8007e08 <kz_kmfree>
	
	// 
	this->p_snd_data = NULL;
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	2200      	movs	r2, #0
 800611c:	605a      	str	r2, [r3, #4]
	this->snd_sz = 0;
 800611e:	69fb      	ldr	r3, [r7, #28]
 8006120:	2200      	movs	r2, #0
 8006122:	609a      	str	r2, [r3, #8]
	this->p_rcv_data = NULL;
 8006124:	69fb      	ldr	r3, [r7, #28]
 8006126:	2200      	movs	r2, #0
 8006128:	60da      	str	r2, [r3, #12]
	this->rcv_sz = 0;
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	2200      	movs	r2, #0
 800612e:	611a      	str	r2, [r3, #16]
	
	// SPI
	spi_disable(ch);
 8006130:	7bfb      	ldrb	r3, [r7, #15]
 8006132:	4618      	mov	r0, r3
 8006134:	f7ff fe7a 	bl	8005e2c <spi_disable>
	
	// 1ms
	kz_tsleep(1);
 8006138:	2001      	movs	r0, #1
 800613a:	f001 febb 	bl	8007eb4 <kz_tsleep>
	
	// 
	this->status = ST_OPENED;
 800613e:	69fb      	ldr	r3, [r7, #28]
 8006140:	2202      	movs	r2, #2
 8006142:	601a      	str	r2, [r3, #0]
	
	return *ercd;
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	681b      	ldr	r3, [r3, #0]
}
 8006148:	4618      	mov	r0, r3
 800614a:	3720      	adds	r7, #32
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}
 8006150:	20051600 	.word	0x20051600
 8006154:	08008c3c 	.word	0x08008c3c

08006158 <get_fifo_empty_num>:
#define get_int_prio(ch)	(usart_cfg[ch].int_priority)		// 
#define get_clk_no(ch)		(usart_cfg[ch].clk)					// 

// fifo
static uint16_t get_fifo_empty_num(uint16_t r_idx, uint16_t w_idx)
{
 8006158:	b480      	push	{r7}
 800615a:	b085      	sub	sp, #20
 800615c:	af00      	add	r7, sp, #0
 800615e:	4603      	mov	r3, r0
 8006160:	460a      	mov	r2, r1
 8006162:	80fb      	strh	r3, [r7, #6]
 8006164:	4613      	mov	r3, r2
 8006166:	80bb      	strh	r3, [r7, #4]
	uint16_t empty_num;
	
	if (r_idx > w_idx) {
 8006168:	88fa      	ldrh	r2, [r7, #6]
 800616a:	88bb      	ldrh	r3, [r7, #4]
 800616c:	429a      	cmp	r2, r3
 800616e:	d904      	bls.n	800617a <get_fifo_empty_num+0x22>
		empty_num = r_idx - w_idx;
 8006170:	88fa      	ldrh	r2, [r7, #6]
 8006172:	88bb      	ldrh	r3, [r7, #4]
 8006174:	1ad3      	subs	r3, r2, r3
 8006176:	81fb      	strh	r3, [r7, #14]
 8006178:	e006      	b.n	8006188 <get_fifo_empty_num+0x30>
	} else {
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 800617a:	88fa      	ldrh	r2, [r7, #6]
 800617c:	88bb      	ldrh	r3, [r7, #4]
 800617e:	1ad3      	subs	r3, r2, r3
 8006180:	b29b      	uxth	r3, r3
 8006182:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006186:	81fb      	strh	r3, [r7, #14]
	}
	
	return empty_num;
 8006188:	89fb      	ldrh	r3, [r7, #14]
}
 800618a:	4618      	mov	r0, r3
 800618c:	3714      	adds	r7, #20
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr
	...

08006198 <usart_common_handler>:

/*  */
static void usart_common_handler(USART_CH ch){
 8006198:	b580      	push	{r7, lr}
 800619a:	b086      	sub	sp, #24
 800619c:	af00      	add	r7, sp, #0
 800619e:	4603      	mov	r3, r0
 80061a0:	71fb      	strb	r3, [r7, #7]
	RING_BUF *buf_info;
	volatile struct stm32l4_usart *usart_base_addr;
	uint8_t data;
	
	// 
	usart_base_addr = get_reg(ch);
 80061a2:	79fa      	ldrb	r2, [r7, #7]
 80061a4:	4953      	ldr	r1, [pc, #332]	; (80062f4 <usart_common_handler+0x15c>)
 80061a6:	4613      	mov	r3, r2
 80061a8:	005b      	lsls	r3, r3, #1
 80061aa:	4413      	add	r3, r2
 80061ac:	00db      	lsls	r3, r3, #3
 80061ae:	440b      	add	r3, r1
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	617b      	str	r3, [r7, #20]
	// 
	this = get_myself(ch);
 80061b4:	79fb      	ldrb	r3, [r7, #7]
 80061b6:	f640 022c 	movw	r2, #2092	; 0x82c
 80061ba:	fb02 f303 	mul.w	r3, r2, r3
 80061be:	4a4e      	ldr	r2, [pc, #312]	; (80062f8 <usart_common_handler+0x160>)
 80061c0:	4413      	add	r3, r2
 80061c2:	613b      	str	r3, [r7, #16]
	
	// 
	if (usart_base_addr->isr & (ISR_ORE | ISR_FE | ISR_PE)) {
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	69db      	ldr	r3, [r3, #28]
		// 
		//while(1){};
	}
	
	// 
	if (usart_base_addr->isr & ISR_RXFNE) {
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	69db      	ldr	r3, [r3, #28]
 80061cc:	f003 0320 	and.w	r3, r3, #32
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d03b      	beq.n	800624c <usart_common_handler+0xb4>
		// 
		data = usart_base_addr->rdr;
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d8:	73fb      	strb	r3, [r7, #15]
		// 
		buf_info = &(this->r_buf);
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	3314      	adds	r3, #20
 80061de:	60bb      	str	r3, [r7, #8]
		// ?
		if (((buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U)) != buf_info->r_idx) {
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80061e6:	3301      	adds	r3, #1
 80061e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061ec:	68ba      	ldr	r2, [r7, #8]
 80061ee:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	; 0x400
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d02a      	beq.n	800624c <usart_common_handler+0xb4>
			// 
			buf_info->buf[buf_info->w_idx] = data;
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80061fc:	4619      	mov	r1, r3
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	7bfa      	ldrb	r2, [r7, #15]
 8006202:	545a      	strb	r2, [r3, r1]
			// 
			buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800620a:	3301      	adds	r3, #1
 800620c:	b29b      	uxth	r3, r3
 800620e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006212:	b29a      	uxth	r2, r3
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
			// 
			if (this->rcv_tsk_id != 0) {
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d014      	beq.n	800624c <usart_common_handler+0xb4>
				// 
				if ((buf_info->w_idx - buf_info->r_idx) >= this->read_size) {
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8006228:	461a      	mov	r2, r3
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	461a      	mov	r2, r3
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	429a      	cmp	r2, r3
 800623a:	d307      	bcc.n	800624c <usart_common_handler+0xb4>
					// 
					this->read_size = 0;
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	2200      	movs	r2, #0
 8006240:	609a      	str	r2, [r3, #8]
					// 
					kx_wakeup(this->rcv_tsk_id);
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	4618      	mov	r0, r3
 8006248:	f001 fe45 	bl	8007ed6 <kx_wakeup>
		}
	}
	
	// 
	// ?  ?
	if ((usart_base_addr->cr3 & CR3_TXFTIE) && (usart_base_addr->isr & ISR_TXFNF)) {
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006254:	2b00      	cmp	r3, #0
 8006256:	d048      	beq.n	80062ea <usart_common_handler+0x152>
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	69db      	ldr	r3, [r3, #28]
 800625c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006260:	2b00      	cmp	r3, #0
 8006262:	d042      	beq.n	80062ea <usart_common_handler+0x152>
		// 
		buf_info = &(this->s_buf);
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 800626a:	60bb      	str	r3, [r7, #8]
		if (buf_info->w_idx != buf_info->r_idx) {
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8006278:	429a      	cmp	r2, r3
 800627a:	d030      	beq.n	80062de <usart_common_handler+0x146>
			// 
			usart_base_addr->tdr = buf_info->buf[buf_info->r_idx];
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8006282:	461a      	mov	r2, r3
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	5c9b      	ldrb	r3, [r3, r2]
 8006288:	461a      	mov	r2, r3
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	629a      	str	r2, [r3, #40]	; 0x28
			// 
			buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8006294:	3301      	adds	r3, #1
 8006296:	b29b      	uxth	r3, r3
 8006298:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800629c:	b29a      	uxth	r2, r3
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
			// 
			if (this->snd_tsk_id != 0) {
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d01e      	beq.n	80062ea <usart_common_handler+0x152>
				// 
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80062b8:	4619      	mov	r1, r3
 80062ba:	4610      	mov	r0, r2
 80062bc:	f7ff ff4c 	bl	8006158 <get_fifo_empty_num>
 80062c0:	4603      	mov	r3, r0
 80062c2:	461a      	mov	r2, r3
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d30e      	bcc.n	80062ea <usart_common_handler+0x152>
					// 
					this->send_size = 0;
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	2200      	movs	r2, #0
 80062d0:	611a      	str	r2, [r3, #16]
					// 
					kx_wakeup(this->snd_tsk_id);
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	4618      	mov	r0, r3
 80062d8:	f001 fdfd 	bl	8007ed6 <kx_wakeup>
		} else {
			// 
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
		}
	}
}
 80062dc:	e005      	b.n	80062ea <usart_common_handler+0x152>
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	609a      	str	r2, [r3, #8]
}
 80062ea:	bf00      	nop
 80062ec:	3718      	adds	r7, #24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop
 80062f4:	08008c90 	.word	0x08008c90
 80062f8:	20051648 	.word	0x20051648

080062fc <usart1_handler>:

/*  */
void usart1_handler(void){
 80062fc:	b580      	push	{r7, lr}
 80062fe:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH1);
 8006300:	2000      	movs	r0, #0
 8006302:	f7ff ff49 	bl	8006198 <usart_common_handler>
}
 8006306:	bf00      	nop
 8006308:	bd80      	pop	{r7, pc}

0800630a <usart2_handler>:

void usart2_handler(void){
 800630a:	b580      	push	{r7, lr}
 800630c:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH2);
 800630e:	2001      	movs	r0, #1
 8006310:	f7ff ff42 	bl	8006198 <usart_common_handler>
}
 8006314:	bf00      	nop
 8006316:	bd80      	pop	{r7, pc}

08006318 <usart3_handler>:

void usart3_handler(void){
 8006318:	b580      	push	{r7, lr}
 800631a:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH3);
 800631c:	2002      	movs	r0, #2
 800631e:	f7ff ff3b 	bl	8006198 <usart_common_handler>
}
 8006322:	bf00      	nop
 8006324:	bd80      	pop	{r7, pc}
	...

08006328 <calc_brr>:

// 
static uint32_t calc_brr(USART_CH ch, uint32_t baudrate)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b084      	sub	sp, #16
 800632c:	af00      	add	r7, sp, #0
 800632e:	4603      	mov	r3, r0
 8006330:	6039      	str	r1, [r7, #0]
 8006332:	71fb      	strb	r3, [r7, #7]
	uint32_t clk;
	
	// 
	clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8006334:	79fa      	ldrb	r2, [r7, #7]
 8006336:	490a      	ldr	r1, [pc, #40]	; (8006360 <calc_brr+0x38>)
 8006338:	4613      	mov	r3, r2
 800633a:	005b      	lsls	r3, r3, #1
 800633c:	4413      	add	r3, r2
 800633e:	00db      	lsls	r3, r3, #3
 8006340:	440b      	add	r3, r1
 8006342:	3314      	adds	r3, #20
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	4618      	mov	r0, r3
 8006348:	f7fc f98e 	bl	8002668 <HAL_RCCEx_GetPeriphCLKFreq>
 800634c:	60f8      	str	r0, [r7, #12]
	
	return (clk/baudrate);
 800634e:	68fa      	ldr	r2, [r7, #12]
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8006356:	4618      	mov	r0, r3
 8006358:	3710      	adds	r7, #16
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}
 800635e:	bf00      	nop
 8006360:	08008c90 	.word	0x08008c90

08006364 <usart_init>:

// 
// USART
void usart_init(void)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b082      	sub	sp, #8
 8006368:	af00      	add	r7, sp, #0
	uint32_t ch;
	USART_CTL *this;
	
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 800636a:	2300      	movs	r3, #0
 800636c:	607b      	str	r3, [r7, #4]
 800636e:	e029      	b.n	80063c4 <usart_init+0x60>
		// 
		this = get_myself(ch);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f640 022c 	movw	r2, #2092	; 0x82c
 8006376:	fb02 f303 	mul.w	r3, r2, r3
 800637a:	4a16      	ldr	r2, [pc, #88]	; (80063d4 <usart_init+0x70>)
 800637c:	4413      	add	r3, r2
 800637e:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(USART_CTL));
 8006380:	f640 022c 	movw	r2, #2092	; 0x82c
 8006384:	2100      	movs	r1, #0
 8006386:	6838      	ldr	r0, [r7, #0]
 8006388:	f001 feed 	bl	8008166 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 800638c:	4912      	ldr	r1, [pc, #72]	; (80063d8 <usart_init+0x74>)
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	4613      	mov	r3, r2
 8006392:	005b      	lsls	r3, r3, #1
 8006394:	4413      	add	r3, r2
 8006396:	00db      	lsls	r3, r3, #3
 8006398:	440b      	add	r3, r1
 800639a:	330c      	adds	r3, #12
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	b218      	sxth	r0, r3
 80063a0:	490d      	ldr	r1, [pc, #52]	; (80063d8 <usart_init+0x74>)
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	4613      	mov	r3, r2
 80063a6:	005b      	lsls	r3, r3, #1
 80063a8:	4413      	add	r3, r2
 80063aa:	00db      	lsls	r3, r3, #3
 80063ac:	440b      	add	r3, r1
 80063ae:	3308      	adds	r3, #8
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4619      	mov	r1, r3
 80063b4:	f001 fd69 	bl	8007e8a <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	2201      	movs	r2, #1
 80063bc:	701a      	strb	r2, [r3, #0]
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	3301      	adds	r3, #1
 80063c2:	607b      	str	r3, [r7, #4]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2b02      	cmp	r3, #2
 80063c8:	d9d2      	bls.n	8006370 <usart_init+0xc>
	}
	
	return;
 80063ca:	bf00      	nop
}
 80063cc:	3708      	adds	r7, #8
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
 80063d2:	bf00      	nop
 80063d4:	20051648 	.word	0x20051648
 80063d8:	08008c90 	.word	0x08008c90

080063dc <usart_open>:

// USART
int32_t usart_open(USART_CH ch, uint32_t baudrate)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	4603      	mov	r3, r0
 80063e4:	6039      	str	r1, [r7, #0]
 80063e6:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_usart *usart_base_addr;
	USART_CTL *this = get_myself(ch);
 80063e8:	79fb      	ldrb	r3, [r7, #7]
 80063ea:	f640 022c 	movw	r2, #2092	; 0x82c
 80063ee:	fb02 f303 	mul.w	r3, r2, r3
 80063f2:	4a37      	ldr	r2, [pc, #220]	; (80064d0 <usart_open+0xf4>)
 80063f4:	4413      	add	r3, r2
 80063f6:	60fb      	str	r3, [r7, #12]
	
	// 
	if (ch >= USART_CH_MAX) {
 80063f8:	79fb      	ldrb	r3, [r7, #7]
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d902      	bls.n	8006404 <usart_open+0x28>
		return -1;
 80063fe:	f04f 33ff 	mov.w	r3, #4294967295
 8006402:	e061      	b.n	80064c8 <usart_open+0xec>
	}
	
	// 
	if (this->status != ST_INTIALIZED) {
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	781b      	ldrb	r3, [r3, #0]
 8006408:	2b01      	cmp	r3, #1
 800640a:	d002      	beq.n	8006412 <usart_open+0x36>
		return -1;
 800640c:	f04f 33ff 	mov.w	r3, #4294967295
 8006410:	e05a      	b.n	80064c8 <usart_open+0xec>
	}
	
	// 
	usart_base_addr = get_reg(ch);
 8006412:	79fa      	ldrb	r2, [r7, #7]
 8006414:	492f      	ldr	r1, [pc, #188]	; (80064d4 <usart_open+0xf8>)
 8006416:	4613      	mov	r3, r2
 8006418:	005b      	lsls	r3, r3, #1
 800641a:	4413      	add	r3, r2
 800641c:	00db      	lsls	r3, r3, #3
 800641e:	440b      	add	r3, r1
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	60bb      	str	r3, [r7, #8]
	// 
	usart_base_addr->brr = calc_brr(ch, baudrate);
 8006424:	79fb      	ldrb	r3, [r7, #7]
 8006426:	6839      	ldr	r1, [r7, #0]
 8006428:	4618      	mov	r0, r3
 800642a:	f7ff ff7d 	bl	8006328 <calc_brr>
 800642e:	4602      	mov	r2, r0
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	60da      	str	r2, [r3, #12]
	// FIFO
	usart_base_addr->cr1 |= (CR1_FIFOEN | CR1_TE | CR1_RE);
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800643c:	f043 030c 	orr.w	r3, r3, #12
 8006440:	68ba      	ldr	r2, [r7, #8]
 8006442:	6013      	str	r3, [r2, #0]
	// USART1
	usart_base_addr->cr1 |= CR1_UE ;
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f043 0201 	orr.w	r2, r3, #1
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	601a      	str	r2, [r3, #0]
	
	// FIFO
	// 
	usart_base_addr->cr3 &= (~CR3_TXFTCFG | ~CR3_RXFTCFG);
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	689a      	ldr	r2, [r3, #8]
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_TXFTCFG(5);
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	f043 4220 	orr.w	r2, r3, #2684354560	; 0xa0000000
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_RXFTCFG(0);
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	689a      	ldr	r2, [r3, #8]
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	609a      	str	r2, [r3, #8]
	
	// 
	usart_base_addr->cr3 |= CR3_RXFTIE;
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	609a      	str	r2, [r3, #8]
	
	/*  */
    HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 8006478:	79fa      	ldrb	r2, [r7, #7]
 800647a:	4916      	ldr	r1, [pc, #88]	; (80064d4 <usart_open+0xf8>)
 800647c:	4613      	mov	r3, r2
 800647e:	005b      	lsls	r3, r3, #1
 8006480:	4413      	add	r3, r2
 8006482:	00db      	lsls	r3, r3, #3
 8006484:	440b      	add	r3, r1
 8006486:	3304      	adds	r3, #4
 8006488:	f993 0000 	ldrsb.w	r0, [r3]
 800648c:	79fa      	ldrb	r2, [r7, #7]
 800648e:	4911      	ldr	r1, [pc, #68]	; (80064d4 <usart_open+0xf8>)
 8006490:	4613      	mov	r3, r2
 8006492:	005b      	lsls	r3, r3, #1
 8006494:	4413      	add	r3, r2
 8006496:	00db      	lsls	r3, r3, #3
 8006498:	440b      	add	r3, r1
 800649a:	3310      	adds	r3, #16
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	2200      	movs	r2, #0
 80064a0:	4619      	mov	r1, r3
 80064a2:	f7f9 ff4c 	bl	800033e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 80064a6:	79fa      	ldrb	r2, [r7, #7]
 80064a8:	490a      	ldr	r1, [pc, #40]	; (80064d4 <usart_open+0xf8>)
 80064aa:	4613      	mov	r3, r2
 80064ac:	005b      	lsls	r3, r3, #1
 80064ae:	4413      	add	r3, r2
 80064b0:	00db      	lsls	r3, r3, #3
 80064b2:	440b      	add	r3, r1
 80064b4:	3304      	adds	r3, #4
 80064b6:	f993 3000 	ldrsb.w	r3, [r3]
 80064ba:	4618      	mov	r0, r3
 80064bc:	f7f9 ff5b 	bl	8000376 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2202      	movs	r2, #2
 80064c4:	701a      	strb	r2, [r3, #0]
	
	return 0;
 80064c6:	2300      	movs	r3, #0
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3710      	adds	r7, #16
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}
 80064d0:	20051648 	.word	0x20051648
 80064d4:	08008c90 	.word	0x08008c90

080064d8 <usart_send>:
	return 0;
}

// USART
int32_t usart_send(USART_CH ch, uint8_t *data, uint32_t size) 
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b088      	sub	sp, #32
 80064dc:	af00      	add	r7, sp, #0
 80064de:	4603      	mov	r3, r0
 80064e0:	60b9      	str	r1, [r7, #8]
 80064e2:	607a      	str	r2, [r7, #4]
 80064e4:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	volatile struct stm32l4_usart *usart_base_addr;
	
	// 
	if (ch >= USART_CH_MAX) {
 80064e6:	7bfb      	ldrb	r3, [r7, #15]
 80064e8:	2b02      	cmp	r3, #2
 80064ea:	d902      	bls.n	80064f2 <usart_send+0x1a>
		return -1;
 80064ec:	f04f 33ff 	mov.w	r3, #4294967295
 80064f0:	e062      	b.n	80065b8 <usart_send+0xe0>
	}
	
	// NULL
	if (data == NULL) {
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d102      	bne.n	80064fe <usart_send+0x26>
		return -1;
 80064f8:	f04f 33ff 	mov.w	r3, #4294967295
 80064fc:	e05c      	b.n	80065b8 <usart_send+0xe0>
	}
	
	// 
	this = get_myself(ch);
 80064fe:	7bfb      	ldrb	r3, [r7, #15]
 8006500:	f640 022c 	movw	r2, #2092	; 0x82c
 8006504:	fb02 f303 	mul.w	r3, r2, r3
 8006508:	4a2d      	ldr	r2, [pc, #180]	; (80065c0 <usart_send+0xe8>)
 800650a:	4413      	add	r3, r2
 800650c:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 800650e:	69bb      	ldr	r3, [r7, #24]
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	2b02      	cmp	r3, #2
 8006514:	d002      	beq.n	800651c <usart_send+0x44>
		return -1;
 8006516:	f04f 33ff 	mov.w	r3, #4294967295
 800651a:	e04d      	b.n	80065b8 <usart_send+0xe0>
	}
	
	// 
	buf_info = &(this->s_buf);
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006522:	617b      	str	r3, [r7, #20]
	
	// 
	if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) < size) {
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8006530:	4619      	mov	r1, r3
 8006532:	4610      	mov	r0, r2
 8006534:	f7ff fe10 	bl	8006158 <get_fifo_empty_num>
 8006538:	4603      	mov	r3, r0
 800653a:	461a      	mov	r2, r3
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	429a      	cmp	r2, r3
 8006540:	d209      	bcs.n	8006556 <usart_send+0x7e>
		// 
		this->send_size = size;
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	611a      	str	r2, [r3, #16]
		// ID
		this->snd_tsk_id = kz_getid();
 8006548:	f001 fc29 	bl	8007d9e <kz_getid>
 800654c:	4602      	mov	r2, r0
 800654e:	69bb      	ldr	r3, [r7, #24]
 8006550:	60da      	str	r2, [r3, #12]
		// 
		kz_sleep();
 8006552:	f001 fc17 	bl	8007d84 <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 8006556:	b672      	cpsid	i
	
	for (i = 0; i < size; i++) {
 8006558:	2300      	movs	r3, #0
 800655a:	61fb      	str	r3, [r7, #28]
 800655c:	e017      	b.n	800658e <usart_send+0xb6>
		// 
		buf_info->buf[buf_info->w_idx] = *(data++);
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8006564:	4619      	mov	r1, r3
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	1c5a      	adds	r2, r3, #1
 800656a:	60ba      	str	r2, [r7, #8]
 800656c:	781a      	ldrb	r2, [r3, #0]
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	545a      	strb	r2, [r3, r1]
		// 
		buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8006578:	3301      	adds	r3, #1
 800657a:	b29b      	uxth	r3, r3
 800657c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006580:	b29a      	uxth	r2, r3
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
	for (i = 0; i < size; i++) {
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	3301      	adds	r3, #1
 800658c:	61fb      	str	r3, [r7, #28]
 800658e:	69fa      	ldr	r2, [r7, #28]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	429a      	cmp	r2, r3
 8006594:	d3e3      	bcc.n	800655e <usart_send+0x86>
	}
	
	// 
	INTR_ENABLE;
 8006596:	b662      	cpsie	i
	
	// USART
	usart_base_addr = get_reg(ch);
 8006598:	7bfa      	ldrb	r2, [r7, #15]
 800659a:	490a      	ldr	r1, [pc, #40]	; (80065c4 <usart_send+0xec>)
 800659c:	4613      	mov	r3, r2
 800659e:	005b      	lsls	r3, r3, #1
 80065a0:	4413      	add	r3, r2
 80065a2:	00db      	lsls	r3, r3, #3
 80065a4:	440b      	add	r3, r1
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	613b      	str	r3, [r7, #16]
	usart_base_addr->cr3 |= CR3_TXFTIE;
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	609a      	str	r2, [r3, #8]
	
	return 0;
 80065b6:	2300      	movs	r3, #0
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	3720      	adds	r7, #32
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}
 80065c0:	20051648 	.word	0x20051648
 80065c4:	08008c90 	.word	0x08008c90

080065c8 <usart_recv>:

// USART
int32_t usart_recv(USART_CH ch, uint8_t *data, uint32_t size) 
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b088      	sub	sp, #32
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	4603      	mov	r3, r0
 80065d0:	60b9      	str	r1, [r7, #8]
 80065d2:	607a      	str	r2, [r7, #4]
 80065d4:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	uint32_t cnt;
	
	// 
	if (ch >= USART_CH_MAX) {
 80065d6:	7bfb      	ldrb	r3, [r7, #15]
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d902      	bls.n	80065e2 <usart_recv+0x1a>
		return -1;
 80065dc:	f04f 33ff 	mov.w	r3, #4294967295
 80065e0:	e056      	b.n	8006690 <usart_recv+0xc8>
	}
	
	// NULL
	if (data == NULL) {
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d102      	bne.n	80065ee <usart_recv+0x26>
		return -1;
 80065e8:	f04f 33ff 	mov.w	r3, #4294967295
 80065ec:	e050      	b.n	8006690 <usart_recv+0xc8>
	}
	
	// 
	this = get_myself(ch);
 80065ee:	7bfb      	ldrb	r3, [r7, #15]
 80065f0:	f640 022c 	movw	r2, #2092	; 0x82c
 80065f4:	fb02 f303 	mul.w	r3, r2, r3
 80065f8:	4a27      	ldr	r2, [pc, #156]	; (8006698 <usart_recv+0xd0>)
 80065fa:	4413      	add	r3, r2
 80065fc:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	781b      	ldrb	r3, [r3, #0]
 8006602:	2b02      	cmp	r3, #2
 8006604:	d002      	beq.n	800660c <usart_recv+0x44>
		return -1;
 8006606:	f04f 33ff 	mov.w	r3, #4294967295
 800660a:	e041      	b.n	8006690 <usart_recv+0xc8>
	}
	
	// 
	buf_info = &(this->r_buf);
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	3314      	adds	r3, #20
 8006610:	617b      	str	r3, [r7, #20]
	
	// FIFO
	cnt = buf_info->w_idx - buf_info->r_idx;
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8006618:	461a      	mov	r2, r3
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	613b      	str	r3, [r7, #16]
	
	// 
	this->read_size = 0;
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	2200      	movs	r2, #0
 8006628:	609a      	str	r2, [r3, #8]
	
	// sleep
	if (cnt < size) {
 800662a:	693a      	ldr	r2, [r7, #16]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	429a      	cmp	r2, r3
 8006630:	d20b      	bcs.n	800664a <usart_recv+0x82>
		// 
		this->read_size = size - cnt;
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	1ad2      	subs	r2, r2, r3
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	609a      	str	r2, [r3, #8]
		// ID
		this->rcv_tsk_id = kz_getid();
 800663c:	f001 fbaf 	bl	8007d9e <kz_getid>
 8006640:	4602      	mov	r2, r0
 8006642:	69bb      	ldr	r3, [r7, #24]
 8006644:	605a      	str	r2, [r3, #4]
		// 
		kz_sleep();
 8006646:	f001 fb9d 	bl	8007d84 <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 800664a:	b672      	cpsid	i
	
	for (i = 0; i < size; i++) {
 800664c:	2300      	movs	r3, #0
 800664e:	61fb      	str	r3, [r7, #28]
 8006650:	e018      	b.n	8006684 <usart_recv+0xbc>
		// 
		*data = buf_info->buf[buf_info->r_idx];
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8006658:	461a      	mov	r2, r3
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	5c9a      	ldrb	r2, [r3, r2]
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	701a      	strb	r2, [r3, #0]
		// 
		buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8006668:	3301      	adds	r3, #1
 800666a:	b29b      	uxth	r3, r3
 800666c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006670:	b29a      	uxth	r2, r3
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
		// 
		data++;
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	3301      	adds	r3, #1
 800667c:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < size; i++) {
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	3301      	adds	r3, #1
 8006682:	61fb      	str	r3, [r7, #28]
 8006684:	69fa      	ldr	r2, [r7, #28]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	429a      	cmp	r2, r3
 800668a:	d3e2      	bcc.n	8006652 <usart_recv+0x8a>
	}
	
	// 
	INTR_ENABLE;
 800668c:	b662      	cpsie	i
	
	return cnt;
 800668e:	693b      	ldr	r3, [r7, #16]
}
 8006690:	4618      	mov	r0, r3
 8006692:	3720      	adds	r7, #32
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}
 8006698:	20051648 	.word	0x20051648

0800669c <test_tsk1>:
*/
#if 1
static uint16_t test_data[MSP2807_DISPLAY_WIDTH*MSP2807_DISPLAY_HEIGHT];
// eXgp^XN 
static int test_tsk1(int argc, char *argv[])
{	
 800669c:	b580      	push	{r7, lr}
 800669e:	b084      	sub	sp, #16
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
 80066a4:	6039      	str	r1, [r7, #0]
	uint16_t cnt = 0;
 80066a6:	2300      	movs	r3, #0
 80066a8:	81fb      	strh	r3, [r7, #14]
	uint32_t i;
	msp2807_open();
 80066aa:	f7fd fe2f 	bl	800430c <msp2807_open>
	while(1) {
		for (i = 0; i < MSP2807_DISPLAY_WIDTH*MSP2807_DISPLAY_HEIGHT; i++) {
 80066ae:	2300      	movs	r3, #0
 80066b0:	60bb      	str	r3, [r7, #8]
 80066b2:	e007      	b.n	80066c4 <test_tsk1+0x28>
			test_data[i] = cnt;
 80066b4:	490c      	ldr	r1, [pc, #48]	; (80066e8 <test_tsk1+0x4c>)
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	89fa      	ldrh	r2, [r7, #14]
 80066ba:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (i = 0; i < MSP2807_DISPLAY_WIDTH*MSP2807_DISPLAY_HEIGHT; i++) {
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	3301      	adds	r3, #1
 80066c2:	60bb      	str	r3, [r7, #8]
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 80066ca:	d3f3      	bcc.n	80066b4 <test_tsk1+0x18>
		}
		console_str_send("writewrite\n");
 80066cc:	4807      	ldr	r0, [pc, #28]	; (80066ec <test_tsk1+0x50>)
 80066ce:	f7fd f9c7 	bl	8003a60 <console_str_send>
		msp2807_write(test_data);
 80066d2:	4805      	ldr	r0, [pc, #20]	; (80066e8 <test_tsk1+0x4c>)
 80066d4:	f7fd fe74 	bl	80043c0 <msp2807_write>
		cnt++;
 80066d8:	89fb      	ldrh	r3, [r7, #14]
 80066da:	3301      	adds	r3, #1
 80066dc:	81fb      	strh	r3, [r7, #14]
		kz_tsleep(1000);
 80066de:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80066e2:	f001 fbe7 	bl	8007eb4 <kz_tsleep>
		for (i = 0; i < MSP2807_DISPLAY_WIDTH*MSP2807_DISPLAY_HEIGHT; i++) {
 80066e6:	e7e2      	b.n	80066ae <test_tsk1+0x12>
 80066e8:	20052ecc 	.word	0x20052ecc
 80066ec:	08008608 	.word	0x08008608

080066f0 <start_threads>:
}
#endif

/* VXeE^XN[UE^XNN */
static int start_threads(int argc, char *argv[])
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b084      	sub	sp, #16
 80066f4:	af02      	add	r7, sp, #8
 80066f6:	6078      	str	r0, [r7, #4]
 80066f8:	6039      	str	r1, [r7, #0]
	// ytF
	usart_init();
 80066fa:	f7ff fe33 	bl	8006364 <usart_init>
	i2c_wrapper_init();
 80066fe:	f7fe fe85 	bl	800540c <i2c_wrapper_init>
	sai_init();
 8006702:	f7ff fa5f 	bl	8005bc4 <sai_init>
//	tim_init();
	dma_init();
 8006706:	f7fe fdf7 	bl	80052f8 <dma_init>
	octospi_init();
 800670a:	f7fe ff83 	bl	8005614 <octospi_init>
	spi_init();
 800670e:	f7ff fbe1 	bl	8005ed4 <spi_init>
	
	// foCX
	bt_dev_init();
 8006712:	f7fe f937 	bl	8004984 <bt_dev_init>
	msp2807_init();
 8006716:	f7fd fde1 	bl	80042dc <msp2807_init>
	//pcm3060_init();
	//LCD_dev_init();
	//gysfdmaxb_init();
	
	// }l[W
	wav_init();
 800671a:	f000 fbcb 	bl	8006eb4 <wav_init>
	cyc_init();
 800671e:	f000 fa2d 	bl	8006b7c <cyc_init>
	flash_mng_init();
 8006722:	f000 fa51 	bl	8006bc8 <flash_mng_init>
	
	// Av
	console_init();
 8006726:	f7fd f96f 	bl	8003a08 <console_init>
	
	// R}h
	//bt_dev_set_cmd();
	//sound_app_set_cmd();
	//pcm3060_set_cmd();
	w25q20ew_set_cmd();
 800672a:	f7fe fd03 	bl	8005134 <w25q20ew_set_cmd>
	//gysfdmaxb_set_cmd();
	flash_mng_set_cmd();
 800672e:	f000 fba1 	bl	8006e74 <flash_mng_set_cmd>
	
	// eXg
	flash_mng_open(FLASH_MNG_KIND_W25Q20EW);
 8006732:	2000      	movs	r0, #0
 8006734:	f000 fa7c 	bl	8006c30 <flash_mng_open>
	//kz_run(BT_mng_connect_sts, "BT_mng_connect_sts",  8, 0x1000, 0, NULL);
	//kz_run(BT_dev_main, "bt_dev",  8, 0x1000, 0, NULL);
	//kz_run(bluetoothdrv_main, "blue_tooth",  8, 0x200, 0, NULL);
	//kz_run(flash_main, "flash",  2, 0x200, 0, NULL);
	//kz_run(BTN_dev_main, "BTN_dev_main",  3, 0x1000, 0, NULL);
	kz_run(test_tsk1, "test_tsk1",  3, 0x1000, 0, NULL);
 8006738:	2300      	movs	r3, #0
 800673a:	9301      	str	r3, [sp, #4]
 800673c:	2300      	movs	r3, #0
 800673e:	9300      	str	r3, [sp, #0]
 8006740:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006744:	2203      	movs	r2, #3
 8006746:	4904      	ldr	r1, [pc, #16]	; (8006758 <start_threads+0x68>)
 8006748:	4804      	ldr	r0, [pc, #16]	; (800675c <start_threads+0x6c>)
 800674a:	f001 faf5 	bl	8007d38 <kz_run>
	
	/* DCAChXbhs */
	kz_chpri(15); 
 800674e:	200f      	movs	r0, #15
 8006750:	f001 fb32 	bl	8007db8 <kz_chpri>
	
	// VXe^XN
	//CTL_MSG_init();
	
	//INTR_ENABLE; /* L */
 	while (1) {
 8006754:	e7fe      	b.n	8006754 <start_threads+0x64>
 8006756:	bf00      	nop
 8006758:	08008614 	.word	0x08008614
 800675c:	0800669d 	.word	0x0800669d

08006760 <main>:
	
	return 0;
}

int main(void)
{	
 8006760:	b580      	push	{r7, lr}
 8006762:	b082      	sub	sp, #8
 8006764:	af02      	add	r7, sp, #8
	// ytFNbNL
	periferal_clock_init();
 8006766:	f7fd fb2b 	bl	8003dc0 <periferal_clock_init>
	// st@NV
	pin_function_init();
 800676a:	f001 fbef 	bl	8007f4c <pin_function_init>
	
	/* OSJn */
	kz_start(start_threads, "idle", 0, 0x1000, 0, NULL);
 800676e:	2300      	movs	r3, #0
 8006770:	9301      	str	r3, [sp, #4]
 8006772:	2300      	movs	r3, #0
 8006774:	9300      	str	r3, [sp, #0]
 8006776:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800677a:	2200      	movs	r2, #0
 800677c:	4903      	ldr	r1, [pc, #12]	; (800678c <main+0x2c>)
 800677e:	4804      	ldr	r0, [pc, #16]	; (8006790 <main+0x30>)
 8006780:	f001 f8ca 	bl	8007918 <kz_start>
	
	/*  */
	
	return 0;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}
 800678c:	08008620 	.word	0x08008620
 8006790:	080066f1 	.word	0x080066f1

08006794 <dbg_init>:
// ()
static DBG_TSK_INFO dbg_dispatch_tsk_info;

// 
void dbg_init(void)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b082      	sub	sp, #8
 8006798:	af00      	add	r7, sp, #0
	DBG_INT_INFO *int_info = &dbg_int_info;
 800679a:	4b0a      	ldr	r3, [pc, #40]	; (80067c4 <dbg_init+0x30>)
 800679c:	607b      	str	r3, [r7, #4]
	DBG_INT_INFO *tsk_info = &dbg_tsk_info;
 800679e:	4b0a      	ldr	r3, [pc, #40]	; (80067c8 <dbg_init+0x34>)
 80067a0:	603b      	str	r3, [r7, #0]
	
	memset(int_info, 0, sizeof(DBG_INT_INFO));
 80067a2:	f44f 724d 	mov.w	r2, #820	; 0x334
 80067a6:	2100      	movs	r1, #0
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f001 fcdc 	bl	8008166 <memset>
	memset(tsk_info, 0, sizeof(DBG_TSK_INFO));
 80067ae:	f44f 72a4 	mov.w	r2, #328	; 0x148
 80067b2:	2100      	movs	r1, #0
 80067b4:	6838      	ldr	r0, [r7, #0]
 80067b6:	f001 fcd6 	bl	8008166 <memset>
}
 80067ba:	bf00      	nop
 80067bc:	3708      	adds	r7, #8
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	200786cc 	.word	0x200786cc
 80067c8:	20078a00 	.word	0x20078a00

080067cc <dbg_save_int_info>:

// 
void dbg_save_int_info(softvec_type_t type, uint32_t svc_type, uint32_t sp)
{
 80067cc:	b5b0      	push	{r4, r5, r7, lr}
 80067ce:	b086      	sub	sp, #24
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	4603      	mov	r3, r0
 80067d4:	60b9      	str	r1, [r7, #8]
 80067d6:	607a      	str	r2, [r7, #4]
 80067d8:	81fb      	strh	r3, [r7, #14]
	DBG_INT_INFO *int_info = &dbg_int_info;
 80067da:	4b58      	ldr	r3, [pc, #352]	; (800693c <dbg_save_int_info+0x170>)
 80067dc:	617b      	str	r3, [r7, #20]
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	613b      	str	r3, [r7, #16]
	
	// 
	int_info->last_hist_idx = int_info->all_cnt & (DBG_INT_HIST_NUM - 1);
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	f003 030f 	and.w	r3, r3, #15
 80067ee:	b2da      	uxtb	r2, r3
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
	int_info->int_hist[int_info->last_hist_idx].int_type = type;
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80067fc:	4619      	mov	r1, r3
 80067fe:	697a      	ldr	r2, [r7, #20]
 8006800:	460b      	mov	r3, r1
 8006802:	009b      	lsls	r3, r3, #2
 8006804:	440b      	add	r3, r1
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	4413      	add	r3, r2
 800680a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800680e:	89fa      	ldrh	r2, [r7, #14]
 8006810:	801a      	strh	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8006818:	4618      	mov	r0, r3
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800681e:	6979      	ldr	r1, [r7, #20]
 8006820:	4603      	mov	r3, r0
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	4403      	add	r3, r0
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	440b      	add	r3, r1
 800682a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800682e:	601a      	str	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8006836:	4618      	mov	r0, r3
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800683c:	6979      	ldr	r1, [r7, #20]
 800683e:	4603      	mov	r3, r0
 8006840:	009b      	lsls	r3, r3, #2
 8006842:	4403      	add	r3, r0
 8006844:	009b      	lsls	r3, r3, #2
 8006846:	440b      	add	r3, r1
 8006848:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800684c:	601a      	str	r2, [r3, #0]
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 800684e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006852:	2b0b      	cmp	r3, #11
 8006854:	d003      	beq.n	800685e <dbg_save_int_info+0x92>
 8006856:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800685a:	2b0e      	cmp	r3, #14
 800685c:	d110      	bne.n	8006880 <dbg_save_int_info+0xb4>
		int_info->int_hist[int_info->last_hist_idx].svc_type = svc_type;
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8006864:	4619      	mov	r1, r3
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	b2d8      	uxtb	r0, r3
 800686a:	697a      	ldr	r2, [r7, #20]
 800686c:	460b      	mov	r3, r1
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	440b      	add	r3, r1
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	4413      	add	r3, r2
 8006876:	f503 73fb 	add.w	r3, r3, #502	; 0x1f6
 800687a:	4602      	mov	r2, r0
 800687c:	701a      	strb	r2, [r3, #0]
 800687e:	e00d      	b.n	800689c <dbg_save_int_info+0xd0>
	} else {
		int_info->int_hist[int_info->last_hist_idx].svc_type = KZ_SYSCALL_TYPE_MAX;
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8006886:	4619      	mov	r1, r3
 8006888:	697a      	ldr	r2, [r7, #20]
 800688a:	460b      	mov	r3, r1
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	440b      	add	r3, r1
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	4413      	add	r3, r2
 8006894:	f503 73fb 	add.w	r3, r3, #502	; 0x1f6
 8006898:	220d      	movs	r2, #13
 800689a:	701a      	strb	r2, [r3, #0]
	}
	int_info->int_hist[int_info->last_hist_idx].icsr = SCB->ICSR;
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80068a2:	4618      	mov	r0, r3
 80068a4:	4b26      	ldr	r3, [pc, #152]	; (8006940 <dbg_save_int_info+0x174>)
 80068a6:	685a      	ldr	r2, [r3, #4]
 80068a8:	6979      	ldr	r1, [r7, #20]
 80068aa:	4603      	mov	r3, r0
 80068ac:	009b      	lsls	r3, r3, #2
 80068ae:	4403      	add	r3, r0
 80068b0:	009b      	lsls	r3, r3, #2
 80068b2:	440b      	add	r3, r1
 80068b4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80068b8:	601a      	str	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80068c0:	461d      	mov	r5, r3
 80068c2:	f001 f8cf 	bl	8007a64 <kz_get_time_s>
 80068c6:	4602      	mov	r2, r0
 80068c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80068cc:	fb03 f402 	mul.w	r4, r3, r2
 80068d0:	f001 f8bc 	bl	8007a4c <kz_get_time_ms>
 80068d4:	4603      	mov	r3, r0
 80068d6:	4423      	add	r3, r4
 80068d8:	4619      	mov	r1, r3
 80068da:	697a      	ldr	r2, [r7, #20]
 80068dc:	462b      	mov	r3, r5
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	442b      	add	r3, r5
 80068e2:	009b      	lsls	r3, r3, #2
 80068e4:	4413      	add	r3, r2
 80068e6:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 80068ea:	6019      	str	r1, [r3, #0]
	
	
	// 
	int_info->all_cnt++;
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80068f2:	1c5a      	adds	r2, r3, #1
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	
	// 
	int_info->int_cnt[type]++;
 80068fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80068fe:	697a      	ldr	r2, [r7, #20]
 8006900:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006904:	1c51      	adds	r1, r2, #1
 8006906:	697a      	ldr	r2, [r7, #20]
 8006908:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	
	// SVC or PendSV
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 800690c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006910:	2b0b      	cmp	r3, #11
 8006912:	d003      	beq.n	800691c <dbg_save_int_info+0x150>
 8006914:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006918:	2b0e      	cmp	r3, #14
 800691a:	d10a      	bne.n	8006932 <dbg_save_int_info+0x166>
		int_info->svc_type[svc_type]++;
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	68ba      	ldr	r2, [r7, #8]
 8006920:	326e      	adds	r2, #110	; 0x6e
 8006922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006926:	1c59      	adds	r1, r3, #1
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	68ba      	ldr	r2, [r7, #8]
 800692c:	326e      	adds	r2, #110	; 0x6e
 800692e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8006932:	bf00      	nop
 8006934:	3718      	adds	r7, #24
 8006936:	46bd      	mov	sp, r7
 8006938:	bdb0      	pop	{r4, r5, r7, pc}
 800693a:	bf00      	nop
 800693c:	200786cc 	.word	0x200786cc
 8006940:	e000ed00 	.word	0xe000ed00

08006944 <dbg_save_tsk_info>:

// 
void dbg_save_tsk_info(char *tsk_name)
{
 8006944:	b5b0      	push	{r4, r5, r7, lr}
 8006946:	b084      	sub	sp, #16
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
	DBG_TSK_INFO *tsk_info = &dbg_tsk_info;
 800694c:	4b23      	ldr	r3, [pc, #140]	; (80069dc <dbg_save_tsk_info+0x98>)
 800694e:	60fb      	str	r3, [r7, #12]
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	b2db      	uxtb	r3, r3
 8006956:	f003 030f 	and.w	r3, r3, #15
 800695a:	b2da      	uxtb	r2, r3
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006968:	4619      	mov	r1, r3
 800696a:	68fa      	ldr	r2, [r7, #12]
 800696c:	460b      	mov	r3, r1
 800696e:	009b      	lsls	r3, r3, #2
 8006970:	440b      	add	r3, r1
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	4413      	add	r3, r2
 8006976:	3308      	adds	r3, #8
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006982:	4618      	mov	r0, r3
 8006984:	4b16      	ldr	r3, [pc, #88]	; (80069e0 <dbg_save_tsk_info+0x9c>)
 8006986:	685a      	ldr	r2, [r3, #4]
 8006988:	68f9      	ldr	r1, [r7, #12]
 800698a:	4603      	mov	r3, r0
 800698c:	009b      	lsls	r3, r3, #2
 800698e:	4403      	add	r3, r0
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	440b      	add	r3, r1
 8006994:	3314      	adds	r3, #20
 8006996:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 800699e:	461d      	mov	r5, r3
 80069a0:	f001 f860 	bl	8007a64 <kz_get_time_s>
 80069a4:	4602      	mov	r2, r0
 80069a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80069aa:	fb03 f402 	mul.w	r4, r3, r2
 80069ae:	f001 f84d 	bl	8007a4c <kz_get_time_ms>
 80069b2:	4603      	mov	r3, r0
 80069b4:	4423      	add	r3, r4
 80069b6:	4619      	mov	r1, r3
 80069b8:	68fa      	ldr	r2, [r7, #12]
 80069ba:	462b      	mov	r3, r5
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	442b      	add	r3, r5
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	4413      	add	r3, r2
 80069c4:	3304      	adds	r3, #4
 80069c6:	6019      	str	r1, [r3, #0]
	
	tsk_info->all_cnt++;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	1c5a      	adds	r2, r3, #1
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	601a      	str	r2, [r3, #0]
}
 80069d2:	bf00      	nop
 80069d4:	3710      	adds	r7, #16
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bdb0      	pop	{r4, r5, r7, pc}
 80069da:	bf00      	nop
 80069dc:	20078a00 	.word	0x20078a00
 80069e0:	e000ed00 	.word	0xe000ed00

080069e4 <dbg_save_dispatch_tsk_info>:

// 
void dbg_save_dispatch_tsk_info(char *tsk_name, uint32_t sp)
{
 80069e4:	b5b0      	push	{r4, r5, r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	6039      	str	r1, [r7, #0]
	DBG_TSK_INFO *tsk_info = &dbg_dispatch_tsk_info;
 80069ee:	4b32      	ldr	r3, [pc, #200]	; (8006ab8 <dbg_save_dispatch_tsk_info+0xd4>)
 80069f0:	60fb      	str	r3, [r7, #12]
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	60bb      	str	r3, [r7, #8]
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	f003 030f 	and.w	r3, r3, #15
 8006a00:	b2da      	uxtb	r2, r3
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006a0e:	4619      	mov	r1, r3
 8006a10:	68fa      	ldr	r2, [r7, #12]
 8006a12:	460b      	mov	r3, r1
 8006a14:	009b      	lsls	r3, r3, #2
 8006a16:	440b      	add	r3, r1
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	4413      	add	r3, r2
 8006a1c:	3308      	adds	r3, #8
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006a28:	4618      	mov	r0, r3
 8006a2a:	4b24      	ldr	r3, [pc, #144]	; (8006abc <dbg_save_dispatch_tsk_info+0xd8>)
 8006a2c:	685a      	ldr	r2, [r3, #4]
 8006a2e:	68f9      	ldr	r1, [r7, #12]
 8006a30:	4603      	mov	r3, r0
 8006a32:	009b      	lsls	r3, r3, #2
 8006a34:	4403      	add	r3, r0
 8006a36:	009b      	lsls	r3, r3, #2
 8006a38:	440b      	add	r3, r1
 8006a3a:	3314      	adds	r3, #20
 8006a3c:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006a44:	461d      	mov	r5, r3
 8006a46:	f001 f80d 	bl	8007a64 <kz_get_time_s>
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a50:	fb03 f402 	mul.w	r4, r3, r2
 8006a54:	f000 fffa 	bl	8007a4c <kz_get_time_ms>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	4423      	add	r3, r4
 8006a5c:	4619      	mov	r1, r3
 8006a5e:	68fa      	ldr	r2, [r7, #12]
 8006a60:	462b      	mov	r3, r5
 8006a62:	009b      	lsls	r3, r3, #2
 8006a64:	442b      	add	r3, r5
 8006a66:	009b      	lsls	r3, r3, #2
 8006a68:	4413      	add	r3, r2
 8006a6a:	3304      	adds	r3, #4
 8006a6c:	6019      	str	r1, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006a74:	4618      	mov	r0, r3
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a7a:	68f9      	ldr	r1, [r7, #12]
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	009b      	lsls	r3, r3, #2
 8006a80:	4403      	add	r3, r0
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	440b      	add	r3, r1
 8006a86:	330c      	adds	r3, #12
 8006a88:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006a90:	4618      	mov	r0, r3
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a96:	68f9      	ldr	r1, [r7, #12]
 8006a98:	4603      	mov	r3, r0
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	4403      	add	r3, r0
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	440b      	add	r3, r1
 8006aa2:	3310      	adds	r3, #16
 8006aa4:	601a      	str	r2, [r3, #0]
	
	tsk_info->all_cnt++;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	1c5a      	adds	r2, r3, #1
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	601a      	str	r2, [r3, #0]
}
 8006ab0:	bf00      	nop
 8006ab2:	3710      	adds	r7, #16
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bdb0      	pop	{r4, r5, r7, pc}
 8006ab8:	20078b48 	.word	0x20078b48
 8006abc:	e000ed00 	.word	0xe000ed00

08006ac0 <cycmsg_main>:
 @brief bZ[WM^XN
 @param [in] argc
 @param [in] *argv[]
 */
int cycmsg_main(int argc, char *argv[])
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]
	LIST *node;
	LIST *prev_node;
	
	while(1){
		// TASK_PERIODX[v
		kz_tsleep(CYC_TASK_PERIOD);
 8006aca:	2005      	movs	r0, #5
 8006acc:	f001 f9f2 	bl	8007eb4 <kz_tsleep>

		node = cycmsg_que[0].head;
 8006ad0:	4b10      	ldr	r3, [pc, #64]	; (8006b14 <cycmsg_main+0x54>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	60fb      	str	r3, [r7, #12]
		prev_node = cycmsg_que[0].head;
 8006ad6:	4b0f      	ldr	r3, [pc, #60]	; (8006b14 <cycmsg_main+0x54>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	60bb      	str	r3, [r7, #8]

		// R[^C~ObZ[W
		while (node != NULL) {
 8006adc:	e015      	b.n	8006b0a <cycmsg_main+0x4a>
			// w
			if (node->remain_period <= CYC_TASK_PERIOD) {
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	2b05      	cmp	r3, #5
 8006ae4:	d807      	bhi.n	8006af6 <cycmsg_main+0x36>
				// wbZ[WR[
				node->cyc_msg();
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	4798      	blx	r3
				// Xg
				//prev_node->next = node->next;
				// m[h
				//kz_kmfree(node);
				node->remain_period = node->period;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	689a      	ldr	r2, [r3, #8]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	60da      	str	r2, [r3, #12]
 8006af4:	e004      	b.n	8006b00 <cycmsg_main+0x40>
			// w
			} else {
				// w^XN
				node->remain_period -= CYC_TASK_PERIOD;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	1f5a      	subs	r2, r3, #5
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	60da      	str	r2, [r3, #12]
			}
			// XV
			prev_node = node;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	60bb      	str	r3, [r7, #8]
			node = node->next;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	60fb      	str	r3, [r7, #12]
		while (node != NULL) {
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d1e6      	bne.n	8006ade <cycmsg_main+0x1e>
		kz_tsleep(CYC_TASK_PERIOD);
 8006b10:	e7db      	b.n	8006aca <cycmsg_main+0xa>
 8006b12:	bf00      	nop
 8006b14:	20078c90 	.word	0x20078c90

08006b18 <set_cyclic_message>:
 @param [in] period         
 @return     -1             o^
 @return      0             o^
*/
uint32_t set_cyclic_message(CYC_MSG cyclic_message, uint32_t period)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]
	LIST *new_node;
	LIST *node;
	
	// p[^`FbN
	// bZ[WNULLAG[I
	if (cyclic_message == NULL) {
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d102      	bne.n	8006b2e <set_cyclic_message+0x16>
		return -1;
 8006b28:	f04f 33ff 	mov.w	r3, #4294967295
 8006b2c:	e01f      	b.n	8006b6e <set_cyclic_message+0x56>
	}
	
	// Vm[h
	new_node = kz_kmalloc(sizeof(LIST));
 8006b2e:	2010      	movs	r0, #16
 8006b30:	f001 f953 	bl	8007dda <kz_kmalloc>
 8006b34:	60f8      	str	r0, [r7, #12]
	
	// bZ[W
	new_node->cyc_msg       = cyclic_message;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	605a      	str	r2, [r3, #4]
	new_node->period        = period;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	683a      	ldr	r2, [r7, #0]
 8006b40:	609a      	str	r2, [r3, #8]
	new_node->remain_period = period;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	683a      	ldr	r2, [r7, #0]
 8006b46:	60da      	str	r2, [r3, #12]
	new_node->next          = NULL;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	601a      	str	r2, [r3, #0]
	
	if (cycmsg_que[0].tail) {
 8006b4e:	4b0a      	ldr	r3, [pc, #40]	; (8006b78 <set_cyclic_message+0x60>)
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d004      	beq.n	8006b60 <set_cyclic_message+0x48>
		cycmsg_que[0].tail->next = new_node;
 8006b56:	4b08      	ldr	r3, [pc, #32]	; (8006b78 <set_cyclic_message+0x60>)
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	601a      	str	r2, [r3, #0]
 8006b5e:	e002      	b.n	8006b66 <set_cyclic_message+0x4e>
	} else {
		cycmsg_que[0].head = new_node;
 8006b60:	4a05      	ldr	r2, [pc, #20]	; (8006b78 <set_cyclic_message+0x60>)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6013      	str	r3, [r2, #0]
	}
	cycmsg_que[0].tail = new_node;
 8006b66:	4a04      	ldr	r2, [pc, #16]	; (8006b78 <set_cyclic_message+0x60>)
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6053      	str	r3, [r2, #4]
	
	return 0;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3710      	adds	r7, #16
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	20078c90 	.word	0x20078c90

08006b7c <cyc_init>:
 @brief 
 @param [in] 
 @return     
*/
void cyc_init(void)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af02      	add	r7, sp, #8
	CYC_CTL *this = &cyc_ctl;
 8006b82:	4b0e      	ldr	r3, [pc, #56]	; (8006bbc <cyc_init+0x40>)
 8006b84:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// ubN
	memset(this, 0, sizeof(CYC_CTL));
 8006b86:	2208      	movs	r2, #8
 8006b88:	2100      	movs	r1, #0
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f001 faeb 	bl	8008166 <memset>
	
	// ^XN
	this->tsk_id = kz_run(cycmsg_main, "cyc_main",  CYC_PRI, CYC_STACK, 0, NULL);
 8006b90:	2300      	movs	r3, #0
 8006b92:	9301      	str	r3, [sp, #4]
 8006b94:	2300      	movs	r3, #0
 8006b96:	9300      	str	r3, [sp, #0]
 8006b98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b9c:	2209      	movs	r2, #9
 8006b9e:	4908      	ldr	r1, [pc, #32]	; (8006bc0 <cyc_init+0x44>)
 8006ba0:	4808      	ldr	r0, [pc, #32]	; (8006bc4 <cyc_init+0x48>)
 8006ba2:	f001 f8c9 	bl	8007d38 <kz_run>
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	605a      	str	r2, [r3, #4]
	
	// XV
	this->state = ST_INITIALIZED;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2201      	movs	r2, #1
 8006bb0:	601a      	str	r2, [r3, #0]
}
 8006bb2:	bf00      	nop
 8006bb4:	3708      	adds	r7, #8
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	bf00      	nop
 8006bbc:	20078c98 	.word	0x20078c98
 8006bc0:	08008628 	.word	0x08008628
 8006bc4:	08006ac1 	.word	0x08006ac1

08006bc8 <flash_mng_init>:
	// FLASH
};

// 
int32_t flash_mng_init(void)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b084      	sub	sp, #16
 8006bcc:	af00      	add	r7, sp, #0
	const FLASH_MNG_FUNC *func;
	uint8_t i;
	int32_t ret;
	
	// Flash
	for (i = 0; i < FLASH_MNG_KIND_MAX; i++) {
 8006bce:	2300      	movs	r3, #0
 8006bd0:	73fb      	strb	r3, [r7, #15]
 8006bd2:	e021      	b.n	8006c18 <flash_mng_init+0x50>
		// this
		this = &(fls_mng_ctl[i]);
 8006bd4:	7bfb      	ldrb	r3, [r7, #15]
 8006bd6:	009b      	lsls	r3, r3, #2
 8006bd8:	4a13      	ldr	r2, [pc, #76]	; (8006c28 <flash_mng_init+0x60>)
 8006bda:	4413      	add	r3, r2
 8006bdc:	60bb      	str	r3, [r7, #8]
		memset(this, 0, sizeof(FLASH_MNG_CTL));
 8006bde:	2204      	movs	r2, #4
 8006be0:	2100      	movs	r1, #0
 8006be2:	68b8      	ldr	r0, [r7, #8]
 8006be4:	f001 fabf 	bl	8008166 <memset>
		
		// 
		func = &(fls_mng_func_tbl[i]);
 8006be8:	7bfa      	ldrb	r2, [r7, #15]
 8006bea:	4613      	mov	r3, r2
 8006bec:	009b      	lsls	r3, r3, #2
 8006bee:	4413      	add	r3, r2
 8006bf0:	009b      	lsls	r3, r3, #2
 8006bf2:	4a0e      	ldr	r2, [pc, #56]	; (8006c2c <flash_mng_init+0x64>)
 8006bf4:	4413      	add	r3, r2
 8006bf6:	607b      	str	r3, [r7, #4]
		
		// 
		ret = func->init();
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4798      	blx	r3
 8006bfe:	6038      	str	r0, [r7, #0]
		if (ret != 0) {
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d002      	beq.n	8006c0c <flash_mng_init+0x44>
			return -1;
 8006c06:	f04f 33ff 	mov.w	r3, #4294967295
 8006c0a:	e009      	b.n	8006c20 <flash_mng_init+0x58>
		}
		
		// 
		this->state = ST_INITIALIZED;
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	601a      	str	r2, [r3, #0]
	for (i = 0; i < FLASH_MNG_KIND_MAX; i++) {
 8006c12:	7bfb      	ldrb	r3, [r7, #15]
 8006c14:	3301      	adds	r3, #1
 8006c16:	73fb      	strb	r3, [r7, #15]
 8006c18:	7bfb      	ldrb	r3, [r7, #15]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d0da      	beq.n	8006bd4 <flash_mng_init+0xc>
	}
	
	return 0;
 8006c1e:	2300      	movs	r3, #0
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3710      	adds	r7, #16
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}
 8006c28:	20078ca0 	.word	0x20078ca0
 8006c2c:	08008cd8 	.word	0x08008cd8

08006c30 <flash_mng_open>:

// 
int32_t flash_mng_open(uint32_t kind)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b086      	sub	sp, #24
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
	FLASH_MNG_CTL *this;
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d002      	beq.n	8006c44 <flash_mng_open+0x14>
		return -1;
 8006c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8006c42:	e021      	b.n	8006c88 <flash_mng_open+0x58>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	009b      	lsls	r3, r3, #2
 8006c48:	4a11      	ldr	r2, [pc, #68]	; (8006c90 <flash_mng_open+0x60>)
 8006c4a:	4413      	add	r3, r2
 8006c4c:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->state != ST_INITIALIZED) {
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d002      	beq.n	8006c5c <flash_mng_open+0x2c>
		return -1;
 8006c56:	f04f 33ff 	mov.w	r3, #4294967295
 8006c5a:	e015      	b.n	8006c88 <flash_mng_open+0x58>
	}
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 8006c5c:	687a      	ldr	r2, [r7, #4]
 8006c5e:	4613      	mov	r3, r2
 8006c60:	009b      	lsls	r3, r3, #2
 8006c62:	4413      	add	r3, r2
 8006c64:	009b      	lsls	r3, r3, #2
 8006c66:	4a0b      	ldr	r2, [pc, #44]	; (8006c94 <flash_mng_open+0x64>)
 8006c68:	4413      	add	r3, r2
 8006c6a:	613b      	str	r3, [r7, #16]
	
	// 
	ret = func->open();
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	4798      	blx	r3
 8006c72:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d002      	beq.n	8006c80 <flash_mng_open+0x50>
		return -1;
 8006c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c7e:	e003      	b.n	8006c88 <flash_mng_open+0x58>
	}
	
	// 
	this->state = ST_IDLE;
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	2202      	movs	r2, #2
 8006c84:	601a      	str	r2, [r3, #0]
	
	return 0;
 8006c86:	2300      	movs	r3, #0
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3718      	adds	r7, #24
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}
 8006c90:	20078ca0 	.word	0x20078ca0
 8006c94:	08008cd8 	.word	0x08008cd8

08006c98 <flash_mng_erace>:

// 
int32_t flash_mng_erace(uint32_t kind, uint32_t addr)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b086      	sub	sp, #24
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
	FLASH_MNG_CTL *this;
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d002      	beq.n	8006cae <flash_mng_erace+0x16>
		return -1;
 8006ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8006cac:	e022      	b.n	8006cf4 <flash_mng_erace+0x5c>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	009b      	lsls	r3, r3, #2
 8006cb2:	4a12      	ldr	r2, [pc, #72]	; (8006cfc <flash_mng_erace+0x64>)
 8006cb4:	4413      	add	r3, r2
 8006cb6:	617b      	str	r3, [r7, #20]
	
	//  (*) 
	INTR_DISABLE;
 8006cb8:	b672      	cpsid	i
	// 
	if (this->state != ST_IDLE) {
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	2b02      	cmp	r3, #2
 8006cc0:	d003      	beq.n	8006cca <flash_mng_erace+0x32>
		// 
		INTR_ENABLE;
 8006cc2:	b662      	cpsie	i
		return -1;
 8006cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8006cc8:	e014      	b.n	8006cf4 <flash_mng_erace+0x5c>
	}
	// 
	this->state = ST_RUNNING;
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	2203      	movs	r2, #3
 8006cce:	601a      	str	r2, [r3, #0]
	// 
	INTR_ENABLE;
 8006cd0:	b662      	cpsie	i
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	4613      	mov	r3, r2
 8006cd6:	009b      	lsls	r3, r3, #2
 8006cd8:	4413      	add	r3, r2
 8006cda:	009b      	lsls	r3, r3, #2
 8006cdc:	4a08      	ldr	r2, [pc, #32]	; (8006d00 <flash_mng_erace+0x68>)
 8006cde:	4413      	add	r3, r2
 8006ce0:	613b      	str	r3, [r7, #16]
	
	// 
	ret = func->erase(addr);
 8006ce2:	693b      	ldr	r3, [r7, #16]
 8006ce4:	68db      	ldr	r3, [r3, #12]
 8006ce6:	6838      	ldr	r0, [r7, #0]
 8006ce8:	4798      	blx	r3
 8006cea:	60f8      	str	r0, [r7, #12]
	
	// 
	this->state = ST_IDLE;
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	2202      	movs	r2, #2
 8006cf0:	601a      	str	r2, [r3, #0]
	
	return ret;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3718      	adds	r7, #24
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}
 8006cfc:	20078ca0 	.word	0x20078ca0
 8006d00:	08008cd8 	.word	0x08008cd8

08006d04 <flash_mng_read>:
	return ret;
}

// 
int32_t flash_mng_read(uint32_t kind, uint32_t addr, uint8_t *data, uint32_t size)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b088      	sub	sp, #32
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	60f8      	str	r0, [r7, #12]
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	607a      	str	r2, [r7, #4]
 8006d10:	603b      	str	r3, [r7, #0]
	FLASH_MNG_CTL *this = (FLASH_MNG_CTL*)&fls_mng_ctl;
 8006d12:	4b1c      	ldr	r3, [pc, #112]	; (8006d84 <flash_mng_read+0x80>)
 8006d14:	61fb      	str	r3, [r7, #28]
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d102      	bne.n	8006d22 <flash_mng_read+0x1e>
		return -1;
 8006d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8006d20:	e02b      	b.n	8006d7a <flash_mng_read+0x76>
	}
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d002      	beq.n	8006d2e <flash_mng_read+0x2a>
		return -1;
 8006d28:	f04f 33ff 	mov.w	r3, #4294967295
 8006d2c:	e025      	b.n	8006d7a <flash_mng_read+0x76>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	4a14      	ldr	r2, [pc, #80]	; (8006d84 <flash_mng_read+0x80>)
 8006d34:	4413      	add	r3, r2
 8006d36:	61fb      	str	r3, [r7, #28]
	
	//  (*) 
	INTR_DISABLE;
 8006d38:	b672      	cpsid	i
	// 
	if (this->state != ST_IDLE) {
 8006d3a:	69fb      	ldr	r3, [r7, #28]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	2b02      	cmp	r3, #2
 8006d40:	d003      	beq.n	8006d4a <flash_mng_read+0x46>
		// 
		INTR_ENABLE;
 8006d42:	b662      	cpsie	i
		return -1;
 8006d44:	f04f 33ff 	mov.w	r3, #4294967295
 8006d48:	e017      	b.n	8006d7a <flash_mng_read+0x76>
	}
	// 
	this->state = ST_RUNNING;
 8006d4a:	69fb      	ldr	r3, [r7, #28]
 8006d4c:	2203      	movs	r2, #3
 8006d4e:	601a      	str	r2, [r3, #0]
	// 
	INTR_ENABLE;
 8006d50:	b662      	cpsie	i
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 8006d52:	68fa      	ldr	r2, [r7, #12]
 8006d54:	4613      	mov	r3, r2
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	4413      	add	r3, r2
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	4a0a      	ldr	r2, [pc, #40]	; (8006d88 <flash_mng_read+0x84>)
 8006d5e:	4413      	add	r3, r2
 8006d60:	61bb      	str	r3, [r7, #24]
	
	// 
	ret = func->read(addr, data, size);
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	691b      	ldr	r3, [r3, #16]
 8006d66:	683a      	ldr	r2, [r7, #0]
 8006d68:	b2d2      	uxtb	r2, r2
 8006d6a:	6879      	ldr	r1, [r7, #4]
 8006d6c:	68b8      	ldr	r0, [r7, #8]
 8006d6e:	4798      	blx	r3
 8006d70:	6178      	str	r0, [r7, #20]
	
	// 
	this->state = ST_IDLE;
 8006d72:	69fb      	ldr	r3, [r7, #28]
 8006d74:	2202      	movs	r2, #2
 8006d76:	601a      	str	r2, [r3, #0]
	
	return ret;
 8006d78:	697b      	ldr	r3, [r7, #20]
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	3720      	adds	r7, #32
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}
 8006d82:	bf00      	nop
 8006d84:	20078ca0 	.word	0x20078ca0
 8006d88:	08008cd8 	.word	0x08008cd8

08006d8c <flash_mng_cmd_erace>:
{
	
}

static void flash_mng_cmd_erace(void)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b082      	sub	sp, #8
 8006d90:	af00      	add	r7, sp, #0
	int32_t ret;
	
	ret = flash_mng_erace(FLASH_MNG_KIND_W25Q20EW, 0);
 8006d92:	2100      	movs	r1, #0
 8006d94:	2000      	movs	r0, #0
 8006d96:	f7ff ff7f 	bl	8006c98 <flash_mng_erace>
 8006d9a:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d002      	beq.n	8006da8 <flash_mng_cmd_erace+0x1c>
		console_str_send("flash_mng_erace error\n");
 8006da2:	4803      	ldr	r0, [pc, #12]	; (8006db0 <flash_mng_cmd_erace+0x24>)
 8006da4:	f7fc fe5c 	bl	8003a60 <console_str_send>
	}
}
 8006da8:	bf00      	nop
 8006daa:	3708      	adds	r7, #8
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}
 8006db0:	08008634 	.word	0x08008634

08006db4 <flash_mng_cmd_read>:

// RAM
#define FLASH_MNG_BUFF_SIZE		(4*1024)
static uint8_t flash_mng_buff[FLASH_MNG_BUFF_SIZE];
static void flash_mng_cmd_read(void)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
	int32_t ret;
	uint32_t i, j, k;
	
	// 
	memset(flash_mng_buff, 0, sizeof(flash_mng_buff));
 8006dba:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006dbe:	2100      	movs	r1, #0
 8006dc0:	4824      	ldr	r0, [pc, #144]	; (8006e54 <flash_mng_cmd_read+0xa0>)
 8006dc2:	f001 f9d0 	bl	8008166 <memset>
	
	ret = flash_mng_read(FLASH_MNG_KIND_W25Q20EW, 0, flash_mng_buff, 4*1024);
 8006dc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006dca:	4a22      	ldr	r2, [pc, #136]	; (8006e54 <flash_mng_cmd_read+0xa0>)
 8006dcc:	2100      	movs	r1, #0
 8006dce:	2000      	movs	r0, #0
 8006dd0:	f7ff ff98 	bl	8006d04 <flash_mng_read>
 8006dd4:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d003      	beq.n	8006de4 <flash_mng_cmd_read+0x30>
		console_str_send("flash_mng_erace error\n");
 8006ddc:	481e      	ldr	r0, [pc, #120]	; (8006e58 <flash_mng_cmd_read+0xa4>)
 8006dde:	f7fc fe3f 	bl	8003a60 <console_str_send>
		return;
 8006de2:	e033      	b.n	8006e4c <flash_mng_cmd_read+0x98>
	}
	// 
	console_str_send("==================== read ============================\n");
 8006de4:	481d      	ldr	r0, [pc, #116]	; (8006e5c <flash_mng_cmd_read+0xa8>)
 8006de6:	f7fc fe3b 	bl	8003a60 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 8006dea:	481d      	ldr	r0, [pc, #116]	; (8006e60 <flash_mng_cmd_read+0xac>)
 8006dec:	f7fc fe38 	bl	8003a60 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 8006df0:	481c      	ldr	r0, [pc, #112]	; (8006e64 <flash_mng_cmd_read+0xb0>)
 8006df2:	f7fc fe35 	bl	8003a60 <console_str_send>
	for (i = 0; i < 16; i++) {
 8006df6:	2300      	movs	r3, #0
 8006df8:	60fb      	str	r3, [r7, #12]
 8006dfa:	e024      	b.n	8006e46 <flash_mng_cmd_read+0x92>
		for (j = 0; j < FLASH_MNG_BUFF_SIZE/16; j++) {
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	60bb      	str	r3, [r7, #8]
 8006e00:	e018      	b.n	8006e34 <flash_mng_cmd_read+0x80>
			k = i*16+j;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	011a      	lsls	r2, r3, #4
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	4413      	add	r3, r2
 8006e0a:	603b      	str	r3, [r7, #0]
			if (j == 0) {
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d102      	bne.n	8006e18 <flash_mng_cmd_read+0x64>
				// 
				console_str_send(" |");
 8006e12:	4815      	ldr	r0, [pc, #84]	; (8006e68 <flash_mng_cmd_read+0xb4>)
 8006e14:	f7fc fe24 	bl	8003a60 <console_str_send>
			}
			console_str_send(" ");
 8006e18:	4814      	ldr	r0, [pc, #80]	; (8006e6c <flash_mng_cmd_read+0xb8>)
 8006e1a:	f7fc fe21 	bl	8003a60 <console_str_send>
			console_val_send_hex(flash_mng_buff[k], 2);
 8006e1e:	4a0d      	ldr	r2, [pc, #52]	; (8006e54 <flash_mng_cmd_read+0xa0>)
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	4413      	add	r3, r2
 8006e24:	781b      	ldrb	r3, [r3, #0]
 8006e26:	2102      	movs	r1, #2
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f7fc fea7 	bl	8003b7c <console_val_send_hex>
		for (j = 0; j < FLASH_MNG_BUFF_SIZE/16; j++) {
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	3301      	adds	r3, #1
 8006e32:	60bb      	str	r3, [r7, #8]
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	2bff      	cmp	r3, #255	; 0xff
 8006e38:	d9e3      	bls.n	8006e02 <flash_mng_cmd_read+0x4e>
		}
		console_str_send("\n");
 8006e3a:	480d      	ldr	r0, [pc, #52]	; (8006e70 <flash_mng_cmd_read+0xbc>)
 8006e3c:	f7fc fe10 	bl	8003a60 <console_str_send>
	for (i = 0; i < 16; i++) {
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	3301      	adds	r3, #1
 8006e44:	60fb      	str	r3, [r7, #12]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2b0f      	cmp	r3, #15
 8006e4a:	d9d7      	bls.n	8006dfc <flash_mng_cmd_read+0x48>
	}
}
 8006e4c:	3710      	adds	r7, #16
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
 8006e52:	bf00      	nop
 8006e54:	20078ca4 	.word	0x20078ca4
 8006e58:	08008634 	.word	0x08008634
 8006e5c:	0800864c 	.word	0x0800864c
 8006e60:	08008684 	.word	0x08008684
 8006e64:	080086bc 	.word	0x080086bc
 8006e68:	080086f4 	.word	0x080086f4
 8006e6c:	080086f8 	.word	0x080086f8
 8006e70:	080086fc 	.word	0x080086fc

08006e74 <flash_mng_set_cmd>:

// 
void flash_mng_set_cmd(void)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b082      	sub	sp, #8
 8006e78:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "flash_mng erace";
 8006e7a:	4b0a      	ldr	r3, [pc, #40]	; (8006ea4 <flash_mng_set_cmd+0x30>)
 8006e7c:	603b      	str	r3, [r7, #0]
	cmd.func = flash_mng_cmd_erace;
 8006e7e:	4b0a      	ldr	r3, [pc, #40]	; (8006ea8 <flash_mng_set_cmd+0x34>)
 8006e80:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006e82:	463b      	mov	r3, r7
 8006e84:	4618      	mov	r0, r3
 8006e86:	f7fc ff09 	bl	8003c9c <console_set_command>
	// 
	cmd.input = "flash_mng read";
 8006e8a:	4b08      	ldr	r3, [pc, #32]	; (8006eac <flash_mng_set_cmd+0x38>)
 8006e8c:	603b      	str	r3, [r7, #0]
	cmd.func = flash_mng_cmd_read;
 8006e8e:	4b08      	ldr	r3, [pc, #32]	; (8006eb0 <flash_mng_set_cmd+0x3c>)
 8006e90:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006e92:	463b      	mov	r3, r7
 8006e94:	4618      	mov	r0, r3
 8006e96:	f7fc ff01 	bl	8003c9c <console_set_command>
}
 8006e9a:	bf00      	nop
 8006e9c:	3708      	adds	r7, #8
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	08008700 	.word	0x08008700
 8006ea8:	08006d8d 	.word	0x08006d8d
 8006eac:	08008710 	.word	0x08008710
 8006eb0:	08006db5 	.word	0x08006db5

08006eb4 <wav_init>:
}

// OJ
// 
void wav_init(void)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b082      	sub	sp, #8
 8006eb8:	af00      	add	r7, sp, #0
	WAV_CTL *this = &wav_ctl;
 8006eba:	4b07      	ldr	r3, [pc, #28]	; (8006ed8 <wav_init+0x24>)
 8006ebc:	607b      	str	r3, [r7, #4]
	
	// ubN
	memset(this, 0, sizeof(WAV_CTL));
 8006ebe:	2264      	movs	r2, #100	; 0x64
 8006ec0:	2100      	movs	r1, #0
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f001 f94f 	bl	8008166 <memset>
	
	// XV
	this->status = ST_INITIALIZED;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2201      	movs	r2, #1
 8006ecc:	701a      	strb	r2, [r3, #0]
	
	return;
 8006ece:	bf00      	nop
}
 8006ed0:	3708      	adds	r7, #8
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}
 8006ed6:	bf00      	nop
 8006ed8:	20079ca4 	.word	0x20079ca4

08006edc <_dispatch>:

    .section	.text._dispatch
	.weak	_dispatch
	.type	_dispatch, %function
_dispatch:
    MOV   R13, R0
 8006edc:	4685      	mov	sp, r0
    LDR   R0,  [R13, #0]
 8006ede:	9800      	ldr	r0, [sp, #0]
	LDR   R1,  [R13, #4]
 8006ee0:	9901      	ldr	r1, [sp, #4]
	LDR   R2,  [R13, #8]
 8006ee2:	9a02      	ldr	r2, [sp, #8]
	LDR   R3,  [R13, #12]
 8006ee4:	9b03      	ldr	r3, [sp, #12]
	LDR   R4,  [R13, #16]
 8006ee6:	9c04      	ldr	r4, [sp, #16]
	LDR   R5,  [R13, #20]
 8006ee8:	9d05      	ldr	r5, [sp, #20]
	LDR   R6,  [R13, #24]
 8006eea:	9e06      	ldr	r6, [sp, #24]
	LDR   R7,  [R13, #28]
 8006eec:	9f07      	ldr	r7, [sp, #28]
	LDR   R8,  [R13, #32]
 8006eee:	f8dd 8020 	ldr.w	r8, [sp, #32]
	LDR   R9,  [R13, #36]
 8006ef2:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
	LDR   R10, [R13, #40]
 8006ef6:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
	LDR   R11, [R13, #44]
 8006efa:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
	LDR   R12, [R13, #48]
 8006efe:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
	ADD   R13, #52
 8006f02:	b00d      	add	sp, #52	; 0x34
	pop {pc}
 8006f04:	bd00      	pop	{pc}

08006f06 <_dispatch_int>:

    .section	.text._dispatch_int
	.weak	_dispatch_int
	.type	_dispatch_int, %function
_dispatch_int:
    MOV   R13, R0
 8006f06:	4685      	mov	sp, r0
    pop {r4-r11,pc}
 8006f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006f0c <vec_common>:
//.extern interrput
    .section	.text.vec_common
	.weak	vec_common
	.type	vec_common, %function
vec_common:
  push {r4-r11,LR}  /* Save all registers that are not saved */
 8006f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MRS   r0, IPSR    /* first argument = interrupt no         */
 8006f10:	f3ef 8005 	mrs	r0, IPSR
  MRS   r1, MSP     /* second argument = stack pointer       */
 8006f14:	f3ef 8108 	mrs	r1, MSP
  bl    thread_intr /* jump to thread_intr                   */
 8006f18:	f000 fcbc 	bl	8007894 <thread_intr>
  pop  {r4-r11,PC}
 8006f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006f20 <NVIC_SetPriority>:
{
 8006f20:	b480      	push	{r7}
 8006f22:	b083      	sub	sp, #12
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	4603      	mov	r3, r0
 8006f28:	6039      	str	r1, [r7, #0]
 8006f2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8006f2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	da0b      	bge.n	8006f4c <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f34:	490d      	ldr	r1, [pc, #52]	; (8006f6c <NVIC_SetPriority+0x4c>)
 8006f36:	79fb      	ldrb	r3, [r7, #7]
 8006f38:	f003 030f 	and.w	r3, r3, #15
 8006f3c:	3b04      	subs	r3, #4
 8006f3e:	683a      	ldr	r2, [r7, #0]
 8006f40:	b2d2      	uxtb	r2, r2
 8006f42:	0112      	lsls	r2, r2, #4
 8006f44:	b2d2      	uxtb	r2, r2
 8006f46:	440b      	add	r3, r1
 8006f48:	761a      	strb	r2, [r3, #24]
}
 8006f4a:	e009      	b.n	8006f60 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f4c:	4908      	ldr	r1, [pc, #32]	; (8006f70 <NVIC_SetPriority+0x50>)
 8006f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f52:	683a      	ldr	r2, [r7, #0]
 8006f54:	b2d2      	uxtb	r2, r2
 8006f56:	0112      	lsls	r2, r2, #4
 8006f58:	b2d2      	uxtb	r2, r2
 8006f5a:	440b      	add	r3, r1
 8006f5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006f60:	bf00      	nop
 8006f62:	370c      	adds	r7, #12
 8006f64:	46bd      	mov	sp, r7
 8006f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6a:	4770      	bx	lr
 8006f6c:	e000ed00 	.word	0xe000ed00
 8006f70:	e000e100 	.word	0xe000e100

08006f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b082      	sub	sp, #8
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	3b01      	subs	r3, #1
 8006f80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006f84:	d301      	bcc.n	8006f8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006f86:	2301      	movs	r3, #1
 8006f88:	e00f      	b.n	8006faa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006f8a:	4a0a      	ldr	r2, [pc, #40]	; (8006fb4 <SysTick_Config+0x40>)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	3b01      	subs	r3, #1
 8006f90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, 5); /* set Priority for Systick Interrupt */
 8006f92:	2105      	movs	r1, #5
 8006f94:	f04f 30ff 	mov.w	r0, #4294967295
 8006f98:	f7ff ffc2 	bl	8006f20 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006f9c:	4b05      	ldr	r3, [pc, #20]	; (8006fb4 <SysTick_Config+0x40>)
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006fa2:	4b04      	ldr	r3, [pc, #16]	; (8006fb4 <SysTick_Config+0x40>)
 8006fa4:	2207      	movs	r2, #7
 8006fa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006fa8:	2300      	movs	r3, #0
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	3708      	adds	r7, #8
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}
 8006fb2:	bf00      	nop
 8006fb4:	e000e010 	.word	0xe000e010

08006fb8 <getcurrent>:
void static SysTick_init(void);
static void mng_tsleep(void);

/* JgEXbhfB[EL[o */
static int getcurrent(void)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	af00      	add	r7, sp, #0
	if (current == NULL) {
 8006fbc:	4b1d      	ldr	r3, [pc, #116]	; (8007034 <getcurrent+0x7c>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d102      	bne.n	8006fca <getcurrent+0x12>
		return -1;
 8006fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8006fc8:	e02e      	b.n	8007028 <getcurrent+0x70>
	}
	if (!(current->flags & KZ_THREAD_FLAG_READY)) {
 8006fca:	4b1a      	ldr	r3, [pc, #104]	; (8007034 <getcurrent+0x7c>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fd0:	f003 0301 	and.w	r3, r3, #1
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d101      	bne.n	8006fdc <getcurrent+0x24>
		/*  */
		return 1;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e025      	b.n	8007028 <getcurrent+0x70>
	}
	
	/* JgEXbhKCo */
	readyque[current->priority].head = current->next;
 8006fdc:	4b15      	ldr	r3, [pc, #84]	; (8007034 <getcurrent+0x7c>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	69db      	ldr	r3, [r3, #28]
 8006fe2:	4a14      	ldr	r2, [pc, #80]	; (8007034 <getcurrent+0x7c>)
 8006fe4:	6812      	ldr	r2, [r2, #0]
 8006fe6:	6812      	ldr	r2, [r2, #0]
 8006fe8:	4913      	ldr	r1, [pc, #76]	; (8007038 <getcurrent+0x80>)
 8006fea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	if (readyque[current->priority].head == NULL) {
 8006fee:	4b11      	ldr	r3, [pc, #68]	; (8007034 <getcurrent+0x7c>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	69db      	ldr	r3, [r3, #28]
 8006ff4:	4a10      	ldr	r2, [pc, #64]	; (8007038 <getcurrent+0x80>)
 8006ff6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d107      	bne.n	800700e <getcurrent+0x56>
		readyque[current->priority].tail = NULL;
 8006ffe:	4b0d      	ldr	r3, [pc, #52]	; (8007034 <getcurrent+0x7c>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	69db      	ldr	r3, [r3, #28]
 8007004:	4a0c      	ldr	r2, [pc, #48]	; (8007038 <getcurrent+0x80>)
 8007006:	00db      	lsls	r3, r3, #3
 8007008:	4413      	add	r3, r2
 800700a:	2200      	movs	r2, #0
 800700c:	605a      	str	r2, [r3, #4]
	}
	current->flags &= ~KZ_THREAD_FLAG_READY;
 800700e:	4b09      	ldr	r3, [pc, #36]	; (8007034 <getcurrent+0x7c>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a08      	ldr	r2, [pc, #32]	; (8007034 <getcurrent+0x7c>)
 8007014:	6812      	ldr	r2, [r2, #0]
 8007016:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007018:	f022 0201 	bic.w	r2, r2, #1
 800701c:	629a      	str	r2, [r3, #40]	; 0x28
	current->next = NULL;
 800701e:	4b05      	ldr	r3, [pc, #20]	; (8007034 <getcurrent+0x7c>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	2200      	movs	r2, #0
 8007024:	601a      	str	r2, [r3, #0]
	
	return 0;
 8007026:	2300      	movs	r3, #0
}
 8007028:	4618      	mov	r0, r3
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr
 8007032:	bf00      	nop
 8007034:	20079d08 	.word	0x20079d08
 8007038:	2007a388 	.word	0x2007a388

0800703c <putcurrent>:

/* JgEXbhfB[EL[q */
static int putcurrent(void)
{
 800703c:	b480      	push	{r7}
 800703e:	af00      	add	r7, sp, #0
	if (current == NULL) {
 8007040:	4b21      	ldr	r3, [pc, #132]	; (80070c8 <putcurrent+0x8c>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d102      	bne.n	800704e <putcurrent+0x12>
		return -1;
 8007048:	f04f 33ff 	mov.w	r3, #4294967295
 800704c:	e036      	b.n	80070bc <putcurrent+0x80>
	}
	if (current->flags & KZ_THREAD_FLAG_READY) {
 800704e:	4b1e      	ldr	r3, [pc, #120]	; (80070c8 <putcurrent+0x8c>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007054:	f003 0301 	and.w	r3, r3, #1
 8007058:	2b00      	cmp	r3, #0
 800705a:	d001      	beq.n	8007060 <putcurrent+0x24>
		/* L */
		return 1;
 800705c:	2301      	movs	r3, #1
 800705e:	e02d      	b.n	80070bc <putcurrent+0x80>
	}

	/* fB[EL[ */
	if (readyque[current->priority].tail) {
 8007060:	4b19      	ldr	r3, [pc, #100]	; (80070c8 <putcurrent+0x8c>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	69db      	ldr	r3, [r3, #28]
 8007066:	4a19      	ldr	r2, [pc, #100]	; (80070cc <putcurrent+0x90>)
 8007068:	00db      	lsls	r3, r3, #3
 800706a:	4413      	add	r3, r2
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00a      	beq.n	8007088 <putcurrent+0x4c>
		readyque[current->priority].tail->next = current;
 8007072:	4b15      	ldr	r3, [pc, #84]	; (80070c8 <putcurrent+0x8c>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	69db      	ldr	r3, [r3, #28]
 8007078:	4a14      	ldr	r2, [pc, #80]	; (80070cc <putcurrent+0x90>)
 800707a:	00db      	lsls	r3, r3, #3
 800707c:	4413      	add	r3, r2
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	4a11      	ldr	r2, [pc, #68]	; (80070c8 <putcurrent+0x8c>)
 8007082:	6812      	ldr	r2, [r2, #0]
 8007084:	601a      	str	r2, [r3, #0]
 8007086:	e007      	b.n	8007098 <putcurrent+0x5c>
	} else {
		readyque[current->priority].head = current;
 8007088:	4b0f      	ldr	r3, [pc, #60]	; (80070c8 <putcurrent+0x8c>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	69db      	ldr	r3, [r3, #28]
 800708e:	4a0e      	ldr	r2, [pc, #56]	; (80070c8 <putcurrent+0x8c>)
 8007090:	6812      	ldr	r2, [r2, #0]
 8007092:	490e      	ldr	r1, [pc, #56]	; (80070cc <putcurrent+0x90>)
 8007094:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	}
	readyque[current->priority].tail = current;
 8007098:	4b0b      	ldr	r3, [pc, #44]	; (80070c8 <putcurrent+0x8c>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	69db      	ldr	r3, [r3, #28]
 800709e:	4a0a      	ldr	r2, [pc, #40]	; (80070c8 <putcurrent+0x8c>)
 80070a0:	6812      	ldr	r2, [r2, #0]
 80070a2:	490a      	ldr	r1, [pc, #40]	; (80070cc <putcurrent+0x90>)
 80070a4:	00db      	lsls	r3, r3, #3
 80070a6:	440b      	add	r3, r1
 80070a8:	605a      	str	r2, [r3, #4]
	current->flags |= KZ_THREAD_FLAG_READY;
 80070aa:	4b07      	ldr	r3, [pc, #28]	; (80070c8 <putcurrent+0x8c>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a06      	ldr	r2, [pc, #24]	; (80070c8 <putcurrent+0x8c>)
 80070b0:	6812      	ldr	r2, [r2, #0]
 80070b2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80070b4:	f042 0201 	orr.w	r2, r2, #1
 80070b8:	629a      	str	r2, [r3, #40]	; 0x28

	return 0;
 80070ba:	2300      	movs	r3, #0
}
 80070bc:	4618      	mov	r0, r3
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr
 80070c6:	bf00      	nop
 80070c8:	20079d08 	.word	0x20079d08
 80070cc:	2007a388 	.word	0x2007a388

080070d0 <thread_end>:

static void thread_end(void)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	af00      	add	r7, sp, #0
	kz_exit();
 80070d4:	f000 fe4e 	bl	8007d74 <kz_exit>
}
 80070d8:	bf00      	nop
 80070da:	bd80      	pop	{r7, pc}

080070dc <thread_init>:

/* XbhX^[gEAbv */
static void thread_init(kz_thread *thp)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b082      	sub	sp, #8
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
	/* XbhCo */
	thp->init.func(thp->init.argc, thp->init.argv);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	6b10      	ldr	r0, [r2, #48]	; 0x30
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80070f0:	4611      	mov	r1, r2
 80070f2:	4798      	blx	r3
	thread_end();
 80070f4:	f7ff ffec 	bl	80070d0 <thread_end>
}
 80070f8:	bf00      	nop
 80070fa:	3708      	adds	r7, #8
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}

08007100 <thread_run>:

/* VXeER[(kz_run():XbhN) */
static kz_thread_id_t thread_run(kz_func_t func, char *name, int priority,
				 int stacksize, int argc, char *argv[])
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b088      	sub	sp, #32
 8007104:	af00      	add	r7, sp, #0
 8007106:	60f8      	str	r0, [r7, #12]
 8007108:	60b9      	str	r1, [r7, #8]
 800710a:	607a      	str	r2, [r7, #4]
 800710c:	603b      	str	r3, [r7, #0]
	extern char _task_stack_end;   /* JEXNvg`X^bN */
	static char *thread_stack = &_task_stack_start;
	static int init_dispatch = 0;
	
	/* ^XNERg[EubN */
	for (i = 0; i < THREAD_NUM; i++) {
 800710e:	2300      	movs	r3, #0
 8007110:	61fb      	str	r3, [r7, #28]
 8007112:	e00e      	b.n	8007132 <thread_run+0x32>
		thp = &threads[i];
 8007114:	69fa      	ldr	r2, [r7, #28]
 8007116:	4613      	mov	r3, r2
 8007118:	011b      	lsls	r3, r3, #4
 800711a:	4413      	add	r3, r2
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	4a94      	ldr	r2, [pc, #592]	; (8007370 <thread_run+0x270>)
 8007120:	4413      	add	r3, r2
 8007122:	61bb      	str	r3, [r7, #24]
		if (!thp->init.func) /*  */
 8007124:	69bb      	ldr	r3, [r7, #24]
 8007126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007128:	2b00      	cmp	r3, #0
 800712a:	d006      	beq.n	800713a <thread_run+0x3a>
	for (i = 0; i < THREAD_NUM; i++) {
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	3301      	adds	r3, #1
 8007130:	61fb      	str	r3, [r7, #28]
 8007132:	69fb      	ldr	r3, [r7, #28]
 8007134:	2b0e      	cmp	r3, #14
 8007136:	dded      	ble.n	8007114 <thread_run+0x14>
 8007138:	e000      	b.n	800713c <thread_run+0x3c>
			break;
 800713a:	bf00      	nop
	}
	
	if (i == THREAD_NUM) /*  */
 800713c:	69fb      	ldr	r3, [r7, #28]
 800713e:	2b0f      	cmp	r3, #15
 8007140:	d102      	bne.n	8007148 <thread_run+0x48>
	return -1;
 8007142:	f04f 33ff 	mov.w	r3, #4294967295
 8007146:	e10f      	b.n	8007368 <thread_run+0x268>
	
	memset(thp, 0, sizeof(*thp));
 8007148:	2244      	movs	r2, #68	; 0x44
 800714a:	2100      	movs	r1, #0
 800714c:	69b8      	ldr	r0, [r7, #24]
 800714e:	f001 f80a 	bl	8008166 <memset>
	
	/* ^XNERg[EubN(TCB) */
	strcpy(thp->name, name);
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	330c      	adds	r3, #12
 8007156:	68b9      	ldr	r1, [r7, #8]
 8007158:	4618      	mov	r0, r3
 800715a:	f001 f80c 	bl	8008176 <strcpy>
	thp->next     = NULL;
 800715e:	69bb      	ldr	r3, [r7, #24]
 8007160:	2200      	movs	r2, #0
 8007162:	601a      	str	r2, [r3, #0]
	thp->priority = priority;
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	61da      	str	r2, [r3, #28]
	thp->flags    = 0;
 800716a:	69bb      	ldr	r3, [r7, #24]
 800716c:	2200      	movs	r2, #0
 800716e:	629a      	str	r2, [r3, #40]	; 0x28
	
	thp->init.func = func;
 8007170:	69bb      	ldr	r3, [r7, #24]
 8007172:	68fa      	ldr	r2, [r7, #12]
 8007174:	62da      	str	r2, [r3, #44]	; 0x2c
	thp->init.argc = argc;
 8007176:	69bb      	ldr	r3, [r7, #24]
 8007178:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800717a:	631a      	str	r2, [r3, #48]	; 0x30
	thp->init.argv = argv;
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007180:	635a      	str	r2, [r3, #52]	; 0x34
	
	/* X^bNl */
	memset(thread_stack, 0, stacksize);
 8007182:	4b7c      	ldr	r3, [pc, #496]	; (8007374 <thread_run+0x274>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	683a      	ldr	r2, [r7, #0]
 8007188:	2100      	movs	r1, #0
 800718a:	4618      	mov	r0, r3
 800718c:	f000 ffeb 	bl	8008166 <memset>
	thread_stack += stacksize;
 8007190:	4b78      	ldr	r3, [pc, #480]	; (8007374 <thread_run+0x274>)
 8007192:	681a      	ldr	r2, [r3, #0]
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	4413      	add	r3, r2
 8007198:	4a76      	ldr	r2, [pc, #472]	; (8007374 <thread_run+0x274>)
 800719a:	6013      	str	r3, [r2, #0]
	
	thp->stack_size = stacksize;
 800719c:	683a      	ldr	r2, [r7, #0]
 800719e:	69bb      	ldr	r3, [r7, #24]
 80071a0:	625a      	str	r2, [r3, #36]	; 0x24
	
	thp->stack = thread_stack; /* X^bN */
 80071a2:	4b74      	ldr	r3, [pc, #464]	; (8007374 <thread_run+0x274>)
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	69bb      	ldr	r3, [r7, #24]
 80071a8:	621a      	str	r2, [r3, #32]
	
	/* X^bN */
	sp = (uint32 *)thp->stack;
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	6a1b      	ldr	r3, [r3, #32]
 80071ae:	617b      	str	r3, [r7, #20]
	
	/*
	* vOEJE^D
	* XbhDx[C~XbhD
	*/
	if(init_dispatch==0){
 80071b0:	4b71      	ldr	r3, [pc, #452]	; (8007378 <thread_run+0x278>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d15d      	bne.n	8007274 <thread_run+0x174>
		*(--sp) = (uint32_t)thread_end;
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	3b04      	subs	r3, #4
 80071bc:	617b      	str	r3, [r7, #20]
 80071be:	4a6f      	ldr	r2, [pc, #444]	; (800737c <thread_run+0x27c>)
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init;
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	3b04      	subs	r3, #4
 80071c8:	617b      	str	r3, [r7, #20]
 80071ca:	4a6d      	ldr	r2, [pc, #436]	; (8007380 <thread_run+0x280>)
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r12 */
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	3b04      	subs	r3, #4
 80071d4:	617b      	str	r3, [r7, #20]
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	2200      	movs	r2, #0
 80071da:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r11 */
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	3b04      	subs	r3, #4
 80071e0:	617b      	str	r3, [r7, #20]
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2200      	movs	r2, #0
 80071e6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r10 */
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	3b04      	subs	r3, #4
 80071ec:	617b      	str	r3, [r7, #20]
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	2200      	movs	r2, #0
 80071f2:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r9  */
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	3b04      	subs	r3, #4
 80071f8:	617b      	str	r3, [r7, #20]
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	2200      	movs	r2, #0
 80071fe:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r8  */
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	3b04      	subs	r3, #4
 8007204:	617b      	str	r3, [r7, #20]
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	2200      	movs	r2, #0
 800720a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r7  */
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	3b04      	subs	r3, #4
 8007210:	617b      	str	r3, [r7, #20]
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	2200      	movs	r2, #0
 8007216:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r6  */
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	3b04      	subs	r3, #4
 800721c:	617b      	str	r3, [r7, #20]
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	2200      	movs	r2, #0
 8007222:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r5  */
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	3b04      	subs	r3, #4
 8007228:	617b      	str	r3, [r7, #20]
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	2200      	movs	r2, #0
 800722e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r4  */
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	3b04      	subs	r3, #4
 8007234:	617b      	str	r3, [r7, #20]
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	2200      	movs	r2, #0
 800723a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r3  */
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	3b04      	subs	r3, #4
 8007240:	617b      	str	r3, [r7, #20]
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	2200      	movs	r2, #0
 8007246:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r2  */
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	3b04      	subs	r3, #4
 800724c:	617b      	str	r3, [r7, #20]
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	2200      	movs	r2, #0
 8007252:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r1  */
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	3b04      	subs	r3, #4
 8007258:	617b      	str	r3, [r7, #20]
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	2200      	movs	r2, #0
 800725e:	601a      	str	r2, [r3, #0]
		/* XbhX^[gAbv(thread_init())n@*/
		*(--sp) = (uint32_t)thp; /* r0  */
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	3b04      	subs	r3, #4
 8007264:	617b      	str	r3, [r7, #20]
 8007266:	69ba      	ldr	r2, [r7, #24]
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	601a      	str	r2, [r3, #0]
		init_dispatch = 1;
 800726c:	4b42      	ldr	r3, [pc, #264]	; (8007378 <thread_run+0x278>)
 800726e:	2201      	movs	r2, #1
 8007270:	601a      	str	r2, [r3, #0]
 8007272:	e06d      	b.n	8007350 <thread_run+0x250>
	}else{
		*(--sp) = (uint32_t)thread_end;
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	3b04      	subs	r3, #4
 8007278:	617b      	str	r3, [r7, #20]
 800727a:	4a40      	ldr	r2, [pc, #256]	; (800737c <thread_run+0x27c>)
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0x1000000;             /* APSR */
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	3b04      	subs	r3, #4
 8007284:	617b      	str	r3, [r7, #20]
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800728c:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init; /* pc   */
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	3b04      	subs	r3, #4
 8007292:	617b      	str	r3, [r7, #20]
 8007294:	4a3a      	ldr	r2, [pc, #232]	; (8007380 <thread_run+0x280>)
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* lr(Kv) */
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	3b04      	subs	r3, #4
 800729e:	617b      	str	r3, [r7, #20]
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	2200      	movs	r2, #0
 80072a4:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r12  */
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	3b04      	subs	r3, #4
 80072aa:	617b      	str	r3, [r7, #20]
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	2200      	movs	r2, #0
 80072b0:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r3   */
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	3b04      	subs	r3, #4
 80072b6:	617b      	str	r3, [r7, #20]
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	2200      	movs	r2, #0
 80072bc:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r2   */
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	3b04      	subs	r3, #4
 80072c2:	617b      	str	r3, [r7, #20]
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	2200      	movs	r2, #0
 80072c8:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r1   */
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	3b04      	subs	r3, #4
 80072ce:	617b      	str	r3, [r7, #20]
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	2200      	movs	r2, #0
 80072d4:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thp;         /* r0(^XN) */
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	3b04      	subs	r3, #4
 80072da:	617b      	str	r3, [r7, #20]
 80072dc:	69ba      	ldr	r2, [r7, #24]
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)0xFFFFFFF9;
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	3b04      	subs	r3, #4
 80072e6:	617b      	str	r3, [r7, #20]
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	f06f 0206 	mvn.w	r2, #6
 80072ee:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r11  */
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	3b04      	subs	r3, #4
 80072f4:	617b      	str	r3, [r7, #20]
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	2200      	movs	r2, #0
 80072fa:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r10  */
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	3b04      	subs	r3, #4
 8007300:	617b      	str	r3, [r7, #20]
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	2200      	movs	r2, #0
 8007306:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r9   */
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	3b04      	subs	r3, #4
 800730c:	617b      	str	r3, [r7, #20]
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	2200      	movs	r2, #0
 8007312:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r8   */
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	3b04      	subs	r3, #4
 8007318:	617b      	str	r3, [r7, #20]
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	2200      	movs	r2, #0
 800731e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r7   */
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	3b04      	subs	r3, #4
 8007324:	617b      	str	r3, [r7, #20]
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	2200      	movs	r2, #0
 800732a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r6   */
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	3b04      	subs	r3, #4
 8007330:	617b      	str	r3, [r7, #20]
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	2200      	movs	r2, #0
 8007336:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r5   */
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	3b04      	subs	r3, #4
 800733c:	617b      	str	r3, [r7, #20]
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	2200      	movs	r2, #0
 8007342:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r4   */
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	3b04      	subs	r3, #4
 8007348:	617b      	str	r3, [r7, #20]
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	2200      	movs	r2, #0
 800734e:	601a      	str	r2, [r3, #0]
	}
	/* XbhReLXg */
	thp->context.sp = (uint32)sp;
 8007350:	697a      	ldr	r2, [r7, #20]
 8007352:	69bb      	ldr	r3, [r7, #24]
 8007354:	641a      	str	r2, [r3, #64]	; 0x40
	
	/* VXeER[oXbhfB[EL[ */
	putcurrent();
 8007356:	f7ff fe71 	bl	800703c <putcurrent>
	
	/* VKXbhCfB[EL[ */
	current = thp;
 800735a:	4a0a      	ldr	r2, [pc, #40]	; (8007384 <thread_run+0x284>)
 800735c:	69bb      	ldr	r3, [r7, #24]
 800735e:	6013      	str	r3, [r2, #0]
	putcurrent();
 8007360:	f7ff fe6c 	bl	800703c <putcurrent>
	
	return (kz_thread_id_t)current;
 8007364:	4b07      	ldr	r3, [pc, #28]	; (8007384 <thread_run+0x284>)
 8007366:	681b      	ldr	r3, [r3, #0]
}
 8007368:	4618      	mov	r0, r3
 800736a:	3720      	adds	r7, #32
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}
 8007370:	20079d0c 	.word	0x20079d0c
 8007374:	20040018 	.word	0x20040018
 8007378:	2007a410 	.word	0x2007a410
 800737c:	080070d1 	.word	0x080070d1
 8007380:	080070dd 	.word	0x080070dd
 8007384:	20079d08 	.word	0x20079d08

08007388 <thread_exit>:

/* VXeER[(kz_exit():XbhI) */
static int thread_exit(void)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	af00      	add	r7, sp, #0
	/*
	* {X^bNpD
	* CXbhpED
	*/
	puts(current->name);
 800738c:	4b09      	ldr	r3, [pc, #36]	; (80073b4 <thread_exit+0x2c>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	330c      	adds	r3, #12
 8007392:	4618      	mov	r0, r3
 8007394:	f000 fe8c 	bl	80080b0 <puts>
	puts(" EXIT.\n");
 8007398:	4807      	ldr	r0, [pc, #28]	; (80073b8 <thread_exit+0x30>)
 800739a:	f000 fe89 	bl	80080b0 <puts>
	memset(current, 0, sizeof(*current));
 800739e:	4b05      	ldr	r3, [pc, #20]	; (80073b4 <thread_exit+0x2c>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	2244      	movs	r2, #68	; 0x44
 80073a4:	2100      	movs	r1, #0
 80073a6:	4618      	mov	r0, r3
 80073a8:	f000 fedd 	bl	8008166 <memset>
	return 0;
 80073ac:	2300      	movs	r3, #0
	}
 80073ae:	4618      	mov	r0, r3
 80073b0:	bd80      	pop	{r7, pc}
 80073b2:	bf00      	nop
 80073b4:	20079d08 	.word	0x20079d08
 80073b8:	08008720 	.word	0x08008720

080073bc <thread_wait>:

/* VXeER[(kz_wait():Xbhs) */
static int thread_wait(void)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	af00      	add	r7, sp, #0
	putcurrent();
 80073c0:	f7ff fe3c 	bl	800703c <putcurrent>
	return 0;
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	bd80      	pop	{r7, pc}

080073ca <thread_sleep>:

/* VXeER[(kz_sleep():XbhX[v) */
static int thread_sleep(void)
{
 80073ca:	b480      	push	{r7}
 80073cc:	af00      	add	r7, sp, #0
	return 0;
 80073ce:	2300      	movs	r3, #0
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr
	...

080073dc <thread_wakeup>:

/* VXeER[(kz_wakeup():XbhEFCNEAbv) */
static int thread_wakeup(kz_thread_id_t id)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b082      	sub	sp, #8
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
	/* EFCNEAbvoXbhfB[EL[ */
	putcurrent();
 80073e4:	f7ff fe2a 	bl	800703c <putcurrent>

	/* wXbhfB[EL[EFCNEAbv */
	current = (kz_thread *)id;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	4a04      	ldr	r2, [pc, #16]	; (80073fc <thread_wakeup+0x20>)
 80073ec:	6013      	str	r3, [r2, #0]
	putcurrent();
 80073ee:	f7ff fe25 	bl	800703c <putcurrent>

	return 0;
 80073f2:	2300      	movs	r3, #0
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3708      	adds	r7, #8
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}
 80073fc:	20079d08 	.word	0x20079d08

08007400 <thread_getid>:

/* VXeER[(kz_getid():XbhID) */
static kz_thread_id_t thread_getid(void)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	af00      	add	r7, sp, #0
	putcurrent();
 8007404:	f7ff fe1a 	bl	800703c <putcurrent>
	return (kz_thread_id_t)current;
 8007408:	4b01      	ldr	r3, [pc, #4]	; (8007410 <thread_getid+0x10>)
 800740a:	681b      	ldr	r3, [r3, #0]
}
 800740c:	4618      	mov	r0, r3
 800740e:	bd80      	pop	{r7, pc}
 8007410:	20079d08 	.word	0x20079d08

08007414 <thread_chpri>:

/* VXeER[(kz_chpri():XbhDxX) */
static int thread_chpri(int priority)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b084      	sub	sp, #16
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
	int old = current->priority;
 800741c:	4b08      	ldr	r3, [pc, #32]	; (8007440 <thread_chpri+0x2c>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	69db      	ldr	r3, [r3, #28]
 8007422:	60fb      	str	r3, [r7, #12]
	
	if (priority >= 0)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2b00      	cmp	r3, #0
 8007428:	db03      	blt.n	8007432 <thread_chpri+0x1e>
		current->priority = priority; /* DxX */
 800742a:	4b05      	ldr	r3, [pc, #20]	; (8007440 <thread_chpri+0x2c>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	687a      	ldr	r2, [r7, #4]
 8007430:	61da      	str	r2, [r3, #28]
	
	putcurrent(); /* VDxfB[EL[q */
 8007432:	f7ff fe03 	bl	800703c <putcurrent>
	return old;
 8007436:	68fb      	ldr	r3, [r7, #12]
}
 8007438:	4618      	mov	r0, r3
 800743a:	3710      	adds	r7, #16
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}
 8007440:	20079d08 	.word	0x20079d08

08007444 <thread_kmalloc>:

/* VXeER[(kz_kmalloc():Il) */
static void *thread_kmalloc(int size)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b082      	sub	sp, #8
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
	putcurrent();
 800744c:	f7ff fdf6 	bl	800703c <putcurrent>
	return kzmem_alloc(size);
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f000 fc07 	bl	8007c64 <kzmem_alloc>
 8007456:	4603      	mov	r3, r0
}
 8007458:	4618      	mov	r0, r3
 800745a:	3708      	adds	r7, #8
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}

08007460 <thread_kmfree>:

/* VXeER[(kz_kfree():) */
static int thread_kmfree(char *p)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b082      	sub	sp, #8
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
	kzmem_free(p);
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f000 fc37 	bl	8007cdc <kzmem_free>
	putcurrent();
 800746e:	f7ff fde5 	bl	800703c <putcurrent>
	return 0;
 8007472:	2300      	movs	r3, #0
}
 8007474:	4618      	mov	r0, r3
 8007476:	3708      	adds	r7, #8
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <sendmsg>:

/* bZ[WM */
static void sendmsg(kz_msgbox *mboxp, kz_thread *thp, int size, char *p)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b086      	sub	sp, #24
 8007480:	af00      	add	r7, sp, #0
 8007482:	60f8      	str	r0, [r7, #12]
 8007484:	60b9      	str	r1, [r7, #8]
 8007486:	607a      	str	r2, [r7, #4]
 8007488:	603b      	str	r3, [r7, #0]
	kz_msgbuf *mp;
	
	/* bZ[WEobt@ */
	mp = (kz_msgbuf *)kzmem_alloc(sizeof(*mp));
 800748a:	2010      	movs	r0, #16
 800748c:	f000 fbea 	bl	8007c64 <kzmem_alloc>
 8007490:	6178      	str	r0, [r7, #20]
	
	if (mp == NULL)
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d101      	bne.n	800749c <sendmsg+0x20>
		kz_sysdown();
 8007498:	f000 faa6 	bl	80079e8 <kz_sysdown>
	
	mp->next       = NULL;
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	2200      	movs	r2, #0
 80074a0:	601a      	str	r2, [r3, #0]
	mp->sender     = thp;
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	68ba      	ldr	r2, [r7, #8]
 80074a6:	605a      	str	r2, [r3, #4]
	mp->param.size = size;
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	687a      	ldr	r2, [r7, #4]
 80074ac:	609a      	str	r2, [r3, #8]
	mp->param.p    = p;
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	683a      	ldr	r2, [r7, #0]
 80074b2:	60da      	str	r2, [r3, #12]
	
	/* bZ[WE{bNXbZ[W */
	if (mboxp->tail) {
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	689b      	ldr	r3, [r3, #8]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d004      	beq.n	80074c6 <sendmsg+0x4a>
		mboxp->tail->next = mp;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	697a      	ldr	r2, [r7, #20]
 80074c2:	601a      	str	r2, [r3, #0]
 80074c4:	e002      	b.n	80074cc <sendmsg+0x50>
	} else {
		mboxp->head = mp;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	697a      	ldr	r2, [r7, #20]
 80074ca:	605a      	str	r2, [r3, #4]
	}
	mboxp->tail = mp;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	697a      	ldr	r2, [r7, #20]
 80074d0:	609a      	str	r2, [r3, #8]
}
 80074d2:	bf00      	nop
 80074d4:	3718      	adds	r7, #24
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}

080074da <recvmsg>:

/* bZ[WM */
static void recvmsg(kz_msgbox *mboxp)
{
 80074da:	b580      	push	{r7, lr}
 80074dc:	b084      	sub	sp, #16
 80074de:	af00      	add	r7, sp, #0
 80074e0:	6078      	str	r0, [r7, #4]
	kz_msgbuf *mp;
	kz_syscall_param_t *p;
	
	/* bZ[WE{bNXbZ[Wo */
	mp = mboxp->head;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	60fb      	str	r3, [r7, #12]
	mboxp->head = mp->next;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	605a      	str	r2, [r3, #4]
	if (mboxp->head == NULL)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d102      	bne.n	80074fe <recvmsg+0x24>
		mboxp->tail = NULL;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2200      	movs	r2, #0
 80074fc:	609a      	str	r2, [r3, #8]
	mp->next = NULL;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2200      	movs	r2, #0
 8007502:	601a      	str	r2, [r3, #0]
	
	/* bZ[WMXbhl */
	p = mboxp->receiver->syscall.param;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800750a:	60bb      	str	r3, [r7, #8]
	p->un.recv.ret = (kz_thread_id_t)mp->sender;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	461a      	mov	r2, r3
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	60da      	str	r2, [r3, #12]
	if (p->un.recv.sizep)
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d004      	beq.n	8007528 <recvmsg+0x4e>
		*(p->un.recv.sizep) = mp->param.size;
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	68fa      	ldr	r2, [r7, #12]
 8007524:	6892      	ldr	r2, [r2, #8]
 8007526:	601a      	str	r2, [r3, #0]
	if (p->un.recv.pp)
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d004      	beq.n	800753a <recvmsg+0x60>
		*(p->un.recv.pp) = mp->param.p;
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	689b      	ldr	r3, [r3, #8]
 8007534:	68fa      	ldr	r2, [r7, #12]
 8007536:	68d2      	ldr	r2, [r2, #12]
 8007538:	601a      	str	r2, [r3, #0]
	
	/* MXbhCNULL */
	mboxp->receiver = NULL;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2200      	movs	r2, #0
 800753e:	601a      	str	r2, [r3, #0]
	
	/* bZ[WEobt@ */
	kzmem_free(mp);
 8007540:	68f8      	ldr	r0, [r7, #12]
 8007542:	f000 fbcb 	bl	8007cdc <kzmem_free>
}
 8007546:	bf00      	nop
 8007548:	3710      	adds	r7, #16
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
	...

08007550 <thread_send>:

/* VXeER[(kz_send():bZ[WM) */
static int thread_send(kz_msgbox_id_t id, int size, char *p)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b086      	sub	sp, #24
 8007554:	af00      	add	r7, sp, #0
 8007556:	4603      	mov	r3, r0
 8007558:	60b9      	str	r1, [r7, #8]
 800755a:	607a      	str	r2, [r7, #4]
 800755c:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 800755e:	7bfb      	ldrb	r3, [r7, #15]
 8007560:	011b      	lsls	r3, r3, #4
 8007562:	4a0f      	ldr	r2, [pc, #60]	; (80075a0 <thread_send+0x50>)
 8007564:	4413      	add	r3, r2
 8007566:	617b      	str	r3, [r7, #20]
	
	putcurrent();
 8007568:	f7ff fd68 	bl	800703c <putcurrent>
	sendmsg(mboxp, current, size, p); /* bZ[WM */
 800756c:	4b0d      	ldr	r3, [pc, #52]	; (80075a4 <thread_send+0x54>)
 800756e:	6819      	ldr	r1, [r3, #0]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	68ba      	ldr	r2, [r7, #8]
 8007574:	6978      	ldr	r0, [r7, #20]
 8007576:	f7ff ff81 	bl	800747c <sendmsg>
	
	/* MXbhMs */
	if (mboxp->receiver) {
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d008      	beq.n	8007594 <thread_send+0x44>
		current = mboxp->receiver; /* MXbh */
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a07      	ldr	r2, [pc, #28]	; (80075a4 <thread_send+0x54>)
 8007588:	6013      	str	r3, [r2, #0]
		recvmsg(mboxp); /* bZ[WM */
 800758a:	6978      	ldr	r0, [r7, #20]
 800758c:	f7ff ffa5 	bl	80074da <recvmsg>
		putcurrent(); /* M\CubN */
 8007590:	f7ff fd54 	bl	800703c <putcurrent>
	}
	
	return size;
 8007594:	68bb      	ldr	r3, [r7, #8]
}
 8007596:	4618      	mov	r0, r3
 8007598:	3718      	adds	r7, #24
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	bf00      	nop
 80075a0:	2007a2c0 	.word	0x2007a2c0
 80075a4:	20079d08 	.word	0x20079d08

080075a8 <thread_recv>:

/* VXeER[(kz_recv():bZ[WM) */
static kz_thread_id_t thread_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b086      	sub	sp, #24
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	4603      	mov	r3, r0
 80075b0:	60b9      	str	r1, [r7, #8]
 80075b2:	607a      	str	r2, [r7, #4]
 80075b4:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 80075b6:	7bfb      	ldrb	r3, [r7, #15]
 80075b8:	011b      	lsls	r3, r3, #4
 80075ba:	4a10      	ldr	r2, [pc, #64]	; (80075fc <thread_recv+0x54>)
 80075bc:	4413      	add	r3, r2
 80075be:	617b      	str	r3, [r7, #20]
	
	if (mboxp->receiver) /* XbhM */
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d001      	beq.n	80075cc <thread_recv+0x24>
		kz_sysdown();
 80075c8:	f000 fa0e 	bl	80079e8 <kz_sysdown>
	
	mboxp->receiver = current; /* MXbh */
 80075cc:	4b0c      	ldr	r3, [pc, #48]	; (8007600 <thread_recv+0x58>)
 80075ce:	681a      	ldr	r2, [r3, #0]
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	601a      	str	r2, [r3, #0]
	
	if (mboxp->head == NULL) {
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d102      	bne.n	80075e2 <thread_recv+0x3a>
		/*
		 * bZ[WE{bNXbZ[WCXbh
		 * X[vD(VXeER[ubN)
		 */
		return -1;
 80075dc:	f04f 33ff 	mov.w	r3, #4294967295
 80075e0:	e008      	b.n	80075f4 <thread_recv+0x4c>
	}
	
	recvmsg(mboxp); /* bZ[WM */
 80075e2:	6978      	ldr	r0, [r7, #20]
 80075e4:	f7ff ff79 	bl	80074da <recvmsg>
	putcurrent(); /* bZ[WMCfB[ */
 80075e8:	f7ff fd28 	bl	800703c <putcurrent>
	
	return current->syscall.param->un.recv.ret;
 80075ec:	4b04      	ldr	r3, [pc, #16]	; (8007600 <thread_recv+0x58>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075f2:	68db      	ldr	r3, [r3, #12]
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3718      	adds	r7, #24
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}
 80075fc:	2007a2c0 	.word	0x2007a2c0
 8007600:	20079d08 	.word	0x20079d08

08007604 <thread_setintr>:

/* VXeER[(kz_setintr():nho^) */
static int thread_setintr(softvec_type_t type, kz_handler_t handler)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b082      	sub	sp, #8
 8007608:	af00      	add	r7, sp, #0
 800760a:	4603      	mov	r3, r0
 800760c:	6039      	str	r1, [r7, #0]
 800760e:	80fb      	strh	r3, [r7, #6]
	* tC\tgEGAExN^
	* OSo^D
	*/
	//softvec_setintr(type, thread_intr);
	
	handlers[type] = handler; /* OSonho^ */
 8007610:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007614:	4905      	ldr	r1, [pc, #20]	; (800762c <thread_setintr+0x28>)
 8007616:	683a      	ldr	r2, [r7, #0]
 8007618:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	putcurrent();
 800761c:	f7ff fd0e 	bl	800703c <putcurrent>
	
	return 0;
 8007620:	2300      	movs	r3, #0
}
 8007622:	4618      	mov	r0, r3
 8007624:	3708      	adds	r7, #8
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}
 800762a:	bf00      	nop
 800762c:	2007a108 	.word	0x2007a108

08007630 <thread_tsleep>:

static int thread_tsleep(int time)
{
 8007630:	b480      	push	{r7}
 8007632:	b083      	sub	sp, #12
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
	// time
	current->time = time;
 8007638:	4b0e      	ldr	r3, [pc, #56]	; (8007674 <thread_tsleep+0x44>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	687a      	ldr	r2, [r7, #4]
 800763e:	609a      	str	r2, [r3, #8]
	
	// timque
	if(timque[0].tail){
 8007640:	4b0d      	ldr	r3, [pc, #52]	; (8007678 <thread_tsleep+0x48>)
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d005      	beq.n	8007654 <thread_tsleep+0x24>
		// A^XN
		timque[0].tail->t_next = current;
 8007648:	4b0b      	ldr	r3, [pc, #44]	; (8007678 <thread_tsleep+0x48>)
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	4a09      	ldr	r2, [pc, #36]	; (8007674 <thread_tsleep+0x44>)
 800764e:	6812      	ldr	r2, [r2, #0]
 8007650:	605a      	str	r2, [r3, #4]
 8007652:	e003      	b.n	800765c <thread_tsleep+0x2c>
	}else{
		// A^XN
		timque[0].head = current;
 8007654:	4b07      	ldr	r3, [pc, #28]	; (8007674 <thread_tsleep+0x44>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a07      	ldr	r2, [pc, #28]	; (8007678 <thread_tsleep+0x48>)
 800765a:	6013      	str	r3, [r2, #0]
	}
	// ^XN
	timque[0].tail = current;
 800765c:	4b05      	ldr	r3, [pc, #20]	; (8007674 <thread_tsleep+0x44>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a05      	ldr	r2, [pc, #20]	; (8007678 <thread_tsleep+0x48>)
 8007662:	6053      	str	r3, [r2, #4]
	
	return 0;
 8007664:	2300      	movs	r3, #0
}
 8007666:	4618      	mov	r0, r3
 8007668:	370c      	adds	r7, #12
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop
 8007674:	20079d08 	.word	0x20079d08
 8007678:	2007a408 	.word	0x2007a408

0800767c <call_functions>:

static void call_functions(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 800767c:	b5b0      	push	{r4, r5, r7, lr}
 800767e:	b084      	sub	sp, #16
 8007680:	af02      	add	r7, sp, #8
 8007682:	4603      	mov	r3, r0
 8007684:	6039      	str	r1, [r7, #0]
 8007686:	71fb      	strb	r3, [r7, #7]
	/* VXeER[scurrent */
	switch (type) {
 8007688:	79fb      	ldrb	r3, [r7, #7]
 800768a:	2b0c      	cmp	r3, #12
 800768c:	f200 809d 	bhi.w	80077ca <call_functions+0x14e>
 8007690:	a201      	add	r2, pc, #4	; (adr r2, 8007698 <call_functions+0x1c>)
 8007692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007696:	bf00      	nop
 8007698:	080076cd 	.word	0x080076cd
 800769c:	080076f9 	.word	0x080076f9
 80076a0:	080076ff 	.word	0x080076ff
 80076a4:	0800770b 	.word	0x0800770b
 80076a8:	08007717 	.word	0x08007717
 80076ac:	08007729 	.word	0x08007729
 80076b0:	08007735 	.word	0x08007735
 80076b4:	08007747 	.word	0x08007747
 80076b8:	08007759 	.word	0x08007759
 80076bc:	0800776b 	.word	0x0800776b
 80076c0:	08007785 	.word	0x08007785
 80076c4:	0800779f 	.word	0x0800779f
 80076c8:	080077b9 	.word	0x080077b9
		case KZ_SYSCALL_TYPE_RUN: /* kz_run() */
			p->un.run.ret = thread_run(p->un.run.func, p->un.run.name,
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	6818      	ldr	r0, [r3, #0]
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	6859      	ldr	r1, [r3, #4]
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	689c      	ldr	r4, [r3, #8]
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	68dd      	ldr	r5, [r3, #12]
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	691b      	ldr	r3, [r3, #16]
 80076e0:	683a      	ldr	r2, [r7, #0]
 80076e2:	6952      	ldr	r2, [r2, #20]
 80076e4:	9201      	str	r2, [sp, #4]
 80076e6:	9300      	str	r3, [sp, #0]
 80076e8:	462b      	mov	r3, r5
 80076ea:	4622      	mov	r2, r4
 80076ec:	f7ff fd08 	bl	8007100 <thread_run>
 80076f0:	4602      	mov	r2, r0
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	619a      	str	r2, [r3, #24]
					       p->un.run.priority, p->un.run.stacksize,
					       p->un.run.argc, p->un.run.argv);
			break;
 80076f6:	e069      	b.n	80077cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_EXIT: /* kz_exit() */
			/* TCBCl */
			thread_exit();
 80076f8:	f7ff fe46 	bl	8007388 <thread_exit>
			break;
 80076fc:	e066      	b.n	80077cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_WAIT: /* kz_wait() */
			p->un.wait.ret = thread_wait();
 80076fe:	f7ff fe5d 	bl	80073bc <thread_wait>
 8007702:	4602      	mov	r2, r0
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	601a      	str	r2, [r3, #0]
			break;
 8007708:	e060      	b.n	80077cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SLEEP: /* kz_sleep() */
			p->un.sleep.ret = thread_sleep();
 800770a:	f7ff fe5e 	bl	80073ca <thread_sleep>
 800770e:	4602      	mov	r2, r0
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	601a      	str	r2, [r3, #0]
			break;
 8007714:	e05a      	b.n	80077cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_WAKEUP: /* kz_wakeup() */
			p->un.wakeup.ret = thread_wakeup(p->un.wakeup.id);
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4618      	mov	r0, r3
 800771c:	f7ff fe5e 	bl	80073dc <thread_wakeup>
 8007720:	4602      	mov	r2, r0
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	605a      	str	r2, [r3, #4]
			break;
 8007726:	e051      	b.n	80077cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_GETID: /* kz_getid() */
			p->un.getid.ret = thread_getid();
 8007728:	f7ff fe6a 	bl	8007400 <thread_getid>
 800772c:	4602      	mov	r2, r0
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	601a      	str	r2, [r3, #0]
			break;
 8007732:	e04b      	b.n	80077cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_CHPRI: /* kz_chpri() */
			p->un.chpri.ret = thread_chpri(p->un.chpri.priority);
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4618      	mov	r0, r3
 800773a:	f7ff fe6b 	bl	8007414 <thread_chpri>
 800773e:	4602      	mov	r2, r0
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	605a      	str	r2, [r3, #4]
			break;
 8007744:	e042      	b.n	80077cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMALLOC: /* kz_kmalloc() */
			p->un.kmalloc.ret = thread_kmalloc(p->un.kmalloc.size);
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4618      	mov	r0, r3
 800774c:	f7ff fe7a 	bl	8007444 <thread_kmalloc>
 8007750:	4602      	mov	r2, r0
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	605a      	str	r2, [r3, #4]
			break;
 8007756:	e039      	b.n	80077cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMFREE: /* kz_kmfree() */
			p->un.kmfree.ret = thread_kmfree(p->un.kmfree.p);
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4618      	mov	r0, r3
 800775e:	f7ff fe7f 	bl	8007460 <thread_kmfree>
 8007762:	4602      	mov	r2, r0
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	605a      	str	r2, [r3, #4]
			break;
 8007768:	e030      	b.n	80077cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SEND: /* kz_send() */
			p->un.send.ret = thread_send(p->un.send.id,
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	7818      	ldrb	r0, [r3, #0]
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	6859      	ldr	r1, [r3, #4]
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	461a      	mov	r2, r3
 8007778:	f7ff feea 	bl	8007550 <thread_send>
 800777c:	4602      	mov	r2, r0
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	60da      	str	r2, [r3, #12]
						 p->un.send.size, p->un.send.p);
			break;
 8007782:	e023      	b.n	80077cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_RECV: /* kz_recv() */
			p->un.recv.ret = thread_recv(p->un.recv.id,
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	7818      	ldrb	r0, [r3, #0]
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	6859      	ldr	r1, [r3, #4]
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	461a      	mov	r2, r3
 8007792:	f7ff ff09 	bl	80075a8 <thread_recv>
 8007796:	4602      	mov	r2, r0
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	60da      	str	r2, [r3, #12]
						 p->un.recv.sizep, p->un.recv.pp);
			break;
 800779c:	e016      	b.n	80077cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SETINTR: /* kz_setintr() */
			p->un.setintr.ret = thread_setintr(p->un.setintr.type,
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	4619      	mov	r1, r3
 80077aa:	4610      	mov	r0, r2
 80077ac:	f7ff ff2a 	bl	8007604 <thread_setintr>
 80077b0:	4602      	mov	r2, r0
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	609a      	str	r2, [r3, #8]
						       p->un.setintr.handler);
			break;
 80077b6:	e009      	b.n	80077cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_TSLEEP:/* kz_tsleep() */
			p->un.tsleep.ret = thread_tsleep(p->un.tsleep.time);
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4618      	mov	r0, r3
 80077be:	f7ff ff37 	bl	8007630 <thread_tsleep>
 80077c2:	4602      	mov	r2, r0
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	605a      	str	r2, [r3, #4]
			break;
 80077c8:	e000      	b.n	80077cc <call_functions+0x150>
		default:
			break;
 80077ca:	bf00      	nop
	}
}
 80077cc:	bf00      	nop
 80077ce:	3708      	adds	r7, #8
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bdb0      	pop	{r4, r5, r7, pc}

080077d4 <syscall_proc>:

/* VXeER[ */
static void syscall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b082      	sub	sp, #8
 80077d8:	af00      	add	r7, sp, #0
 80077da:	4603      	mov	r3, r0
 80077dc:	6039      	str	r1, [r7, #0]
 80077de:	71fb      	strb	r3, [r7, #7]
	* VXeER[oXbhfB[EL[
	* OoDVXeER[
	* oXbhpC
	*  putcurrent() sKvD
	*/
	getcurrent();
 80077e0:	f7ff fbea 	bl	8006fb8 <getcurrent>
	call_functions(type, p);
 80077e4:	79fb      	ldrb	r3, [r7, #7]
 80077e6:	6839      	ldr	r1, [r7, #0]
 80077e8:	4618      	mov	r0, r3
 80077ea:	f7ff ff47 	bl	800767c <call_functions>
}
 80077ee:	bf00      	nop
 80077f0:	3708      	adds	r7, #8
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
	...

080077f8 <srvcall_proc>:

/* T[rXER[ */
static void srvcall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b082      	sub	sp, #8
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	4603      	mov	r3, r0
 8007800:	6039      	str	r1, [r7, #0]
 8007802:	71fb      	strb	r3, [r7, #7]
	* current c NULL D
	* T[rXER[ thread_intrvec() nho
	* Co thread_intrvec() 
	* XPW[OsCcurrent D
	*/
	current = NULL;
 8007804:	4b05      	ldr	r3, [pc, #20]	; (800781c <srvcall_proc+0x24>)
 8007806:	2200      	movs	r2, #0
 8007808:	601a      	str	r2, [r3, #0]
	call_functions(type, p);
 800780a:	79fb      	ldrb	r3, [r7, #7]
 800780c:	6839      	ldr	r1, [r7, #0]
 800780e:	4618      	mov	r0, r3
 8007810:	f7ff ff34 	bl	800767c <call_functions>
}
 8007814:	bf00      	nop
 8007816:	3708      	adds	r7, #8
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}
 800781c:	20079d08 	.word	0x20079d08

08007820 <schedule>:

/* XbhXPW[O */
static void schedule(void)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b082      	sub	sp, #8
 8007824:	af00      	add	r7, sp, #0
	
	/*
	* D(Dxl)fB[EL[C
	* \XbhD
	*/
	for (i = 0; i < PRIORITY_NUM; i++) {
 8007826:	2300      	movs	r3, #0
 8007828:	607b      	str	r3, [r7, #4]
 800782a:	e008      	b.n	800783e <schedule+0x1e>
		if (readyque[i].head) /*  */
 800782c:	4a0e      	ldr	r2, [pc, #56]	; (8007868 <schedule+0x48>)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d106      	bne.n	8007846 <schedule+0x26>
	for (i = 0; i < PRIORITY_NUM; i++) {
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	3301      	adds	r3, #1
 800783c:	607b      	str	r3, [r7, #4]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2b0f      	cmp	r3, #15
 8007842:	ddf3      	ble.n	800782c <schedule+0xc>
 8007844:	e000      	b.n	8007848 <schedule+0x28>
			break;
 8007846:	bf00      	nop
	}
	if (i == PRIORITY_NUM) /*  */
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2b10      	cmp	r3, #16
 800784c:	d101      	bne.n	8007852 <schedule+0x32>
	kz_sysdown();
 800784e:	f000 f8cb 	bl	80079e8 <kz_sysdown>
	
	current = readyque[i].head; /* JgEXbh */
 8007852:	4a05      	ldr	r2, [pc, #20]	; (8007868 <schedule+0x48>)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800785a:	4a04      	ldr	r2, [pc, #16]	; (800786c <schedule+0x4c>)
 800785c:	6013      	str	r3, [r2, #0]
}
 800785e:	bf00      	nop
 8007860:	3708      	adds	r7, #8
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop
 8007868:	2007a388 	.word	0x2007a388
 800786c:	20079d08 	.word	0x20079d08

08007870 <syscall_intr>:

static void syscall_intr(void)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	af00      	add	r7, sp, #0
	syscall_proc(current->syscall.type, current->syscall.param);
 8007874:	4b06      	ldr	r3, [pc, #24]	; (8007890 <syscall_intr+0x20>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 800787c:	4b04      	ldr	r3, [pc, #16]	; (8007890 <syscall_intr+0x20>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007882:	4619      	mov	r1, r3
 8007884:	4610      	mov	r0, r2
 8007886:	f7ff ffa5 	bl	80077d4 <syscall_proc>
}
 800788a:	bf00      	nop
 800788c:	bd80      	pop	{r7, pc}
 800788e:	bf00      	nop
 8007890:	20079d08 	.word	0x20079d08

08007894 <thread_intr>:
	thread_exit(); /* XbhI */
}

/*  */
void thread_intr(softvec_type_t type, unsigned long sp)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b082      	sub	sp, #8
 8007898:	af00      	add	r7, sp, #0
 800789a:	4603      	mov	r3, r0
 800789c:	6039      	str	r1, [r7, #0]
 800789e:	80fb      	strh	r3, [r7, #6]
	/* JgEXbhReLXg */
	current->context.sp = sp;
 80078a0:	4b1b      	ldr	r3, [pc, #108]	; (8007910 <thread_intr+0x7c>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	683a      	ldr	r2, [r7, #0]
 80078a6:	641a      	str	r2, [r3, #64]	; 0x40
	
	// debug
	dbg_save_int_info(type, current->syscall.type, sp);
 80078a8:	4b19      	ldr	r3, [pc, #100]	; (8007910 <thread_intr+0x7c>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80078b0:	4619      	mov	r1, r3
 80078b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078b6:	683a      	ldr	r2, [r7, #0]
 80078b8:	4618      	mov	r0, r3
 80078ba:	f7fe ff87 	bl	80067cc <dbg_save_int_info>
	dbg_save_tsk_info(current->name);
 80078be:	4b14      	ldr	r3, [pc, #80]	; (8007910 <thread_intr+0x7c>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	330c      	adds	r3, #12
 80078c4:	4618      	mov	r0, r3
 80078c6:	f7ff f83d 	bl	8006944 <dbg_save_tsk_info>
	* syscall_intr(), softerr_intr() nho^C
	* sD
	* OCkz_setintr()[Uo^nh
	* sD
	*/
	if (handlers[type]) {
 80078ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078ce:	4a11      	ldr	r2, [pc, #68]	; (8007914 <thread_intr+0x80>)
 80078d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d005      	beq.n	80078e4 <thread_intr+0x50>
		handlers[type]();
 80078d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078dc:	4a0d      	ldr	r2, [pc, #52]	; (8007914 <thread_intr+0x80>)
 80078de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078e2:	4798      	blx	r3
	}
	
	schedule(); /* XbhXPW[O */
 80078e4:	f7ff ff9c 	bl	8007820 <schedule>
	
	dbg_save_dispatch_tsk_info(current->name, current->context.sp);
 80078e8:	4b09      	ldr	r3, [pc, #36]	; (8007910 <thread_intr+0x7c>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f103 020c 	add.w	r2, r3, #12
 80078f0:	4b07      	ldr	r3, [pc, #28]	; (8007910 <thread_intr+0x7c>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f6:	4619      	mov	r1, r3
 80078f8:	4610      	mov	r0, r2
 80078fa:	f7ff f873 	bl	80069e4 <dbg_save_dispatch_tsk_info>
	
	/*
	* XbhfBXpb`
	* (dispatch(){startup.sCAZuLq)
	*/
	_dispatch_int(current->context);
 80078fe:	4b04      	ldr	r3, [pc, #16]	; (8007910 <thread_intr+0x7c>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8007904:	f7ff faff 	bl	8006f06 <_dispatch_int>
	/*  */
}
 8007908:	bf00      	nop
 800790a:	3708      	adds	r7, #8
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}
 8007910:	20079d08 	.word	0x20079d08
 8007914:	2007a108 	.word	0x2007a108

08007918 <kz_start>:

void kz_start(kz_func_t func, char *name, int priority, int stacksize,
	      int argc, char *argv[])
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b086      	sub	sp, #24
 800791c:	af02      	add	r7, sp, #8
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	60b9      	str	r1, [r7, #8]
 8007922:	607a      	str	r2, [r7, #4]
 8007924:	603b      	str	r3, [r7, #0]
	kzmem_init(); /* I */
 8007926:	f000 f97f 	bl	8007c28 <kzmem_init>

	/*
	* ~oXbhACu current 
	* Ccurrent  NULL D
	*/
	current = NULL;
 800792a:	4b26      	ldr	r3, [pc, #152]	; (80079c4 <kz_start+0xac>)
 800792c:	2200      	movs	r2, #0
 800792e:	601a      	str	r2, [r3, #0]
	
	// eubN
	
	memset(readyque, 0, sizeof(readyque));
 8007930:	2280      	movs	r2, #128	; 0x80
 8007932:	2100      	movs	r1, #0
 8007934:	4824      	ldr	r0, [pc, #144]	; (80079c8 <kz_start+0xb0>)
 8007936:	f000 fc16 	bl	8008166 <memset>
	memset(threads,  0, sizeof(threads));
 800793a:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 800793e:	2100      	movs	r1, #0
 8007940:	4822      	ldr	r0, [pc, #136]	; (80079cc <kz_start+0xb4>)
 8007942:	f000 fc10 	bl	8008166 <memset>
	memset(handlers, 0, sizeof(handlers));
 8007946:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800794a:	2100      	movs	r1, #0
 800794c:	4820      	ldr	r0, [pc, #128]	; (80079d0 <kz_start+0xb8>)
 800794e:	f000 fc0a 	bl	8008166 <memset>
	memset(msgboxes, 0, sizeof(msgboxes));
 8007952:	22c0      	movs	r2, #192	; 0xc0
 8007954:	2100      	movs	r1, #0
 8007956:	481f      	ldr	r0, [pc, #124]	; (80079d4 <kz_start+0xbc>)
 8007958:	f000 fc05 	bl	8008166 <memset>
	memset(&mng_time, 0, sizeof(mng_time));
 800795c:	2208      	movs	r2, #8
 800795e:	2100      	movs	r1, #0
 8007960:	481d      	ldr	r0, [pc, #116]	; (80079d8 <kz_start+0xc0>)
 8007962:	f000 fc00 	bl	8008166 <memset>
	memset(timque, 0, sizeof(timque));
 8007966:	2208      	movs	r2, #8
 8007968:	2100      	movs	r1, #0
 800796a:	481c      	ldr	r0, [pc, #112]	; (80079dc <kz_start+0xc4>)
 800796c:	f000 fbfb 	bl	8008166 <memset>
	
	// debug
	dbg_init();
 8007970:	f7fe ff10 	bl	8006794 <dbg_init>
	
	/* nho^ */
#ifdef SVC_USED
	thread_setintr(SVCall_INTERRUPT_NO, syscall_intr); /* VXeER[ */
 8007974:	491a      	ldr	r1, [pc, #104]	; (80079e0 <kz_start+0xc8>)
 8007976:	200b      	movs	r0, #11
 8007978:	f7ff fe44 	bl	8007604 <thread_setintr>
#else
	thread_setintr(PENDSV_INTERRUPT_NO, syscall_intr); /* VXeER[ */
#endif
	thread_setintr(SYSTICK_INTERRUPT_NO, SysTick_Handler);
 800797c:	4919      	ldr	r1, [pc, #100]	; (80079e4 <kz_start+0xcc>)
 800797e:	200f      	movs	r0, #15
 8007980:	f7ff fe40 	bl	8007604 <thread_setintr>
	
	// Dx
#ifdef SVC_USED
	HAL_NVIC_SetPriority(SVCall_IRQn, INTERRPUT_PRIORITY_4, 0);
 8007984:	2200      	movs	r2, #0
 8007986:	2104      	movs	r1, #4
 8007988:	f06f 0004 	mvn.w	r0, #4
 800798c:	f7f8 fcd7 	bl	800033e <HAL_NVIC_SetPriority>
#else
	HAL_NVIC_SetPriority(PendSV_IRQn, INTERRPUT_PRIORITY_5, 0);
#endif
	/* VXeER[ssoXbh */
	current = (kz_thread *)thread_run(func, name, priority, stacksize,
 8007990:	69fb      	ldr	r3, [r7, #28]
 8007992:	9301      	str	r3, [sp, #4]
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	9300      	str	r3, [sp, #0]
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	68b9      	ldr	r1, [r7, #8]
 800799e:	68f8      	ldr	r0, [r7, #12]
 80079a0:	f7ff fbae 	bl	8007100 <thread_run>
 80079a4:	4603      	mov	r3, r0
 80079a6:	461a      	mov	r2, r3
 80079a8:	4b06      	ldr	r3, [pc, #24]	; (80079c4 <kz_start+0xac>)
 80079aa:	601a      	str	r2, [r3, #0]
				    argc, argv);
	
	/* Systick^C} */
	SysTick_init();
 80079ac:	f000 f866 	bl	8007a7c <SysTick_init>
	
	/* XbhN */
	_dispatch(current->context);
 80079b0:	4b04      	ldr	r3, [pc, #16]	; (80079c4 <kz_start+0xac>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80079b6:	f7ff fa91 	bl	8006edc <_dispatch>
	
	/*  */
}
 80079ba:	bf00      	nop
 80079bc:	3710      	adds	r7, #16
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}
 80079c2:	bf00      	nop
 80079c4:	20079d08 	.word	0x20079d08
 80079c8:	2007a388 	.word	0x2007a388
 80079cc:	20079d0c 	.word	0x20079d0c
 80079d0:	2007a108 	.word	0x2007a108
 80079d4:	2007a2c0 	.word	0x2007a2c0
 80079d8:	2007a380 	.word	0x2007a380
 80079dc:	2007a408 	.word	0x2007a408
 80079e0:	08007871 	.word	0x08007871
 80079e4:	08007aa1 	.word	0x08007aa1

080079e8 <kz_sysdown>:

void kz_sysdown(void)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	af00      	add	r7, sp, #0
	puts("system error!\n");
 80079ec:	4801      	ldr	r0, [pc, #4]	; (80079f4 <kz_sysdown+0xc>)
 80079ee:	f000 fb5f 	bl	80080b0 <puts>
	while (1)
 80079f2:	e7fe      	b.n	80079f2 <kz_sysdown+0xa>
 80079f4:	08008730 	.word	0x08008730

080079f8 <kz_syscall>:
	;
}

/* VXeER[opCu */
void kz_syscall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b083      	sub	sp, #12
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	4603      	mov	r3, r0
 8007a00:	6039      	str	r1, [r7, #0]
 8007a02:	71fb      	strb	r3, [r7, #7]
	current->syscall.type  = type;
 8007a04:	4b08      	ldr	r3, [pc, #32]	; (8007a28 <kz_syscall+0x30>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	79fa      	ldrb	r2, [r7, #7]
 8007a0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	current->syscall.param = param;
 8007a0e:	4b06      	ldr	r3, [pc, #24]	; (8007a28 <kz_syscall+0x30>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	683a      	ldr	r2, [r7, #0]
 8007a14:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef SVC_USED
	__asm volatile("    SVC %0 \n" : : "I" (0));
 8007a16:	df00      	svc	0
	__asm volatile("    NOP \n");
 8007a18:	bf00      	nop
#else
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
#endif
}
 8007a1a:	bf00      	nop
 8007a1c:	370c      	adds	r7, #12
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a24:	4770      	bx	lr
 8007a26:	bf00      	nop
 8007a28:	20079d08 	.word	0x20079d08

08007a2c <kz_srvcall>:

/* T[rXER[opCu */
void kz_srvcall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b082      	sub	sp, #8
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	4603      	mov	r3, r0
 8007a34:	6039      	str	r1, [r7, #0]
 8007a36:	71fb      	strb	r3, [r7, #7]
	srvcall_proc(type, param);
 8007a38:	79fb      	ldrb	r3, [r7, #7]
 8007a3a:	6839      	ldr	r1, [r7, #0]
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	f7ff fedb 	bl	80077f8 <srvcall_proc>
}
 8007a42:	bf00      	nop
 8007a44:	3708      	adds	r7, #8
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bd80      	pop	{r7, pc}
	...

08007a4c <kz_get_time_ms>:

uint32 kz_get_time_ms(void)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	af00      	add	r7, sp, #0
	return mng_time.time_ms;
 8007a50:	4b03      	ldr	r3, [pc, #12]	; (8007a60 <kz_get_time_ms+0x14>)
 8007a52:	681b      	ldr	r3, [r3, #0]
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	46bd      	mov	sp, r7
 8007a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5c:	4770      	bx	lr
 8007a5e:	bf00      	nop
 8007a60:	2007a380 	.word	0x2007a380

08007a64 <kz_get_time_s>:

uint32 kz_get_time_s(void)
{
 8007a64:	b480      	push	{r7}
 8007a66:	af00      	add	r7, sp, #0
	return mng_time.time_s;
 8007a68:	4b03      	ldr	r3, [pc, #12]	; (8007a78 <kz_get_time_s+0x14>)
 8007a6a:	685b      	ldr	r3, [r3, #4]
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr
 8007a76:	bf00      	nop
 8007a78:	2007a380 	.word	0x2007a380

08007a7c <SysTick_init>:

/* Systick */
void static SysTick_init(void)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	af00      	add	r7, sp, #0
	/* 1usSystick */
	SysTick_Config(SystemCoreClock / 1000);
 8007a80:	4b05      	ldr	r3, [pc, #20]	; (8007a98 <SysTick_init+0x1c>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4a05      	ldr	r2, [pc, #20]	; (8007a9c <SysTick_init+0x20>)
 8007a86:	fba2 2303 	umull	r2, r3, r2, r3
 8007a8a:	099b      	lsrs	r3, r3, #6
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f7ff fa71 	bl	8006f74 <SysTick_Config>
}
 8007a92:	bf00      	nop
 8007a94:	bd80      	pop	{r7, pc}
 8007a96:	bf00      	nop
 8007a98:	2004005c 	.word	0x2004005c
 8007a9c:	10624dd3 	.word	0x10624dd3

08007aa0 <SysTick_Handler>:

/* Systick */
void SysTick_Handler(void)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	af00      	add	r7, sp, #0
	/*  */
	mng_time.time_ms++;
 8007aa4:	4b0a      	ldr	r3, [pc, #40]	; (8007ad0 <SysTick_Handler+0x30>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	3301      	adds	r3, #1
 8007aaa:	4a09      	ldr	r2, [pc, #36]	; (8007ad0 <SysTick_Handler+0x30>)
 8007aac:	6013      	str	r3, [r2, #0]
	/* 1000mso */
	if(1000 == mng_time.time_ms){
 8007aae:	4b08      	ldr	r3, [pc, #32]	; (8007ad0 <SysTick_Handler+0x30>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007ab6:	d107      	bne.n	8007ac8 <SysTick_Handler+0x28>
		mng_time.time_s++;
 8007ab8:	4b05      	ldr	r3, [pc, #20]	; (8007ad0 <SysTick_Handler+0x30>)
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	3301      	adds	r3, #1
 8007abe:	4a04      	ldr	r2, [pc, #16]	; (8007ad0 <SysTick_Handler+0x30>)
 8007ac0:	6053      	str	r3, [r2, #4]
		mng_time.time_ms = 0;
 8007ac2:	4b03      	ldr	r3, [pc, #12]	; (8007ad0 <SysTick_Handler+0x30>)
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	601a      	str	r2, [r3, #0]
	}
	
	/* ^XN`FbN */
	mng_tsleep();
 8007ac8:	f000 f804 	bl	8007ad4 <mng_tsleep>
}
 8007acc:	bf00      	nop
 8007ace:	bd80      	pop	{r7, pc}
 8007ad0:	2007a380 	.word	0x2007a380

08007ad4 <mng_tsleep>:

static void mng_tsleep(void)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
	int i;
	kz_thread *current_task;
	kz_thread *prev_task;
	
	current_task = timque[0].head;
 8007ada:	4b35      	ldr	r3, [pc, #212]	; (8007bb0 <mng_tsleep+0xdc>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	607b      	str	r3, [r7, #4]
	prev_task = timque[0].head;
 8007ae0:	4b33      	ldr	r3, [pc, #204]	; (8007bb0 <mng_tsleep+0xdc>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	603b      	str	r3, [r7, #0]
	
	while(NULL != current_task) {
 8007ae6:	e059      	b.n	8007b9c <mng_tsleep+0xc8>
		if(0 == current_task->time){
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	689b      	ldr	r3, [r3, #8]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d14b      	bne.n	8007b88 <mng_tsleep+0xb4>
			/* fB[L[*/
			if(readyque[current_task->priority].tail) {
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	69db      	ldr	r3, [r3, #28]
 8007af4:	4a2f      	ldr	r2, [pc, #188]	; (8007bb4 <mng_tsleep+0xe0>)
 8007af6:	00db      	lsls	r3, r3, #3
 8007af8:	4413      	add	r3, r2
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d008      	beq.n	8007b12 <mng_tsleep+0x3e>
				readyque[current_task->priority].tail->next = current_task;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	69db      	ldr	r3, [r3, #28]
 8007b04:	4a2b      	ldr	r2, [pc, #172]	; (8007bb4 <mng_tsleep+0xe0>)
 8007b06:	00db      	lsls	r3, r3, #3
 8007b08:	4413      	add	r3, r2
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	687a      	ldr	r2, [r7, #4]
 8007b0e:	601a      	str	r2, [r3, #0]
 8007b10:	e005      	b.n	8007b1e <mng_tsleep+0x4a>
			} else {
				readyque[current_task->priority].head = current_task;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	69db      	ldr	r3, [r3, #28]
 8007b16:	4927      	ldr	r1, [pc, #156]	; (8007bb4 <mng_tsleep+0xe0>)
 8007b18:	687a      	ldr	r2, [r7, #4]
 8007b1a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			}
			readyque[current_task->priority].tail = current_task;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	69db      	ldr	r3, [r3, #28]
 8007b22:	4a24      	ldr	r2, [pc, #144]	; (8007bb4 <mng_tsleep+0xe0>)
 8007b24:	00db      	lsls	r3, r3, #3
 8007b26:	4413      	add	r3, r2
 8007b28:	687a      	ldr	r2, [r7, #4]
 8007b2a:	605a      	str	r2, [r3, #4]
			current_task->flags |= KZ_THREAD_FLAG_READY;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b30:	f043 0201 	orr.w	r2, r3, #1
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	629a      	str	r2, [r3, #40]	; 0x28
			/* timqueO */
			/*   O^XNt_next^XNt_next(fB[L[^XNtimqueO) */
			prev_task->t_next = current_task->t_next;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	685a      	ldr	r2, [r3, #4]
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	605a      	str	r2, [r3, #4]
			/*   timqueO^XNtimque */
			if(current_task == timque[0].head) {
 8007b40:	4b1b      	ldr	r3, [pc, #108]	; (8007bb0 <mng_tsleep+0xdc>)
 8007b42:	681a      	ldr	r2, [r3, #0]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	429a      	cmp	r2, r3
 8007b48:	d10f      	bne.n	8007b6a <mng_tsleep+0x96>
				/*   O^XNtimque */
				if(NULL == current_task->t_next) {
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d106      	bne.n	8007b60 <mng_tsleep+0x8c>
					/*    timqueNULL */
					timque[0].head = NULL;
 8007b52:	4b17      	ldr	r3, [pc, #92]	; (8007bb0 <mng_tsleep+0xdc>)
 8007b54:	2200      	movs	r2, #0
 8007b56:	601a      	str	r2, [r3, #0]
					timque[0].tail = NULL;
 8007b58:	4b15      	ldr	r3, [pc, #84]	; (8007bb0 <mng_tsleep+0xdc>)
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	605a      	str	r2, [r3, #4]
 8007b5e:	e00c      	b.n	8007b7a <mng_tsleep+0xa6>
					/*   O^XNO^XN */
				} else {
					/*   timque^XNt_next */
					timque[0].head = current_task->t_next;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	4a12      	ldr	r2, [pc, #72]	; (8007bb0 <mng_tsleep+0xdc>)
 8007b66:	6013      	str	r3, [r2, #0]
 8007b68:	e007      	b.n	8007b7a <mng_tsleep+0xa6>
				}
				/*   O^XNtimque */
			} else if (current_task == timque[0].tail) {
 8007b6a:	4b11      	ldr	r3, [pc, #68]	; (8007bb0 <mng_tsleep+0xdc>)
 8007b6c:	685a      	ldr	r2, [r3, #4]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d102      	bne.n	8007b7a <mng_tsleep+0xa6>
				/*   timqueO^XN */
				timque[0].tail = prev_task;
 8007b74:	4a0e      	ldr	r2, [pc, #56]	; (8007bb0 <mng_tsleep+0xdc>)
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	6053      	str	r3, [r2, #4]
			}
			/* timqueOAfBXpb`^XNnext|C^NA */
			current_task->t_next = NULL;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	605a      	str	r2, [r3, #4]
			/* ^XNXV */
			current_task = prev_task->t_next;
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	685b      	ldr	r3, [r3, #4]
 8007b84:	607b      	str	r3, [r7, #4]
 8007b86:	e009      	b.n	8007b9c <mng_tsleep+0xc8>
		} else {
			/* 1 */
			current_task->time--;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	689b      	ldr	r3, [r3, #8]
 8007b8c:	1e5a      	subs	r2, r3, #1
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	609a      	str	r2, [r3, #8]
			/* O^XNXV */
			prev_task = current_task;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	603b      	str	r3, [r7, #0]
			/* ^XNXV */
			current_task = current_task->t_next;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	607b      	str	r3, [r7, #4]
	while(NULL != current_task) {
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d1a2      	bne.n	8007ae8 <mng_tsleep+0x14>
		}
	}
}
 8007ba2:	bf00      	nop
 8007ba4:	370c      	adds	r7, #12
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bac:	4770      	bx	lr
 8007bae:	bf00      	nop
 8007bb0:	2007a408 	.word	0x2007a408
 8007bb4:	2007a388 	.word	0x2007a388

08007bb8 <kzmem_init_pool>:

#define MEMORY_AREA_NUM (sizeof(pool) / sizeof(*pool))

/* Ev[ */
static int kzmem_init_pool(kzmem_pool *p)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b086      	sub	sp, #24
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  kzmem_block *mp;
  kzmem_block **mpp;
  extern char _system_pool_start; /* JEXNvg` */
  static char *area = &_system_pool_start;

  mp = (kzmem_block *)area;
 8007bc0:	4b18      	ldr	r3, [pc, #96]	; (8007c24 <kzmem_init_pool+0x6c>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	613b      	str	r3, [r7, #16]

  /* XNXgq */
  mpp = &p->free;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	3308      	adds	r3, #8
 8007bca:	60fb      	str	r3, [r7, #12]
  for (i = 0; i < p->num; i++) {
 8007bcc:	2300      	movs	r3, #0
 8007bce:	617b      	str	r3, [r7, #20]
 8007bd0:	e01d      	b.n	8007c0e <kzmem_init_pool+0x56>
    *mpp = mp;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	693a      	ldr	r2, [r7, #16]
 8007bd6:	601a      	str	r2, [r3, #0]
    memset(mp, 0, sizeof(*mp));
 8007bd8:	2208      	movs	r2, #8
 8007bda:	2100      	movs	r1, #0
 8007bdc:	6938      	ldr	r0, [r7, #16]
 8007bde:	f000 fac2 	bl	8008166 <memset>
    mp->size = p->size;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	605a      	str	r2, [r3, #4]
    mpp = &(mp->next);
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	60fb      	str	r3, [r7, #12]
    mp = (kzmem_block *)((char *)mp + p->size);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	4413      	add	r3, r2
 8007bf8:	613b      	str	r3, [r7, #16]
    area += p->size;
 8007bfa:	4b0a      	ldr	r3, [pc, #40]	; (8007c24 <kzmem_init_pool+0x6c>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	687a      	ldr	r2, [r7, #4]
 8007c00:	6812      	ldr	r2, [r2, #0]
 8007c02:	4413      	add	r3, r2
 8007c04:	4a07      	ldr	r2, [pc, #28]	; (8007c24 <kzmem_init_pool+0x6c>)
 8007c06:	6013      	str	r3, [r2, #0]
  for (i = 0; i < p->num; i++) {
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	3301      	adds	r3, #1
 8007c0c:	617b      	str	r3, [r7, #20]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	685a      	ldr	r2, [r3, #4]
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	429a      	cmp	r2, r3
 8007c16:	dcdc      	bgt.n	8007bd2 <kzmem_init_pool+0x1a>
  }

  return 0;
 8007c18:	2300      	movs	r3, #0
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3718      	adds	r7, #24
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}
 8007c22:	bf00      	nop
 8007c24:	20040058 	.word	0x20040058

08007c28 <kzmem_init>:

/* I */
int kzmem_init(void)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b082      	sub	sp, #8
 8007c2c:	af00      	add	r7, sp, #0
  int i;
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8007c2e:	2300      	movs	r3, #0
 8007c30:	607b      	str	r3, [r7, #4]
 8007c32:	e00c      	b.n	8007c4e <kzmem_init+0x26>
    kzmem_init_pool(&pool[i]); /* eEv[ */
 8007c34:	687a      	ldr	r2, [r7, #4]
 8007c36:	4613      	mov	r3, r2
 8007c38:	005b      	lsls	r3, r3, #1
 8007c3a:	4413      	add	r3, r2
 8007c3c:	009b      	lsls	r3, r3, #2
 8007c3e:	4a08      	ldr	r2, [pc, #32]	; (8007c60 <kzmem_init+0x38>)
 8007c40:	4413      	add	r3, r2
 8007c42:	4618      	mov	r0, r3
 8007c44:	f7ff ffb8 	bl	8007bb8 <kzmem_init_pool>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	3301      	adds	r3, #1
 8007c4c:	607b      	str	r3, [r7, #4]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2b04      	cmp	r3, #4
 8007c52:	d9ef      	bls.n	8007c34 <kzmem_init+0xc>
  }
  return 0;
 8007c54:	2300      	movs	r3, #0
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	3708      	adds	r7, #8
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}
 8007c5e:	bf00      	nop
 8007c60:	2004001c 	.word	0x2004001c

08007c64 <kzmem_alloc>:

/* Il */
void *kzmem_alloc(int size)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b086      	sub	sp, #24
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
	int i;
	kzmem_block *mp;
	kzmem_pool *p;
	
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	617b      	str	r3, [r7, #20]
 8007c70:	e027      	b.n	8007cc2 <kzmem_alloc+0x5e>
		p = &pool[i];
 8007c72:	697a      	ldr	r2, [r7, #20]
 8007c74:	4613      	mov	r3, r2
 8007c76:	005b      	lsls	r3, r3, #1
 8007c78:	4413      	add	r3, r2
 8007c7a:	009b      	lsls	r3, r3, #2
 8007c7c:	4a16      	ldr	r2, [pc, #88]	; (8007cd8 <kzmem_alloc+0x74>)
 8007c7e:	4413      	add	r3, r2
 8007c80:	613b      	str	r3, [r7, #16]
		if (size <= p->size - sizeof(kzmem_block)) {
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f1a3 0208 	sub.w	r2, r3, #8
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d315      	bcc.n	8007cbc <kzmem_alloc+0x58>
			if (p->free == NULL) { /* (EubNs) */
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d103      	bne.n	8007ca0 <kzmem_alloc+0x3c>
				kz_sysdown();
 8007c98:	f7ff fea6 	bl	80079e8 <kz_sysdown>
				return NULL;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	e016      	b.n	8007cce <kzmem_alloc+0x6a>
			}
			/* NXg */
			mp = p->free;
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	60fb      	str	r3, [r7, #12]
			p->free = p->free->next;
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	681a      	ldr	r2, [r3, #0]
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	609a      	str	r2, [r3, #8]
			mp->next = NULL;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	601a      	str	r2, [r3, #0]
			
			/*
			* p\CEubN\
			* CAhXD
			*/
			return mp + 1;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	3308      	adds	r3, #8
 8007cba:	e008      	b.n	8007cce <kzmem_alloc+0x6a>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	3301      	adds	r3, #1
 8007cc0:	617b      	str	r3, [r7, #20]
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	2b04      	cmp	r3, #4
 8007cc6:	d9d4      	bls.n	8007c72 <kzmem_alloc+0xe>
		}
	}
	
	/* wTCYi[Ev[ */
	kz_sysdown();
 8007cc8:	f7ff fe8e 	bl	80079e8 <kz_sysdown>
	return NULL;
 8007ccc:	2300      	movs	r3, #0
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3718      	adds	r7, #24
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}
 8007cd6:	bf00      	nop
 8007cd8:	2004001c 	.word	0x2004001c

08007cdc <kzmem_free>:

/*  */
void kzmem_free(void *mem)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b086      	sub	sp, #24
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
	int i;
	kzmem_block *mp;
	kzmem_pool *p;

	/* O()EubN\ */
	mp = ((kzmem_block *)mem - 1);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	3b08      	subs	r3, #8
 8007ce8:	613b      	str	r3, [r7, #16]

	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8007cea:	2300      	movs	r3, #0
 8007cec:	617b      	str	r3, [r7, #20]
 8007cee:	e018      	b.n	8007d22 <kzmem_free+0x46>
		p = &pool[i];
 8007cf0:	697a      	ldr	r2, [r7, #20]
 8007cf2:	4613      	mov	r3, r2
 8007cf4:	005b      	lsls	r3, r3, #1
 8007cf6:	4413      	add	r3, r2
 8007cf8:	009b      	lsls	r3, r3, #2
 8007cfa:	4a0e      	ldr	r2, [pc, #56]	; (8007d34 <kzmem_free+0x58>)
 8007cfc:	4413      	add	r3, r2
 8007cfe:	60fb      	str	r3, [r7, #12]
		if (mp->size == p->size) {
 8007d00:	693b      	ldr	r3, [r7, #16]
 8007d02:	685a      	ldr	r2, [r3, #4]
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	429a      	cmp	r2, r3
 8007d0a:	d107      	bne.n	8007d1c <kzmem_free+0x40>
			/* NXg */
			mp->next = p->free;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	689a      	ldr	r2, [r3, #8]
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	601a      	str	r2, [r3, #0]
			p->free = mp;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	609a      	str	r2, [r3, #8]
			
			return;
 8007d1a:	e007      	b.n	8007d2c <kzmem_free+0x50>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8007d1c:	697b      	ldr	r3, [r7, #20]
 8007d1e:	3301      	adds	r3, #1
 8007d20:	617b      	str	r3, [r7, #20]
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	2b04      	cmp	r3, #4
 8007d26:	d9e3      	bls.n	8007cf0 <kzmem_free+0x14>
		}
	}

  kz_sysdown();
 8007d28:	f7ff fe5e 	bl	80079e8 <kz_sysdown>
}
 8007d2c:	3718      	adds	r7, #24
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}
 8007d32:	bf00      	nop
 8007d34:	2004001c 	.word	0x2004001c

08007d38 <kz_run>:

/* VXeER[ */

kz_thread_id_t kz_run(kz_func_t func, char *name, int priority, int stacksize,
		      int argc, char *argv[])
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b08c      	sub	sp, #48	; 0x30
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	60b9      	str	r1, [r7, #8]
 8007d42:	607a      	str	r2, [r7, #4]
 8007d44:	603b      	str	r3, [r7, #0]
  kz_syscall_param_t param;
  param.un.run.func = func;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	617b      	str	r3, [r7, #20]
  param.un.run.name = name;
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	61bb      	str	r3, [r7, #24]
  param.un.run.priority = priority;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	61fb      	str	r3, [r7, #28]
  param.un.run.stacksize = stacksize;
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	623b      	str	r3, [r7, #32]
  param.un.run.argc = argc;
 8007d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d58:	627b      	str	r3, [r7, #36]	; 0x24
  param.un.run.argv = argv;
 8007d5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d5c:	62bb      	str	r3, [r7, #40]	; 0x28
  kz_syscall(KZ_SYSCALL_TYPE_RUN, &param);
 8007d5e:	f107 0314 	add.w	r3, r7, #20
 8007d62:	4619      	mov	r1, r3
 8007d64:	2000      	movs	r0, #0
 8007d66:	f7ff fe47 	bl	80079f8 <kz_syscall>
  return param.un.run.ret;
 8007d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3730      	adds	r7, #48	; 0x30
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <kz_exit>:

void kz_exit(void)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	af00      	add	r7, sp, #0
  kz_syscall(KZ_SYSCALL_TYPE_EXIT, NULL);
 8007d78:	2100      	movs	r1, #0
 8007d7a:	2001      	movs	r0, #1
 8007d7c:	f7ff fe3c 	bl	80079f8 <kz_syscall>
}
 8007d80:	bf00      	nop
 8007d82:	bd80      	pop	{r7, pc}

08007d84 <kz_sleep>:
  kz_syscall(KZ_SYSCALL_TYPE_WAIT, &param);
  return param.un.wait.ret;
}

int kz_sleep(void)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b088      	sub	sp, #32
 8007d88:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_SLEEP, &param);
 8007d8a:	1d3b      	adds	r3, r7, #4
 8007d8c:	4619      	mov	r1, r3
 8007d8e:	2003      	movs	r0, #3
 8007d90:	f7ff fe32 	bl	80079f8 <kz_syscall>
  return param.un.sleep.ret;
 8007d94:	687b      	ldr	r3, [r7, #4]
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3720      	adds	r7, #32
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}

08007d9e <kz_getid>:
  kz_syscall(KZ_SYSCALL_TYPE_WAKEUP, &param);
  return param.un.wakeup.ret;
}

kz_thread_id_t kz_getid(void)
{
 8007d9e:	b580      	push	{r7, lr}
 8007da0:	b088      	sub	sp, #32
 8007da2:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_GETID, &param);
 8007da4:	1d3b      	adds	r3, r7, #4
 8007da6:	4619      	mov	r1, r3
 8007da8:	2005      	movs	r0, #5
 8007daa:	f7ff fe25 	bl	80079f8 <kz_syscall>
  return param.un.getid.ret;
 8007dae:	687b      	ldr	r3, [r7, #4]
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	3720      	adds	r7, #32
 8007db4:	46bd      	mov	sp, r7
 8007db6:	bd80      	pop	{r7, pc}

08007db8 <kz_chpri>:

int kz_chpri(int priority)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b08a      	sub	sp, #40	; 0x28
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.chpri.priority = priority;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_CHPRI, &param);
 8007dc4:	f107 030c 	add.w	r3, r7, #12
 8007dc8:	4619      	mov	r1, r3
 8007dca:	2006      	movs	r0, #6
 8007dcc:	f7ff fe14 	bl	80079f8 <kz_syscall>
  return param.un.chpri.ret;
 8007dd0:	693b      	ldr	r3, [r7, #16]
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3728      	adds	r7, #40	; 0x28
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <kz_kmalloc>:

void *kz_kmalloc(int size)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b08a      	sub	sp, #40	; 0x28
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
	kz_syscall_param_t param;
	uint32_t result;
	
	__asm volatile ("MRS %0, basepri" : "=r" (result) );
 8007de2:	f3ef 8311 	mrs	r3, BASEPRI
 8007de6:	627b      	str	r3, [r7, #36]	; 0x24
	param.un.kmalloc.size = size;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	60bb      	str	r3, [r7, #8]
	param.un.kmalloc.ret = 0xAAAAAAAA;
 8007dec:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
 8007df0:	60fb      	str	r3, [r7, #12]
	
	kz_syscall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 8007df2:	f107 0308 	add.w	r3, r7, #8
 8007df6:	4619      	mov	r1, r3
 8007df8:	2007      	movs	r0, #7
 8007dfa:	f7ff fdfd 	bl	80079f8 <kz_syscall>
	return param.un.kmalloc.ret;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3728      	adds	r7, #40	; 0x28
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <kz_kmfree>:

int kz_kmfree(void *p)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b08a      	sub	sp, #40	; 0x28
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmfree.p = p;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_KMFREE, &param);
 8007e14:	f107 030c 	add.w	r3, r7, #12
 8007e18:	4619      	mov	r1, r3
 8007e1a:	2008      	movs	r0, #8
 8007e1c:	f7ff fdec 	bl	80079f8 <kz_syscall>
  return param.un.kmfree.ret;
 8007e20:	693b      	ldr	r3, [r7, #16]
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3728      	adds	r7, #40	; 0x28
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd80      	pop	{r7, pc}

08007e2a <kz_send>:

int kz_send(kz_msgbox_id_t id, int size, char *p)
{
 8007e2a:	b580      	push	{r7, lr}
 8007e2c:	b08c      	sub	sp, #48	; 0x30
 8007e2e:	af00      	add	r7, sp, #0
 8007e30:	4603      	mov	r3, r0
 8007e32:	60b9      	str	r1, [r7, #8]
 8007e34:	607a      	str	r2, [r7, #4]
 8007e36:	73fb      	strb	r3, [r7, #15]
	kz_syscall_param_t param;
	
	param.un.send.id = id;
 8007e38:	7bfb      	ldrb	r3, [r7, #15]
 8007e3a:	753b      	strb	r3, [r7, #20]
	param.un.send.size = size;
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	61bb      	str	r3, [r7, #24]
	param.un.send.p = p;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	61fb      	str	r3, [r7, #28]
	
	kz_syscall(KZ_SYSCALL_TYPE_SEND, &param);
 8007e44:	f107 0314 	add.w	r3, r7, #20
 8007e48:	4619      	mov	r1, r3
 8007e4a:	2009      	movs	r0, #9
 8007e4c:	f7ff fdd4 	bl	80079f8 <kz_syscall>
	return param.un.send.ret;
 8007e50:	6a3b      	ldr	r3, [r7, #32]
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3730      	adds	r7, #48	; 0x30
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}

08007e5a <kz_recv>:

kz_thread_id_t kz_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 8007e5a:	b580      	push	{r7, lr}
 8007e5c:	b08c      	sub	sp, #48	; 0x30
 8007e5e:	af00      	add	r7, sp, #0
 8007e60:	4603      	mov	r3, r0
 8007e62:	60b9      	str	r1, [r7, #8]
 8007e64:	607a      	str	r2, [r7, #4]
 8007e66:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.recv.id = id;
 8007e68:	7bfb      	ldrb	r3, [r7, #15]
 8007e6a:	753b      	strb	r3, [r7, #20]
  param.un.recv.sizep = sizep;
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	61bb      	str	r3, [r7, #24]
  param.un.recv.pp = pp;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	61fb      	str	r3, [r7, #28]
  kz_syscall(KZ_SYSCALL_TYPE_RECV, &param);
 8007e74:	f107 0314 	add.w	r3, r7, #20
 8007e78:	4619      	mov	r1, r3
 8007e7a:	200a      	movs	r0, #10
 8007e7c:	f7ff fdbc 	bl	80079f8 <kz_syscall>
  return param.un.recv.ret;
 8007e80:	6a3b      	ldr	r3, [r7, #32]
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3730      	adds	r7, #48	; 0x30
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}

08007e8a <kz_setintr>:

int kz_setintr(softvec_type_t type, kz_handler_t handler)
{
 8007e8a:	b580      	push	{r7, lr}
 8007e8c:	b08a      	sub	sp, #40	; 0x28
 8007e8e:	af00      	add	r7, sp, #0
 8007e90:	4603      	mov	r3, r0
 8007e92:	6039      	str	r1, [r7, #0]
 8007e94:	80fb      	strh	r3, [r7, #6]
  kz_syscall_param_t param;
  param.un.setintr.type = type;
 8007e96:	88fb      	ldrh	r3, [r7, #6]
 8007e98:	81bb      	strh	r3, [r7, #12]
  param.un.setintr.handler = handler;
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	613b      	str	r3, [r7, #16]
  kz_syscall(KZ_SYSCALL_TYPE_SETINTR, &param);
 8007e9e:	f107 030c 	add.w	r3, r7, #12
 8007ea2:	4619      	mov	r1, r3
 8007ea4:	200b      	movs	r0, #11
 8007ea6:	f7ff fda7 	bl	80079f8 <kz_syscall>
  return param.un.setintr.ret;
 8007eaa:	697b      	ldr	r3, [r7, #20]
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3728      	adds	r7, #40	; 0x28
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <kz_tsleep>:

int kz_tsleep(int time)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b08a      	sub	sp, #40	; 0x28
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.tsleep.time = time;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_TSLEEP, &param);
 8007ec0:	f107 030c 	add.w	r3, r7, #12
 8007ec4:	4619      	mov	r1, r3
 8007ec6:	200c      	movs	r0, #12
 8007ec8:	f7ff fd96 	bl	80079f8 <kz_syscall>
  return param.un.tsleep.ret;
 8007ecc:	693b      	ldr	r3, [r7, #16]
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3728      	adds	r7, #40	; 0x28
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}

08007ed6 <kx_wakeup>:

/* T[rXER[ */

int kx_wakeup(kz_thread_id_t id)
{
 8007ed6:	b580      	push	{r7, lr}
 8007ed8:	b08a      	sub	sp, #40	; 0x28
 8007eda:	af00      	add	r7, sp, #0
 8007edc:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.wakeup.id = id;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	60fb      	str	r3, [r7, #12]
  kz_srvcall(KZ_SYSCALL_TYPE_WAKEUP, &param);
 8007ee2:	f107 030c 	add.w	r3, r7, #12
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	2004      	movs	r0, #4
 8007eea:	f7ff fd9f 	bl	8007a2c <kz_srvcall>
  return param.un.wakeup.ret;
 8007eee:	693b      	ldr	r3, [r7, #16]
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3728      	adds	r7, #40	; 0x28
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}

08007ef8 <kx_kmalloc>:

void *kx_kmalloc(int size)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b08a      	sub	sp, #40	; 0x28
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmalloc.size = size;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	60fb      	str	r3, [r7, #12]
  kz_srvcall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 8007f04:	f107 030c 	add.w	r3, r7, #12
 8007f08:	4619      	mov	r1, r3
 8007f0a:	2007      	movs	r0, #7
 8007f0c:	f7ff fd8e 	bl	8007a2c <kz_srvcall>
  return param.un.kmalloc.ret;
 8007f10:	693b      	ldr	r3, [r7, #16]
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3728      	adds	r7, #40	; 0x28
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}

08007f1a <kx_send>:
  kz_srvcall(KZ_SYSCALL_TYPE_KMFREE, &param);
  return param.un.kmfree.ret;
}

int kx_send(kz_msgbox_id_t id, int size, char *p)
{
 8007f1a:	b580      	push	{r7, lr}
 8007f1c:	b08c      	sub	sp, #48	; 0x30
 8007f1e:	af00      	add	r7, sp, #0
 8007f20:	4603      	mov	r3, r0
 8007f22:	60b9      	str	r1, [r7, #8]
 8007f24:	607a      	str	r2, [r7, #4]
 8007f26:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.send.id = id;
 8007f28:	7bfb      	ldrb	r3, [r7, #15]
 8007f2a:	753b      	strb	r3, [r7, #20]
  param.un.send.size = size;
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	61bb      	str	r3, [r7, #24]
  param.un.send.p = p;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	61fb      	str	r3, [r7, #28]
  kz_srvcall(KZ_SYSCALL_TYPE_SEND, &param);
 8007f34:	f107 0314 	add.w	r3, r7, #20
 8007f38:	4619      	mov	r1, r3
 8007f3a:	2009      	movs	r0, #9
 8007f3c:	f7ff fd76 	bl	8007a2c <kz_srvcall>
  return param.un.send.ret;
 8007f40:	6a3b      	ldr	r3, [r7, #32]
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3730      	adds	r7, #48	; 0x30
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}
	...

08007f4c <pin_function_init>:
};

// 
// 
void pin_function_init(void)
{
 8007f4c:	b590      	push	{r4, r7, lr}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
	uint32_t size;
	uint32_t i;
	
	// 
	size = sizeof(pin_func)/sizeof(pin_func[0]);
 8007f52:	232f      	movs	r3, #47	; 0x2f
 8007f54:	603b      	str	r3, [r7, #0]
	
	// 
	for (i = 0; i < size; i++) {
 8007f56:	2300      	movs	r3, #0
 8007f58:	607b      	str	r3, [r7, #4]
 8007f5a:	e03e      	b.n	8007fda <pin_function_init+0x8e>
		// GPIO
		if (pin_func[i].pin_state) {
 8007f5c:	4923      	ldr	r1, [pc, #140]	; (8007fec <pin_function_init+0xa0>)
 8007f5e:	687a      	ldr	r2, [r7, #4]
 8007f60:	4613      	mov	r3, r2
 8007f62:	00db      	lsls	r3, r3, #3
 8007f64:	1a9b      	subs	r3, r3, r2
 8007f66:	009b      	lsls	r3, r3, #2
 8007f68:	440b      	add	r3, r1
 8007f6a:	3318      	adds	r3, #24
 8007f6c:	781b      	ldrb	r3, [r3, #0]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d01d      	beq.n	8007fae <pin_function_init+0x62>
			HAL_GPIO_WritePin(pin_func[i].pin_group, &(pin_func[i].pin_cfg), pin_func[i].pin_state);
 8007f72:	491e      	ldr	r1, [pc, #120]	; (8007fec <pin_function_init+0xa0>)
 8007f74:	687a      	ldr	r2, [r7, #4]
 8007f76:	4613      	mov	r3, r2
 8007f78:	00db      	lsls	r3, r3, #3
 8007f7a:	1a9b      	subs	r3, r3, r2
 8007f7c:	009b      	lsls	r3, r3, #2
 8007f7e:	440b      	add	r3, r1
 8007f80:	6818      	ldr	r0, [r3, #0]
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	4613      	mov	r3, r2
 8007f86:	00db      	lsls	r3, r3, #3
 8007f88:	1a9b      	subs	r3, r3, r2
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	4a17      	ldr	r2, [pc, #92]	; (8007fec <pin_function_init+0xa0>)
 8007f8e:	4413      	add	r3, r2
 8007f90:	3304      	adds	r3, #4
 8007f92:	b29c      	uxth	r4, r3
 8007f94:	4915      	ldr	r1, [pc, #84]	; (8007fec <pin_function_init+0xa0>)
 8007f96:	687a      	ldr	r2, [r7, #4]
 8007f98:	4613      	mov	r3, r2
 8007f9a:	00db      	lsls	r3, r3, #3
 8007f9c:	1a9b      	subs	r3, r3, r2
 8007f9e:	009b      	lsls	r3, r3, #2
 8007fa0:	440b      	add	r3, r1
 8007fa2:	3318      	adds	r3, #24
 8007fa4:	781b      	ldrb	r3, [r3, #0]
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	4621      	mov	r1, r4
 8007faa:	f7f8 fc09 	bl	80007c0 <HAL_GPIO_WritePin>
		}
		// pin
		HAL_GPIO_Init(pin_func[i].pin_group, &(pin_func[i].pin_cfg));
 8007fae:	490f      	ldr	r1, [pc, #60]	; (8007fec <pin_function_init+0xa0>)
 8007fb0:	687a      	ldr	r2, [r7, #4]
 8007fb2:	4613      	mov	r3, r2
 8007fb4:	00db      	lsls	r3, r3, #3
 8007fb6:	1a9b      	subs	r3, r3, r2
 8007fb8:	009b      	lsls	r3, r3, #2
 8007fba:	440b      	add	r3, r1
 8007fbc:	6818      	ldr	r0, [r3, #0]
 8007fbe:	687a      	ldr	r2, [r7, #4]
 8007fc0:	4613      	mov	r3, r2
 8007fc2:	00db      	lsls	r3, r3, #3
 8007fc4:	1a9b      	subs	r3, r3, r2
 8007fc6:	009b      	lsls	r3, r3, #2
 8007fc8:	4a08      	ldr	r2, [pc, #32]	; (8007fec <pin_function_init+0xa0>)
 8007fca:	4413      	add	r3, r2
 8007fcc:	3304      	adds	r3, #4
 8007fce:	4619      	mov	r1, r3
 8007fd0:	f7f8 fa4c 	bl	800046c <HAL_GPIO_Init>
	for (i = 0; i < size; i++) {
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	607b      	str	r3, [r7, #4]
 8007fda:	687a      	ldr	r2, [r7, #4]
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d3bc      	bcc.n	8007f5c <pin_function_init+0x10>
	}
 8007fe2:	bf00      	nop
 8007fe4:	370c      	adds	r7, #12
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd90      	pop	{r4, r7, pc}
 8007fea:	bf00      	nop
 8007fec:	08008cec 	.word	0x08008cec

08007ff0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007ff0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008028 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8007ff4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8007ff6:	e003      	b.n	8008000 <LoopCopyDataInit>

08007ff8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8007ff8:	4b0c      	ldr	r3, [pc, #48]	; (800802c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8007ffa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8007ffc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8007ffe:	3104      	adds	r1, #4

08008000 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8008000:	480b      	ldr	r0, [pc, #44]	; (8008030 <LoopForever+0xa>)
	ldr	r3, =_edata
 8008002:	4b0c      	ldr	r3, [pc, #48]	; (8008034 <LoopForever+0xe>)
	adds	r2, r0, r1
 8008004:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8008006:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8008008:	d3f6      	bcc.n	8007ff8 <CopyDataInit>
	ldr	r2, =_sbss
 800800a:	4a0b      	ldr	r2, [pc, #44]	; (8008038 <LoopForever+0x12>)
	b	LoopFillZerobss
 800800c:	e002      	b.n	8008014 <LoopFillZerobss>

0800800e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800800e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8008010:	f842 3b04 	str.w	r3, [r2], #4

08008014 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8008014:	4b09      	ldr	r3, [pc, #36]	; (800803c <LoopForever+0x16>)
	cmp	r2, r3
 8008016:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8008018:	d3f9      	bcc.n	800800e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800801a:	f000 f813 	bl	8008044 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800801e:	f000 f873 	bl	8008108 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008022:	f7fe fb9d 	bl	8006760 <main>

08008026 <LoopForever>:

LoopForever:
    b LoopForever
 8008026:	e7fe      	b.n	8008026 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008028:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 800802c:	08009260 	.word	0x08009260
	ldr	r0, =_sdata
 8008030:	20040000 	.word	0x20040000
	ldr	r3, =_edata
 8008034:	20040060 	.word	0x20040060
	ldr	r2, =_sbss
 8008038:	20040060 	.word	0x20040060
	ldr	r3, = _ebss
 800803c:	2007a41c 	.word	0x2007a41c

08008040 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008040:	e7fe      	b.n	8008040 <ADC1_IRQHandler>
	...

08008044 <SystemInit>:
  * @param	None
  * @retval None
  */

void SystemInit(void)
{
 8008044:	b480      	push	{r7}
 8008046:	af00      	add	r7, sp, #0
			
				1. PLLON
	*/
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008048:	4a17      	ldr	r2, [pc, #92]	; (80080a8 <SystemInit+0x64>)
 800804a:	4b17      	ldr	r3, [pc, #92]	; (80080a8 <SystemInit+0x64>)
 800804c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008050:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008054:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set MSION bit */
	RCC->CR |= RCC_CR_MSION;
 8008058:	4a14      	ldr	r2, [pc, #80]	; (80080ac <SystemInit+0x68>)
 800805a:	4b14      	ldr	r3, [pc, #80]	; (80080ac <SystemInit+0x68>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f043 0301 	orr.w	r3, r3, #1
 8008062:	6013      	str	r3, [r2, #0]
	/* Reset CFGR register */
	RCC->CFGR = 0x00000000U;
 8008064:	4b11      	ldr	r3, [pc, #68]	; (80080ac <SystemInit+0x68>)
 8008066:	2200      	movs	r2, #0
 8008068:	609a      	str	r2, [r3, #8]
	/* Reset HSEON, CSSON , HSION, and PLLON bits */
	RCC->CR &= 0xEAF6FFFFU;
 800806a:	4a10      	ldr	r2, [pc, #64]	; (80080ac <SystemInit+0x68>)
 800806c:	4b0f      	ldr	r3, [pc, #60]	; (80080ac <SystemInit+0x68>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8008074:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8008078:	6013      	str	r3, [r2, #0]
	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x00001000U;
 800807a:	4b0c      	ldr	r3, [pc, #48]	; (80080ac <SystemInit+0x68>)
 800807c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008080:	60da      	str	r2, [r3, #12]
	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 8008082:	4a0a      	ldr	r2, [pc, #40]	; (80080ac <SystemInit+0x68>)
 8008084:	4b09      	ldr	r3, [pc, #36]	; (80080ac <SystemInit+0x68>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800808c:	6013      	str	r3, [r2, #0]
	/* Disable all interrupts */
	RCC->CIER = 0x00000000U;
 800808e:	4b07      	ldr	r3, [pc, #28]	; (80080ac <SystemInit+0x68>)
 8008090:	2200      	movs	r2, #0
 8008092:	619a      	str	r2, [r3, #24]
	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
	SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008094:	4b04      	ldr	r3, [pc, #16]	; (80080a8 <SystemInit+0x64>)
 8008096:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800809a:	609a      	str	r2, [r3, #8]
#endif
}
 800809c:	bf00      	nop
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr
 80080a6:	bf00      	nop
 80080a8:	e000ed00 	.word	0xe000ed00
 80080ac:	40021000 	.word	0x40021000

080080b0 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b086      	sub	sp, #24
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f7f8 f8a9 	bl	8000210 <strlen>
 80080be:	4603      	mov	r3, r0
 80080c0:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 80080c2:	2300      	movs	r3, #0
 80080c4:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 80080c6:	693a      	ldr	r2, [r7, #16]
 80080c8:	6879      	ldr	r1, [r7, #4]
 80080ca:	2001      	movs	r0, #1
 80080cc:	f000 f85c 	bl	8008188 <_write>
 80080d0:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 80080d2:	2201      	movs	r2, #1
 80080d4:	490b      	ldr	r1, [pc, #44]	; (8008104 <puts+0x54>)
 80080d6:	2001      	movs	r0, #1
 80080d8:	f000 f856 	bl	8008188 <_write>
 80080dc:	4602      	mov	r2, r0
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	4413      	add	r3, r2
 80080e2:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	1c5a      	adds	r2, r3, #1
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d102      	bne.n	80080f4 <puts+0x44>
	{
		res = 0;
 80080ee:	2300      	movs	r3, #0
 80080f0:	617b      	str	r3, [r7, #20]
 80080f2:	e002      	b.n	80080fa <puts+0x4a>
	}
	else
	{
		res = EOF;
 80080f4:	f04f 33ff 	mov.w	r3, #4294967295
 80080f8:	617b      	str	r3, [r7, #20]
	}

	return res;
 80080fa:	697b      	ldr	r3, [r7, #20]
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	3718      	adds	r7, #24
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}
 8008104:	08008740 	.word	0x08008740

08008108 <__libc_init_array>:
 8008108:	b570      	push	{r4, r5, r6, lr}
 800810a:	4e0d      	ldr	r6, [pc, #52]	; (8008140 <__libc_init_array+0x38>)
 800810c:	4c0d      	ldr	r4, [pc, #52]	; (8008144 <__libc_init_array+0x3c>)
 800810e:	1ba4      	subs	r4, r4, r6
 8008110:	10a4      	asrs	r4, r4, #2
 8008112:	2500      	movs	r5, #0
 8008114:	42a5      	cmp	r5, r4
 8008116:	d109      	bne.n	800812c <__libc_init_array+0x24>
 8008118:	4e0b      	ldr	r6, [pc, #44]	; (8008148 <__libc_init_array+0x40>)
 800811a:	4c0c      	ldr	r4, [pc, #48]	; (800814c <__libc_init_array+0x44>)
 800811c:	f000 f83c 	bl	8008198 <_init>
 8008120:	1ba4      	subs	r4, r4, r6
 8008122:	10a4      	asrs	r4, r4, #2
 8008124:	2500      	movs	r5, #0
 8008126:	42a5      	cmp	r5, r4
 8008128:	d105      	bne.n	8008136 <__libc_init_array+0x2e>
 800812a:	bd70      	pop	{r4, r5, r6, pc}
 800812c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008130:	4798      	blx	r3
 8008132:	3501      	adds	r5, #1
 8008134:	e7ee      	b.n	8008114 <__libc_init_array+0xc>
 8008136:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800813a:	4798      	blx	r3
 800813c:	3501      	adds	r5, #1
 800813e:	e7f2      	b.n	8008126 <__libc_init_array+0x1e>
 8008140:	08009258 	.word	0x08009258
 8008144:	08009258 	.word	0x08009258
 8008148:	08009258 	.word	0x08009258
 800814c:	0800925c 	.word	0x0800925c

08008150 <memcpy>:
 8008150:	b510      	push	{r4, lr}
 8008152:	1e43      	subs	r3, r0, #1
 8008154:	440a      	add	r2, r1
 8008156:	4291      	cmp	r1, r2
 8008158:	d100      	bne.n	800815c <memcpy+0xc>
 800815a:	bd10      	pop	{r4, pc}
 800815c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008160:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008164:	e7f7      	b.n	8008156 <memcpy+0x6>

08008166 <memset>:
 8008166:	4402      	add	r2, r0
 8008168:	4603      	mov	r3, r0
 800816a:	4293      	cmp	r3, r2
 800816c:	d100      	bne.n	8008170 <memset+0xa>
 800816e:	4770      	bx	lr
 8008170:	f803 1b01 	strb.w	r1, [r3], #1
 8008174:	e7f9      	b.n	800816a <memset+0x4>

08008176 <strcpy>:
 8008176:	4603      	mov	r3, r0
 8008178:	f811 2b01 	ldrb.w	r2, [r1], #1
 800817c:	f803 2b01 	strb.w	r2, [r3], #1
 8008180:	2a00      	cmp	r2, #0
 8008182:	d1f9      	bne.n	8008178 <strcpy+0x2>
 8008184:	4770      	bx	lr
	...

08008188 <_write>:
 8008188:	4b02      	ldr	r3, [pc, #8]	; (8008194 <_write+0xc>)
 800818a:	2258      	movs	r2, #88	; 0x58
 800818c:	601a      	str	r2, [r3, #0]
 800818e:	f04f 30ff 	mov.w	r0, #4294967295
 8008192:	4770      	bx	lr
 8008194:	2007a418 	.word	0x2007a418

08008198 <_init>:
 8008198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800819a:	bf00      	nop
 800819c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800819e:	bc08      	pop	{r3}
 80081a0:	469e      	mov	lr, r3
 80081a2:	4770      	bx	lr

080081a4 <_fini>:
 80081a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081a6:	bf00      	nop
 80081a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081aa:	bc08      	pop	{r3}
 80081ac:	469e      	mov	lr, r3
 80081ae:	4770      	bx	lr
