Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: coridc_linear_sequential.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "coridc_linear_sequential.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "coridc_linear_sequential"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : coridc_linear_sequential
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/four_bits_CLA_adder.vhd" into library work
Parsing entity <four_bits_CLA_adder>.
Parsing architecture <Behavioral> of entity <four_bits_cla_adder>.
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/carry_look_ahead_block_extended.vhd" into library work
Parsing entity <carry_look_ahead_block_extended>.
Parsing architecture <Behavioral> of entity <carry_look_ahead_block_extended>.
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/forty_bit_adder.vhd" into library work
Parsing entity <forty_bit_adder>.
Parsing architecture <Behavioral> of entity <forty_bit_adder>.
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/norm_linear_module.vhd" into library work
Parsing entity <norm_linear_module>.
Parsing architecture <Behavioral> of entity <norm_linear_module>.
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/forty_bit_add_sub.vhd" into library work
Parsing entity <forty_bit_add_sub>.
Parsing architecture <Behavioral> of entity <forty_bit_add_sub>.
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/coridc_linear_sequential.vhd" into library work
Parsing entity <coridc_linear_sequential>.
Parsing architecture <Behavioral> of entity <coridc_linear_sequential>.
WARNING:HDLCompiler:946 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/coridc_linear_sequential.vhd" Line 108: Actual for formal port mode is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/coridc_linear_sequential.vhd" Line 114: Actual for formal port operand_a is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <coridc_linear_sequential> (architecture <Behavioral>) from library <work>.

Elaborating entity <norm_linear_module> (architecture <Behavioral>) from library <work>.

Elaborating entity <forty_bit_adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <four_bits_CLA_adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <carry_look_ahead_block_extended> (architecture <Behavioral>) from library <work>.

Elaborating entity <forty_bit_add_sub> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <coridc_linear_sequential>.
    Related source file is "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/coridc_linear_sequential.vhd".
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/coridc_linear_sequential.vhd" line 96: Output port <over_flow> of the instance <adder_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/coridc_linear_sequential.vhd" line 96: Output port <carry_out> of the instance <adder_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/coridc_linear_sequential.vhd" line 104: Output port <over_flow> of the instance <adder_z> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/coridc_linear_sequential.vhd" line 104: Output port <carry_out> of the instance <adder_z> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/coridc_linear_sequential.vhd" line 112: Output port <over_flow> of the instance <adder_result> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/coridc_linear_sequential.vhd" line 112: Output port <carry_out> of the instance <adder_result> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <loop_var>.
    Found 1-bit register for signal <opr_done>.
    Found 1-bit register for signal <rslt_sign>.
    Found 1-bit register for signal <ovf>.
    Found 40-bit register for signal <x_current>.
    Found 40-bit register for signal <x_last>.
    Found 40-bit register for signal <x_last_shftd>.
    Found 40-bit register for signal <y_current>.
    Found 40-bit register for signal <y_last>.
    Found 40-bit register for signal <z_current>.
    Found 40-bit register for signal <z_last>.
    Found 40-bit register for signal <my_one_shftd>.
    Found 32-bit register for signal <result>.
    Found 40-bit register for signal <result_dummy>.
    Found 1-bit register for signal <shamt_oprnd_1>.
    Found 1-bit register for signal <shamt_oprnd_2>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <loop_var[4]_GND_4_o_add_8_OUT> created at line 247.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal y_add_result may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal z_add_result may hinder XST clustering optimizations.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 402 D-type flip-flop(s).
	inferred  41 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <coridc_linear_sequential> synthesized.

Synthesizing Unit <norm_linear_module>.
    Related source file is "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/norm_linear_module.vhd".
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/norm_linear_module.vhd" line 57: Output port <ovf> of the instance <adder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/norm_linear_module.vhd" line 57: Output port <carry_out> of the instance <adder> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <norm_linear_module> synthesized.

Synthesizing Unit <forty_bit_adder>.
    Related source file is "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/forty_bit_adder.vhd".
    Summary:
	no macro.
Unit <forty_bit_adder> synthesized.

Synthesizing Unit <four_bits_CLA_adder>.
    Related source file is "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/four_bits_CLA_adder.vhd".
    Summary:
Unit <four_bits_CLA_adder> synthesized.

Synthesizing Unit <carry_look_ahead_block_extended>.
    Related source file is "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/carry_look_ahead_block_extended.vhd".
    Summary:
	no macro.
Unit <carry_look_ahead_block_extended> synthesized.

Synthesizing Unit <forty_bit_add_sub>.
    Related source file is "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/forty_bit_add_sub.vhd".
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal result<39> may hinder XST clustering optimizations.
    Summary:
	inferred   1 Multiplexer(s).
Unit <forty_bit_add_sub> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 16
 1-bit register                                        : 5
 32-bit register                                       : 1
 40-bit register                                       : 9
 5-bit register                                        : 1
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 40-bit 2-to-1 multiplexer                             : 44
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 401
 1-bit xor2                                            : 401

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <ninth_4bits> is unconnected in block <adder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <tenth_4bits> is unconnected in block <adder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ninth_4bits> is unconnected in block <adder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <tenth_4bits> is unconnected in block <adder>.
   It will be removed from the design.

Synthesizing (advanced) Unit <coridc_linear_sequential>.
The following registers are absorbed into counter <loop_var>: 1 register on signal <loop_var>.
Unit <coridc_linear_sequential> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 397
 Flip-Flops                                            : 397
# Multiplexers                                         : 117
 1-bit 2-to-1 multiplexer                              : 73
 32-bit 2-to-1 multiplexer                             : 1
 40-bit 2-to-1 multiplexer                             : 43
# FSMs                                                 : 1
# Xors                                                 : 401
 1-bit xor2                                            : 401

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 idle            | 000
 read_oprnd      | 001
 curr_calc       | 010
 last_update     | 011
 shift_and_check | 100
 done            | 101
-----------------------------
WARNING:Xst:1710 - FF/Latch <my_one_shftd_39> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_38> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_37> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_36> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_35> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_34> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_33> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_32> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_31> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_30> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_29> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_28> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_27> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_26> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_25> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_3> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_2> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_1> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_one_shftd_0> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <coridc_linear_sequential> ...

Optimizing unit <norm_linear_module> ...

Optimizing unit <forty_bit_adder> ...

Optimizing unit <forty_bit_add_sub> ...
WARNING:Xst:1710 - FF/Latch <x_current_31> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x_last_31> (without init value) has a constant value of 0 in block <coridc_linear_sequential>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:2677 - Node <z_current_0> of sequential type is unconnected in block <coridc_linear_sequential>.
WARNING:Xst:2677 - Node <z_current_1> of sequential type is unconnected in block <coridc_linear_sequential>.
WARNING:Xst:2677 - Node <z_last_0> of sequential type is unconnected in block <coridc_linear_sequential>.
WARNING:Xst:2677 - Node <z_last_1> of sequential type is unconnected in block <coridc_linear_sequential>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block coridc_linear_sequential, actual ratio is 1.
WARNING:Xst:2677 - Node <z_current_2> of sequential type is unconnected in block <coridc_linear_sequential>.
WARNING:Xst:2677 - Node <z_current_3> of sequential type is unconnected in block <coridc_linear_sequential>.
WARNING:Xst:2677 - Node <z_last_2> of sequential type is unconnected in block <coridc_linear_sequential>.
WARNING:Xst:2677 - Node <z_last_3> of sequential type is unconnected in block <coridc_linear_sequential>.
FlipFlop z_last_39 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 378
 Flip-Flops                                            : 378

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : coridc_linear_sequential.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 907
#      LUT2                        : 151
#      LUT3                        : 78
#      LUT4                        : 103
#      LUT5                        : 161
#      LUT6                        : 391
#      MUXF7                       : 23
# FlipFlops/Latches                : 378
#      FDE                         : 2
#      FDR                         : 3
#      FDRE                        : 373
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 100
#      IBUF                        : 66
#      OBUF                        : 34

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             378  out of  126800     0%  
 Number of Slice LUTs:                  884  out of  63400     1%  
    Number used as Logic:               884  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    886
   Number with an unused Flip Flop:     508  out of    886    57%  
   Number with an unused LUT:             2  out of    886     0%  
   Number of fully used LUT-FF pairs:   376  out of    886    42%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                         101
 Number of bonded IOBs:                 101  out of    210    48%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 378   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.518ns (Maximum Frequency: 284.212MHz)
   Minimum input arrival time before clock: 7.128ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.518ns (frequency: 284.212MHz)
  Total number of paths / destination ports: 15028 / 712
-------------------------------------------------------------------------
Delay:               3.518ns (Levels of Logic = 6)
  Source:            x_last_shftd_29 (FF)
  Destination:       y_current_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: x_last_shftd_29 to y_current_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.361   0.389  x_last_shftd_29 (x_last_shftd_29)
     LUT2:I0->O            2   0.097   0.516  adder_y/Mmux_b_feed221 (adder_y/b_feed<29>)
     LUT6:I3->O            2   0.097   0.299  adder_y/adder/CLA_block/C_OUT<7>_SW0 (N77)
     LUT6:I5->O            2   0.097   0.515  adder_y/adder/seventh_4bits/c<2>1_SW1 (N131)
     LUT6:I3->O            2   0.097   0.515  adder_y/adder/eighth_4bits/c<2>1_SW1 (N195)
     LUT6:I3->O            9   0.097   0.332  adder_y/adder/eighth_4bits/c<2>1 (adder_y/adder/eighth_4bits/c<2>)
     LUT6:I5->O            1   0.097   0.000  adder_y/adder/eighth_4bits/Mxor_sum<3>_xo<0>1 (y_add_result<31>)
     FDRE:D                    0.008          y_current_31
    ----------------------------------------
    Total                      3.518ns (0.951ns logic, 2.568ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 29457 / 504
-------------------------------------------------------------------------
Offset:              7.128ns (Levels of Logic = 10)
  Source:            operand_a<0> (PAD)
  Destination:       x_last_39 (FF)
  Destination Clock: clk rising

  Data Path: operand_a<0> to x_last_39
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.752  operand_a_0_IBUF (operand_a_0_IBUF)
     LUT5:I0->O           12   0.097   0.744  norm_1/adder/CLA_block/C_OUT<1>1 (norm_1/adder/c_group<1>)
     LUT6:I0->O            7   0.097   0.721  norm_1/adder/CLA_block/C_OUT<2>1 (norm_1/adder/c_group<2>)
     LUT6:I0->O            7   0.097   0.721  norm_1/adder/CLA_block/C_OUT<3>1 (norm_1/adder/c_group<3>)
     LUT6:I0->O            8   0.097   0.725  norm_1/adder/CLA_block/C_OUT<4>1 (norm_1/adder/c_group<4>)
     LUT6:I0->O            7   0.097   0.721  norm_1/adder/CLA_block/C_OUT<5>1 (norm_1/adder/c_group<5>)
     LUT6:I0->O            8   0.097   0.726  norm_1/adder/CLA_block/C_OUT<6>1 (norm_1/adder/c_group<6>)
     LUT6:I0->O            6   0.097   0.579  norm_1/adder/CLA_block/C_OUT<7>1 (norm_1/adder/c_group<7>)
     LUT4:I0->O            1   0.097   0.556  norm_1/adder/eighth_4bits/c<2>1 (norm_1/adder/eighth_4bits/c<2>)
     LUT6:I2->O            1   0.097   0.000  Mmux__n0240331 (_n0240<39>)
     FDRE:D                    0.008          x_last_39
    ----------------------------------------
    Total                      7.128ns (0.882ns logic, 6.246ns route)
                                       (12.4% logic, 87.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            result_31 (FF)
  Destination:       result<31> (PAD)
  Source Clock:      clk rising

  Data Path: result_31 to result<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.361   0.279  result_31 (result_31)
     OBUF:I->O                 0.000          result_31_OBUF (result<31>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.518|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.83 secs
 
--> 


Total memory usage is 515808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :   11 (   0 filtered)

