<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1710</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:12px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1710-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1710.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">36-26&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INTELÂ® PROCESSOR TRACE</p>
<p style="position:absolute;top:118px;left:187px;white-space:nowrap" class="ft02">Table&#160;36-11.&#160;CPUID&#160;Leaf&#160;14H Enumeration of&#160;Intel Processor Trace Capabilities</p>
<p style="position:absolute;top:142px;left:75px;white-space:nowrap" class="ft03">CPUID.(EAX=14H,ECX=0)</p>
<p style="position:absolute;top:142px;left:307px;white-space:nowrap" class="ft03">Name</p>
<p style="position:absolute;top:142px;left:565px;white-space:nowrap" class="ft03">Description Behavior</p>
<p style="position:absolute;top:166px;left:86px;white-space:nowrap" class="ft03">Register</p>
<p style="position:absolute;top:166px;left:182px;white-space:nowrap" class="ft03">Bits</p>
<p style="position:absolute;top:190px;left:99px;white-space:nowrap" class="ft03">EAX</p>
<p style="position:absolute;top:190px;left:161px;white-space:nowrap" class="ft03">31:0</p>
<p style="position:absolute;top:190px;left:240px;white-space:nowrap" class="ft03">Maximum&#160;valid&#160;sub-leaf&#160;Index&#160;Specifies&#160;the&#160;index of&#160;the maximum valid&#160;sub-leaf&#160;for this CPUID leaf</p>
<p style="position:absolute;top:241px;left:99px;white-space:nowrap" class="ft03">EBX</p>
<p style="position:absolute;top:214px;left:161px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:214px;left:239px;white-space:nowrap" class="ft03">CR3&#160;Filtering Support</p>
<p style="position:absolute;top:214px;left:422px;white-space:nowrap" class="ft03">1:&#160;Indicates&#160;that&#160;IA32_RTIT_CTL.CR3Filter&#160;can&#160;be&#160;set to&#160;1,&#160;and that&#160;</p>
<p style="position:absolute;top:231px;left:422px;white-space:nowrap" class="ft04">IA32_RTIT_CR3_MATCH MSR can be&#160;accessed. Se<a href="o_fe12b1e2a880e0ce-1699.html">e Section&#160;36.2.7.<br/></a>0:&#160;Indicates&#160;that&#160;writes&#160;that&#160;set&#160;IA32_RTIT_CTL.CR3Filter&#160;to&#160;1,&#160;or&#160;any&#160;</p>
<p style="position:absolute;top:268px;left:422px;white-space:nowrap" class="ft03">access to&#160;IA32_RTIT_CR3_MATCH, will #GP&#160;fault.</p>
<p style="position:absolute;top:292px;left:161px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:292px;left:239px;white-space:nowrap" class="ft03">Configurable&#160;PSB&#160;and Cycle-</p>
<p style="position:absolute;top:308px;left:239px;white-space:nowrap" class="ft03">Accurate Mode&#160;Supported</p>
<p style="position:absolute;top:292px;left:422px;white-space:nowrap" class="ft03">1:&#160;(a) IA32_RTIT_CTL.PSBFreq can&#160;be set to&#160;a&#160;non-zero&#160;value,&#160;in&#160;order&#160;to&#160;</p>
<p style="position:absolute;top:308px;left:422px;white-space:nowrap" class="ft03">select the preferred PSB&#160;frequency (see below for allowed values). (b)&#160;</p>
<p style="position:absolute;top:325px;left:422px;white-space:nowrap" class="ft03">IA32_RTIT_STATUS.PacketByteCnt&#160;can be&#160;set to&#160;a&#160;non-zero&#160;value,&#160;and&#160;</p>
<p style="position:absolute;top:342px;left:422px;white-space:nowrap" class="ft03">will be&#160;incremented by&#160;the&#160;processor when&#160;tracing to&#160;indicate progress&#160;</p>
<p style="position:absolute;top:358px;left:422px;white-space:nowrap" class="ft03">towards the next PSB. If trace packet&#160;generation is enabled by setting&#160;</p>
<p style="position:absolute;top:375px;left:422px;white-space:nowrap" class="ft03">TraceEn, a PSB will only be generated if PacketByteCnt=0.&#160;(c)&#160;</p>
<p style="position:absolute;top:391px;left:422px;white-space:nowrap" class="ft03">IA32_RTIT_CTL.CYCEn&#160;can&#160;be set to&#160;1 to&#160;enable Cycle-Accurate Mode.&#160;</p>
<p style="position:absolute;top:408px;left:422px;white-space:nowrap" class="ft04">Se<a href="o_fe12b1e2a880e0ce-1699.html">e Section 36.2.7.<br/></a>0:&#160;(a) Any attempt to&#160;set IA32_RTIT_CTL.PSBFreq, to&#160;set&#160;</p>
<p style="position:absolute;top:445px;left:422px;white-space:nowrap" class="ft03">IA32_RTIT_CTL.CYCEn,&#160;or write&#160;a non-zero&#160;value&#160;to&#160;</p>
<p style="position:absolute;top:462px;left:422px;white-space:nowrap" class="ft03">IA32_RTIT_STATUS.PacketByteCnt&#160;any access to&#160;</p>
<p style="position:absolute;top:478px;left:422px;white-space:nowrap" class="ft03">IA32_RTIT_CR3_MATCH, will #GP fault.&#160;(b) If trace packet&#160;generation&#160;is&#160;</p>
<p style="position:absolute;top:495px;left:422px;white-space:nowrap" class="ft03">enabled by&#160;setting&#160;TraceEn,&#160;a PSB&#160;is always generated. (c) Any attempt&#160;</p>
<p style="position:absolute;top:511px;left:422px;white-space:nowrap" class="ft03">to&#160;set&#160;IA32_RTIT_CTL.CYCEn will #GP&#160;fault.</p>
<p style="position:absolute;top:535px;left:161px;white-space:nowrap" class="ft03">2</p>
<p style="position:absolute;top:535px;left:239px;white-space:nowrap" class="ft03">IP Filtering and TraceStop&#160;</p>
<p style="position:absolute;top:552px;left:239px;white-space:nowrap" class="ft03">supported, and Preserve&#160;Intel&#160;</p>
<p style="position:absolute;top:568px;left:239px;white-space:nowrap" class="ft03">PT MSRs across warm reset</p>
<p style="position:absolute;top:535px;left:422px;white-space:nowrap" class="ft03">1:&#160;(a) IA32_RTIT_CTL provides at&#160;one&#160;or more&#160;ADDRn_CFG field to&#160;</p>
<p style="position:absolute;top:552px;left:422px;white-space:nowrap" class="ft03">configure the corresponding&#160;address range MSRs for IP Filtering or&#160;IP&#160;</p>
<p style="position:absolute;top:568px;left:422px;white-space:nowrap" class="ft03">TraceStop.&#160;Each&#160;ADDRn_CFG field accepts a&#160;value in&#160;the range&#160;of&#160;0:2&#160;</p>
<p style="position:absolute;top:585px;left:422px;white-space:nowrap" class="ft03">inclusive.&#160;The number&#160;of&#160;ADDRn_CFG fields&#160;is&#160;reported&#160;by&#160;</p>
<p style="position:absolute;top:601px;left:422px;white-space:nowrap" class="ft03">CPUID.(EAX=14H, ECX=1):EAX.RANGECNT[2:0]. (b) At&#160;least one&#160;register&#160;</p>
<p style="position:absolute;top:618px;left:422px;white-space:nowrap" class="ft03">pair&#160;IA32_RTIT_ADDRn_A&#160;and IA32_RTIT_ADDRn_B&#160;are provided&#160;to&#160;</p>
<p style="position:absolute;top:634px;left:422px;white-space:nowrap" class="ft03">configure address ranges&#160;for IP filtering or&#160;IP TraceStop.&#160;(c) On&#160;warm&#160;</p>
<p style="position:absolute;top:651px;left:422px;white-space:nowrap" class="ft03">reset, all Intel PT MSRs will retain&#160;their&#160;pre-reset&#160;values,&#160;though&#160;</p>
<p style="position:absolute;top:667px;left:422px;white-space:nowrap" class="ft03">IA32_RTIT_CTL.TraceEn will be&#160;cleared.&#160;The Intel PT&#160;MSRs&#160;are&#160;listed&#160;in&#160;</p>
<p style="position:absolute;top:684px;left:422px;white-space:nowrap" class="ft05"><a href="o_fe12b1e2a880e0ce-1699.html">Section&#160;36.2.7.<br/></a>0:&#160;(a) An&#160;Attempt to&#160;write IA32_RTIT_CTL.ADDRn_CFG with non-zero&#160;</p>
<p style="position:absolute;top:721px;left:422px;white-space:nowrap" class="ft03">encoding&#160;values&#160;will cause #GP.&#160;(b) Any&#160;access to&#160;IA32_RTIT_ADDRn_A&#160;</p>
<p style="position:absolute;top:738px;left:422px;white-space:nowrap" class="ft03">and&#160;IA32_RTIT_ADDRn_B, will #GP fault.&#160;(c) On warm reset, all Intel PT&#160;</p>
<p style="position:absolute;top:754px;left:422px;white-space:nowrap" class="ft03">MSRs will be&#160;cleared.</p>
<p style="position:absolute;top:778px;left:161px;white-space:nowrap" class="ft03">3</p>
<p style="position:absolute;top:778px;left:239px;white-space:nowrap" class="ft03">MTC&#160;Supported</p>
<p style="position:absolute;top:778px;left:422px;white-space:nowrap" class="ft03">1:&#160;IA32_RTIT_CTL.MTCEn&#160;can&#160;be&#160;set to&#160;1,&#160;and MTC packets&#160;will&#160;be&#160;</p>
<p style="position:absolute;top:795px;left:422px;white-space:nowrap" class="ft04">generated.&#160;See<a href="o_fe12b1e2a880e0ce-1699.html">&#160;Section&#160;36.2.7</a>.<br/>0:&#160;An&#160;attempt to&#160;set IA32_RTIT_CTL.MTCEn&#160;or IA32_RTIT_CTL.MTCFreq&#160;</p>
<p style="position:absolute;top:832px;left:422px;white-space:nowrap" class="ft03">to&#160;a&#160;non-zero&#160;value will #GP fault.</p>
<p style="position:absolute;top:856px;left:161px;white-space:nowrap" class="ft03">4</p>
<p style="position:absolute;top:856px;left:239px;white-space:nowrap" class="ft03">PTWRITE&#160;Supported</p>
<p style="position:absolute;top:856px;left:422px;white-space:nowrap" class="ft03">1: Writes can set IA32_RTIT_CTL[12] (PTWEn) and IA32_RTIT_CTL[5]&#160;</p>
<p style="position:absolute;top:873px;left:422px;white-space:nowrap" class="ft05">(FUPonPTW), and PTWRITE can generate packets.<br/>0:&#160;Writes that&#160;set&#160;IA32_RTIT_CTL[12] or&#160;IA32_RTIT_CTL[5]&#160;will #GP,&#160;</p>
<p style="position:absolute;top:910px;left:422px;white-space:nowrap" class="ft03">and PTWRITE will&#160;#UD fault.</p>
<p style="position:absolute;top:934px;left:161px;white-space:nowrap" class="ft03">5</p>
<p style="position:absolute;top:934px;left:239px;white-space:nowrap" class="ft03">Power&#160;Event&#160;Trace Supported&#160;1:&#160;Writes&#160;can&#160;set IA32_RTIT_CTL[4] (PwrEvtEn), enabling Power Event&#160;</p>
<p style="position:absolute;top:951px;left:422px;white-space:nowrap" class="ft04">Trace&#160;packet&#160;generation.<br/>0:&#160;Writes that&#160;set IA32_RTIT_CTL[4] will #GP.</p>
<p style="position:absolute;top:996px;left:161px;white-space:nowrap" class="ft03">31:6</p>
<p style="position:absolute;top:996px;left:239px;white-space:nowrap" class="ft03">Reserved</p>
</div>
</body>
</html>
