// Seed: 370781405
module module_0 (
    input wor id_0,
    input tri id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    output logic id_5
);
  always id_5 = #id_7 id_4;
  assign module_1.id_5 = 0;
endmodule
program module_1 (
    inout tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    output supply0 id_5,
    output uwire id_6,
    input tri1 id_7,
    input wand id_8
    , id_14,
    input wor id_9,
    output logic id_10,
    input supply0 id_11,
    input tri id_12
);
  logic [7:0] id_15, id_16;
  assign id_15 = id_4;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_0,
      id_5,
      id_1,
      id_10
  );
  logic id_17;
  logic id_18;
  ;
  always
    id_10 = id_15#(
        .id_14(1),
        .id_8 (1)
    ) [1];
  union packed {logic id_19;} id_20;
  wire id_21;
  assign id_0 = 1'b0;
  always_ff id_17 <= 1;
endprogram
