ARM GAS  /var/folders/p7/nwmyw04531jbkqkgv59cx10h0000gn/T//ccwUT5jx.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_DMA_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_DMA_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_DMA_Init:
  26              	.LFB124:
  27              		.file 1 "Src/dma.c"
   1:Src/dma.c     **** /**
   2:Src/dma.c     ****   ******************************************************************************
   3:Src/dma.c     ****   * File Name          : dma.c
   4:Src/dma.c     ****   * Description        : This file provides code for the configuration
   5:Src/dma.c     ****   *                      of all the requested memory to memory DMA transfers.
   6:Src/dma.c     ****   ******************************************************************************
   7:Src/dma.c     **** */
   8:Src/dma.c     **** #include "dma.h"
   9:Src/dma.c     **** 
  10:Src/dma.c     **** 
  11:Src/dma.c     **** /*----------------------------------------------------------------------------*/
  12:Src/dma.c     **** /* Configure DMA                                                              */
  13:Src/dma.c     **** /*----------------------------------------------------------------------------*/
  14:Src/dma.c     **** 
  15:Src/dma.c     **** /** 
  16:Src/dma.c     ****   * Enable DMA controller clock
  17:Src/dma.c     ****   */
  18:Src/dma.c     **** void MX_DMA_Init(void) 
  19:Src/dma.c     **** {
  28              		.loc 1 19 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39              	.LBB2:
ARM GAS  /var/folders/p7/nwmyw04531jbkqkgv59cx10h0000gn/T//ccwUT5jx.s 			page 2


  20:Src/dma.c     ****   /* DMA controller clock enable */
  21:Src/dma.c     ****   __HAL_RCC_DMA1_CLK_ENABLE();
  40              		.loc 1 21 0
  41 0004 0A4B     		ldr	r3, .L3
  42 0006 5A69     		ldr	r2, [r3, #20]
  43 0008 42F00102 		orr	r2, r2, #1
  44 000c 5A61     		str	r2, [r3, #20]
  45 000e 5B69     		ldr	r3, [r3, #20]
  46 0010 03F00103 		and	r3, r3, #1
  47 0014 0193     		str	r3, [sp, #4]
  48 0016 019B     		ldr	r3, [sp, #4]
  49              	.LBE2:
  22:Src/dma.c     **** 
  23:Src/dma.c     ****   /* DMA interrupt init */
  24:Src/dma.c     ****   /* DMA1_Channel1_IRQn interrupt configuration */
  25:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
  50              		.loc 1 25 0
  51 0018 0022     		movs	r2, #0
  52 001a 1146     		mov	r1, r2
  53 001c 0B20     		movs	r0, #11
  54 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  55              	.LVL0:
  26:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  56              		.loc 1 26 0
  57 0022 0B20     		movs	r0, #11
  58 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  59              	.LVL1:
  27:Src/dma.c     **** 
  28:Src/dma.c     **** }...
  60              		.loc 1 28 0
  61 0028 03B0     		add	sp, sp, #12
  62              	.LCFI2:
  63              		.cfi_def_cfa_offset 4
  64              		@ sp needed
  65 002a 5DF804FB 		ldr	pc, [sp], #4
  66              	.L4:
  67 002e 00BF     		.align	2
  68              	.L3:
  69 0030 00100240 		.word	1073876992
  70              		.cfi_endproc
  71              	.LFE124:
  73              		.text
  74              	.Letext0:
  75              		.file 2 "/usr/local/Caskroom/gcc-arm-embedded/6-2017-q1-update/gcc-arm-none-eabi-6-2017-q1-update/
  76              		.file 3 "/usr/local/Caskroom/gcc-arm-embedded/6-2017-q1-update/gcc-arm-none-eabi-6-2017-q1-update/
  77              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
  78              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
  79              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f334x8.h"
  80              		.file 7 "/usr/local/Caskroom/gcc-arm-embedded/6-2017-q1-update/gcc-arm-none-eabi-6-2017-q1-update/
  81              		.file 8 "/usr/local/Caskroom/gcc-arm-embedded/6-2017-q1-update/gcc-arm-none-eabi-6-2017-q1-update/
  82              		.file 9 "/usr/local/Caskroom/gcc-arm-embedded/6-2017-q1-update/gcc-arm-none-eabi-6-2017-q1-update/
  83              		.file 10 "/usr/local/Caskroom/gcc-arm-embedded/6-2017-q1-update/gcc-arm-none-eabi-6-2017-q1-update
  84              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
ARM GAS  /var/folders/p7/nwmyw04531jbkqkgv59cx10h0000gn/T//ccwUT5jx.s 			page 3


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
/var/folders/p7/nwmyw04531jbkqkgv59cx10h0000gn/T//ccwUT5jx.s:18     .text.MX_DMA_Init:0000000000000000 $t
/var/folders/p7/nwmyw04531jbkqkgv59cx10h0000gn/T//ccwUT5jx.s:25     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
/var/folders/p7/nwmyw04531jbkqkgv59cx10h0000gn/T//ccwUT5jx.s:69     .text.MX_DMA_Init:0000000000000030 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
