// Seed: 4004146418
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_5;
  always begin
    id_3[1'b0] <= id_4[1];
  end
endmodule
