{
  "module_name": "omap_l3_smx.h",
  "hash_id": "4f768cd6cbf141f8ae5448e5cb6f0c8ea5c2d4f943cc1fcf0c1b83f9e522b1e6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/bus/omap_l3_smx.h",
  "human_readable_source": " \n \n#ifndef __ARCH_ARM_MACH_OMAP2_L3_INTERCONNECT_3XXX_H\n#define __ARCH_ARM_MACH_OMAP2_L3_INTERCONNECT_3XXX_H\n\n \n#define L3_COMPONENT\t\t\t0x000\n#define L3_CORE\t\t\t\t0x018\n#define L3_AGENT_CONTROL\t\t0x020\n#define L3_AGENT_STATUS\t\t\t0x028\n#define L3_ERROR_LOG\t\t\t0x058\n\n#define L3_ERROR_LOG_MULTI\t\t(1 << 31)\n#define L3_ERROR_LOG_SECONDARY\t\t(1 << 30)\n\n#define L3_ERROR_LOG_ADDR\t\t0x060\n\n \n#define L3_SI_CONTROL\t\t\t0x020\n#define L3_SI_FLAG_STATUS_0\t\t0x510\n\nstatic const u64 shift = 1;\n\n#define L3_STATUS_0_MPUIA_BRST\t\t(shift << 0)\n#define L3_STATUS_0_MPUIA_RSP\t\t(shift << 1)\n#define L3_STATUS_0_MPUIA_INBAND\t(shift << 2)\n#define L3_STATUS_0_IVAIA_BRST\t\t(shift << 6)\n#define L3_STATUS_0_IVAIA_RSP\t\t(shift << 7)\n#define L3_STATUS_0_IVAIA_INBAND\t(shift << 8)\n#define L3_STATUS_0_SGXIA_BRST\t\t(shift << 9)\n#define L3_STATUS_0_SGXIA_RSP\t\t(shift << 10)\n#define L3_STATUS_0_SGXIA_MERROR\t(shift << 11)\n#define L3_STATUS_0_CAMIA_BRST\t\t(shift << 12)\n#define L3_STATUS_0_CAMIA_RSP\t\t(shift << 13)\n#define L3_STATUS_0_CAMIA_INBAND\t(shift << 14)\n#define L3_STATUS_0_DISPIA_BRST\t\t(shift << 15)\n#define L3_STATUS_0_DISPIA_RSP\t\t(shift << 16)\n#define L3_STATUS_0_DMARDIA_BRST\t(shift << 18)\n#define L3_STATUS_0_DMARDIA_RSP\t\t(shift << 19)\n#define L3_STATUS_0_DMAWRIA_BRST\t(shift << 21)\n#define L3_STATUS_0_DMAWRIA_RSP\t\t(shift << 22)\n#define L3_STATUS_0_USBOTGIA_BRST\t(shift << 24)\n#define L3_STATUS_0_USBOTGIA_RSP\t(shift << 25)\n#define L3_STATUS_0_USBOTGIA_INBAND\t(shift << 26)\n#define L3_STATUS_0_USBHOSTIA_BRST\t(shift << 27)\n#define L3_STATUS_0_USBHOSTIA_INBAND\t(shift << 28)\n#define L3_STATUS_0_SMSTA_REQ\t\t(shift << 48)\n#define L3_STATUS_0_GPMCTA_REQ\t\t(shift << 49)\n#define L3_STATUS_0_OCMRAMTA_REQ\t(shift << 50)\n#define L3_STATUS_0_OCMROMTA_REQ\t(shift << 51)\n#define L3_STATUS_0_IVATA_REQ\t\t(shift << 54)\n#define L3_STATUS_0_SGXTA_REQ\t\t(shift << 55)\n#define L3_STATUS_0_SGXTA_SERROR\t(shift << 56)\n#define L3_STATUS_0_GPMCTA_SERROR\t(shift << 57)\n#define L3_STATUS_0_L4CORETA_REQ\t(shift << 58)\n#define L3_STATUS_0_L4PERTA_REQ\t\t(shift << 59)\n#define L3_STATUS_0_L4EMUTA_REQ\t\t(shift << 60)\n#define L3_STATUS_0_MAD2DTA_REQ\t\t(shift << 61)\n\n#define L3_STATUS_0_TIMEOUT_MASK\t(L3_STATUS_0_MPUIA_BRST\t\t\\\n\t\t\t\t\t| L3_STATUS_0_MPUIA_RSP\t\t\\\n\t\t\t\t\t| L3_STATUS_0_IVAIA_BRST\t\\\n\t\t\t\t\t| L3_STATUS_0_IVAIA_RSP\t\t\\\n\t\t\t\t\t| L3_STATUS_0_SGXIA_BRST\t\\\n\t\t\t\t\t| L3_STATUS_0_SGXIA_RSP\t\t\\\n\t\t\t\t\t| L3_STATUS_0_CAMIA_BRST\t\\\n\t\t\t\t\t| L3_STATUS_0_CAMIA_RSP\t\t\\\n\t\t\t\t\t| L3_STATUS_0_DISPIA_BRST\t\\\n\t\t\t\t\t| L3_STATUS_0_DISPIA_RSP\t\\\n\t\t\t\t\t| L3_STATUS_0_DMARDIA_BRST\t\\\n\t\t\t\t\t| L3_STATUS_0_DMARDIA_RSP\t\\\n\t\t\t\t\t| L3_STATUS_0_DMAWRIA_BRST\t\\\n\t\t\t\t\t| L3_STATUS_0_DMAWRIA_RSP\t\\\n\t\t\t\t\t| L3_STATUS_0_USBOTGIA_BRST\t\\\n\t\t\t\t\t| L3_STATUS_0_USBOTGIA_RSP\t\\\n\t\t\t\t\t| L3_STATUS_0_USBHOSTIA_BRST\t\\\n\t\t\t\t\t| L3_STATUS_0_SMSTA_REQ\t\t\\\n\t\t\t\t\t| L3_STATUS_0_GPMCTA_REQ\t\\\n\t\t\t\t\t| L3_STATUS_0_OCMRAMTA_REQ\t\\\n\t\t\t\t\t| L3_STATUS_0_OCMROMTA_REQ\t\\\n\t\t\t\t\t| L3_STATUS_0_IVATA_REQ\t\t\\\n\t\t\t\t\t| L3_STATUS_0_SGXTA_REQ\t\t\\\n\t\t\t\t\t| L3_STATUS_0_L4CORETA_REQ\t\\\n\t\t\t\t\t| L3_STATUS_0_L4PERTA_REQ\t\\\n\t\t\t\t\t| L3_STATUS_0_L4EMUTA_REQ\t\\\n\t\t\t\t\t| L3_STATUS_0_MAD2DTA_REQ)\n\n#define L3_SI_FLAG_STATUS_1\t\t0x530\n\n#define L3_STATUS_1_MPU_DATAIA\t\t(1 << 0)\n#define L3_STATUS_1_DAPIA0\t\t(1 << 3)\n#define L3_STATUS_1_DAPIA1\t\t(1 << 4)\n#define L3_STATUS_1_IVAIA\t\t(1 << 6)\n\n#define L3_PM_ERROR_LOG\t\t\t0x020\n#define L3_PM_CONTROL\t\t\t0x028\n#define L3_PM_ERROR_CLEAR_SINGLE\t0x030\n#define L3_PM_ERROR_CLEAR_MULTI\t\t0x038\n#define L3_PM_REQ_INFO_PERMISSION(n)\t(0x048 + (0x020 * n))\n#define L3_PM_READ_PERMISSION(n)\t(0x050 + (0x020 * n))\n#define L3_PM_WRITE_PERMISSION(n)\t(0x058 + (0x020 * n))\n#define L3_PM_ADDR_MATCH(n)\t\t(0x060 + (0x020 * n))\n\n \n#define L3_ERROR_LOG_CODE\t\t24\n#define L3_ERROR_LOG_INITID\t\t8\n#define L3_ERROR_LOG_CMD\t\t0\n\n \n#define L3_AGENT_STATUS_CLEAR_IA\t0x10000000\n#define L3_AGENT_STATUS_CLEAR_TA\t0x01000000\n\n#define OMAP34xx_IRQ_L3_APP\t\t10\n#define L3_APPLICATION_ERROR\t\t0x0\n#define L3_DEBUG_ERROR\t\t\t0x1\n\nenum omap3_l3_initiator_id {\n\t \n\tOMAP_L3_LCD = 29,\n\t \n\tOMAP_L3_SAD2D = 28,\n\t \n\tOMAP_L3_IA_MPU_SS_1 = 27,\n\tOMAP_L3_IA_MPU_SS_2 = 26,\n\tOMAP_L3_IA_MPU_SS_3 = 25,\n\tOMAP_L3_IA_MPU_SS_4 = 24,\n\tOMAP_L3_IA_MPU_SS_5 = 23,\n\t \n\tOMAP_L3_IA_IVA_SS_1 = 22,\n\tOMAP_L3_IA_IVA_SS_2 = 21,\n\tOMAP_L3_IA_IVA_SS_3 = 20,\n\t \n\tOMAP_L3_IA_IVA_SS_DMA_1 = 19,\n\tOMAP_L3_IA_IVA_SS_DMA_2 = 18,\n\tOMAP_L3_IA_IVA_SS_DMA_3 = 17,\n\tOMAP_L3_IA_IVA_SS_DMA_4 = 16,\n\tOMAP_L3_IA_IVA_SS_DMA_5 = 15,\n\tOMAP_L3_IA_IVA_SS_DMA_6 = 14,\n\t \n\tOMAP_L3_IA_SGX = 13,\n\t \n\tOMAP_L3_IA_CAM_1 = 12,\n\tOMAP_L3_IA_CAM_2 = 11,\n\tOMAP_L3_IA_CAM_3 = 10,\n\t \n\tOMAP_L3_IA_DAP = 9,\n\t \n\tOMAP_L3_SDMA_WR_1 = 8,\n\tOMAP_L3_SDMA_WR_2 = 7,\n\t \n\tOMAP_L3_SDMA_RD_1 = 6,\n\tOMAP_L3_SDMA_RD_2 = 5,\n\tOMAP_L3_SDMA_RD_3 = 4,\n\tOMAP_L3_SDMA_RD_4 = 3,\n\t \n\tOMAP_L3_USBOTG = 2,\n\t \n\tOMAP_L3_USBHOST = 1,\n};\n\nenum omap3_l3_code {\n\tOMAP_L3_CODE_NOERROR = 0,\n\tOMAP_L3_CODE_UNSUP_CMD = 1,\n\tOMAP_L3_CODE_ADDR_HOLE = 2,\n\tOMAP_L3_CODE_PROTECT_VIOLATION = 3,\n\tOMAP_L3_CODE_IN_BAND_ERR = 4,\n\t \n\tOMAP_L3_CODE_REQ_TOUT_NOT_ACCEPT = 7,\n\tOMAP_L3_CODE_REQ_TOUT_NO_RESP = 8,\n\t \n};\n\nstruct omap3_l3 {\n\tstruct device *dev;\n\tstruct clk *ick;\n\n\t \n\tvoid __iomem *rt;\n\n\tint debug_irq;\n\tint app_irq;\n\n\t \n\tunsigned inband:1;\n};\n\n \nstatic unsigned int omap3_l3_app_bases[] = {\n\t \n\t0x1400,\n\t0x1400,\n\t0x1400,\n\t \n\t0,\n\t0,\n\t0,\n\t \n\t0x1800,\n\t0x1800,\n\t0x1800,\n\t \n\t0x1c00,\n\t0x1c00,\n\t \n\t0,\n\t \n\t0x5800,\n\t0x5800,\n\t0x5800,\n\t \n\t0x5400,\n\t0x5400,\n\t \n\t0,\n\t \n\t0x4c00,\n\t0x4c00,\n\t \n\t0,\n\t \n\t0x5000,\n\t0x5000,\n\t \n\t0,\n\t \n\t0x4400,\n\t0x4400,\n\t0x4400,\n\t \n\t0x4000,\n\t0x4000,\n\t \n\t0,\n\t0,\n\t0,\n\t0,\n\t \n\t0x3000,\n\t0x3000,\n\t0x3000,\n\t \n\t0,\n\t0,\n\t0,\n\t0,\n\t0,\n\t0,\n\t0,\n\t0,\n\t0,\n\t0,\n\t0,\n\t0,\n\t \n\t0x2000,\n\t \n\t0x2400,\n\t \n\t0x2800,\n\t \n\t0x2C00,\n\t \n\t0x6800,\n\t \n\t0x6c00,\n\t \n\t0x6000,\n\t \n\t0x6400,\n\t \n\t0x7000,\n\t \n\t0x2400,\n\t \n\t0x6800,\n\t \n\t0x6c00,\n\t \n\t0x7000,\n\t \n\t0x3400,\n\t \n\t0,\n\t0,\n};\n\nstatic unsigned int omap3_l3_debug_bases[] = {\n\t \n\t0x1400,\n\t \n\t0,\n\t0,\n\t \n\t0x5c00,\n\t0x5c00,\n\t \n\t0,\n\t \n\t0x1800,\n\t \n};\n\nstatic u32 *omap3_l3_bases[] = {\n\tomap3_l3_app_bases,\n\tomap3_l3_debug_bases,\n};\n\n \n#define __raw_writell(v, a)\t(__chk_io_ptr(a), \\\n\t\t\t\t*(volatile u64 __force *)(a) = (v))\n#define __raw_readll(a)\t\t(__chk_io_ptr(a), \\\n\t\t\t\t*(volatile u64 __force *)(a))\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}