{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621309838079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621309838079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 15:50:37 2021 " "Processing started: Tue May 18 15:50:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621309838079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621309838079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MouseExample -c MouseExample " "Command: quartus_map --read_settings_files=on --write_settings_files=off MouseExample -c MouseExample" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621309838079 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1621309838693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patel/documents/github/cs305-group23/dhvaniattempt/text_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patel/documents/github/cs305-group23/dhvaniattempt/text_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_display-behaviour " "Found design unit 1: text_display-behaviour" {  } { { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839354 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_display " "Found entity 1: text_display" {  } { { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621309839354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdlcode/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdlcode/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "VHDLcode/vga_sync.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839357 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "VHDLcode/vga_sync.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621309839357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdlcode/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdlcode/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-arc " "Found design unit 1: seven_seg-arc" {  } { { "VHDLcode/seven_seg.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/seven_seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839360 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "VHDLcode/seven_seg.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/seven_seg.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621309839360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdlcode/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdlcode/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "VHDLcode/mouse.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839364 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "VHDLcode/mouse.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621309839364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdlcode/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdlcode/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "VHDLcode/char_rom.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839368 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "VHDLcode/char_rom.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621309839368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdlcode/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdlcode/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "VHDLcode/bouncy_ball.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/bouncy_ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839373 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "VHDLcode/bouncy_ball.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621309839373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdlcode/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdlcode/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "VHDLcode/altpll0.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839377 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "VHDLcode/altpll0.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621309839377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouseexample.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mouseexample.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MouseExample " "Found entity 1: MouseExample" {  } { { "MouseExample.bdf" "" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621309839380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patel/documents/homework/homework 2021/compsys 305/cs305-group23/miniproject resources/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patel/documents/homework/homework 2021/compsys 305/cs305-group23/miniproject resources/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "../../../Homework/Homework 2021/Compsys 305/CS305-Group23/MiniProject Resources/ball.vhd" "" { Text "C:/Users/patel/Documents/Homework/Homework 2021/Compsys 305/CS305-Group23/MiniProject Resources/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839384 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "../../../Homework/Homework 2021/Compsys 305/CS305-Group23/MiniProject Resources/ball.vhd" "" { Text "C:/Users/patel/Documents/Homework/Homework 2021/Compsys 305/CS305-Group23/MiniProject Resources/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621309839384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MouseExample " "Elaborating entity \"MouseExample\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621309839483 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "all_off " "Pin \"all_off\" not connected" {  } { { "MouseExample.bdf" "" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 600 1208 1376 616 "all_off" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1621309839490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst3 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst3\"" {  } { { "MouseExample.bdf" "inst3" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 32 480 744 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839508 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "VHDLcode/mouse.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621309839513 "|MouseExample|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDLcode/mouse.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621309839513 "|MouseExample|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDLcode/mouse.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621309839513 "|MouseExample|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDLcode/mouse.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621309839513 "|MouseExample|MOUSE:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDLcode/mouse.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621309839513 "|MouseExample|MOUSE:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst9 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst9\"" {  } { { "MouseExample.bdf" "inst9" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 8 120 384 160 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst9\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst9\|altpll:altpll_component\"" {  } { { "VHDLcode/altpll0.vhd" "altpll_component" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/altpll0.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst9\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst9\|altpll:altpll_component\"" {  } { { "VHDLcode/altpll0.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/altpll0.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621309839589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst9\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst9\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839590 ""}  } { { "VHDLcode/altpll0.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/altpll0.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621309839590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621309839691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst9\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst\"" {  } { { "MouseExample.bdf" "inst" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 424 664 888 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_display text_display:inst2 " "Elaborating entity \"text_display\" for hierarchy \"text_display:inst2\"" {  } { { "MouseExample.bdf" "inst2" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 192 176 408 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839706 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[0\] text_display.vhd(39) " "Inferred latch for \"character_address\[0\]\" at text_display.vhd(39)" {  } { { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621309839711 "|MouseExample|text_display:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[1\] text_display.vhd(39) " "Inferred latch for \"character_address\[1\]\" at text_display.vhd(39)" {  } { { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621309839711 "|MouseExample|text_display:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[2\] text_display.vhd(39) " "Inferred latch for \"character_address\[2\]\" at text_display.vhd(39)" {  } { { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621309839711 "|MouseExample|text_display:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[3\] text_display.vhd(39) " "Inferred latch for \"character_address\[3\]\" at text_display.vhd(39)" {  } { { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621309839711 "|MouseExample|text_display:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[4\] text_display.vhd(39) " "Inferred latch for \"character_address\[4\]\" at text_display.vhd(39)" {  } { { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621309839712 "|MouseExample|text_display:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[5\] text_display.vhd(39) " "Inferred latch for \"character_address\[5\]\" at text_display.vhd(39)" {  } { { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621309839712 "|MouseExample|text_display:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom text_display:inst2\|char_rom:char_data " "Elaborating entity \"char_rom\" for hierarchy \"text_display:inst2\|char_rom:char_data\"" {  } { { "../DhvaniAttempt/text_display.vhd" "char_data" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\"" {  } { { "VHDLcode/char_rom.vhd" "altsyncram_component" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\"" {  } { { "VHDLcode/char_rom.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component " "Instantiated megafunction \"text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom1.mif " "Parameter \"init_file\" = \"tcgrom1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839797 ""}  } { { "VHDLcode/char_rom.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621309839797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5v91 " "Found entity 1: altsyncram_5v91" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/db/altsyncram_5v91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621309839887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621309839887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5v91 text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated " "Elaborating entity \"altsyncram_5v91\" for hierarchy \"text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst1 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst1\"" {  } { { "MouseExample.bdf" "inst1" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 440 456 648 616 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:inst7 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:inst7\"" {  } { { "MouseExample.bdf" "inst7" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 560 1376 1568 640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621309839911 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[0\] " "Synthesized away node \"text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/db/altsyncram_5v91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDLcode/char_rom.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/char_rom.vhd" 51 0 0 } } { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 32 0 0 } } { "MouseExample.bdf" "" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 192 176 408 304 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621309840036 "|MouseExample|text_display:inst2|char_rom:char_data|altsyncram:altsyncram_component|altsyncram_5v91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[1\] " "Synthesized away node \"text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/db/altsyncram_5v91.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDLcode/char_rom.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/char_rom.vhd" 51 0 0 } } { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 32 0 0 } } { "MouseExample.bdf" "" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 192 176 408 304 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621309840036 "|MouseExample|text_display:inst2|char_rom:char_data|altsyncram:altsyncram_component|altsyncram_5v91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[2\] " "Synthesized away node \"text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/db/altsyncram_5v91.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDLcode/char_rom.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/char_rom.vhd" 51 0 0 } } { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 32 0 0 } } { "MouseExample.bdf" "" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 192 176 408 304 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621309840036 "|MouseExample|text_display:inst2|char_rom:char_data|altsyncram:altsyncram_component|altsyncram_5v91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[3\] " "Synthesized away node \"text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/db/altsyncram_5v91.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDLcode/char_rom.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/char_rom.vhd" 51 0 0 } } { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 32 0 0 } } { "MouseExample.bdf" "" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 192 176 408 304 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621309840036 "|MouseExample|text_display:inst2|char_rom:char_data|altsyncram:altsyncram_component|altsyncram_5v91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[4\] " "Synthesized away node \"text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/db/altsyncram_5v91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDLcode/char_rom.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/char_rom.vhd" 51 0 0 } } { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 32 0 0 } } { "MouseExample.bdf" "" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 192 176 408 304 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621309840036 "|MouseExample|text_display:inst2|char_rom:char_data|altsyncram:altsyncram_component|altsyncram_5v91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[5\] " "Synthesized away node \"text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/db/altsyncram_5v91.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDLcode/char_rom.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/char_rom.vhd" 51 0 0 } } { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 32 0 0 } } { "MouseExample.bdf" "" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 192 176 408 304 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621309840036 "|MouseExample|text_display:inst2|char_rom:char_data|altsyncram:altsyncram_component|altsyncram_5v91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[6\] " "Synthesized away node \"text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/db/altsyncram_5v91.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDLcode/char_rom.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/char_rom.vhd" 51 0 0 } } { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 32 0 0 } } { "MouseExample.bdf" "" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 192 176 408 304 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621309840036 "|MouseExample|text_display:inst2|char_rom:char_data|altsyncram:altsyncram_component|altsyncram_5v91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[7\] " "Synthesized away node \"text_display:inst2\|char_rom:char_data\|altsyncram:altsyncram_component\|altsyncram_5v91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/db/altsyncram_5v91.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VHDLcode/char_rom.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/char_rom.vhd" 51 0 0 } } { "../DhvaniAttempt/text_display.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/DhvaniAttempt/text_display.vhd" 32 0 0 } } { "MouseExample.bdf" "" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 192 176 408 304 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621309840036 "|MouseExample|text_display:inst2|char_rom:char_data|altsyncram:altsyncram_component|altsyncram_5v91:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1621309840036 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1621309840036 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1621309840761 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VHDLcode/mouse.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/mouse.vhd" 37 -1 0 } } { "VHDLcode/mouse.vhd" "" { Text "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/VHDLcode/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1621309840826 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1621309840827 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red_out GND " "Pin \"red_out\" is stuck at GND" {  } { { "MouseExample.bdf" "" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 448 888 1064 464 "red_out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621309840968 "|MouseExample|red_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1621309840968 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1621309841156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1621309841861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621309841861 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "all_off " "No output dependent on input pin \"all_off\"" {  } { { "MouseExample.bdf" "" { Schematic "C:/Users/patel/Documents/GitHub/CS305-Group23/MidProgress/MouseExample.bdf" { { 600 1208 1376 616 "all_off" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621309841971 "|MouseExample|all_off"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1621309841971 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "341 " "Implemented 341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1621309841973 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1621309841973 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1621309841973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "314 " "Implemented 314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1621309841973 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1621309841973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1621309841973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621309842011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 15:50:42 2021 " "Processing ended: Tue May 18 15:50:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621309842011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621309842011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621309842011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621309842011 ""}
