{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490726773362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490726773364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 15:46:13 2017 " "Processing started: Tue Mar 28 15:46:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490726773364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490726773364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Kmeans_CalcCentroidModule -c Kmeans_CalcCentroidModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off Kmeans_CalcCentroidModule -c Kmeans_CalcCentroidModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490726773364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1490726773745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1490726773745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucasandrade/Documents/Lucas/Int+Float-64 bits-16 dimensoes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lucasandrade/Documents/Lucas/Int+Float-64 bits-16 dimensoes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kmeans_ControlCalcCentroid-arch " "Found design unit 1: Kmeans_ControlCalcCentroid-arch" {  } { { "../Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucasandrade/Documents/Lucas/Int+Float-64 bits-16 dimensoes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490726787109 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kmeans_ControlCalcCentroid " "Found entity 1: Kmeans_ControlCalcCentroid" {  } { { "../Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucasandrade/Documents/Lucas/Int+Float-64 bits-16 dimensoes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490726787109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490726787109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SumCentroidValues.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SumCentroidValues.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumCentroidValues-arch " "Found design unit 1: SumCentroidValues-arch" {  } { { "SumCentroidValues.vhd" "" { Text "/home/lucasandrade/Documents/Lucas/Int+Float-64 bits-16 dimensoes/Kmeans_Processador/Kmeans_CalcCentroidModule/SumCentroidValues.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490726787127 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumCentroidValues " "Found entity 1: SumCentroidValues" {  } { { "SumCentroidValues.vhd" "" { Text "/home/lucasandrade/Documents/Lucas/Int+Float-64 bits-16 dimensoes/Kmeans_Processador/Kmeans_CalcCentroidModule/SumCentroidValues.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490726787127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490726787127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Kmeans_CalcCentroidModule.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Kmeans_CalcCentroidModule.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Kmeans_CalcCentroidModule " "Found entity 1: Kmeans_CalcCentroidModule" {  } { { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucasandrade/Documents/Lucas/Int+Float-64 bits-16 dimensoes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490726787128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490726787128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Found design unit 1: divider-SYN" {  } { { "Divider.vhd" "" { Text "/home/lucasandrade/Documents/Lucas/Int+Float-64 bits-16 dimensoes/Kmeans_Processador/Kmeans_CalcCentroidModule/Divider.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490726787129 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.vhd" "" { Text "/home/lucasandrade/Documents/Lucas/Int+Float-64 bits-16 dimensoes/Kmeans_Processador/Kmeans_CalcCentroidModule/Divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490726787129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490726787129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivValueFinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DivValueFinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivValueFinal-arch " "Found design unit 1: DivValueFinal-arch" {  } { { "DivValueFinal.vhd" "" { Text "/home/lucasandrade/Documents/Lucas/Int+Float-64 bits-16 dimensoes/Kmeans_Processador/Kmeans_CalcCentroidModule/DivValueFinal.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490726787138 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivValueFinal " "Found entity 1: DivValueFinal" {  } { { "DivValueFinal.vhd" "" { Text "/home/lucasandrade/Documents/Lucas/Int+Float-64 bits-16 dimensoes/Kmeans_Processador/Kmeans_CalcCentroidModule/DivValueFinal.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490726787138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490726787138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Kmeans_CalcCentroidModule " "Elaborating entity \"Kmeans_CalcCentroidModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490726787277 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "reg3\[maxpontosbits-1..0\] Kmeans_ControlCalcCentroid inst3 \"reg3\[13..0\]\" " "Width mismatch in port \"reg3\[maxpontosbits-1..0\]\" of instance \"inst3\" and type Kmeans_ControlCalcCentroid -- source is \"\"reg3\[13..0\]\"\"" {  } { { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucasandrade/Documents/Lucas/Int+Float-64 bits-16 dimensoes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 256 72 168 256 "" "" } { 248 -96 72 264 "reg3\[13..0\]" "" } { 160 168 576 400 "inst3" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490726787284 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490726787285 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1021 " "Peak virtual memory: 1021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490726787415 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 28 15:46:27 2017 " "Processing ended: Tue Mar 28 15:46:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490726787415 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490726787415 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490726787415 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490726787415 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490726787581 ""}
