INFO: [VRFC 10-163] Analyzing VHDL file "C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/memory/memory_top/testbench/memory_top_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_top_TB'
