from mgregory martin john gregory subject help real time clock standby mode i be have trouble obtain the specify standby current drain from a real time clock ha anyone out there have some experience in do thi the spec call for a few sequence to be meet before standby mode be activate and be a bite hard to decipher on that but i think that i have it work out however with a crystal the lowest current drain i can acheive at vcc be thi be three time the specify maximum under the condition i be attempt to create i have do the follow thing made sure that reset be assert for trlh after powerup and a be low during thi time made sure that there be a cycle on a after the negation of rd or wr during which stby wa assert what be i do wrong thank very much martin 