/* structural Verilog generated by lepton-netlist */
/* WARNING: This is a generated file, edits       */
/*          made here will be lost next time      */
/*          you run netlister!                    */

module RIPPLE_COUNT (
       reset ,
       clock ,
       q0 ,
       q1 ,
       q2 ,
       q3
      );

/* Port directions begin here */
input reset ;
input clock ;
output q0 ;
output q1 ;
output q2 ;
output q3 ;


/* Wires from the design */
wire clock ;
wire q0 ;
wire q1 ;
wire q2 ;
wire q3 ;
wire reset ;

/* continuous assignments */

/* Package instantiations */
T_FF U1 (
    .clock_ ( clock ),
    .q_ ( q0 ),
    .reset_ ( reset )
    );

T_FF U2 (
    .clock_ ( q0 ),
    .q_ ( q1 ),
    .reset_ ( reset )
    );

T_FF U3 (
    .clock_ ( q1 ),
    .q_ ( q2 ),
    .reset_ ( reset )
    );

T_FF U4 (
    .clock_ ( q2 ),
    .q_ ( q3 ),
    .reset_ ( reset )
    );

endmodule
