<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\05_Functional_Description\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/05_Functional_Description/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="CPU_Data_FIFO_Controller_1gtra8s3t" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\CPU_Data_FIFO_Controller_1gtra8s3t.xml" xtrc="topic:1;2:128">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\CPU_Data_FIFO_Controller_1gtra8s3t.xml" xtrc="title:1;3:10">CPU Data FIFO Controller</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\CPU_Data_FIFO_Controller_1gtra8s3t.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\CPU_Data_FIFO_Controller_1gtra8s3t.xml" xtrc="p:1;6:8">If the filter result includes the action of passing the frame to the
    CPU Data FIFO, the received frame, after optional stripping of type and/or
    extension header, is sent to the CPU Data FIFO.</p>

    <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\CPU_Data_FIFO_Controller_1gtra8s3t.xml" xtrc="p:2;10:32">CPU Data FIFO, is read by the CPU through a
    PCBI.</p>

    <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\CPU_Data_FIFO_Controller_1gtra8s3t.xml" xtrc="p:3;13:32">This CPU Data FIFO has four buffers per
    channel. Each buffer can, at the maximum, store one frame, but one frame
    can optionally occupy more than one buffer (if available). The size of
    each buffer is 144 bytes. Whenever any frame is written to this FIFO, a
    data available interrupt is given after a buffer is ready to be read. An
    overflow interrupt is also provided if any bytes are dropped because the
    buffers are full. There is also a programmable option which restricts
    storing any frame in only one buffer and if the length of frame is greater
    that buffer size, it is truncated and an overflow indication is given.</p>

    <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\CPU_Data_FIFO_Controller_1gtra8s3t.xml" xtrc="p:4;23:32">Wherever there is FCS error or an overflow
    condition, an error indication is given within the status of corresponding
    buffer. Each channel buffer has a software reset which resets the status
    register and data FIFO pointers for corresponding channel.</p>
  </body>
</topic>