###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       138058   # Number of WRITE/WRITEP commands
num_reads_done                 =       477406   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       375873   # Number of read row buffer hits
num_read_cmds                  =       477408   # Number of READ/READP commands
num_writes_done                =       138125   # Number of read requests issued
num_write_row_hits             =       103131   # Number of write row buffer hits
num_act_cmds                   =       136935   # Number of ACT commands
num_pre_cmds                   =       136906   # Number of PRE commands
num_ondemand_pres              =       114271   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9291126   # Cyles of rank active rank.0
rank_active_cycles.1           =      8993271   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       708874   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1006729   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       572516   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4805   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2424   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3181   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1083   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          954   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1569   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2641   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1187   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1158   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24071   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          358   # Write cmd latency (cycles)
write_latency[40-59]           =          630   # Write cmd latency (cycles)
write_latency[60-79]           =         1356   # Write cmd latency (cycles)
write_latency[80-99]           =         3020   # Write cmd latency (cycles)
write_latency[100-119]         =         4261   # Write cmd latency (cycles)
write_latency[120-139]         =         6170   # Write cmd latency (cycles)
write_latency[140-159]         =         7209   # Write cmd latency (cycles)
write_latency[160-179]         =         7891   # Write cmd latency (cycles)
write_latency[180-199]         =         8106   # Write cmd latency (cycles)
write_latency[200-]            =        99051   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       209399   # Read request latency (cycles)
read_latency[40-59]            =        63481   # Read request latency (cycles)
read_latency[60-79]            =        68063   # Read request latency (cycles)
read_latency[80-99]            =        23219   # Read request latency (cycles)
read_latency[100-119]          =        17408   # Read request latency (cycles)
read_latency[120-139]          =        14876   # Read request latency (cycles)
read_latency[140-159]          =         8578   # Read request latency (cycles)
read_latency[160-179]          =         6907   # Read request latency (cycles)
read_latency[180-199]          =         5645   # Read request latency (cycles)
read_latency[200-]             =        59829   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.89186e+08   # Write energy
read_energy                    =  1.92491e+09   # Read energy
act_energy                     =  3.74654e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.4026e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.8323e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79766e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6118e+09   # Active standby energy rank.1
average_read_latency           =      107.687   # Average read request latency (cycles)
average_interarrival           =      16.2446   # Average request interarrival latency (cycles)
total_energy                   =  1.59264e+10   # Total energy (pJ)
average_power                  =      1592.64   # Average power (mW)
average_bandwidth              =      5.25253   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       146960   # Number of WRITE/WRITEP commands
num_reads_done                 =       480479   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       371316   # Number of read row buffer hits
num_read_cmds                  =       480481   # Number of READ/READP commands
num_writes_done                =       147043   # Number of read requests issued
num_write_row_hits             =       107777   # Number of write row buffer hits
num_act_cmds                   =       148871   # Number of ACT commands
num_pre_cmds                   =       148842   # Number of PRE commands
num_ondemand_pres              =       127010   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9139433   # Cyles of rank active rank.0
rank_active_cycles.1           =      9093891   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       860567   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       906109   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       584015   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5450   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2423   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3193   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1022   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          953   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1563   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2686   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1177   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1204   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23880   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          352   # Write cmd latency (cycles)
write_latency[40-59]           =          683   # Write cmd latency (cycles)
write_latency[60-79]           =         1604   # Write cmd latency (cycles)
write_latency[80-99]           =         3337   # Write cmd latency (cycles)
write_latency[100-119]         =         4815   # Write cmd latency (cycles)
write_latency[120-139]         =         6875   # Write cmd latency (cycles)
write_latency[140-159]         =         8148   # Write cmd latency (cycles)
write_latency[160-179]         =         8716   # Write cmd latency (cycles)
write_latency[180-199]         =         9043   # Write cmd latency (cycles)
write_latency[200-]            =       103379   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       206132   # Read request latency (cycles)
read_latency[40-59]            =        61541   # Read request latency (cycles)
read_latency[60-79]            =        73282   # Read request latency (cycles)
read_latency[80-99]            =        23488   # Read request latency (cycles)
read_latency[100-119]          =        18133   # Read request latency (cycles)
read_latency[120-139]          =        15346   # Read request latency (cycles)
read_latency[140-159]          =         8424   # Read request latency (cycles)
read_latency[160-179]          =         6473   # Read request latency (cycles)
read_latency[180-199]          =         5429   # Read request latency (cycles)
read_latency[200-]             =        62229   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.33624e+08   # Write energy
read_energy                    =   1.9373e+09   # Read energy
act_energy                     =  4.07311e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.13072e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.34932e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.70301e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67459e+09   # Active standby energy rank.1
average_read_latency           =      112.135   # Average read request latency (cycles)
average_interarrival           =      15.9346   # Average request interarrival latency (cycles)
total_energy                   =  1.60085e+10   # Total energy (pJ)
average_power                  =      1600.85   # Average power (mW)
average_bandwidth              =      5.35485   # Average bandwidth
