# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
CLUTTER_IM_MODULE=xim
LC_ALL=en_US.UTF-8
RT_TCL_PATH=/tools/Xilinx/Vitis/2021.2/scripts/rt/base_tcl/tcl
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2021.2/tps/lnx64/javafx-sdk-11.0.2/lib:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o:/tools/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib/:/tools/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib//server:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o:/tools/Xilinx/Vitis/2021.2/tps/lnx64/javafx-sdk-11.0.2/lib:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o:/tools/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib/:/tools/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib//server:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o:/tools/Xilinx/Vitis/2021.2/tps/lnx64/python-3.8.3/lib:/tools/Xilinx/Vitis/2021.2/aietools/lib/lnx64.o:/tools/Xilinx/Vitis/2021.2/bin/../lnx64/tools/dot/lib:/tools/Xilinx/Vitis/2021.2/bin/../lnx64/tools/dot/lib
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36
XILINX_VITIS=/tools/Xilinx/Vitis/2021.2
LC_MEASUREMENT=sv_SE.UTF-8
PYTHONHOME=/tools/Xilinx/Vitis/2021.2/tps/lnx64/python-3.8.3/
LESSCLOSE=/usr/bin/lesspipe %s %s
LC_PAPER=sv_SE.UTF-8
LC_MONETARY=sv_SE.UTF-8
XDG_MENU_PREFIX=gnome-
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/tools/Xilinx/Vitis/2021.2/scripts/rt/data
LANG=en_US.UTF-8
DISPLAY=:0
XILINX_RS_PORT=42955
RDI_INSTALLROOT=/tools/Xilinx
OLDPWD=/tools/Xilinx/Vitis/2021.2/bin
GNOME_SHELL_SESSION_MODE=ubuntu
COLORTERM=truecolor
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2021.2/bin:/tools/Xilinx/Vitis/2021.2/bin
USERNAME=mdu
XDG_VTNR=1
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
OXYGEN_DISABLE_INNER_SHADOWS_HACK=1
MFLAGS=
XILINX_VIVADO=/tools/Xilinx/Vivado/2021.2
XILINX_SDK=/tools/Xilinx/Vitis/2021.2
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2021.2
LC_NAME=sv_SE.UTF-8
XDG_SESSION_ID=1
USER=mdu
DESKTOP_SESSION=ubuntu
RDI_BASEROOT=/tools/Xilinx/Vitis
QT4_IM_MODULE=xim
RDI_INSTALLVER=2021.2
TEXTDOMAINDIR=/usr/share/locale/
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/842cd9b8_b281_44c0_baf1_cfeaacb09804
RDI_JAVA_VERSION=11.0.11_9
RDI_USE_JDK11=1
PWD=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2021.2
HOME=/home/mdu
TEXTDOMAIN=im-config
SSH_AGENT_PID=1309
QT_ACCESSIBILITY=1
TCL_LIBRARY=/tools/Xilinx/Vitis/2021.2/tps/tcl/tcl8.5
XDG_SESSION_TYPE=x11
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2021.2
RDI_APPROOT=/tools/Xilinx/Vitis/2021.2
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2021.2/tps/lnx64
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2021.2/tps/isl
GDK_CORE_DEVICE_EVENTS=1
XDG_SESSION_DESKTOP=ubuntu
LC_ADDRESS=sv_SE.UTF-8
GJS_DEBUG_OUTPUT=stderr
LC_NUMERIC=sv_SE.UTF-8
RDI_PLATFORM=lnx64
RDI_BINROOT=/tools/Xilinx/Vitis/2021.2/bin
RDI_PROG=/tools/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o:/tools/Xilinx/Vitis/2021.2/tps/lnx64/javafx-sdk-11.0.2/lib:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o:/tools/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib/:/tools/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib//server:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o:/tools/Xilinx/Vitis/2021.2/tps/lnx64/python-3.8.3/lib:/tools/Xilinx/Vitis/2021.2/aietools/lib/lnx64.o:/tools/Xilinx/Vitis/2021.2/bin/../lnx64/tools/dot/lib:/tools/Xilinx/Vitis/2021.2/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/tools/Xilinx/Vitis/2021.2/data
GTK_MODULES=gail:atk-bridge
SYNTH_COMMON=/tools/Xilinx/Vitis/2021.2/scripts/rt/data
WINDOWPATH=1
LIBOVERLAY_SCROLLBAR=0
TERM=xterm-256color
SHELL=/bin/bash
VTE_VERSION=5202
XILINX_RS_SESSION=6ae9ca8f-cab8-4d92-882f-80273d44fb1b
FREETYPE_PROPERTIES=truetype:interpreter-version=35
QT_IM_MODULE=xim
XMODIFIERS=@im=ibus
IM_CONFIG_PHASE=2
XDG_CURRENT_DESKTOP=ubuntu:GNOME
GPG_AGENT_INFO=/run/user/1000/gnupg/S.gpg-agent:0:1
GNOME_TERMINAL_SERVICE=:1.83
MAKELEVEL=1
HDI_APPROOT=/tools/Xilinx/Vitis/2021.2
XDG_SEAT=seat0
SHLVL=5
LANGUAGE=en_US:en
CWD=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware
PYTHONPATH=/tools/Xilinx/Vitis/2021.2/tps/lnx64/python-3.8.3/lib/python3.8/lib-dynload/:/tools/Xilinx/Vitis/2021.2/tps/lnx64/python-3.8.3/lib/python3.8/
XIL_NO_OVERRIDE=0
RDI_OPT_EXT=.o
LC_TELEPHONE=sv_SE.UTF-8
GDMSESSION=ubuntu
LOGNAME=mdu
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XDG_RUNTIME_DIR=/run/user/1000
XAUTHORITY=/run/user/1000/gdm/Xauthority
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
PATH=/tools/Xilinx/Vivado/2021.2/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2021.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2021.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2021.2/tps/lnx64/gcc-6.2.0/bin:/tools/Xilinx/Vivado/2021.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.2/bin:/tools/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/bin:/tools/Xilinx/Vitis/2021.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.2/gnu/microblaze/linux_toolchain/lin64_be/bin:/tools/Xilinx/Vitis/2021.2/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.2/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.2/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.2/tps/lnx64/cmake-3.3.2/bin::/tools/Xilinx/Vitis/2021.2/aietools/bin:/tools/Xilinx/Vivado/2021.2/bin:/tools/Xilinx/Vitis_HLS/2021.2/bin:/tools/Xilinx/Model_Composer/2021.2/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
LC_IDENTIFICATION=sv_SE.UTF-8
RDI_JAVA_PLATFORM=
MAKEFLAGS=
HDI_PROCESSOR=x86_64
GJS_DEBUG_TOPICS=JS ERROR;JS LOG
SESSION_MANAGER=local/mdu-virtual-machine:@/tmp/.ICE-unix/1058,unix/mdu-virtual-machine:/tmp/.ICE-unix/1058
RDI_LIBDIR=/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o
LESSOPEN=| /usr/bin/lesspipe %s
GTK_IM_MODULE=ibus
LC_TIME=sv_SE.UTF-8
_=/tools/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=36737
XILINX_CD_SESSION=b05a99ce-b334-4ef9-9500-df2534ee8e2c


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++ --target hw --link --config binary_container_1-link.cfg -obinary_container_1.xclbin ../../matmul_kernels/Hardware/build/matmul.xo 

FINAL PROGRAM OPTIONS
--advanced.misc solution_name=link
--advanced.param compiler.addOutputTypes=sd_card
--config binary_container_1-link.cfg
--connectivity.nk matmul:1:matmul_1
--input_files ../../matmul_kernels/Hardware/build/matmul.xo
--link
--log_dir binary_container_1.build/logs
--messageDb binary_container_1.mdb
--optimize 0
--output binary_container_1.xclbin
--platform xilinx_zc706_base_202120_1
--report_dir binary_container_1.build/reports
--report_level 0
--save-temps
--target hw
--temp_dir binary_container_1.build

PARSED COMMAND LINE OPTIONS
--target hw 
--link 
--config binary_container_1-link.cfg 
-obinary_container_1.xclbin 
../../matmul_kernels/Hardware/build/matmul.xo 

PARSED CONFIG FILE (1) OPTIONS
file: binary_container_1-link.cfg
platform xilinx_zc706_base_202120_1 
save-temps 1 
messageDb binary_container_1.mdb 
temp_dir binary_container_1.build 
report_dir binary_container_1.build/reports 
log_dir binary_container_1.build/logs 
advanced.misc solution_name=link 
advanced.param compiler.addOutputTypes=sd_card 
connectivity.nk matmul:1:matmul_1 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/tools/Xilinx/Vitis/2021.2/platforms/xilinx_zc706_base_202120_1/xilinx_zc706_base_202120_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 24 Jun 2022 10:50:33
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 24 Jun 2022 10:50:34
output: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.xml
------------------------------------------
step: running system_link
timestamp: 24 Jun 2022 10:50:34
cmd: /tools/Xilinx/Vitis/2021.2/bin/system_link --xo /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Hardware/build/matmul.xo -keep --config /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/syslinkConfig.ini --xpfm /tools/Xilinx/Vitis/2021.2/platforms/xilinx_zc706_base_202120_1/xilinx_zc706_base_202120_1.xpfm --target hw --output_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int --temp_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 24 Jun 2022 10:50:52
cmd: /tools/Xilinx/Vitis/2021.2/bin/cf2sw -sdsl /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/sdsl.dat -rtd /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/cf2sw.rtd -nofilter /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/cf2sw_full.rtd -xclbin /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.xml -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 24 Jun 2022 10:50:56
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 24 Jun 2022 10:50:56
cmd: /tools/Xilinx/Vitis/2021.2/bin/vpl -t hw -f xilinx_zc706_base_202120_1 --remote_ip_cache /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/.ipcache -s --output_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int --log_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/logs/link --report_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/reports/link --config /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/vplConfig.ini -k /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link --no-info --iprepo /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_matmul_1_0 --messageDb /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/run_link/vpl.pb /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/dr.bd.tcl
Vivado Log File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
misc=solution_name=link
param=compiler.addOutputTypes=sd_card
param=compiler.vppCurrentWorkingDir=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware
misc=BinaryName=binary_container_1
[connectivity]
nk=matmul:1:matmul_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc solution_name=link
--advanced.misc BinaryName=binary_container_1
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.addOutputTypes=sd_card
--advanced.param compiler.vppCurrentWorkingDir=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware
--config /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/vplConfig.ini
--connectivity.nk matmul:1:matmul_1
--input_file /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/dr.bd.tcl
--iprepo /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_matmul_1_0
--kernels /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/kernel_info.dat
--log_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/logs/link
--messageDb /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/run_link/vpl.pb
--no-info
--output_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int
--platform xilinx_zc706_base_202120_1
--remote_ip_cache /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/.ipcache
--report_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/reports/link
--save_temps
--target hw
--temp_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_zc706_base_202120_1 
--remote_ip_cache /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/.ipcache 
-s 
--output_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int 
--log_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/logs/link 
--report_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/reports/link 
--config /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/vplConfig.ini 
-k /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link 
--no-info 
--iprepo /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_matmul_1_0 
--messageDb /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/run_link/vpl.pb 
/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.misc solution_name=link 
advanced.param compiler.addOutputTypes=sd_card 
advanced.param compiler.vppCurrentWorkingDir=/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware 
advanced.misc BinaryName=binary_container_1 
connectivity.nk matmul:1:matmul_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 24 Jun 2022 10:51:00
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 24 June 2022 10:51:15
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 24 June 2022 10:51:15
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:477
   timestamp: 24 June 2022 10:51:15
   -----------------------
   VPL internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
   File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:518
   timestamp: 24 June 2022 10:51:15
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:2307
   timestamp: 24 June 2022 10:51:22
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/.ipcache
   File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:2317
   timestamp: 24 June 2022 10:51:22
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files xilinx_zc706_base.bd]
   File: vpl.tcl:192
   timestamp: 24 June 2022 10:51:22
   -----------------------
   VPL internal step: report locked IPs
   File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:3019
   timestamp: 24 June 2022 10:51:25
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:215
   timestamp: 24 June 2022 10:51:25
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:232
   timestamp: 24 June 2022 10:51:30
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:278
   timestamp: 24 June 2022 10:51:31
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:290
   timestamp: 24 June 2022 10:51:31
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:300
   timestamp: 24 June 2022 10:51:31
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:304
   timestamp: 24 June 2022 10:51:31
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files xilinx_zc706_base.bd]
   File: vpl.tcl:330
   timestamp: 24 June 2022 10:51:31
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files xilinx_zc706_base.bd]]
   File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:2155
   timestamp: 24 June 2022 10:52:09
   -----------------------
   VPL internal step: write_hwdef -force -file /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/system.hdf
   File: vpl.tcl:340
   timestamp: 24 June 2022 10:52:12
   -----------------------
   VPL internal step: writing user synth clock constraints in /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/xilinx_zc706_base_ooc_copy.xdc
   File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:2383
   timestamp: 24 June 2022 10:52:16
   -----------------------
   VPL internal step: add_files /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/xilinx_zc706_base_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:2387
   timestamp: 24 June 2022 10:52:16
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:3663
   timestamp: 24 June 2022 10:52:16
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:377
   timestamp: 24 June 2022 10:52:16
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 24 June 2022 10:52:16
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 24 June 2022 10:52:16
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:385
   timestamp: 24 June 2022 10:52:16
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:444
   timestamp: 24 June 2022 10:52:18
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs synth_1 -jobs 4  
   File: vpl.tcl:488
   timestamp: 24 June 2022 10:52:18
   -----------------------
   VPL internal step: generating resource usage report '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/resource.json'
   File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:5081
   timestamp: 24 June 2022 10:56:18
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/generated_reports.log'
   File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:2879
   timestamp: 24 June 2022 10:56:18
   -----------------------
   VPL internal step: launched run synth_1
   File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:2902
   timestamp: 24 June 2022 10:56:18
   -----------------------
   VPL internal step: launched run xilinx_zc706_base_matmul_1_0_synth_1
   File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:2902
   timestamp: 24 June 2022 10:56:18
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream -jobs 4  
   File: vpl.tcl:558
   timestamp: 24 June 2022 10:56:18
   -----------------------
   VPL internal step: log_generated_reports for implementation '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/generated_reports.log'
   File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:898
   timestamp: 24 June 2022 11:01:39
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/ocl_util.tcl:1530
   timestamp: 24 June 2022 11:01:39
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 24 Jun 2022 11:01:40
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 24 Jun 2022 11:01:40
cmd: cf2sw -a /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/address_map.xml -sdsl /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/sdsl.dat -xclbin /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.xml -rtd /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.rtd -o /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 24 Jun 2022 11:01:43
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 24 Jun 2022 11:01:43
cmd: /tools/Xilinx/Vitis/2021.2/bin/xclbinutil --add-section BITSTREAM:RAW:/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_xml.rtd --add-section BUILD_METADATA:JSON:/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.xml --add-section SYSTEM_METADATA:RAW:/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_zc706_base_202120_1_202120_1 --output /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 24 Jun 2022 11:01:45
cmd: /tools/Xilinx/Vitis/2021.2/bin/xclbinutil --quiet --force --info /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.xclbin.info --input /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 24 Jun 2022 11:01:47
cmd: 
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 24 Jun 2022 11:01:47
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 24 Jun 2022 11:01:47
output: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/reports/link/system_estimate_binary_container_1.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 24 Jun 2022 11:01:47
