--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml profir_preroute.twx profir_map.ncd -o profir_preroute.twr
profir.pcf -ucf /home/ise/ISE_shared/PSD_FIR_bank/src/data/s6base-artix7.ucf

Design file:              profir_map.ncd
Physical constraint file: profir.pcf
Device,package,speed:     xc7a200t,ffg1156,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_mainclock = PERIOD TIMEGRP "mainclock" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 135316 paths analyzed, 50864 endpoints analyzed, 21835 failing endpoints
 21835 timing errors detected. (21835 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.018ns.
--------------------------------------------------------------------------------

Paths for end point fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT (DSP48_X2Y21.CEM), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fir7/nextState_0 (FF)
  Destination:          fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT (DSP)
  Requirement:          2.000ns
  Data Path Delay:      11.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP falling at 2.000ns
  Destination Clock:    clock_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fir7/nextState_0 to fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y66.CQ      Tcko                  0.459   fir7/nextState<0>
                                                       fir7/nextState_0
    SLICE_X163Y165.A4    net (fanout=1028)  e  5.073   fir7/nextState<0>
    SLICE_X163Y165.A     Tilo                  0.124   fir7/_n0100
                                                       fir7/_n0100<2>1
    DSP48_X2Y21.CEM      net (fanout=2)     e  5.552   fir7/_n0100
    DSP48_X2Y21.CLK      Tdspdck_CEM_MREG      0.266   fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
                                                       fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
    -------------------------------------------------  ---------------------------
    Total                                     11.474ns (0.849ns logic, 10.625ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fir7/nextState_1 (FF)
  Destination:          fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT (DSP)
  Requirement:          2.000ns
  Data Path Delay:      10.564ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP falling at 2.000ns
  Destination Clock:    clock_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fir7/nextState_1 to fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y90.DQ      Tcko                  0.459   fir7/nextState<1>
                                                       fir7/nextState_1
    SLICE_X163Y165.A5    net (fanout=16)    e  4.163   fir7/nextState<1>
    SLICE_X163Y165.A     Tilo                  0.124   fir7/_n0100
                                                       fir7/_n0100<2>1
    DSP48_X2Y21.CEM      net (fanout=2)     e  5.552   fir7/_n0100
    DSP48_X2Y21.CLK      Tdspdck_CEM_MREG      0.266   fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
                                                       fir7/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.564ns (0.849ns logic, 9.715ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point fir7/Maddsub_sampleB[15]_coeff[35]_MuLt_15_OUT (DSP48_X2Y22.CEM), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fir7/nextState_0 (FF)
  Destination:          fir7/Maddsub_sampleB[15]_coeff[35]_MuLt_15_OUT (DSP)
  Requirement:          2.000ns
  Data Path Delay:      11.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP falling at 2.000ns
  Destination Clock:    clock_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fir7/nextState_0 to fir7/Maddsub_sampleB[15]_coeff[35]_MuLt_15_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y66.CQ      Tcko                  0.459   fir7/nextState<0>
                                                       fir7/nextState_0
    SLICE_X163Y165.A4    net (fanout=1028)  e  5.073   fir7/nextState<0>
    SLICE_X163Y165.A     Tilo                  0.124   fir7/_n0100
                                                       fir7/_n0100<2>1
    DSP48_X2Y22.CEM      net (fanout=2)     e  5.368   fir7/_n0100
    DSP48_X2Y22.CLK      Tdspdck_CEM_MREG      0.266   fir7/Maddsub_sampleB[15]_coeff[35]_MuLt_15_OUT
                                                       fir7/Maddsub_sampleB[15]_coeff[35]_MuLt_15_OUT
    -------------------------------------------------  ---------------------------
    Total                                     11.290ns (0.849ns logic, 10.441ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fir7/nextState_1 (FF)
  Destination:          fir7/Maddsub_sampleB[15]_coeff[35]_MuLt_15_OUT (DSP)
  Requirement:          2.000ns
  Data Path Delay:      10.380ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP falling at 2.000ns
  Destination Clock:    clock_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fir7/nextState_1 to fir7/Maddsub_sampleB[15]_coeff[35]_MuLt_15_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y90.DQ      Tcko                  0.459   fir7/nextState<1>
                                                       fir7/nextState_1
    SLICE_X163Y165.A5    net (fanout=16)    e  4.163   fir7/nextState<1>
    SLICE_X163Y165.A     Tilo                  0.124   fir7/_n0100
                                                       fir7/_n0100<2>1
    DSP48_X2Y22.CEM      net (fanout=2)     e  5.368   fir7/_n0100
    DSP48_X2Y22.CLK      Tdspdck_CEM_MREG      0.266   fir7/Maddsub_sampleB[15]_coeff[35]_MuLt_15_OUT
                                                       fir7/Maddsub_sampleB[15]_coeff[35]_MuLt_15_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.380ns (0.849ns logic, 9.531ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point fir5/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT (DSP48_X8Y20.CEM), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fir5/nextState_0 (FF)
  Destination:          fir5/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT (DSP)
  Requirement:          2.000ns
  Data Path Delay:      10.320ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP falling at 2.000ns
  Destination Clock:    clock_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fir5/nextState_0 to fir5/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y81.CQ     Tcko                  0.459   fir5/nextState<0>
                                                       fir5/nextState_0
    SLICE_X43Y167.B4     net (fanout=1029)  e  4.354   fir5/nextState<0>
    SLICE_X43Y167.B      Tilo                  0.124   fir5/_n0100
                                                       fir5/_n0100<2>1
    DSP48_X8Y20.CEM      net (fanout=2)     e  5.117   fir5/_n0100
    DSP48_X8Y20.CLK      Tdspdck_CEM_MREG      0.266   fir5/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
                                                       fir5/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.320ns (0.849ns logic, 9.471ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fir5/nextState_1 (FF)
  Destination:          fir5/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT (DSP)
  Requirement:          2.000ns
  Data Path Delay:      9.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP falling at 2.000ns
  Destination Clock:    clock_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fir5/nextState_1 to fir5/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y102.BQ     Tcko                  0.459   fir5/nextState<1>
                                                       fir5/nextState_1
    SLICE_X43Y167.B5     net (fanout=16)    e  3.091   fir5/nextState<1>
    SLICE_X43Y167.B      Tilo                  0.124   fir5/_n0100
                                                       fir5/_n0100<2>1
    DSP48_X8Y20.CEM      net (fanout=2)     e  5.117   fir5/_n0100
    DSP48_X8Y20.CLK      Tdspdck_CEM_MREG      0.266   fir5/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
                                                       fir5/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
    -------------------------------------------------  ---------------------------
    Total                                      9.057ns (0.849ns logic, 8.208ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mainclock = PERIOD TIMEGRP "mainclock" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fir7/countAddress_3 (SLICE_X45Y54.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fir7/countAddress_2 (FF)
  Destination:          fir7/countAddress_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 4.000ns
  Destination Clock:    clock_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fir7/countAddress_2 to fir7/countAddress_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y54.AQ      Tcko                  0.141   fir7/countAddress<3>
                                                       fir7/countAddress_2
    SLICE_X45Y54.B6      net (fanout=133)   e  0.292   fir7/countAddress<2>
    SLICE_X45Y54.CLK     Tah         (-Th)     0.047   fir7/countAddress<3>
                                                       fir7/Mmux_nextState[2]_countAddress[6]_wide_mux_23_OUT41
                                                       fir7/countAddress_3
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.094ns logic, 0.292ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point fir6/countAddress_3 (SLICE_X65Y119.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fir6/countAddress_2 (FF)
  Destination:          fir6/countAddress_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 4.000ns
  Destination Clock:    clock_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fir6/countAddress_2 to fir6/countAddress_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y119.AQ     Tcko                  0.141   fir6/countAddress<3>
                                                       fir6/countAddress_2
    SLICE_X65Y119.B6     net (fanout=133)   e  0.292   fir6/countAddress<2>
    SLICE_X65Y119.CLK    Tah         (-Th)     0.047   fir6/countAddress<3>
                                                       fir6/Mmux_nextState[2]_countAddress[6]_wide_mux_23_OUT41
                                                       fir6/countAddress_3
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.094ns logic, 0.292ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point fir3/countAddress_3 (SLICE_X71Y163.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fir3/countAddress_2 (FF)
  Destination:          fir3/countAddress_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 4.000ns
  Destination Clock:    clock_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fir3/countAddress_2 to fir3/countAddress_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y163.AQ     Tcko                  0.141   fir3/countAddress<3>
                                                       fir3/countAddress_2
    SLICE_X71Y163.B6     net (fanout=133)   e  0.292   fir3/countAddress<2>
    SLICE_X71Y163.CLK    Tah         (-Th)     0.047   fir3/countAddress<3>
                                                       fir3/Mmux_nextState[2]_countAddress[6]_wide_mux_23_OUT41
                                                       fir3/countAddress_3
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.094ns logic, 0.292ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mainclock = PERIOD TIMEGRP "mainclock" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.845ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clock_BUFGP/BUFG/I0
  Logical resource: clock_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 1.846ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.154ns (464.253MHz) (Tdspper_AREG_MREG_MULT)
  Physical resource: fir1/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT/CLK
  Logical resource: fir1/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT/CLK
  Location pin: DSP48_X6Y40.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 1.846ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.154ns (464.253MHz) (Tdspper_AREG_MREG_MULT)
  Physical resource: fir0/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT/CLK
  Logical resource: fir0/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT/CLK
  Location pin: DSP48_X2Y77.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    9.325|   11.509|    6.325|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 21835  Score: 32678179  (Setup/Max: 32678179, Hold: 0)

Constraints cover 135316 paths, 0 nets, and 64018 connections

Design statistics:
   Minimum period:  23.018ns{1}   (Maximum frequency:  43.444MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 19 21:06:32 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1214 MB



