/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Oct 10 01:11:45 2017
 *                 Full Compile MD5 Checksum  ea353cbbaf7534b1acfabe87187756c5
 *                     (minus title and desc)
 *                 MD5 Checksum               bd09f6ea4577b9d8ea88a425effe4ef4
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_SYSTEMPORTLITE_1_INTRL2_H__
#define BCHP_SYSTEMPORTLITE_1_INTRL2_H__

/***************************************************************************
 *SYSTEMPORTLITE_1_INTRL2
 ***************************************************************************/
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS  0x0001400200 /* [RO][32] CPU interrupt Status Register */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET     0x0001400204 /* [WO][32] CPU interrupt Set Register */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR   0x0001400208 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS 0x000140020c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET 0x0001400210 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR 0x0001400214 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS  0x0001400218 /* [RO][32] PCI interrupt Status Register */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET     0x000140021c /* [WO][32] PCI interrupt Set Register */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR   0x0001400220 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS 0x0001400224 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET 0x0001400228 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR 0x000140022c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: reserved0 [31:28] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_reserved0_MASK     0xf0000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_reserved0_SHIFT    28

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr15 [27:27] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr15_MASK 0x08000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr15_SHIFT 27
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr15_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr14 [26:26] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr14_MASK 0x04000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr14_SHIFT 26
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr14_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr13 [25:25] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr13_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr13_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr13_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr12 [24:24] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr12_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr12_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr12_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr11 [23:23] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr11_MASK 0x00800000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr11_SHIFT 23
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr11_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr10 [22:22] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr10_MASK 0x00400000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr10_SHIFT 22
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr10_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr9 [21:21] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr9_MASK 0x00200000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr9_SHIFT 21
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr9_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr8 [20:20] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr8_MASK 0x00100000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr8_SHIFT 20
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr8_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr7 [19:19] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr7_MASK 0x00080000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr7_SHIFT 19
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr7_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr6 [18:18] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr6_MASK 0x00040000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr6_SHIFT 18
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr6_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr5 [17:17] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr5_MASK 0x00020000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr5_SHIFT 17
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr5_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr4 [16:16] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr4_MASK 0x00010000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr4_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr4_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr3 [15:15] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr3_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr3_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr3_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr2 [14:14] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr2_MASK 0x00004000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr2_SHIFT 14
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr2_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr1 [13:13] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr1_MASK 0x00002000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr1_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr1_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tdma_multi_buffer_done_intr0 [12:12] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr0_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr0_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tdma_multi_buffer_done_intr0_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: unexp_pktsizeupdate_ack_intr [11:11] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_unexp_pktsizeupdate_ack_intr_MASK 0x00000800
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_unexp_pktsizeupdate_ack_intr_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_unexp_pktsizeupdate_ack_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: desc_alloc_err_intr [10:10] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_desc_alloc_err_intr_MASK 0x00000400
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_desc_alloc_err_intr_SHIFT 10
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_desc_alloc_err_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tx_ring_full_intr [09:09] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tx_ring_full_intr_MASK 0x00000200
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tx_ring_full_intr_SHIFT 9
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tx_ring_full_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: free_list_empty_intr [08:08] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_free_list_empty_intr_MASK 0x00000100
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_free_list_empty_intr_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_free_list_empty_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: below_hyst_threshold_intr [07:07] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_below_hyst_threshold_intr_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_below_hyst_threshold_intr_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_below_hyst_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: over_max_threshold_intr [06:06] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_over_max_threshold_intr_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_over_max_threshold_intr_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_over_max_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: rdma_multi_buffer_done_intr [05:05] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_rdma_multi_buffer_done_intr_MASK 0x00000020
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_rdma_multi_buffer_done_intr_SHIFT 5
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: brcm_tag_match_intr [04:04] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_brcm_tag_match_intr_MASK 0x00000010
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_brcm_tag_match_intr_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_brcm_tag_match_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: mpd_intr [03:03] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_mpd_intr_MASK      0x00000008
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_mpd_intr_SHIFT     3
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_mpd_intr_DEFAULT   0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: tbuf_underflow_intr [02:02] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tbuf_underflow_intr_MASK 0x00000004
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tbuf_underflow_intr_SHIFT 2
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_tbuf_underflow_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: rbuf_overflow_intr [01:01] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_rbuf_overflow_intr_MASK 0x00000002
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_rbuf_overflow_intr_SHIFT 1
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_rbuf_overflow_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_STATUS :: gisb_err_intr [00:00] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_gisb_err_intr_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_gisb_err_intr_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_STATUS_gisb_err_intr_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: reserved0 [31:28] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_reserved0_MASK        0xf0000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_reserved0_SHIFT       28

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr15 [27:27] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr15_MASK 0x08000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr15_SHIFT 27
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr15_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr14 [26:26] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr14_MASK 0x04000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr14_SHIFT 26
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr14_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr13 [25:25] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr13_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr13_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr13_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr12 [24:24] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr12_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr12_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr12_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr11 [23:23] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr11_MASK 0x00800000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr11_SHIFT 23
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr11_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr10 [22:22] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr10_MASK 0x00400000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr10_SHIFT 22
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr10_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr9 [21:21] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr9_MASK 0x00200000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr9_SHIFT 21
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr9_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr8 [20:20] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr8_MASK 0x00100000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr8_SHIFT 20
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr8_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr7 [19:19] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr7_MASK 0x00080000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr7_SHIFT 19
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr7_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr6 [18:18] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr6_MASK 0x00040000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr6_SHIFT 18
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr6_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr5 [17:17] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr5_MASK 0x00020000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr5_SHIFT 17
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr5_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr4 [16:16] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr4_MASK 0x00010000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr4_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr4_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr3 [15:15] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr3_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr3_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr3_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr2 [14:14] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr2_MASK 0x00004000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr2_SHIFT 14
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr2_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr1 [13:13] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr1_MASK 0x00002000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr1_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr1_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tdma_multi_buffer_done_intr0 [12:12] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr0_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr0_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tdma_multi_buffer_done_intr0_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: unexp_pktsizeupdate_ack_intr [11:11] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_unexp_pktsizeupdate_ack_intr_MASK 0x00000800
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_unexp_pktsizeupdate_ack_intr_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_unexp_pktsizeupdate_ack_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: desc_alloc_err_intr [10:10] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_desc_alloc_err_intr_MASK 0x00000400
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_desc_alloc_err_intr_SHIFT 10
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_desc_alloc_err_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tx_ring_full_intr [09:09] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tx_ring_full_intr_MASK 0x00000200
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tx_ring_full_intr_SHIFT 9
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tx_ring_full_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: free_list_empty_intr [08:08] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_free_list_empty_intr_MASK 0x00000100
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_free_list_empty_intr_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_free_list_empty_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: below_hyst_threshold_intr [07:07] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_below_hyst_threshold_intr_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_below_hyst_threshold_intr_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_below_hyst_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: over_max_threshold_intr [06:06] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_over_max_threshold_intr_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_over_max_threshold_intr_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_over_max_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: rdma_multi_buffer_done_intr [05:05] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_rdma_multi_buffer_done_intr_MASK 0x00000020
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_rdma_multi_buffer_done_intr_SHIFT 5
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: brcm_tag_match_intr [04:04] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_brcm_tag_match_intr_MASK 0x00000010
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_brcm_tag_match_intr_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_brcm_tag_match_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: mpd_intr [03:03] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_mpd_intr_MASK         0x00000008
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_mpd_intr_SHIFT        3
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_mpd_intr_DEFAULT      0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: tbuf_underflow_intr [02:02] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tbuf_underflow_intr_MASK 0x00000004
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tbuf_underflow_intr_SHIFT 2
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_tbuf_underflow_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: rbuf_overflow_intr [01:01] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_rbuf_overflow_intr_MASK 0x00000002
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_rbuf_overflow_intr_SHIFT 1
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_rbuf_overflow_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_SET :: gisb_err_intr [00:00] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_gisb_err_intr_MASK    0x00000001
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_gisb_err_intr_SHIFT   0
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_SET_gisb_err_intr_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: reserved0 [31:28] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_reserved0_MASK      0xf0000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_reserved0_SHIFT     28

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr15 [27:27] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr15_MASK 0x08000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr15_SHIFT 27
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr15_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr14 [26:26] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr14_MASK 0x04000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr14_SHIFT 26
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr14_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr13 [25:25] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr13_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr13_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr13_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr12 [24:24] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr12_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr12_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr12_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr11 [23:23] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr11_MASK 0x00800000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr11_SHIFT 23
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr11_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr10 [22:22] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr10_MASK 0x00400000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr10_SHIFT 22
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr10_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr9 [21:21] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr9_MASK 0x00200000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr9_SHIFT 21
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr9_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr8 [20:20] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr8_MASK 0x00100000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr8_SHIFT 20
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr8_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr7 [19:19] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr7_MASK 0x00080000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr7_SHIFT 19
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr7_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr6 [18:18] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr6_MASK 0x00040000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr6_SHIFT 18
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr6_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr5 [17:17] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr5_MASK 0x00020000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr5_SHIFT 17
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr5_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr4 [16:16] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr4_MASK 0x00010000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr4_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr4_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr3 [15:15] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr3_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr3_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr3_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr2 [14:14] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr2_MASK 0x00004000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr2_SHIFT 14
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr2_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr1 [13:13] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr1_MASK 0x00002000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr1_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr1_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tdma_multi_buffer_done_intr0 [12:12] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr0_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr0_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tdma_multi_buffer_done_intr0_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: unexp_pktsizeupdate_ack_intr [11:11] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_unexp_pktsizeupdate_ack_intr_MASK 0x00000800
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_unexp_pktsizeupdate_ack_intr_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_unexp_pktsizeupdate_ack_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: desc_alloc_err_intr [10:10] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_desc_alloc_err_intr_MASK 0x00000400
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_desc_alloc_err_intr_SHIFT 10
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_desc_alloc_err_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tx_ring_full_intr [09:09] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tx_ring_full_intr_MASK 0x00000200
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tx_ring_full_intr_SHIFT 9
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tx_ring_full_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: free_list_empty_intr [08:08] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_free_list_empty_intr_MASK 0x00000100
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_free_list_empty_intr_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_free_list_empty_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: below_hyst_threshold_intr [07:07] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_below_hyst_threshold_intr_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_below_hyst_threshold_intr_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_below_hyst_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: over_max_threshold_intr [06:06] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_over_max_threshold_intr_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_over_max_threshold_intr_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_over_max_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: rdma_multi_buffer_done_intr [05:05] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_rdma_multi_buffer_done_intr_MASK 0x00000020
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_rdma_multi_buffer_done_intr_SHIFT 5
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: brcm_tag_match_intr [04:04] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_brcm_tag_match_intr_MASK 0x00000010
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_brcm_tag_match_intr_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_brcm_tag_match_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: mpd_intr [03:03] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_mpd_intr_MASK       0x00000008
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_mpd_intr_SHIFT      3
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_mpd_intr_DEFAULT    0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: tbuf_underflow_intr [02:02] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tbuf_underflow_intr_MASK 0x00000004
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tbuf_underflow_intr_SHIFT 2
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_tbuf_underflow_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: rbuf_overflow_intr [01:01] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_rbuf_overflow_intr_MASK 0x00000002
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_rbuf_overflow_intr_SHIFT 1
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_rbuf_overflow_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_CLEAR :: gisb_err_intr [00:00] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_gisb_err_intr_MASK  0x00000001
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_gisb_err_intr_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_CLEAR_gisb_err_intr_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: reserved0 [31:28] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_reserved0_MASK 0xf0000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_reserved0_SHIFT 28

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr15_mask [27:27] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr15_mask_MASK 0x08000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr15_mask_SHIFT 27
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr15_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr14_mask [26:26] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr14_mask_MASK 0x04000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr14_mask_SHIFT 26
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr14_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr13_mask [25:25] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr13_mask_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr13_mask_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr13_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr12_mask [24:24] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr12_mask_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr12_mask_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr12_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr11_mask [23:23] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr11_mask_MASK 0x00800000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr11_mask_SHIFT 23
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr11_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr10_mask [22:22] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr10_mask_MASK 0x00400000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr10_mask_SHIFT 22
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr10_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr9_mask [21:21] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr9_mask_MASK 0x00200000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr9_mask_SHIFT 21
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr9_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr8_mask [20:20] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr8_mask_MASK 0x00100000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr8_mask_SHIFT 20
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr8_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr7_mask [19:19] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr7_mask_MASK 0x00080000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr7_mask_SHIFT 19
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr7_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr6_mask [18:18] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr6_mask_MASK 0x00040000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr6_mask_SHIFT 18
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr6_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr5_mask [17:17] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr5_mask_MASK 0x00020000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr5_mask_SHIFT 17
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr5_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr4_mask [16:16] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr4_mask_MASK 0x00010000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr4_mask_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr4_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr3_mask [15:15] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr3_mask_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr3_mask_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr3_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr2_mask [14:14] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr2_mask_MASK 0x00004000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr2_mask_SHIFT 14
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr2_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr1_mask [13:13] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr1_mask_MASK 0x00002000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr1_mask_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr1_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tdma_multi_buffer_done_intr0_mask [12:12] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr0_mask_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr0_mask_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tdma_multi_buffer_done_intr0_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: unexp_pktsizeupdate_ack_intr_mask [11:11] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_unexp_pktsizeupdate_ack_intr_mask_MASK 0x00000800
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_unexp_pktsizeupdate_ack_intr_mask_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_unexp_pktsizeupdate_ack_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: desc_alloc_err_intr_mask [10:10] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_desc_alloc_err_intr_mask_MASK 0x00000400
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_desc_alloc_err_intr_mask_SHIFT 10
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_desc_alloc_err_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tx_ring_full_intr_mask [09:09] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tx_ring_full_intr_mask_MASK 0x00000200
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tx_ring_full_intr_mask_SHIFT 9
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tx_ring_full_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: free_list_empty_intr_mask [08:08] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_free_list_empty_intr_mask_MASK 0x00000100
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_free_list_empty_intr_mask_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_free_list_empty_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: below_hyst_threshold_intr_mask [07:07] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_below_hyst_threshold_intr_mask_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_below_hyst_threshold_intr_mask_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_below_hyst_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: over_max_threshold_intr_mask [06:06] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_over_max_threshold_intr_mask_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_over_max_threshold_intr_mask_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_over_max_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: rdma_multi_buffer_done_intr_mask [05:05] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_rdma_multi_buffer_done_intr_mask_MASK 0x00000020
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_rdma_multi_buffer_done_intr_mask_SHIFT 5
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: brcm_tag_match_intr_mask [04:04] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_brcm_tag_match_intr_mask_MASK 0x00000010
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_brcm_tag_match_intr_mask_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_brcm_tag_match_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: mpd_intr_mask [03:03] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_mpd_intr_mask_MASK 0x00000008
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_mpd_intr_mask_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_mpd_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: tbuf_underflow_intr_mask [02:02] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tbuf_underflow_intr_mask_MASK 0x00000004
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tbuf_underflow_intr_mask_SHIFT 2
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_tbuf_underflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: rbuf_overflow_intr_mask [01:01] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_rbuf_overflow_intr_mask_MASK 0x00000002
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_rbuf_overflow_intr_mask_SHIFT 1
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_rbuf_overflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_STATUS :: gisb_err_intr_mask [00:00] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_gisb_err_intr_mask_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_gisb_err_intr_mask_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_STATUS_gisb_err_intr_mask_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: reserved0 [31:28] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_reserved0_MASK   0xf0000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_reserved0_SHIFT  28

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr15_mask [27:27] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr15_mask_MASK 0x08000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr15_mask_SHIFT 27
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr15_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr14_mask [26:26] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr14_mask_MASK 0x04000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr14_mask_SHIFT 26
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr14_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr13_mask [25:25] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr13_mask_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr13_mask_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr13_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr12_mask [24:24] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr12_mask_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr12_mask_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr12_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr11_mask [23:23] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr11_mask_MASK 0x00800000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr11_mask_SHIFT 23
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr11_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr10_mask [22:22] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr10_mask_MASK 0x00400000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr10_mask_SHIFT 22
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr10_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr9_mask [21:21] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr9_mask_MASK 0x00200000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr9_mask_SHIFT 21
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr9_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr8_mask [20:20] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr8_mask_MASK 0x00100000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr8_mask_SHIFT 20
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr8_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr7_mask [19:19] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr7_mask_MASK 0x00080000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr7_mask_SHIFT 19
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr7_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr6_mask [18:18] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr6_mask_MASK 0x00040000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr6_mask_SHIFT 18
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr6_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr5_mask [17:17] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr5_mask_MASK 0x00020000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr5_mask_SHIFT 17
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr5_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr4_mask [16:16] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr4_mask_MASK 0x00010000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr4_mask_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr4_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr3_mask [15:15] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr3_mask_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr3_mask_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr3_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr2_mask [14:14] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr2_mask_MASK 0x00004000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr2_mask_SHIFT 14
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr2_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr1_mask [13:13] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr1_mask_MASK 0x00002000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr1_mask_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr1_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tdma_multi_buffer_done_intr0_mask [12:12] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr0_mask_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr0_mask_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tdma_multi_buffer_done_intr0_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: unexp_pktsizeupdate_ack_intr_mask [11:11] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_unexp_pktsizeupdate_ack_intr_mask_MASK 0x00000800
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_unexp_pktsizeupdate_ack_intr_mask_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_unexp_pktsizeupdate_ack_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: desc_alloc_err_intr_mask [10:10] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_desc_alloc_err_intr_mask_MASK 0x00000400
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_desc_alloc_err_intr_mask_SHIFT 10
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_desc_alloc_err_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tx_ring_full_intr_mask [09:09] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tx_ring_full_intr_mask_MASK 0x00000200
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tx_ring_full_intr_mask_SHIFT 9
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tx_ring_full_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: free_list_empty_intr_mask [08:08] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_free_list_empty_intr_mask_MASK 0x00000100
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_free_list_empty_intr_mask_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_free_list_empty_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: below_hyst_threshold_intr_mask [07:07] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_below_hyst_threshold_intr_mask_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_below_hyst_threshold_intr_mask_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_below_hyst_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: over_max_threshold_intr_mask [06:06] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_over_max_threshold_intr_mask_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_over_max_threshold_intr_mask_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_over_max_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: rdma_multi_buffer_done_intr_mask [05:05] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_rdma_multi_buffer_done_intr_mask_MASK 0x00000020
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_rdma_multi_buffer_done_intr_mask_SHIFT 5
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: brcm_tag_match_intr_mask [04:04] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_brcm_tag_match_intr_mask_MASK 0x00000010
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_brcm_tag_match_intr_mask_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_brcm_tag_match_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: mpd_intr_mask [03:03] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_mpd_intr_mask_MASK 0x00000008
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_mpd_intr_mask_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_mpd_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: tbuf_underflow_intr_mask [02:02] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tbuf_underflow_intr_mask_MASK 0x00000004
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tbuf_underflow_intr_mask_SHIFT 2
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_tbuf_underflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: rbuf_overflow_intr_mask [01:01] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_rbuf_overflow_intr_mask_MASK 0x00000002
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_rbuf_overflow_intr_mask_SHIFT 1
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_rbuf_overflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_SET :: gisb_err_intr_mask [00:00] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_gisb_err_intr_mask_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_gisb_err_intr_mask_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_SET_gisb_err_intr_mask_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: reserved0 [31:28] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_reserved0_MASK 0xf0000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_reserved0_SHIFT 28

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr15_mask [27:27] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr15_mask_MASK 0x08000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr15_mask_SHIFT 27
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr15_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr14_mask [26:26] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr14_mask_MASK 0x04000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr14_mask_SHIFT 26
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr14_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr13_mask [25:25] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr13_mask_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr13_mask_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr13_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr12_mask [24:24] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr12_mask_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr12_mask_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr12_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr11_mask [23:23] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr11_mask_MASK 0x00800000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr11_mask_SHIFT 23
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr11_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr10_mask [22:22] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr10_mask_MASK 0x00400000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr10_mask_SHIFT 22
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr10_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr9_mask [21:21] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr9_mask_MASK 0x00200000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr9_mask_SHIFT 21
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr9_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr8_mask [20:20] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr8_mask_MASK 0x00100000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr8_mask_SHIFT 20
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr8_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr7_mask [19:19] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr7_mask_MASK 0x00080000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr7_mask_SHIFT 19
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr7_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr6_mask [18:18] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr6_mask_MASK 0x00040000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr6_mask_SHIFT 18
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr6_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr5_mask [17:17] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr5_mask_MASK 0x00020000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr5_mask_SHIFT 17
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr5_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr4_mask [16:16] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr4_mask_MASK 0x00010000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr4_mask_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr4_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr3_mask [15:15] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr3_mask_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr3_mask_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr3_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr2_mask [14:14] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr2_mask_MASK 0x00004000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr2_mask_SHIFT 14
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr2_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr1_mask [13:13] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr1_mask_MASK 0x00002000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr1_mask_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr1_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tdma_multi_buffer_done_intr0_mask [12:12] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr0_mask_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr0_mask_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tdma_multi_buffer_done_intr0_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: unexp_pktsizeupdate_ack_intr_mask [11:11] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_unexp_pktsizeupdate_ack_intr_mask_MASK 0x00000800
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_unexp_pktsizeupdate_ack_intr_mask_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_unexp_pktsizeupdate_ack_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: desc_alloc_err_intr_mask [10:10] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_desc_alloc_err_intr_mask_MASK 0x00000400
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_desc_alloc_err_intr_mask_SHIFT 10
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_desc_alloc_err_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tx_ring_full_intr_mask [09:09] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tx_ring_full_intr_mask_MASK 0x00000200
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tx_ring_full_intr_mask_SHIFT 9
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tx_ring_full_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: free_list_empty_intr_mask [08:08] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_free_list_empty_intr_mask_MASK 0x00000100
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_free_list_empty_intr_mask_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_free_list_empty_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: below_hyst_threshold_intr_mask [07:07] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_below_hyst_threshold_intr_mask_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_below_hyst_threshold_intr_mask_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_below_hyst_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: over_max_threshold_intr_mask [06:06] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_over_max_threshold_intr_mask_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_over_max_threshold_intr_mask_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_over_max_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: rdma_multi_buffer_done_intr_mask [05:05] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_MASK 0x00000020
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_SHIFT 5
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: brcm_tag_match_intr_mask [04:04] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_brcm_tag_match_intr_mask_MASK 0x00000010
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_brcm_tag_match_intr_mask_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_brcm_tag_match_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: mpd_intr_mask [03:03] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_mpd_intr_mask_MASK 0x00000008
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_mpd_intr_mask_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_mpd_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: tbuf_underflow_intr_mask [02:02] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tbuf_underflow_intr_mask_MASK 0x00000004
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tbuf_underflow_intr_mask_SHIFT 2
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_tbuf_underflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: rbuf_overflow_intr_mask [01:01] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_rbuf_overflow_intr_mask_MASK 0x00000002
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_rbuf_overflow_intr_mask_SHIFT 1
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_rbuf_overflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: CPU_MASK_CLEAR :: gisb_err_intr_mask [00:00] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_gisb_err_intr_mask_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_gisb_err_intr_mask_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_INTRL2_CPU_MASK_CLEAR_gisb_err_intr_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: reserved0 [31:28] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_reserved0_MASK     0xf0000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_reserved0_SHIFT    28

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr15 [27:27] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr15_MASK 0x08000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr15_SHIFT 27
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr15_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr14 [26:26] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr14_MASK 0x04000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr14_SHIFT 26
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr14_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr13 [25:25] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr13_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr13_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr13_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr12 [24:24] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr12_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr12_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr12_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr11 [23:23] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr11_MASK 0x00800000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr11_SHIFT 23
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr11_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr10 [22:22] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr10_MASK 0x00400000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr10_SHIFT 22
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr10_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr9 [21:21] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr9_MASK 0x00200000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr9_SHIFT 21
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr9_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr8 [20:20] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr8_MASK 0x00100000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr8_SHIFT 20
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr8_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr7 [19:19] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr7_MASK 0x00080000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr7_SHIFT 19
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr7_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr6 [18:18] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr6_MASK 0x00040000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr6_SHIFT 18
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr6_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr5 [17:17] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr5_MASK 0x00020000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr5_SHIFT 17
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr5_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr4 [16:16] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr4_MASK 0x00010000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr4_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr4_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr3 [15:15] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr3_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr3_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr3_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr2 [14:14] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr2_MASK 0x00004000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr2_SHIFT 14
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr2_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr1 [13:13] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr1_MASK 0x00002000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr1_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr1_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tdma_multi_buffer_done_intr0 [12:12] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr0_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr0_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tdma_multi_buffer_done_intr0_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: unexp_pktsizeupdate_ack_intr [11:11] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_unexp_pktsizeupdate_ack_intr_MASK 0x00000800
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_unexp_pktsizeupdate_ack_intr_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_unexp_pktsizeupdate_ack_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: desc_alloc_err_intr [10:10] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_desc_alloc_err_intr_MASK 0x00000400
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_desc_alloc_err_intr_SHIFT 10
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_desc_alloc_err_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tx_ring_full_intr [09:09] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tx_ring_full_intr_MASK 0x00000200
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tx_ring_full_intr_SHIFT 9
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tx_ring_full_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: free_list_empty_intr [08:08] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_free_list_empty_intr_MASK 0x00000100
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_free_list_empty_intr_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_free_list_empty_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: below_hyst_threshold_intr [07:07] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_below_hyst_threshold_intr_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_below_hyst_threshold_intr_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_below_hyst_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: over_max_threshold_intr [06:06] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_over_max_threshold_intr_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_over_max_threshold_intr_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_over_max_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: rdma_multi_buffer_done_intr [05:05] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_rdma_multi_buffer_done_intr_MASK 0x00000020
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_rdma_multi_buffer_done_intr_SHIFT 5
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: brcm_tag_match_intr [04:04] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_brcm_tag_match_intr_MASK 0x00000010
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_brcm_tag_match_intr_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_brcm_tag_match_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: mpd_intr [03:03] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_mpd_intr_MASK      0x00000008
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_mpd_intr_SHIFT     3
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_mpd_intr_DEFAULT   0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: tbuf_underflow_intr [02:02] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tbuf_underflow_intr_MASK 0x00000004
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tbuf_underflow_intr_SHIFT 2
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_tbuf_underflow_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: rbuf_overflow_intr [01:01] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_rbuf_overflow_intr_MASK 0x00000002
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_rbuf_overflow_intr_SHIFT 1
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_rbuf_overflow_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_STATUS :: gisb_err_intr [00:00] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_gisb_err_intr_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_gisb_err_intr_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_STATUS_gisb_err_intr_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: reserved0 [31:28] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_reserved0_MASK        0xf0000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_reserved0_SHIFT       28

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr15 [27:27] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr15_MASK 0x08000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr15_SHIFT 27
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr15_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr14 [26:26] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr14_MASK 0x04000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr14_SHIFT 26
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr14_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr13 [25:25] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr13_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr13_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr13_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr12 [24:24] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr12_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr12_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr12_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr11 [23:23] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr11_MASK 0x00800000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr11_SHIFT 23
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr11_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr10 [22:22] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr10_MASK 0x00400000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr10_SHIFT 22
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr10_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr9 [21:21] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr9_MASK 0x00200000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr9_SHIFT 21
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr9_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr8 [20:20] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr8_MASK 0x00100000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr8_SHIFT 20
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr8_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr7 [19:19] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr7_MASK 0x00080000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr7_SHIFT 19
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr7_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr6 [18:18] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr6_MASK 0x00040000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr6_SHIFT 18
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr6_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr5 [17:17] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr5_MASK 0x00020000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr5_SHIFT 17
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr5_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr4 [16:16] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr4_MASK 0x00010000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr4_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr4_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr3 [15:15] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr3_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr3_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr3_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr2 [14:14] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr2_MASK 0x00004000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr2_SHIFT 14
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr2_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr1 [13:13] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr1_MASK 0x00002000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr1_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr1_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tdma_multi_buffer_done_intr0 [12:12] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr0_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr0_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tdma_multi_buffer_done_intr0_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: unexp_pktsizeupdate_ack_intr [11:11] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_unexp_pktsizeupdate_ack_intr_MASK 0x00000800
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_unexp_pktsizeupdate_ack_intr_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_unexp_pktsizeupdate_ack_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: desc_alloc_err_intr [10:10] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_desc_alloc_err_intr_MASK 0x00000400
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_desc_alloc_err_intr_SHIFT 10
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_desc_alloc_err_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tx_ring_full_intr [09:09] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tx_ring_full_intr_MASK 0x00000200
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tx_ring_full_intr_SHIFT 9
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tx_ring_full_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: free_list_empty_intr [08:08] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_free_list_empty_intr_MASK 0x00000100
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_free_list_empty_intr_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_free_list_empty_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: below_hyst_threshold_intr [07:07] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_below_hyst_threshold_intr_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_below_hyst_threshold_intr_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_below_hyst_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: over_max_threshold_intr [06:06] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_over_max_threshold_intr_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_over_max_threshold_intr_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_over_max_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: rdma_multi_buffer_done_intr [05:05] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_rdma_multi_buffer_done_intr_MASK 0x00000020
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_rdma_multi_buffer_done_intr_SHIFT 5
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: brcm_tag_match_intr [04:04] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_brcm_tag_match_intr_MASK 0x00000010
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_brcm_tag_match_intr_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_brcm_tag_match_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: mpd_intr [03:03] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_mpd_intr_MASK         0x00000008
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_mpd_intr_SHIFT        3
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_mpd_intr_DEFAULT      0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: tbuf_underflow_intr [02:02] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tbuf_underflow_intr_MASK 0x00000004
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tbuf_underflow_intr_SHIFT 2
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_tbuf_underflow_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: rbuf_overflow_intr [01:01] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_rbuf_overflow_intr_MASK 0x00000002
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_rbuf_overflow_intr_SHIFT 1
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_rbuf_overflow_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_SET :: gisb_err_intr [00:00] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_gisb_err_intr_MASK    0x00000001
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_gisb_err_intr_SHIFT   0
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_SET_gisb_err_intr_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: reserved0 [31:28] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_reserved0_MASK      0xf0000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_reserved0_SHIFT     28

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr15 [27:27] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr15_MASK 0x08000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr15_SHIFT 27
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr15_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr14 [26:26] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr14_MASK 0x04000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr14_SHIFT 26
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr14_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr13 [25:25] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr13_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr13_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr13_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr12 [24:24] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr12_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr12_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr12_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr11 [23:23] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr11_MASK 0x00800000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr11_SHIFT 23
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr11_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr10 [22:22] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr10_MASK 0x00400000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr10_SHIFT 22
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr10_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr9 [21:21] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr9_MASK 0x00200000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr9_SHIFT 21
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr9_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr8 [20:20] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr8_MASK 0x00100000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr8_SHIFT 20
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr8_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr7 [19:19] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr7_MASK 0x00080000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr7_SHIFT 19
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr7_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr6 [18:18] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr6_MASK 0x00040000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr6_SHIFT 18
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr6_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr5 [17:17] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr5_MASK 0x00020000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr5_SHIFT 17
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr5_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr4 [16:16] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr4_MASK 0x00010000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr4_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr4_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr3 [15:15] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr3_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr3_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr3_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr2 [14:14] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr2_MASK 0x00004000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr2_SHIFT 14
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr2_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr1 [13:13] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr1_MASK 0x00002000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr1_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr1_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tdma_multi_buffer_done_intr0 [12:12] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr0_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr0_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tdma_multi_buffer_done_intr0_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: unexp_pktsizeupdate_ack_intr [11:11] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_unexp_pktsizeupdate_ack_intr_MASK 0x00000800
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_unexp_pktsizeupdate_ack_intr_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_unexp_pktsizeupdate_ack_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: desc_alloc_err_intr [10:10] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_desc_alloc_err_intr_MASK 0x00000400
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_desc_alloc_err_intr_SHIFT 10
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_desc_alloc_err_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tx_ring_full_intr [09:09] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tx_ring_full_intr_MASK 0x00000200
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tx_ring_full_intr_SHIFT 9
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tx_ring_full_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: free_list_empty_intr [08:08] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_free_list_empty_intr_MASK 0x00000100
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_free_list_empty_intr_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_free_list_empty_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: below_hyst_threshold_intr [07:07] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_below_hyst_threshold_intr_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_below_hyst_threshold_intr_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_below_hyst_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: over_max_threshold_intr [06:06] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_over_max_threshold_intr_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_over_max_threshold_intr_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_over_max_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: rdma_multi_buffer_done_intr [05:05] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_rdma_multi_buffer_done_intr_MASK 0x00000020
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_rdma_multi_buffer_done_intr_SHIFT 5
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: brcm_tag_match_intr [04:04] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_brcm_tag_match_intr_MASK 0x00000010
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_brcm_tag_match_intr_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_brcm_tag_match_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: mpd_intr [03:03] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_mpd_intr_MASK       0x00000008
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_mpd_intr_SHIFT      3
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_mpd_intr_DEFAULT    0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: tbuf_underflow_intr [02:02] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tbuf_underflow_intr_MASK 0x00000004
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tbuf_underflow_intr_SHIFT 2
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_tbuf_underflow_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: rbuf_overflow_intr [01:01] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_rbuf_overflow_intr_MASK 0x00000002
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_rbuf_overflow_intr_SHIFT 1
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_rbuf_overflow_intr_DEFAULT 0x00000000

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_CLEAR :: gisb_err_intr [00:00] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_gisb_err_intr_MASK  0x00000001
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_gisb_err_intr_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_CLEAR_gisb_err_intr_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: reserved0 [31:28] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_reserved0_MASK 0xf0000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_reserved0_SHIFT 28

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr15_mask [27:27] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr15_mask_MASK 0x08000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr15_mask_SHIFT 27
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr15_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr14_mask [26:26] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr14_mask_MASK 0x04000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr14_mask_SHIFT 26
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr14_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr13_mask [25:25] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr13_mask_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr13_mask_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr13_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr12_mask [24:24] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr12_mask_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr12_mask_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr12_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr11_mask [23:23] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr11_mask_MASK 0x00800000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr11_mask_SHIFT 23
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr11_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr10_mask [22:22] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr10_mask_MASK 0x00400000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr10_mask_SHIFT 22
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr10_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr9_mask [21:21] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr9_mask_MASK 0x00200000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr9_mask_SHIFT 21
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr9_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr8_mask [20:20] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr8_mask_MASK 0x00100000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr8_mask_SHIFT 20
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr8_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr7_mask [19:19] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr7_mask_MASK 0x00080000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr7_mask_SHIFT 19
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr7_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr6_mask [18:18] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr6_mask_MASK 0x00040000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr6_mask_SHIFT 18
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr6_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr5_mask [17:17] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr5_mask_MASK 0x00020000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr5_mask_SHIFT 17
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr5_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr4_mask [16:16] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr4_mask_MASK 0x00010000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr4_mask_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr4_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr3_mask [15:15] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr3_mask_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr3_mask_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr3_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr2_mask [14:14] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr2_mask_MASK 0x00004000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr2_mask_SHIFT 14
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr2_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr1_mask [13:13] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr1_mask_MASK 0x00002000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr1_mask_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr1_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tdma_multi_buffer_done_intr0_mask [12:12] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr0_mask_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr0_mask_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tdma_multi_buffer_done_intr0_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: unexp_pktsizeupdate_ack_intr_mask [11:11] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_unexp_pktsizeupdate_ack_intr_mask_MASK 0x00000800
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_unexp_pktsizeupdate_ack_intr_mask_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_unexp_pktsizeupdate_ack_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: desc_alloc_err_intr_mask [10:10] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_desc_alloc_err_intr_mask_MASK 0x00000400
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_desc_alloc_err_intr_mask_SHIFT 10
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_desc_alloc_err_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tx_ring_full_intr_mask [09:09] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tx_ring_full_intr_mask_MASK 0x00000200
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tx_ring_full_intr_mask_SHIFT 9
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tx_ring_full_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: free_list_empty_intr_mask [08:08] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_free_list_empty_intr_mask_MASK 0x00000100
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_free_list_empty_intr_mask_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_free_list_empty_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: below_hyst_threshold_intr_mask [07:07] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_below_hyst_threshold_intr_mask_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_below_hyst_threshold_intr_mask_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_below_hyst_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: over_max_threshold_intr_mask [06:06] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_over_max_threshold_intr_mask_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_over_max_threshold_intr_mask_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_over_max_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: rdma_multi_buffer_done_intr_mask [05:05] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_rdma_multi_buffer_done_intr_mask_MASK 0x00000020
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_rdma_multi_buffer_done_intr_mask_SHIFT 5
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: brcm_tag_match_intr_mask [04:04] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_brcm_tag_match_intr_mask_MASK 0x00000010
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_brcm_tag_match_intr_mask_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_brcm_tag_match_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: mpd_intr_mask [03:03] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_mpd_intr_mask_MASK 0x00000008
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_mpd_intr_mask_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_mpd_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: tbuf_underflow_intr_mask [02:02] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tbuf_underflow_intr_mask_MASK 0x00000004
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tbuf_underflow_intr_mask_SHIFT 2
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_tbuf_underflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: rbuf_overflow_intr_mask [01:01] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_rbuf_overflow_intr_mask_MASK 0x00000002
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_rbuf_overflow_intr_mask_SHIFT 1
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_rbuf_overflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_STATUS :: gisb_err_intr_mask [00:00] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_gisb_err_intr_mask_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_gisb_err_intr_mask_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_STATUS_gisb_err_intr_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: reserved0 [31:28] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_reserved0_MASK   0xf0000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_reserved0_SHIFT  28

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr15_mask [27:27] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr15_mask_MASK 0x08000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr15_mask_SHIFT 27
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr15_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr14_mask [26:26] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr14_mask_MASK 0x04000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr14_mask_SHIFT 26
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr14_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr13_mask [25:25] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr13_mask_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr13_mask_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr13_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr12_mask [24:24] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr12_mask_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr12_mask_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr12_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr11_mask [23:23] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr11_mask_MASK 0x00800000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr11_mask_SHIFT 23
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr11_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr10_mask [22:22] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr10_mask_MASK 0x00400000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr10_mask_SHIFT 22
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr10_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr9_mask [21:21] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr9_mask_MASK 0x00200000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr9_mask_SHIFT 21
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr9_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr8_mask [20:20] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr8_mask_MASK 0x00100000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr8_mask_SHIFT 20
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr8_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr7_mask [19:19] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr7_mask_MASK 0x00080000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr7_mask_SHIFT 19
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr7_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr6_mask [18:18] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr6_mask_MASK 0x00040000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr6_mask_SHIFT 18
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr6_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr5_mask [17:17] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr5_mask_MASK 0x00020000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr5_mask_SHIFT 17
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr5_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr4_mask [16:16] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr4_mask_MASK 0x00010000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr4_mask_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr4_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr3_mask [15:15] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr3_mask_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr3_mask_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr3_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr2_mask [14:14] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr2_mask_MASK 0x00004000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr2_mask_SHIFT 14
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr2_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr1_mask [13:13] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr1_mask_MASK 0x00002000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr1_mask_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr1_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tdma_multi_buffer_done_intr0_mask [12:12] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr0_mask_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr0_mask_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tdma_multi_buffer_done_intr0_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: unexp_pktsizeupdate_ack_intr_mask [11:11] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_unexp_pktsizeupdate_ack_intr_mask_MASK 0x00000800
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_unexp_pktsizeupdate_ack_intr_mask_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_unexp_pktsizeupdate_ack_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: desc_alloc_err_intr_mask [10:10] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_desc_alloc_err_intr_mask_MASK 0x00000400
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_desc_alloc_err_intr_mask_SHIFT 10
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_desc_alloc_err_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tx_ring_full_intr_mask [09:09] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tx_ring_full_intr_mask_MASK 0x00000200
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tx_ring_full_intr_mask_SHIFT 9
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tx_ring_full_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: free_list_empty_intr_mask [08:08] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_free_list_empty_intr_mask_MASK 0x00000100
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_free_list_empty_intr_mask_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_free_list_empty_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: below_hyst_threshold_intr_mask [07:07] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_below_hyst_threshold_intr_mask_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_below_hyst_threshold_intr_mask_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_below_hyst_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: over_max_threshold_intr_mask [06:06] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_over_max_threshold_intr_mask_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_over_max_threshold_intr_mask_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_over_max_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: rdma_multi_buffer_done_intr_mask [05:05] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_rdma_multi_buffer_done_intr_mask_MASK 0x00000020
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_rdma_multi_buffer_done_intr_mask_SHIFT 5
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: brcm_tag_match_intr_mask [04:04] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_brcm_tag_match_intr_mask_MASK 0x00000010
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_brcm_tag_match_intr_mask_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_brcm_tag_match_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: mpd_intr_mask [03:03] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_mpd_intr_mask_MASK 0x00000008
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_mpd_intr_mask_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_mpd_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: tbuf_underflow_intr_mask [02:02] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tbuf_underflow_intr_mask_MASK 0x00000004
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tbuf_underflow_intr_mask_SHIFT 2
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_tbuf_underflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: rbuf_overflow_intr_mask [01:01] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_rbuf_overflow_intr_mask_MASK 0x00000002
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_rbuf_overflow_intr_mask_SHIFT 1
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_rbuf_overflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_SET :: gisb_err_intr_mask [00:00] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_gisb_err_intr_mask_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_gisb_err_intr_mask_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_SET_gisb_err_intr_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: reserved0 [31:28] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_reserved0_MASK 0xf0000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_reserved0_SHIFT 28

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr15_mask [27:27] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr15_mask_MASK 0x08000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr15_mask_SHIFT 27
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr15_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr14_mask [26:26] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr14_mask_MASK 0x04000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr14_mask_SHIFT 26
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr14_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr13_mask [25:25] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr13_mask_MASK 0x02000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr13_mask_SHIFT 25
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr13_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr12_mask [24:24] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr12_mask_MASK 0x01000000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr12_mask_SHIFT 24
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr12_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr11_mask [23:23] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr11_mask_MASK 0x00800000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr11_mask_SHIFT 23
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr11_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr10_mask [22:22] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr10_mask_MASK 0x00400000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr10_mask_SHIFT 22
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr10_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr9_mask [21:21] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr9_mask_MASK 0x00200000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr9_mask_SHIFT 21
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr9_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr8_mask [20:20] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr8_mask_MASK 0x00100000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr8_mask_SHIFT 20
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr8_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr7_mask [19:19] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr7_mask_MASK 0x00080000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr7_mask_SHIFT 19
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr7_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr6_mask [18:18] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr6_mask_MASK 0x00040000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr6_mask_SHIFT 18
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr6_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr5_mask [17:17] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr5_mask_MASK 0x00020000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr5_mask_SHIFT 17
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr5_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr4_mask [16:16] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr4_mask_MASK 0x00010000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr4_mask_SHIFT 16
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr4_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr3_mask [15:15] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr3_mask_MASK 0x00008000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr3_mask_SHIFT 15
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr3_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr2_mask [14:14] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr2_mask_MASK 0x00004000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr2_mask_SHIFT 14
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr2_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr1_mask [13:13] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr1_mask_MASK 0x00002000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr1_mask_SHIFT 13
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr1_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tdma_multi_buffer_done_intr0_mask [12:12] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr0_mask_MASK 0x00001000
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr0_mask_SHIFT 12
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tdma_multi_buffer_done_intr0_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: unexp_pktsizeupdate_ack_intr_mask [11:11] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_unexp_pktsizeupdate_ack_intr_mask_MASK 0x00000800
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_unexp_pktsizeupdate_ack_intr_mask_SHIFT 11
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_unexp_pktsizeupdate_ack_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: desc_alloc_err_intr_mask [10:10] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_desc_alloc_err_intr_mask_MASK 0x00000400
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_desc_alloc_err_intr_mask_SHIFT 10
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_desc_alloc_err_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tx_ring_full_intr_mask [09:09] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tx_ring_full_intr_mask_MASK 0x00000200
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tx_ring_full_intr_mask_SHIFT 9
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tx_ring_full_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: free_list_empty_intr_mask [08:08] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_free_list_empty_intr_mask_MASK 0x00000100
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_free_list_empty_intr_mask_SHIFT 8
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_free_list_empty_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: below_hyst_threshold_intr_mask [07:07] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_below_hyst_threshold_intr_mask_MASK 0x00000080
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_below_hyst_threshold_intr_mask_SHIFT 7
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_below_hyst_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: over_max_threshold_intr_mask [06:06] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_over_max_threshold_intr_mask_MASK 0x00000040
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_over_max_threshold_intr_mask_SHIFT 6
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_over_max_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: rdma_multi_buffer_done_intr_mask [05:05] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_MASK 0x00000020
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_SHIFT 5
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: brcm_tag_match_intr_mask [04:04] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_brcm_tag_match_intr_mask_MASK 0x00000010
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_brcm_tag_match_intr_mask_SHIFT 4
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_brcm_tag_match_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: mpd_intr_mask [03:03] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_mpd_intr_mask_MASK 0x00000008
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_mpd_intr_mask_SHIFT 3
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_mpd_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: tbuf_underflow_intr_mask [02:02] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tbuf_underflow_intr_mask_MASK 0x00000004
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tbuf_underflow_intr_mask_SHIFT 2
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_tbuf_underflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: rbuf_overflow_intr_mask [01:01] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_rbuf_overflow_intr_mask_MASK 0x00000002
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_rbuf_overflow_intr_mask_SHIFT 1
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_rbuf_overflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORTLITE_1_INTRL2 :: PCI_MASK_CLEAR :: gisb_err_intr_mask [00:00] */
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_gisb_err_intr_mask_MASK 0x00000001
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_gisb_err_intr_mask_SHIFT 0
#define BCHP_SYSTEMPORTLITE_1_INTRL2_PCI_MASK_CLEAR_gisb_err_intr_mask_DEFAULT 0x00000001

#endif /* #ifndef BCHP_SYSTEMPORTLITE_1_INTRL2_H__ */

/* End of File */
