## 5.6. 处理器执行程序指令

Instruction execution is performed in several stages. Different architectures implement different numbers of stages, but most implement the Fetch, Decode, Execute, and WriteBack phases of instruction execution in four or more discrete stages. In discussing instruction execution, we focus on these four stages of execution, and we use an ADD instruction as our example. Our ADD instruction example is encoded as shown in [Figure 1](https://diveintosystems.org/book/C5-Arch/instrexec.html#FigInstructionFormat).
指令执行分为几个阶段。不同的架构实现的阶段数不同，但大多数架构将指令执行的获取、解码、执行和写回阶段分为四个或更多个独立阶段。在讨论指令执行时，我们重点关注这四个执行阶段，并使用 ADD 指令作为示例。我们的 ADD 指令示例的编码如 [图 1](https://diveintosystems.org/book/C5-Arch/instrexec.html#FigInstructionFormat) 所示。

![the instruction format used as an example](https://diveintosystems.org/book/C5-Arch/_images/instrformat.png)

Figure 1. An example instruction format for a three-register operation. The instruction is encoded in binary with subsets of its bits corresponding to encodings of different parts of the instruction: the operation (opcode), the two source registers (the operands), and the destination register for storing the result of the operation. The example shows the encoding of an ADD instruction in this format.
图 1. 三寄存器操作的示例指令格式。该指令以二进制编码，其位的子集对应于指令不同部分的编码：操作（操作码）、两个源寄存器（操作数）和用于存储操作结果的目标寄存器。该示例显示了以此格式对 ADD 指令的编码。

To execute an instruction, the CPU first _fetches_ the next instruction from memory into a special-purpose register, the instruction register (IR). The memory address of the instruction to fetch is stored in another special-purpose register, the program counter (PC). The PC keeps track of the memory address of the next instruction to fetch and is incremented as part of executing the fetch stage, so that it stores the value of the very next instruction’s memory address. For example, if all instructions are 32 bits long, then the PC’s value is incremented by 4 (each byte, 8 bits, has a unique address) to store the memory address of the instruction immediately following the one being fetched. Arithmetic circuits that are separate from the ALU increment the PC’s value. The PC’s value may also change during the WriteBack stage. For example, some instructions jump to specific addresses, such as those associated with the execution of loops, `if`-`else`, or function calls. [Figure 2](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figfetchstage) shows the fetch stage of execution.
要执行一条指令，CPU 首先从内存中将下一条指令提取到专用寄存器，即指令寄存器 (IR) 中。要提取的指令的内存地址存储在另一个专用寄存器，即程序计数器 (PC) 中。PC 跟踪下一条要提取的指令的内存地址，并在执行提取阶段时递增，以便存储下一条指令的内存地址的值。例如，如果所有指令都是 32 位长，则 PC 的值增加 4（每个字节，8 位，都有一个唯一的地址）以存储紧接着被提取的指令的内存地址。独立于 ALU 的算术电路会增加 PC 的值。PC 的值也可能会发生变化。例如，某些指令会跳转到特定地址，例如与循环、`if`-`else` 或函数调用的执行相关的地址。 [图 2](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figfetchstage) 显示了执行的获取阶段。
![CPU Fetch stage of execution](https://diveintosystems.org/book/C5-Arch/_images/fetch.png)

Figure 2. The fetch stage of instruction execution: the instruction at the memory address value stored in the PC register is read from memory and stored into the IR. The PC’s value is also incremented at the end of this stage (if instructions are 4 bytes, then the next address is 1238; the actual instruction size varies by architecture and instruction type).
图 2. 指令执行的提取阶段：PC 寄存器中存储的内存地址值处的指令从内存中读取并存储到 IR 中。PC 的值也在此阶段结束时递增（如果指令为 4 个字节，则下一个地址为 1238；实际指令大小因架构和指令类型而异）。

After fetching the instruction, the CPU _decodes_ the instruction bits stored in the IR register into four parts: the high-order bits of an instruction encode the opcode, which specifies the operation to perform (e.g. ADD, SUB, OR, …​), and the remaining bits are divided into three subsets that specify the two operand sources and the result destination. In our example, we use registers for both sources and the result destination. The opcode is sent on wires that are input to the ALU and the source bits are sent on wires that are inputs to the register file. The source bits are sent to the two read selection inputs (Sr0 and Sr1) that specify which register values are read from the register file. The Decode stage is shown in [Figure 3](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figdecodestage).

在获取指令后，CPU 将存储在 IR 寄存器中的指令位解码为四个部分：指令的高位编码操作码，指定要执行的操作（例如 ADD、SUB、OR 等），其余位分为三个子集，指定两个操作数源和结果目标。在我们的示例中，我们将寄存器用于源和结果目标。操作码通过输入到 ALU 的线路发送，源位通过输入到寄存器文件的线路发送。源位被发送到两个读取选择输入（Sr0 和 Sr1），它们指定从寄存器文件读取哪些寄存器值。解码阶段如[图 3](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figdecodestage) 所示。

![CPU Decode stage of execution](https://diveintosystems.org/book/C5-Arch/_images/decode.png)

Figure 3. The Decode stage of instruction execution: separate the instruction bits in the IR into components and send them as input to the ALU and register file. The opcode bits in the IR are sent to the ALU selection input to choose which operation to perform. The two sets of operand bits in the IR are sent to the selection inputs of the register file to pick the registers from which to read the operand values. The destination bits in the IR are sent to the register file in the WriteBack stage. They specify the register to which to write the ALU result.
图 3. 指令执行的解码阶段：将 IR 中的指令位分解为组件，并将它们作为输入发送到 ALU 和寄存器文件。IR 中的操作码位被发送到 ALU 选择输入，以选择要执行的操作。IR 中的两组操作数位被发送到寄存器文件的选择输入，以选择从中读取操作数值的寄存器。IR 中的目标位在 WriteBack 阶段被发送到寄存器文件。它们指定将 ALU 结果写入哪个寄存器。

After the Decode stage determines the operation to perform and the operand sources, the ALU performs the operation in the next stage, the _Execution_ stage. The ALU’s data inputs come from the two outputs of the register file, and its selection input comes from the opcode bits of the instruction. These inputs propagate through the ALU to produce a result that combines the operand values with the operation. In our example, the ALU outputs the result of adding the value stored in Reg1 to the value stored in Reg3, and outputs the condition code values associated with the result value. The Execution stage is shown in [Figure 4](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figexstage).
在解码阶段确定要执行的操作和操作数来源之后，ALU 在下一阶段即执行阶段执行操作。ALU 的数据输入来自寄存器文件的两个输出，其选择输入来自指令的操作码位。这些输入通过 ALU 传播以产生将操作数值与操作相结合的结果。在我们的示例中，ALU 输出将存储在 Reg1 中的值与存储在 Reg3 中的值相加的结果，并输出与结果值相关联的条件码值。执行阶段如[图 4](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figexstage) 所示。

![execution stage](https://diveintosystems.org/book/C5-Arch/_images/exec.png)

Figure 4. The Execution stage of instruction execution: the ALU performs the specified operation (from the instruction opcode bits) on its input values (from the register file outputs).
图 4. 指令执行的执行阶段：ALU 对其输入值（来自寄存器文件输出）执行指定的操作（来自指令操作码位）。

In the _WriteBack_ stage, the ALU result is stored in the destination register. The register file receives the ALU’s result output on its Data in input, the destination register (from instructions bits in the IR) on its write-select (Sw) input, and 1 on its WE input. For example, if the destination register is Reg0, then the bits encoding Reg0 in the IR are sent as the Sw input to the register file to pick the destination register. The output from the ALU is sent as the Data in input to the register file, and the WE bit is set to 1 to enable writing the ALU result into Reg0. The WriteBack stage is shown in [Figure 5](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figrbstage).
在 _WriteBack_ 阶段，ALU 结果存储在目标寄存器中。寄存器文件在其 Data in 输入上接收 ALU 的结果输出，在其写选择 (Sw) 输入上接收目标寄存器（来自 IR 中的指令位），在其 WE 输入上接收 1。例如，如果目标寄存器是 Reg0，则 IR 中编码 Reg0 的位将作为 Sw 输入发送到寄存器文件以选择目标寄存器。ALU 的输出作为 Data in 输入发送到寄存器文件，并且 WE 位设置为 1 以启用将 ALU 结果写入 Reg0。WriteBack 阶段如[图 5](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figrbstage) 所示。

![writeback stage](https://diveintosystems.org/book/C5-Arch/_images/writeback.png)

Figure 5. The WriteBack stage of instruction execution: the result of the execution stage (the output from the ALU) is written to the destination register in the register file. The ALU output is the register file’s Data in input, the destination bits of the instruction go to the register file’s write-selection input (Sw), and the WE input is set to 1 to enable writing the Data in value to the specified destination register.
图 5. 指令执行的 WriteBack 阶段：执行阶段的结果（ALU 的输出）被写入寄存器文件中的目标寄存器。ALU 输出是寄存器文件的 Data in 输入，指令的目标位进入寄存器文件的写选择输入 (Sw)，WE 输入设置为 1，以便将 Data in 值写入指定的目标寄存器。
### [](https://diveintosystems.org/book/C5-Arch/instrexec.html#_clock_driven_execution)5.6.1. 时钟驱动执行

A clock drives the CPU’s execution of instructions, triggering the start of each stage. In other words, the clock is used by the CPU to determine when inputs to circuits associated with each stage are ready to be used by the circuit, and it controls when outputs from circuits represent valid results from one stage and can be used as inputs to other circuits executing the next stage.
时钟驱动 CPU 执行指令，触发每个阶段的开始。换句话说，CPU 使用时钟来确定与每个阶段相关的电路的输入何时可供电路使用，并控制电路的输出何时代表一个阶段的有效结果，并可用作执行下一阶段的其他电路的输入。

A CPU clock measures discrete time as opposed to continuous time. In other words, there exists a time 0, followed by a time 1, followed by a time 2, and so on for each subsequent clock tick. A processor’s **clock cycle time** measures the time between each clock tick. A processor’s **clock speed** (or **clock rate**) is `1/(clock cycle time)`. It is typically measured in megahertz (MHz) or gigahertz (GHz). A 1-MHz clock rate has one million clock ticks per second, and 1-GHz has one billion clock ticks per second. The clock rate is a measure of how fast the CPU can run, and is an estimate of the maximum number of instructions per second a CPU can execute. For example, on simple scalar processors like our example CPU, a 2-GHz processor might achieve a maximum instruction execution rate of two billion instructions per second (or two instructions every nanosecond).
CPU 时钟测量离散时间，而不是连续时间。换句话说，对于后续的每个时钟滴答，存在一个时间 0，后跟一个时间 1，后跟一个时间 2，依此类推。处理器的 **时钟周期时间** 测量每个时钟滴答之间的时间。处理器的 **时钟速度** （或 **时钟速率**）是 `1/(时钟周期时间)`。它通常以兆赫 (MHz) 或千兆赫 (GHz) 为单位。1 MHz 时钟速率每秒有 100 万个时钟滴答，而 1 GHz 时钟速率每秒有 10 亿个时钟滴答。时钟速率是衡量 CPU 运行速度的指标，是 CPU 每秒可执行的最大指令数的估计值。例如，在像我们的示例 CPU 这样的简单标量处理器上，2 GHz 处理器可能实现每秒 20 亿条指令（或每纳秒 2 条指令）的最大指令执行率。

Although increasing the clock rate on a single machine will improve its performance, clock rate alone is not a meaningful metric for comparing the performance of different processors. For example, some architectures (such as RISC) require fewer stages to execute instructions than others (such as CISC). In architectures with fewer execution stages a slower clock may yield the same number of instructions completed per second as on another architecture with a faster clock rate but more execution stages. For a specific microprocessor, however, doubling its clock speed will roughly double its instruction execution speed.
虽然增加单台机器的时钟频率会提高其性能，但时钟频率本身并不是比较不同处理器性能的有意义的指标。例如，某些架构（如 RISC）执行指令所需的阶段比其他架构（如 CISC）要少。在执行阶段较少的架构中，较慢的时钟可能产生与时钟频率更快但执行阶段较多的架构相同的每秒完成指令数。然而，对于特定的微处理器，将其时钟速度加倍将大致使其指令执行速度加倍。


> [!NOTE] Clock Rates and Processor Performance
> Historically, increasing the clock rate (along with designing more complicated and powerful microarchitectures that a faster clock can drive) has been a very effective way for computer architects to improve processor performance. For example, in 1974, the Intel 8080 CPU ran at 2 MHz (a clock rate of two million cycles per second). The clock rate of the Intel Pentium Pro, introduced in 1995, was 150 MHz (150 million cycles per second), and the clock rate of the Intel Pentium 4, introduced in 2000, was 1.3 GHz or (1.3 _billion_ cycles per second). Clock rates peaked in the mid to late 2000s with processors like the IBM z10, which had a clock rate of 4.4 GHz.
> 
> Today, however, CPU clock rates have reached their limit due to problems associated with handling heat dissipation of faster clocks. This limit is known as the **power wall**. The power wall resulted in the development of multicore processors starting in the mid 2000s. Multicore processors have multiple "simple" CPU cores per chip, each core driven by a clock whose rate has not increased from the previous-generation core. Multicore processor design is a way to improve CPU performance without having to increase the CPU clock rate.


> [!NOTE] 时钟频率和处理器性能
> 从历史上看，提高时钟频率（以及设计更复杂、更强大的微架构以便由更快的时钟驱动）一直是计算机架构师提高处理器性能的一种非常有效的方法。例如，1974 年，英特尔 8080 CPU 的运行速度为 2 MHz（时钟频率为每秒 200 万个周期）。1995 年推出的英特尔奔腾 Pro 的时钟频率为 150 MHz（每秒 1.5 亿个周期），2000 年推出的英特尔奔腾 4 的时钟频率为 1.3 GHz 或（每秒 13 亿个周期）。2000 年代中后期，随着 IBM z10 等处理器的时钟频率达到 4.4 GHz，时钟频率达到了顶峰。
> 
> 然而，如今，由于处理更快时钟的散热问题，CPU 时钟频率已达到极限。此限制称为 **功率墙**。功率墙导致从 2000 年代中期开始开发多核处理器。多核处理器每个芯片有多个“简单”CPU 内核，每个内核由一个时钟驱动，其速率与上一代内核相比没有增加。多核处理器设计是一种无需增加 CPU 时钟频率即可提高 CPU 性能的方法。


#### [](https://diveintosystems.org/book/C5-Arch/instrexec.html#_the_clock_circuit)时钟电路

A clock circuit uses an oscillator circuit to generate a very precise and regular pulse pattern. Typically, a crystal oscillator generates the base frequency of the oscillator circuit, and the pulse pattern of the oscillator is used by the clock circuit to output a pattern of alternating high and low voltages corresponding to an alternating pattern of 1 and 0 binary values. [Figure 6](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figclockcycles) shows an example clock circuit generating a regular output pattern of 1 and 0.
时钟电路使用振荡器电路来生成非常精确且有规律的脉冲模式。通常，晶体振荡器产生振荡器电路的基频，时钟电路使用振荡器的脉冲模式输出交替的高低电压模式，该模式对应于 1 和 0 二进制值的交替模式。[图 6](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figclockcycles) 显示了生成 1 和 0 的规则输出模式的示例时钟电路。

![a clock circuit generates regular pattern of 1 and 0](https://diveintosystems.org/book/C5-Arch/_images/clock.png)

Figure 6. The regular output pattern of 1 and 0 of a clock circuit. Each sequence of 1 and 0 makes up a clock cycle.
图 6. 时钟电路的 1 和 0 的常规输出模式。每个 1 和 0 序列构成一个时钟周期。

A **clock cycle** (or tick) is a 1 and 0 subsequence from the clock circuit pattern. The transition from a 1 to a 0 or a 0 to a 1 is called a **clock edge**. Clock edges trigger state changes in CPU circuits, driving the execution of instructions. The rising clock edge (the transition from 0 to 1 at the beginning of a new clock cycle) indicates a state in which input values are ready for a stage of instruction execution. For example, the rising edge transition signals that input values to the ALU circuit are ready. While the clock’s value is 1, these inputs propagate through the circuit until the output of the circuit is ready. This is called the **propagation delay** through the circuit. For example, while the clock signal is 1 the input values to the ALU propagate through the ALU operation circuits and then through the multiplexer to produce the correct output from the ALU for the operation combining the input values. On the falling edge (the transition from 1 to 0), the outputs of the stage are stable and ready to be propagated to the next location (shown as "output ready" in [Figure 7](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figrisingedge)). For example, the output from the ALU is ready on the falling edge. For the duration of the clock value 0, the ALU’s output propagates to register file inputs. On the next clock cycle the rising edge indicates that the register file input value is ready to write into a register (shown as "new input" in [Figure 7](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figrisingedge)).

**时钟周期**（或滴答）是时钟电路模式中的 1 和 0 子序列。从 1 到 0 或从 0 到 1 的转换称为**时钟边沿**。时钟边沿触发 CPU 电路的状态变化，从而驱动指令的执行。时钟上升沿（在新的时钟周期开始时从 0 到 1 的转换）表示输入值已准备好进行指令执行阶段的状态。例如，上升沿转换表示 ALU 电路的输入值已准备就绪。当时钟的值为 1 时，这些输入会通过电路传播，直到电路的输出准备好为止。这称为电路的**传播延迟**。例如​​，当时钟信号为 1 时，ALU 的输入值会通过 ALU 操作电路传播，然后通过多路复用器，从而为组合输入值的操作从 ALU 产生正确的输出。在下降沿（从 1 到 0 的转换），该阶段的输出稳定并准备好传播到下一个位置（在 [图 7](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figrisingedge) 中显示为“输出就绪”）。例如，ALU 的输出在下降沿就绪。在时钟值为 0 的持续时间内，ALU 的输出传播到寄存器文件输入。在下一个时钟周期，上升沿表示寄存器文件输入值已准备好写入寄存器（在 [图 7](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figrisingedge) 中显示为“新输入”）。

![clock cycle](https://diveintosystems.org/book/C5-Arch/_images/cycle.png)

Figure 7. The rising edge of a new clock cycle triggers changes in the inputs to the circuits it controls. The falling edge triggers when the outputs are valid from the circuits it controls.
图 7. 新时钟周期的上升沿触发其控制的电路输入的变化。当其控制的电路输出有效时，下降沿触发。

The length of the clock cycle (or the clock rate) is bounded by the longest propagation delay through any stage of instruction execution. The execution stage and propagation through the ALU is usually the longest stage. Thus, half of the clock cycle time must be no faster than the time it takes for the ALU input values to propagate through the slowest operation circuit to the ALU outputs (in other words, the outputs reflect the results of the operation on the inputs). For example, in our four-operation ALU (OR, ADD, AND, and EQUALS), the ripple carry adder circuit has the longest propagation delay and determines the minimum length of the clock cycle.
时钟周期（或时钟速率）的长度受指令执行任何阶段的最长传播延迟限制。执行阶段和通过 ALU 的传播通常是最长的阶段。因此，时钟周期时间的一半不得快于 ALU 输入值通过最慢操作电路传播到 ALU 输出所需的时间（换句话说，输出反映了对输入的操作结果）。例如，在我们的四操作 ALU（OR、ADD、AND 和 EQUALS）中，行波进位加法器电路具有最长的传播延迟，并决定了时钟周期的最小长度。

Because it takes one clock cycle to complete one stage of CPU instruction execution, a processor with a four-stage instruction execution sequence (Fetch, Decode, Execute, WriteBack; see [Figure 8](https://diveintosystems.org/book/C5-Arch/instrexec.html#Fig4cycleinstr)) completes at most one instruction every four clock cycles.
由于完成 CPU 指令执行的一个阶段需要一个时钟周期，因此具有四阶段指令执行序列（获取、解码、执行、写回；参见[图 8](https://diveintosystems.org/book/C5-Arch/instrexec.html#Fig4cycleinstr)）的处理器每四个时钟周期最多完成一条指令。

![Four clock cycles to complete 1 instruction](https://diveintosystems.org/book/C5-Arch/_images/instrcycles.png)

Figure 8. Four-stage instruction execution takes four clock cycles to complete.
图 8. 四阶段指令执行需要四个时钟周期才能完成。

If, for example, the clock rate is 1 GHz, one instruction takes 4 nanoseconds to complete (each of the four stages taking 1 nanosecond). With a 2-GHz clock rate, one instruction takes only 2 nanoseconds to complete.
例如，如果时钟频率为 1 GHz，则一条指令需要 4 纳秒才能完成（四个阶段中的每个阶段都需要 1 纳秒）。如果时钟频率为 2 GHz，则一条指令仅需 2 纳秒即可完成。

Although clock rate is a factor in a processor’s performance, clock rate alone is not a meaningful measure of its performance. Instead, the average number of **cycles per instruction** (CPI) measured over a program’s full execution is a better measure of a CPU’s performance. Typically, a processor cannot maintain its maximum CPI for an entire program’s execution. A submaximum CPI is the result of many factors, including the execution of common program constructs that change control flow such as loops, `if`-`else` branching, and function calls. The average CPI for running a set of standard benchmark programs is used to compare different architectures. CPI is a more accurate measure of the CPU’s performance as it measures its speed executing a program versus a measure of one aspect of an individual instruction’s execution. See a computer architecture textbook1 for more details about processor performance and designing processors to improve their performance.
虽然时钟频率是影响处理器性能的一个因素，但时钟频率本身并不是衡量处理器性能的有效指标。相反，在程序完整执行过程中测得的平均**每条指令的周期数** (CPI) 是衡量 CPU 性能的更好标准。通常，处理器无法在整个程序执行过程中保持其最大 CPI。次最大 CPI 是多种因素造成的，包括执行改变控制流的常见程序结构，例如循环、`if`-`else` 分支和函数调用。运行一组标准基准测试程序的平均 CPI 用于比较不同的架构。CPI 是衡量 CPU 性能的更准确指标，因为它衡量的是 CPU 执行程序的速度，而不是衡量单个指令执行的一个方面。有关处理器性能以及如何设计处理器以提高其性能的更多详细信息，请参阅计算机架构教科书1。

### [](https://diveintosystems.org/book/C5-Arch/instrexec.html#_putting_it_all_together_the_cpu_in_a_full_computer)5.6.2. 把所有部件组合在一起：整台计算机中的 CPU

The data path (ALU, register file, and the buses that connect them) and the control path (instruction execution circuitry) make up the CPU. Together they implement the processing and control parts of the von Neumann architecture. Today’s processors are implemented as digital circuits etched into silicon chips. The processor chip also includes some fast on-chip cache memory (implemented with latch storage circuits), used to store copies of recently used program data and instructions close to the processor. See the [Storage and Memory Hierarchy Chapter](https://diveintosystems.org/book/C11-MemHierarchy/index.html#_storage_and_the_memory_hierarchy) for more information about on-chip cache memory.
数据路径（ALU、寄存器文件以及连接它们的总线）和控制路径（指令执行电路）组成了 CPU。它们共同实现了冯·诺依曼架构的处理和控制部分。当今的处理器是作为蚀刻在硅片上的数字电路实现的。处理器芯片还包括一些快速的片上缓存存储器（使用锁存器存储电路实现），用于将最近使用的程序数据和指令的副本存储在靠近处理器的位置。有关片上缓存存储器的更多信息，请参阅 [存储和内存层次结构章节](https://diveintosystems.org/book/C11-MemHierarchy/index.html#_storage_and_the_memory_hierarchy) 。

[Figure 9](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figmoderncomputer) shows an example of a processor in the context of a complete modern computer, whose components together implement the von Neumann architecture.
[图 9](https://diveintosystems.org/book/C5-Arch/instrexec.html#Figmoderncomputer) 展示了完整的现代计算机环境中处理器的示例，其组件共同实现了冯·诺依曼架构。

![a CPU in a modern computer](https://diveintosystems.org/book/C5-Arch/_images/moderncomputer.png)

Figure 9. The CPU in a full modern computer. Buses connect the processor chip, main memory, and input and output devices.
图 9. 现代计算机中的 CPU。总线连接处理器芯片、主内存以及输入和输出设备。
### [](https://diveintosystems.org/book/C5-Arch/instrexec.html#_footnotes)5.6.3. 脚注

1. One suggestion is "Computer Architecture: A Quantitative Approach", by John Hennessy and David Patterson.
