
# settings for merxs1_multilane design
project set family "CoolRunner2 CPLDs"
project set device "xc2c128"
project set package "VQ100"
project set speed "-6"
project set top_level_module_type "HDL"
project set synthesis_tool "XST (VHDL/Verilog)"
project set simulator "ISim (VHDL/Verilog)"
project set "Preferred Language" "VHDL"
project set "Enable Message Filtering" "false"
