Analysis & Synthesis report for DE2_115
Mon Jul 03 12:34:38 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Jul 03 12:34:38 2023           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; DE2_115                                     ;
; Top-level Entity Name              ; DE2_115                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jul 03 12:34:21 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 6 design units, including 6 entities, in source file verilog1.v
    Info (12023): Found entity 1: Reset_Viewer File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog1.v Line: 1
    Info (12023): Found entity 2: Instruction_Viewer File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog1.v Line: 17
    Info (12023): Found entity 3: binarytohexadecimal File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog1.v Line: 37
    Info (12023): Found entity 4: register_viewer File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog1.v Line: 89
    Info (12023): Found entity 5: Initial_LEDS File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog1.v Line: 102
    Info (12023): Found entity 6: Register_Print File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog1.v Line: 117
Info (12021): Found 1 design units, including 1 entities, in source file verilog2.v
    Info (12023): Found entity 1: Data_Mem File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog3.v
    Info (12023): Found entity 1: Register File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog4.v
    Info (12023): Found entity 1: ALU File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog4.v Line: 27
Warning (12090): Entity "MUX" obtained from "Verilog5.v" instead of from Quartus Prime megafunction library File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog5.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file verilog5.v
    Info (12023): Found entity 1: MUX File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog5.v Line: 1
    Info (12023): Found entity 2: MUX_Data_Choice File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog5.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file verilog6.v
    Info (12023): Found entity 1: Instruction_Memory File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog6.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog7.v
    Info (12023): Found entity 1: Control File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog7.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file verilog8.v
    Info (12023): Found entity 1: PC File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog8.v Line: 1
    Info (12023): Found entity 2: Refresh_PC File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog8.v Line: 28
    Info (12023): Found entity 3: PC_Change File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog8.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file verilog9.v
    Info (12023): Found entity 1: ALUControl File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog9.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog10.v
    Info (12023): Found entity 1: Add File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog11.v
    Info (12023): Found entity 1: Immediate_Generation File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog11.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog12.v
    Info (12023): Found entity 1: top_module File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog12.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at Verilog12.v(121): created implicit net for "MemToReg" File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog12.v Line: 121
Warning (12125): Using design file de2_115.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_115 File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 6
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "LEDG[8..1]" at de2_115.v(223) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 223
Warning (10034): Output port "VGA_B" at de2_115.v(272) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 272
Warning (10034): Output port "VGA_G" at de2_115.v(275) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 275
Warning (10034): Output port "VGA_R" at de2_115.v(277) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 277
Warning (10034): Output port "ENET0_TX_DATA" at de2_115.v(311) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 311
Warning (10034): Output port "ENET1_TX_DATA" at de2_115.v(330) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 330
Warning (10034): Output port "OTG_ADDR" at de2_115.v(342) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 342
Warning (10034): Output port "OTG_DACK_N" at de2_115.v(344) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 344
Warning (10034): Output port "DRAM_ADDR" at de2_115.v(358) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 358
Warning (10034): Output port "DRAM_BA" at de2_115.v(359) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 359
Warning (10034): Output port "DRAM_DQM" at de2_115.v(365) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 365
Warning (10034): Output port "SRAM_ADDR" at de2_115.v(370) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 370
Warning (10034): Output port "FL_ADDR" at de2_115.v(379) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 379
Warning (10034): Output port "SMA_CLKOUT" at de2_115.v(220) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 220
Warning (10034): Output port "LCD_BLON" at de2_115.v(246) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 246
Warning (10034): Output port "LCD_EN" at de2_115.v(248) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 248
Warning (10034): Output port "LCD_ON" at de2_115.v(249) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 249
Warning (10034): Output port "LCD_RS" at de2_115.v(250) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 250
Warning (10034): Output port "LCD_RW" at de2_115.v(251) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 251
Warning (10034): Output port "UART_CTS" at de2_115.v(254) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 254
Warning (10034): Output port "UART_TXD" at de2_115.v(257) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 257
Warning (10034): Output port "SD_CLK" at de2_115.v(266) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 266
Warning (10034): Output port "VGA_BLANK_N" at de2_115.v(273) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 273
Warning (10034): Output port "VGA_CLK" at de2_115.v(274) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 274
Warning (10034): Output port "VGA_HS" at de2_115.v(276) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 276
Warning (10034): Output port "VGA_SYNC_N" at de2_115.v(278) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 278
Warning (10034): Output port "VGA_VS" at de2_115.v(279) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 279
Warning (10034): Output port "AUD_DACDAT" at de2_115.v(285) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 285
Warning (10034): Output port "AUD_XCK" at de2_115.v(287) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 287
Warning (10034): Output port "EEP_I2C_SCLK" at de2_115.v(290) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 290
Warning (10034): Output port "I2C_SCLK" at de2_115.v(294) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 294
Warning (10034): Output port "ENET0_GTX_CLK" at de2_115.v(298) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 298
Warning (10034): Output port "ENET0_MDC" at de2_115.v(301) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 301
Warning (10034): Output port "ENET0_RST_N" at de2_115.v(303) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 303
Warning (10034): Output port "ENET0_TX_EN" at de2_115.v(312) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 312
Warning (10034): Output port "ENET0_TX_ER" at de2_115.v(313) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 313
Warning (10034): Output port "ENET1_GTX_CLK" at de2_115.v(317) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 317
Warning (10034): Output port "ENET1_MDC" at de2_115.v(320) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 320
Warning (10034): Output port "ENET1_RST_N" at de2_115.v(322) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 322
Warning (10034): Output port "ENET1_TX_EN" at de2_115.v(331) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 331
Warning (10034): Output port "ENET1_TX_ER" at de2_115.v(332) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 332
Warning (10034): Output port "TD_RESET_N" at de2_115.v(338) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 338
Warning (10034): Output port "OTG_CS_N" at de2_115.v(343) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 343
Warning (10034): Output port "OTG_RD_N" at de2_115.v(350) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 350
Warning (10034): Output port "OTG_RST_N" at de2_115.v(351) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 351
Warning (10034): Output port "OTG_WE_N" at de2_115.v(352) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 352
Warning (10034): Output port "DRAM_CAS_N" at de2_115.v(360) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 360
Warning (10034): Output port "DRAM_CKE" at de2_115.v(361) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 361
Warning (10034): Output port "DRAM_CLK" at de2_115.v(362) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 362
Warning (10034): Output port "DRAM_CS_N" at de2_115.v(363) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 363
Warning (10034): Output port "DRAM_RAS_N" at de2_115.v(366) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 366
Warning (10034): Output port "DRAM_WE_N" at de2_115.v(367) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 367
Warning (10034): Output port "SRAM_CE_N" at de2_115.v(371) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 371
Warning (10034): Output port "SRAM_LB_N" at de2_115.v(373) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 373
Warning (10034): Output port "SRAM_OE_N" at de2_115.v(374) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 374
Warning (10034): Output port "SRAM_UB_N" at de2_115.v(375) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 375
Warning (10034): Output port "SRAM_WE_N" at de2_115.v(376) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 376
Warning (10034): Output port "FL_CE_N" at de2_115.v(380) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 380
Warning (10034): Output port "FL_OE_N" at de2_115.v(382) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 382
Warning (10034): Output port "FL_RST_N" at de2_115.v(383) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 383
Warning (10034): Output port "FL_WE_N" at de2_115.v(385) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 385
Warning (10034): Output port "FL_WP_N" at de2_115.v(386) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 386
Warning (10034): Output port "HSMC_CLKOUT_N1" at de2_115.v(397) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 397
Warning (10034): Output port "HSMC_CLKOUT_N2" at de2_115.v(398) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 398
Warning (10034): Output port "HSMC_CLKOUT_P1" at de2_115.v(399) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 399
Warning (10034): Output port "HSMC_CLKOUT_P2" at de2_115.v(400) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 400
Warning (10034): Output port "HSMC_CLKOUT0" at de2_115.v(401) has no driver File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 401
Info (12128): Elaborating entity "top_module" for hierarchy "top_module:top" File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 420
Warning (10240): Verilog HDL Always Construct warning at Verilog12.v(38): inferring latch(es) for variable "Aux", which holds its previous value in one or more paths through the always construct File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog12.v Line: 38
Info (10041): Inferred latch for "Aux" at Verilog12.v(39) File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog12.v Line: 39
Error (10028): Can't resolve multiple constant drivers for net "Aux" at Verilog12.v(22) File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog12.v Line: 22
Error (10029): Constant driver at Verilog12.v(39) File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog12.v Line: 39
Error (12152): Can't elaborate user hierarchy "top_module:top" File: C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/de2_115.v Line: 420
Info (144001): Generated suppressed messages file C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/DE2_115.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 72 warnings
    Error: Peak virtual memory: 4706 megabytes
    Error: Processing ended: Mon Jul 03 12:34:39 2023
    Error: Elapsed time: 00:00:18
    Error: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/DE2_115.map.smsg.


