<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/idiv2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/idiv2.v</a>
defines: 
time_elapsed: 1.592s
ram usage: 36808 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpaqqfl_12/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/idiv2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/idiv2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/idiv2.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/idiv2.v:24</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/idiv2.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/idiv2.v:24</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/idiv2.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/idiv2.v:24</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpaqqfl_12/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpaqqfl_12/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpaqqfl_12/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/idiv2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/idiv2.v</a>, line:24, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:35
       |vpiFullName:work@test
       |vpiStmt:
       \_assignment: , line:36
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (c), line:36
           |vpiName:c
           |vpiFullName:work@test.c
         |vpiRhs:
         \_constant: , line:36
           |vpiConstType:7
           |vpiDecompile:13
           |vpiSize:32
           |INT:13
       |vpiStmt:
       \_assignment: , line:36
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (nl), line:36
           |vpiName:nl
           |vpiFullName:work@test.nl
         |vpiRhs:
         \_constant: , line:36
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiStmt:
       \_task_call: (mod), line:37
         |vpiName:mod
         |vpiTask:
         \_task: (mod), line:25
           |vpiName:mod
           |vpiFullName:work@test.mod
           |vpiStmt:
           \_begin: , parent:mod
             |vpiFullName:work@test.mod
             |vpiStmt:
             \_begin: , line:29
               |vpiFullName:work@test.mod
               |vpiStmt:
               \_assignment: , line:30
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (out), line:30
                   |vpiName:out
                   |vpiFullName:work@test.mod.out
                 |vpiRhs:
                 \_operation: , line:30
                   |vpiOpType:11
                   |vpiOperand:
                   \_ref_obj: (a), line:30
                     |vpiName:a
                     |vpiFullName:work@test.mod.a
                   |vpiOperand:
                   \_operation: , line:30
                     |vpiOpType:25
                     |vpiOperand:
                     \_operation: , line:30
                       |vpiOpType:12
                       |vpiOperand:
                       \_ref_obj: (a), line:30
                         |vpiName:a
                         |vpiFullName:work@test.mod.a
                       |vpiOperand:
                       \_ref_obj: (b), line:30
                         |vpiName:b
                         |vpiFullName:work@test.mod.b
                     |vpiOperand:
                     \_ref_obj: (b), line:30
                       |vpiName:b
                       |vpiFullName:work@test.mod.b
         |vpiArgument:
         \_ref_obj: (c), line:37
           |vpiName:c
         |vpiArgument:
         \_ref_obj: (nl), line:37
           |vpiName:nl
         |vpiArgument:
         \_ref_obj: (result), line:37
           |vpiName:result
       |vpiStmt:
       \_sys_func_call: ($display), line:38
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:38
           |vpiConstType:6
           |vpiDecompile:&#34;13 %% 3 = %d&#34;
           |vpiSize:14
           |STRING:&#34;13 %% 3 = %d&#34;
         |vpiArgument:
         \_ref_obj: (result), line:38
           |vpiName:result
       |vpiStmt:
       \_if_stmt: , line:39
         |vpiCondition:
         \_operation: , line:39
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (result), line:39
             |vpiName:result
             |vpiFullName:work@test.result
           |vpiOperand:
           \_constant: , line:39
             |vpiConstType:5
             |vpiDecompile:32&#39;h00_00_00_01
             |vpiSize:32
             |HEX:32&#39;h00_00_00_01
         |vpiStmt:
         \_begin: , line:39
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:40
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:40
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED -- result is %b&#34;
               |vpiSize:24
               |STRING:&#34;FAILED -- result is %b&#34;
             |vpiArgument:
             \_ref_obj: (result), line:40
               |vpiName:result
           |vpiStmt:
           \_sys_func_call: ($finish), line:41
             |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:44
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:44
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiTaskFunc:
   \_task: (mod), line:25
   |vpiNet:
   \_logic_net: (result), line:34
     |vpiName:result
     |vpiFullName:work@test.result
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (c), line:34
     |vpiName:c
     |vpiFullName:work@test.c
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (nl), line:34
     |vpiName:nl
     |vpiFullName:work@test.nl
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/idiv2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/idiv2.v</a>, line:24
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (result), line:34, parent:work@test
     |vpiName:result
     |vpiFullName:work@test.result
     |vpiNetType:48
     |vpiRange:
     \_range: , line:34
       |vpiLeftRange:
       \_constant: , line:34
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:34
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (c), line:34, parent:work@test
     |vpiName:c
     |vpiFullName:work@test.c
     |vpiNetType:48
     |vpiRange:
     \_range: , line:34
       |vpiLeftRange:
       \_constant: , line:34
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:34
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (nl), line:34, parent:work@test
     |vpiName:nl
     |vpiFullName:work@test.nl
     |vpiNetType:48
     |vpiRange:
     \_range: , line:34
       |vpiLeftRange:
       \_constant: , line:34
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:34
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \result of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \c of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \nl of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \c of type 608
Object:  of type 7
Object:  of type 3
Object: \nl of type 608
Object:  of type 7
Object: \mod of type 60
ERROR: Encountered unhandled object type: 60

</pre>
</body>