

================================================================
== Vitis HLS Report for 'execute'
================================================================
* Date:           Tue May 14 23:14:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- exe     |        ?|        ?|        39|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    392|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    2448|   1788|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    119|    -|
|Register         |        -|    -|    1013|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    3461|   2555|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       3|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+----+------+------+-----+
    |          Instance          |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+------------------------+---------+----+------+------+-----+
    |mul_32s_32s_32_2_1_U12      |mul_32s_32s_32_2_1      |        0|   3|   165|    50|    0|
    |sdiv_32ns_32ns_32_36_1_U13  |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +----------------------------+------------------------+---------+----+------+------+-----+
    |Total                       |                        |        0|   3|  2448|  1788|    0|
    +----------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_242_p2                 |         +|   0|  0|  39|          32|           5|
    |add_ln125_fu_110_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln95_fu_249_p2                  |         +|   0|  0|  39|          32|           5|
    |sub_ln115_1_fu_212_p2               |         -|   0|  0|  39|           1|          32|
    |sub_ln115_fu_158_p2                 |         -|   0|  0|  39|           1|          32|
    |sub_ln120_1_fu_193_p2               |         -|   0|  0|  39|           1|          32|
    |sub_ln120_fu_124_p2                 |         -|   0|  0|  39|           1|          32|
    |sub_ln129_fu_104_p2                 |         -|   0|  0|  39|          32|          32|
    |ap_predicate_op105_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op169_write_state39    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_56_p3            |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |ap_block_state39_pp0_stage0_iter38  |        or|   0|  0|   2|           1|           1|
    |select_ln115_fu_221_p3              |    select|   0|  0|  32|           1|          32|
    |select_ln120_fu_202_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 392|         142|         274|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ALU_operation_blk_n      |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |data_a_blk_n             |   9|          2|    1|          2|
    |data_b_blk_n             |   9|          2|    1|          2|
    |data_result_blk_n        |   9|          2|    1|          2|
    |data_result_din          |  65|         12|   32|        384|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 119|         24|   38|        396|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ALU_operation_read_reg_260         |  32|   0|   32|          0|
    |add_ln125_reg_269                  |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_predicate_pred378_state39       |   1|   0|    1|          0|
    |ap_predicate_pred385_state39       |   1|   0|    1|          0|
    |ap_predicate_pred390_state39       |   1|   0|    1|          0|
    |ap_predicate_pred395_state39       |   1|   0|    1|          0|
    |ap_predicate_pred400_state39       |   1|   0|    1|          0|
    |ap_predicate_pred405_state39       |   1|   0|    1|          0|
    |ap_predicate_pred410_state39       |   1|   0|    1|          0|
    |ap_predicate_pred415_state39       |   1|   0|    1|          0|
    |ap_predicate_pred420_state39       |   1|   0|    1|          0|
    |ap_predicate_pred425_state39       |   1|   0|    1|          0|
    |lshr_ln115_1_reg_294               |  31|   0|   31|          0|
    |lshr_ln115_2_reg_299               |  31|   0|   31|          0|
    |lshr_ln120_1_reg_279               |  31|   0|   31|          0|
    |lshr_ln120_2_reg_284               |  31|   0|   31|          0|
    |mul_ln133_reg_314                  |  32|   0|   32|          0|
    |reg_94                             |  32|   0|   32|          0|
    |reg_99                             |  32|   0|   32|          0|
    |sdiv_ln137_reg_319                 |  32|   0|   32|          0|
    |select_ln115_reg_309               |  32|   0|   32|          0|
    |select_ln120_reg_304               |  32|   0|   32|          0|
    |sub_ln129_reg_264                  |  32|   0|   32|          0|
    |tmp_1_reg_274                      |   1|   0|    1|          0|
    |tmp_reg_289                        |   1|   0|    1|          0|
    |ALU_operation_read_reg_260         |  64|  32|   32|          0|
    |add_ln125_reg_269                  |  64|  32|   32|          0|
    |mul_ln133_reg_314                  |  64|  32|   32|          0|
    |reg_94                             |  64|  32|   32|          0|
    |reg_99                             |  64|  32|   32|          0|
    |select_ln115_reg_309               |  64|  32|   32|          0|
    |select_ln120_reg_304               |  64|  32|   32|          0|
    |sub_ln129_reg_264                  |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1013| 256|  757|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|        execute|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|        execute|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|        execute|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|        execute|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|        execute|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|        execute|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|        execute|  return value|
|ALU_operation_dout            |   in|   32|     ap_fifo|  ALU_operation|       pointer|
|ALU_operation_num_data_valid  |   in|    7|     ap_fifo|  ALU_operation|       pointer|
|ALU_operation_fifo_cap        |   in|    7|     ap_fifo|  ALU_operation|       pointer|
|ALU_operation_empty_n         |   in|    1|     ap_fifo|  ALU_operation|       pointer|
|ALU_operation_read            |  out|    1|     ap_fifo|  ALU_operation|       pointer|
|data_a_dout                   |   in|   32|     ap_fifo|         data_a|       pointer|
|data_a_num_data_valid         |   in|    7|     ap_fifo|         data_a|       pointer|
|data_a_fifo_cap               |   in|    7|     ap_fifo|         data_a|       pointer|
|data_a_empty_n                |   in|    1|     ap_fifo|         data_a|       pointer|
|data_a_read                   |  out|    1|     ap_fifo|         data_a|       pointer|
|data_b_dout                   |   in|   32|     ap_fifo|         data_b|       pointer|
|data_b_num_data_valid         |   in|    7|     ap_fifo|         data_b|       pointer|
|data_b_fifo_cap               |   in|    7|     ap_fifo|         data_b|       pointer|
|data_b_empty_n                |   in|    1|     ap_fifo|         data_b|       pointer|
|data_b_read                   |  out|    1|     ap_fifo|         data_b|       pointer|
|data_result_din               |  out|   32|     ap_fifo|    data_result|       pointer|
|data_result_num_data_valid    |   in|    7|     ap_fifo|    data_result|       pointer|
|data_result_fifo_cap          |   in|    7|     ap_fifo|    data_result|       pointer|
|data_result_full_n            |   in|    1|     ap_fifo|    data_result|       pointer|
|data_result_write             |  out|    1|     ap_fifo|    data_result|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

