[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/HierPathPackedStruct/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 133
LIB: work
FILE: ${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv
n<> u<132> t<Top_level_rule> c<1> l<1:1> el<18:1>
  n<> u<1> t<Null_rule> p<132> s<131> l<1:1>
  n<> u<131> t<Source_text> p<132> c<45> l<1:1> el<17:10>
    n<> u<45> t<Description> p<131> c<44> s<72> l<1:1> el<4:16>
      n<> u<44> t<Package_item> p<45> c<43> l<1:1> el<4:16>
        n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<1:1> el<4:16>
          n<> u<42> t<Data_declaration> p<43> c<41> l<1:1> el<4:16>
            n<> u<41> t<Type_declaration> p<42> c<39> l<1:1> el<4:16>
              n<> u<39> t<Data_type> p<41> c<3> s<40> l<1:9> el<4:2>
                n<> u<3> t<Struct_union> p<39> c<2> s<4> l<1:9> el<1:15>
                  n<> u<2> t<Struct_keyword> p<3> l<1:9> el<1:15>
                n<> u<4> t<Packed_keyword> p<39> s<21> l<1:16> el<1:22>
                n<> u<21> t<Struct_union_member> p<39> c<17> s<38> l<2:3> el<2:20>
                  n<> u<17> t<Data_type_or_void> p<21> c<16> s<20> l<2:3> el<2:15>
                    n<> u<16> t<Data_type> p<17> c<5> l<2:3> el<2:15>
                      n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<2:3> el<2:8>
                      n<> u<15> t<Packed_dimension> p<16> c<14> l<2:9> el<2:15>
                        n<> u<14> t<Constant_range> p<15> c<9> l<2:10> el<2:14>
                          n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:10> el<2:12>
                            n<> u<8> t<Constant_primary> p<9> c<7> l<2:10> el<2:12>
                              n<> u<7> t<Primary_literal> p<8> c<6> l<2:10> el<2:12>
                                n<19> u<6> t<INT_CONST> p<7> l<2:10> el<2:12>
                          n<> u<13> t<Constant_expression> p<14> c<12> l<2:13> el<2:14>
                            n<> u<12> t<Constant_primary> p<13> c<11> l<2:13> el<2:14>
                              n<> u<11> t<Primary_literal> p<12> c<10> l<2:13> el<2:14>
                                n<0> u<10> t<INT_CONST> p<11> l<2:13> el<2:14>
                  n<> u<20> t<Variable_decl_assignment_list> p<21> c<19> l<2:16> el<2:19>
                    n<> u<19> t<Variable_decl_assignment> p<20> c<18> l<2:16> el<2:19>
                      n<foo> u<18> t<STRING_CONST> p<19> l<2:16> el<2:19>
                n<> u<38> t<Struct_union_member> p<39> c<34> l<3:3> el<3:20>
                  n<> u<34> t<Data_type_or_void> p<38> c<33> s<37> l<3:3> el<3:15>
                    n<> u<33> t<Data_type> p<34> c<22> l<3:3> el<3:15>
                      n<> u<22> t<IntVec_TypeLogic> p<33> s<32> l<3:3> el<3:8>
                      n<> u<32> t<Packed_dimension> p<33> c<31> l<3:9> el<3:15>
                        n<> u<31> t<Constant_range> p<32> c<26> l<3:10> el<3:14>
                          n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<3:10> el<3:12>
                            n<> u<25> t<Constant_primary> p<26> c<24> l<3:10> el<3:12>
                              n<> u<24> t<Primary_literal> p<25> c<23> l<3:10> el<3:12>
                                n<21> u<23> t<INT_CONST> p<24> l<3:10> el<3:12>
                          n<> u<30> t<Constant_expression> p<31> c<29> l<3:13> el<3:14>
                            n<> u<29> t<Constant_primary> p<30> c<28> l<3:13> el<3:14>
                              n<> u<28> t<Primary_literal> p<29> c<27> l<3:13> el<3:14>
                                n<0> u<27> t<INT_CONST> p<28> l<3:13> el<3:14>
                  n<> u<37> t<Variable_decl_assignment_list> p<38> c<36> l<3:16> el<3:19>
                    n<> u<36> t<Variable_decl_assignment> p<37> c<35> l<3:16> el<3:19>
                      n<bar> u<35> t<STRING_CONST> p<36> l<3:16> el<3:19>
              n<fourty_two_t> u<40> t<STRING_CONST> p<41> l<4:3> el<4:15>
    n<> u<72> t<Description> p<131> c<71> s<130> l<6:1> el<8:9>
      n<> u<71> t<Package_item> p<72> c<70> l<6:1> el<8:9>
        n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<6:1> el<8:9>
          n<> u<69> t<Data_declaration> p<70> c<68> l<6:1> el<8:9>
            n<> u<68> t<Type_declaration> p<69> c<66> l<6:1> el<8:9>
              n<> u<66> t<Data_type> p<68> c<47> s<67> l<6:9> el<8:2>
                n<> u<47> t<Struct_union> p<66> c<46> s<48> l<6:9> el<6:15>
                  n<> u<46> t<Struct_keyword> p<47> l<6:9> el<6:15>
                n<> u<48> t<Packed_keyword> p<66> s<65> l<6:16> el<6:22>
                n<> u<65> t<Struct_union_member> p<66> c<61> l<7:3> el<7:27>
                  n<> u<61> t<Data_type_or_void> p<65> c<60> s<64> l<7:3> el<7:21>
                    n<fourty_two_t> u<60> t<Data_type> p<61> c<49> l<7:3> el<7:21>
                      n<fourty_two_t> u<49> t<STRING_CONST> p<60> s<59> l<7:3> el<7:15>
                      n<> u<59> t<Packed_dimension> p<60> c<58> l<7:16> el<7:21>
                        n<> u<58> t<Constant_range> p<59> c<53> l<7:17> el<7:20>
                          n<> u<53> t<Constant_expression> p<58> c<52> s<57> l<7:17> el<7:18>
                            n<> u<52> t<Constant_primary> p<53> c<51> l<7:17> el<7:18>
                              n<> u<51> t<Primary_literal> p<52> c<50> l<7:17> el<7:18>
                                n<1> u<50> t<INT_CONST> p<51> l<7:17> el<7:18>
                          n<> u<57> t<Constant_expression> p<58> c<56> l<7:19> el<7:20>
                            n<> u<56> t<Constant_primary> p<57> c<55> l<7:19> el<7:20>
                              n<> u<55> t<Primary_literal> p<56> c<54> l<7:19> el<7:20>
                                n<0> u<54> t<INT_CONST> p<55> l<7:19> el<7:20>
                  n<> u<64> t<Variable_decl_assignment_list> p<65> c<63> l<7:22> el<7:26>
                    n<> u<63> t<Variable_decl_assignment> p<64> c<62> l<7:22> el<7:26>
                      n<pair> u<62> t<STRING_CONST> p<63> l<7:22> el<7:26>
              n<foo_t> u<67> t<STRING_CONST> p<68> l<8:3> el<8:8>
    n<> u<130> t<Description> p<131> c<129> l<10:1> el<17:10>
      n<> u<129> t<Module_declaration> p<130> c<85> l<10:1> el<17:10>
        n<> u<85> t<Module_ansi_header> p<129> c<73> s<127> l<10:1> el<10:32>
          n<module> u<73> t<Module_keyword> p<85> s<74> l<10:1> el<10:7>
          n<some_mod> u<74> t<STRING_CONST> p<85> s<75> l<10:8> el<10:16>
          n<> u<75> t<Package_import_declaration_list> p<85> s<84> l<10:16> el<10:16>
          n<> u<84> t<Port_declaration_list> p<85> c<83> l<10:16> el<10:31>
            n<> u<83> t<Ansi_port_declaration> p<84> c<81> l<10:17> el<10:30>
              n<> u<81> t<Net_port_header> p<83> c<76> s<82> l<10:17> el<10:28>
                n<> u<76> t<PortDir_Inp> p<81> s<80> l<10:17> el<10:22>
                n<> u<80> t<Net_port_type> p<81> c<79> l<10:23> el<10:28>
                  n<> u<79> t<Data_type_or_implicit> p<80> c<78> l<10:23> el<10:28>
                    n<foo_t> u<78> t<Data_type> p<79> c<77> l<10:23> el<10:28>
                      n<foo_t> u<77> t<STRING_CONST> p<78> l<10:23> el<10:28>
              n<a> u<82> t<STRING_CONST> p<83> l<10:29> el<10:30>
        n<> u<127> t<Non_port_module_item> p<129> c<126> s<128> l<14:4> el<16:7>
          n<> u<126> t<Module_or_generate_item> p<127> c<125> l<14:4> el<16:7>
            n<> u<125> t<Module_common_item> p<126> c<124> l<14:4> el<16:7>
              n<> u<124> t<Conditional_generate_construct> p<125> c<123> l<14:4> el<16:7>
                n<> u<123> t<If_generate_construct> p<124> c<122> l<14:4> el<16:7>
                  n<> u<122> t<IF> p<123> s<108> l<14:4> el<14:6>
                  n<> u<108> t<Constant_expression> p<123> c<102> s<121> l<14:8> el<14:30>
                    n<> u<102> t<Constant_expression> p<108> c<101> s<107> l<14:8> el<14:24>
                      n<> u<101> t<Constant_primary> p<102> c<100> l<14:8> el<14:24>
                        n<> u<100> t<Subroutine_call> p<101> c<86> l<14:8> el<14:24>
                          n<> u<86> t<Dollar_keyword> p<100> s<87> l<14:8> el<14:9>
                          n<bits> u<87> t<STRING_CONST> p<100> s<99> l<14:9> el<14:13>
                          n<> u<99> t<Argument_list> p<100> c<98> l<14:14> el<14:23>
                            n<> u<98> t<Expression> p<99> c<97> l<14:14> el<14:23>
                              n<> u<97> t<Primary> p<98> c<96> l<14:14> el<14:23>
                                n<> u<96> t<Complex_func_call> p<97> c<88> l<14:14> el<14:23>
                                  n<a> u<88> t<STRING_CONST> p<96> s<89> l<14:14> el<14:15>
                                  n<pair> u<89> t<STRING_CONST> p<96> s<95> l<14:16> el<14:20>
                                  n<> u<95> t<Select> p<96> c<94> l<14:20> el<14:23>
                                    n<> u<94> t<Bit_select> p<95> c<93> l<14:20> el<14:23>
                                      n<> u<93> t<Expression> p<94> c<92> l<14:21> el<14:22>
                                        n<> u<92> t<Primary> p<93> c<91> l<14:21> el<14:22>
                                          n<> u<91> t<Primary_literal> p<92> c<90> l<14:21> el<14:22>
                                            n<0> u<90> t<INT_CONST> p<91> l<14:21> el<14:22>
                    n<> u<107> t<BinOp_Not> p<108> s<106> l<14:25> el<14:27>
                    n<> u<106> t<Constant_expression> p<108> c<105> l<14:28> el<14:30>
                      n<> u<105> t<Constant_primary> p<106> c<104> l<14:28> el<14:30>
                        n<> u<104> t<Primary_literal> p<105> c<103> l<14:28> el<14:30>
                          n<42> u<103> t<INT_CONST> p<104> l<14:28> el<14:30>
                  n<> u<121> t<Generate_item> p<123> c<120> l<14:32> el<16:7>
                    n<> u<120> t<Generate_begin_end_block> p<121> c<118> l<14:32> el<16:7>
                      n<> u<118> t<Generate_item> p<120> c<117> s<119> l<15:7> el<15:48>
                        n<> u<117> t<Module_or_generate_item> p<118> c<116> l<15:7> el<15:48>
                          n<> u<116> t<Module_common_item> p<117> c<115> l<15:7> el<15:48>
                            n<> u<115> t<Elaboration_system_task> p<116> c<114> l<15:7> el<15:48>
                              n<error> u<114> t<STRING_CONST> p<115> s<113> l<15:8> el<15:13>
                              n<> u<113> t<Argument_list> p<115> c<112> l<15:14> el<15:46>
                                n<> u<112> t<Expression> p<113> c<111> l<15:14> el<15:46>
                                  n<> u<111> t<Primary> p<112> c<110> l<15:14> el<15:46>
                                    n<> u<110> t<Primary_literal> p<111> c<109> l<15:14> el<15:46>
                                      n<"pair element not expected size"> u<109> t<STRING_LITERAL> p<110> l<15:14> el<15:46>
                      n<> u<119> t<END> p<120> l<16:4> el<16:7>
        n<> u<128> t<ENDMODULE> p<129> l<17:1> el<17:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv:10:1: No timescale set for "some_mod".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv:10:1: Compile module "work@some_mod".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
BitSelect                                              2
Constant                                               9
Design                                                 1
GenIf                                                  1
HierPath                                               2
Identifier                                             4
LogicTypespec                                          2
Module                                                 2
ModuleTypespec                                         1
Net                                                    1
Operation                                              1
PackedArrayTypespec                                    1
Port                                                   1
Range                                                  3
RefObj                                                 2
RefTypespec                                            8
SourceFile                                             1
StructTypespec                                         2
SysFuncCall                                            1
TypedefTypespec                                        2
TypespecMember                                         3
UnsupportedTypespec                                    4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathPackedStruct/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@some_mod)
    |vpiParent:
    \_Module: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
    |vpiName:work@some_mod
  |vpiInternalScope:
  \_Begin: (work@some_mod), line:14:32, endln:16:7
    |vpiParent:
    \_Module: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
    |vpiFullName:work@some_mod
  |vpiImportTypespec:
  \_Net: (work@some_mod.a), line:10:29, endln:10:30
    |vpiParent:
    \_Module: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@some_mod.a.foo_t), line:10:23, endln:10:28
      |vpiParent:
      \_Net: (work@some_mod.a), line:10:29, endln:10:30
      |vpiName:foo_t
      |vpiFullName:work@some_mod.a.foo_t
      |vpiActual:
      \_TypedefTypespec: (foo_t), line:8:3, endln:8:8
    |vpiName:a
    |vpiFullName:work@some_mod.a
  |vpiDefName:work@some_mod
  |vpiNet:
  \_Net: (work@some_mod.a), line:10:29, endln:10:30
  |vpiPort:
  \_Port: (a), line:10:29, endln:10:30
    |vpiParent:
    \_Module: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@some_mod.a.foo_t), line:10:23, endln:10:28
      |vpiParent:
      \_Port: (a), line:10:29, endln:10:30
      |vpiName:foo_t
      |vpiFullName:work@some_mod.a.foo_t
      |vpiActual:
      \_TypedefTypespec: (foo_t), line:8:3, endln:8:8
  |vpiGenStmt:
  \_GenIf: , line:14:4, endln:16:7
    |vpiParent:
    \_Module: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
    |vpiCondition:
    \_Operation: , line:14:8, endln:14:30
      |vpiParent:
      \_GenIf: , line:14:4, endln:16:7
      |vpiOpType:15
      |vpiOperand:
      \_SysFuncCall: ($bits), line:14:8, endln:14:24
        |vpiParent:
        \_Operation: , line:14:8, endln:14:30
        |vpiArgument:
        \_HierPath: (a.pair[0]), line:14:14, endln:14:23
          |vpiParent:
          \_SysFuncCall: ($bits), line:14:8, endln:14:24
          |vpiActual:
          \_RefObj: (a), line:14:14, endln:14:15
            |vpiParent:
            \_HierPath: (a.pair[0]), line:14:14, endln:14:23
            |vpiName:a
            |vpiActual:
            \_Net: (work@some_mod.a), line:10:29, endln:10:30
          |vpiActual:
          \_BitSelect: (work@some_mod.a.pair[0].pair), line:14:20, endln:14:23
            |vpiParent:
            \_HierPath: (a.pair[0]), line:14:14, endln:14:23
            |vpiName:pair
            |vpiFullName:work@some_mod.a.pair[0].pair
            |vpiActual:
            \_TypespecMember: (pair), line:7:22, endln:7:26
            |vpiIndex:
            \_Constant: , line:14:21, endln:14:22
              |vpiParent:
              \_BitSelect: (work@some_mod.a.pair[0].pair), line:14:20, endln:14:23
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiName:a.pair[0]
        |vpiName:
        \_Identifier: ($bits)
          |vpiParent:
          \_SysFuncCall: ($bits), line:14:8, endln:14:24
          |vpiName:$bits
      |vpiOperand:
      \_Constant: , line:14:28, endln:14:30
        |vpiParent:
        \_Operation: , line:14:8, endln:14:30
        |vpiDecompile:42
        |vpiSize:64
        |UINT:42
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@some_mod), line:14:32, endln:16:7
|vpiTypedef:
\_TypedefTypespec: (fourty_two_t), line:4:3, endln:4:15
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (fourty_two_t)
    |vpiParent:
    \_TypedefTypespec: (fourty_two_t), line:4:3, endln:4:15
    |vpiName:fourty_two_t
  |vpiTypedefAlias:
  \_RefTypespec: (fourty_two_t), line:1:9, endln:4:2
    |vpiParent:
    \_TypedefTypespec: (fourty_two_t), line:4:3, endln:4:15
    |vpiFullName:fourty_two_t
    |vpiActual:
    \_StructTypespec: , line:1:9, endln:4:2
|vpiTypedef:
\_StructTypespec: , line:1:9, endln:4:2
  |vpiParent:
  \_Design: (unnamed)
  |vpiPacked:1
  |vpiTypespecMember:
  \_TypespecMember: (foo), line:2:16, endln:2:19
    |vpiParent:
    \_StructTypespec: , line:1:9, endln:4:2
    |vpiName:foo
    |vpiTypespec:
    \_RefTypespec: (foo), line:2:3, endln:2:15
      |vpiParent:
      \_TypespecMember: (foo), line:2:16, endln:2:19
      |vpiFullName:foo
      |vpiActual:
      \_LogicTypespec: , line:2:3, endln:2:8
  |vpiTypespecMember:
  \_TypespecMember: (bar), line:3:16, endln:3:19
    |vpiParent:
    \_StructTypespec: , line:1:9, endln:4:2
    |vpiName:bar
    |vpiTypespec:
    \_RefTypespec: (bar), line:3:3, endln:3:15
      |vpiParent:
      \_TypespecMember: (bar), line:3:16, endln:3:19
      |vpiFullName:bar
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:8
|vpiTypedef:
\_LogicTypespec: , line:2:3, endln:2:8
  |vpiParent:
  \_Design: (unnamed)
  |vpiRange:
  \_Range: , line:2:9, endln:2:15
    |vpiParent:
    \_LogicTypespec: , line:2:3, endln:2:8
    |vpiLeftRange:
    \_Constant: , line:2:10, endln:2:12
      |vpiParent:
      \_Range: , line:2:9, endln:2:15
      |vpiDecompile:19
      |vpiSize:64
      |UINT:19
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:2:13, endln:2:14
      |vpiParent:
      \_Range: , line:2:9, endln:2:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
|vpiTypedef:
\_LogicTypespec: , line:3:3, endln:3:8
  |vpiParent:
  \_Design: (unnamed)
  |vpiRange:
  \_Range: , line:3:9, endln:3:15
    |vpiParent:
    \_LogicTypespec: , line:3:3, endln:3:8
    |vpiLeftRange:
    \_Constant: , line:3:10, endln:3:12
      |vpiParent:
      \_Range: , line:3:9, endln:3:15
      |vpiDecompile:21
      |vpiSize:64
      |UINT:21
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:3:13, endln:3:14
      |vpiParent:
      \_Range: , line:3:9, endln:3:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
|vpiTypedef:
\_TypedefTypespec: (foo_t), line:8:3, endln:8:8
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (foo_t)
    |vpiParent:
    \_TypedefTypespec: (foo_t), line:8:3, endln:8:8
    |vpiName:foo_t
  |vpiTypedefAlias:
  \_RefTypespec: (foo_t), line:6:9, endln:8:2
    |vpiParent:
    \_TypedefTypespec: (foo_t), line:8:3, endln:8:8
    |vpiFullName:foo_t
    |vpiActual:
    \_StructTypespec: , line:6:9, endln:8:2
|vpiTypedef:
\_StructTypespec: , line:6:9, endln:8:2
  |vpiParent:
  \_Design: (unnamed)
  |vpiPacked:1
  |vpiTypespecMember:
  \_TypespecMember: (pair), line:7:22, endln:7:26
    |vpiParent:
    \_StructTypespec: , line:6:9, endln:8:2
    |vpiName:pair
    |vpiTypespec:
    \_RefTypespec: (pair), line:7:3, endln:7:21
      |vpiParent:
      \_TypespecMember: (pair), line:7:22, endln:7:26
      |vpiFullName:pair
      |vpiActual:
      \_PackedArrayTypespec: , line:7:3, endln:7:21
|vpiTypedef:
\_PackedArrayTypespec: , line:7:3, endln:7:21
  |vpiParent:
  \_Design: (unnamed)
  |vpiRange:
  \_Range: , line:7:16, endln:7:21
    |vpiParent:
    \_PackedArrayTypespec: , line:7:3, endln:7:21
    |vpiLeftRange:
    \_Constant: , line:7:17, endln:7:18
      |vpiParent:
      \_Range: , line:7:16, endln:7:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:7:19, endln:7:20
      |vpiParent:
      \_Range: , line:7:16, endln:7:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_RefTypespec: (fourty_two_t), line:7:3, endln:7:15
    |vpiParent:
    \_PackedArrayTypespec: , line:7:3, endln:7:21
    |vpiName:fourty_two_t
    |vpiActual:
    \_TypedefTypespec: (fourty_two_t), line:4:3, endln:4:15
|vpiTypedef:
\_ModuleTypespec: (some_mod)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:some_mod
  |vpiModule:
  \_Module: work@some_mod (work@some_mod), file:${SURELOG_DIR}/tests/HierPathPackedStruct/dut.sv, line:10:1, endln:17:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
