
*** Running vivado
    with args -log polytop_RE.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source polytop_RE.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jun 29 22:27:51 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source polytop_RE.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 541.152 ; gain = 202.141
Command: link_design -top polytop_RE -part xczu15eg-ffvb1156-3-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu15eg-ffvb1156-3-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.395 . Memory (MB): peak = 1624.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2938 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivadoProject/Multlane_RENTT/Multlane_RENTT.srcs/constrs_1/new/NTT.xdc]
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1819.406 ; gain = 35.691
Finished Parsing XDC File [D:/VivadoProject/Multlane_RENTT/Multlane_RENTT.srcs/constrs_1/new/NTT.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2282.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2282.145 ; gain = 1740.992
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2321.832 ; gain = 39.648

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 20e449b42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2662.977 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 20e449b42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2662.977 ; gain = 0.000
Phase 1 Initialization | Checksum: 20e449b42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 2662.977 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 20e449b42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.605 ; gain = 312.629

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 20e449b42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.605 ; gain = 312.629
Phase 2 Timer Update And Timing Data Collection | Checksum: 20e449b42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.605 ; gain = 312.629

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 24254580f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.605 ; gain = 312.629
Retarget | Checksum: 24254580f
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 3 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 24254580f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.605 ; gain = 312.629
Constant propagation | Checksum: 24254580f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1e6e1cd57

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.605 ; gain = 312.629
Sweep | Checksum: 1e6e1cd57
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1e6e1cd57

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.605 ; gain = 312.629
BUFG optimization | Checksum: 1e6e1cd57
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1e6e1cd57

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.605 ; gain = 312.629
Shift Register Optimization | Checksum: 1e6e1cd57
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device xczu15eg is unsupported

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e6e1cd57

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.605 ; gain = 312.629
Post Processing Netlist | Checksum: 1e6e1cd57
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d921d93b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2975.605 ; gain = 312.629

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2975.605 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d921d93b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2975.605 ; gain = 312.629
Phase 9 Finalization | Checksum: 1d921d93b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2975.605 ; gain = 312.629
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1d921d93b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2975.605 ; gain = 312.629

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2975.605 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d921d93b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2975.605 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2975.605 ; gain = 693.461
INFO: [Vivado 12-24828] Executing command : report_drc -file polytop_RE_drc_opted.rpt -pb polytop_RE_drc_opted.pb -rpx polytop_RE_drc_opted.rpx
Command: report_drc -file polytop_RE_drc_opted.rpt -pb polytop_RE_drc_opted.pb -rpx polytop_RE_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2024/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/VivadoProject/Multlane_RENTT/Multlane_RENTT.runs/impl_1/polytop_RE_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 3009.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProject/Multlane_RENTT/Multlane_RENTT.runs/impl_1/polytop_RE_opt.dcp' has been generated.
Command: place_design -directive Auto_3
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'Auto_3' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3073.582 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fea56bc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3073.582 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3073.582 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e9b60fd4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4205.973 ; gain = 1132.391

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 267414509

Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 4205.973 ; gain = 1132.391

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 267414509

Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 4205.973 ; gain = 1132.391
Phase 1 Placer Initialization | Checksum: 267414509

Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 4205.973 ; gain = 1132.391

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-1947] Predicted directive using ML models is: ExtraPostPlacementOpt

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2a3b398c8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 4205.973 ; gain = 1132.391

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2ac12445b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:52 . Memory (MB): peak = 4205.973 ; gain = 1132.391

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2ac12445b

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 4205.973 ; gain = 1132.391

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2895a8cc2

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 4205.973 ; gain = 1132.391

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2895a8cc2

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 4205.973 ; gain = 1132.391
Phase 2.1.1 Partition Driven Placement | Checksum: 2895a8cc2

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 4205.973 ; gain = 1132.391
Phase 2.1 Floorplanning | Checksum: 277d225f3

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 4205.973 ; gain = 1132.391

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 277d225f3

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 4205.973 ; gain = 1132.391

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 277d225f3

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 4205.973 ; gain = 1132.391

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 23e981246

Time (s): cpu = 00:05:27 ; elapsed = 00:03:28 . Memory (MB): peak = 4205.973 ; gain = 1132.391

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 808 LUTNM shape to break, 135 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 189, two critical 619, total 808, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 839 nets or LUTs. Breaked 808 LUTs, combined 31 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 44 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 19 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell gen_rbfu[3].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[2].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[2].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[3].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[0].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[1].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[1].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[4].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[0].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[6].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[7].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[7].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[4].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[5].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[6].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-665] Processed cell gen_rbfu[3].u_RBFU/u_Modmul0/u_intmul/P_mul. 12 registers were pushed out.
INFO: [Physopt 32-665] Processed cell gen_rbfu[2].u_RBFU/u_Modmul0/u_intmul/P_mul. 12 registers were pushed out.
INFO: [Physopt 32-665] Processed cell gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul. 12 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 16 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell gen_rbfu[3].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[2].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[2].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[3].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[0].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[1].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[1].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[5].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[4].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[0].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[6].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[7].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[7].u_RBFU/u_Modmul0/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[4].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[5].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-666] Processed cell gen_rbfu[6].u_RBFU/u_Modmul1/u_intmul/P_mul. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 3 nets or cells. Created 36 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4205.973 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4205.973 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          808  |             31  |                   839  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           36  |              0  |                     3  |           0  |           1  |  00:00:09  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          844  |             31  |                   842  |           0  |          10  |  00:00:10  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2d772d152

Time (s): cpu = 00:05:39 ; elapsed = 00:03:40 . Memory (MB): peak = 4205.973 ; gain = 1132.391
Phase 2.4 Global Placement Core | Checksum: 371a54d25

Time (s): cpu = 00:06:32 ; elapsed = 00:04:11 . Memory (MB): peak = 4205.973 ; gain = 1132.391
Phase 2 Global Placement | Checksum: 371a54d25

Time (s): cpu = 00:06:32 ; elapsed = 00:04:11 . Memory (MB): peak = 4205.973 ; gain = 1132.391

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2cc7831c7

Time (s): cpu = 00:06:57 ; elapsed = 00:04:26 . Memory (MB): peak = 4205.973 ; gain = 1132.391

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2b2679928

Time (s): cpu = 00:07:01 ; elapsed = 00:04:29 . Memory (MB): peak = 4205.973 ; gain = 1132.391

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2cf3a49bc

Time (s): cpu = 00:08:06 ; elapsed = 00:05:09 . Memory (MB): peak = 4209.473 ; gain = 1135.891

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2f4be1c84

Time (s): cpu = 00:08:39 ; elapsed = 00:05:39 . Memory (MB): peak = 4222.746 ; gain = 1149.164
Phase 3.3.2 Slice Area Swap | Checksum: 2f4be1c84

Time (s): cpu = 00:08:39 ; elapsed = 00:05:41 . Memory (MB): peak = 4226.676 ; gain = 1153.094
Phase 3.3 Small Shape DP | Checksum: 381d8b069

Time (s): cpu = 00:09:40 ; elapsed = 00:06:23 . Memory (MB): peak = 4231.887 ; gain = 1158.305

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 36f8fc2c8

Time (s): cpu = 00:09:43 ; elapsed = 00:06:25 . Memory (MB): peak = 4231.887 ; gain = 1158.305

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 3242a4188

Time (s): cpu = 00:09:43 ; elapsed = 00:06:26 . Memory (MB): peak = 4231.887 ; gain = 1158.305

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2a0d7ed41

Time (s): cpu = 00:10:14 ; elapsed = 00:06:52 . Memory (MB): peak = 4231.887 ; gain = 1158.305
Phase 3 Detail Placement | Checksum: 2a0d7ed41

Time (s): cpu = 00:10:14 ; elapsed = 00:06:52 . Memory (MB): peak = 4231.887 ; gain = 1158.305

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2251f625c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.120 | TNS=-3.660 |
Phase 1 Physical Synthesis Initialization | Checksum: ef848436

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.679 . Memory (MB): peak = 4290.148 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2291f53b7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.935 . Memory (MB): peak = 4290.148 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2251f625c

Time (s): cpu = 00:10:53 ; elapsed = 00:07:17 . Memory (MB): peak = 4290.148 ; gain = 1216.566

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.146. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2fd7a6caa

Time (s): cpu = 00:13:19 ; elapsed = 00:09:55 . Memory (MB): peak = 4346.906 ; gain = 1273.324

Time (s): cpu = 00:13:19 ; elapsed = 00:09:55 . Memory (MB): peak = 4346.906 ; gain = 1273.324
Phase 4.1 Post Commit Optimization | Checksum: 2fd7a6caa

Time (s): cpu = 00:13:20 ; elapsed = 00:09:55 . Memory (MB): peak = 4346.906 ; gain = 1273.324
Post Placement Optimization Initialization | Checksum: 2b6b4b07b

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.145 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1473cfe4c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.721 . Memory (MB): peak = 4356.305 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 262fc27c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.970 . Memory (MB): peak = 4356.305 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.194. For the most accurate timing information please run report_timing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4382.387 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20b6b5bb2

Time (s): cpu = 00:16:18 ; elapsed = 00:12:51 . Memory (MB): peak = 4382.387 ; gain = 1308.805

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                4x4|                2x2|              16x16|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20b6b5bb2

Time (s): cpu = 00:16:18 ; elapsed = 00:12:51 . Memory (MB): peak = 4382.387 ; gain = 1308.805
Phase 4.3 Placer Reporting | Checksum: 20b6b5bb2

Time (s): cpu = 00:16:18 ; elapsed = 00:12:51 . Memory (MB): peak = 4382.387 ; gain = 1308.805

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4382.387 ; gain = 0.000

Time (s): cpu = 00:16:18 ; elapsed = 00:12:51 . Memory (MB): peak = 4382.387 ; gain = 1308.805
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 284e7eb85

Time (s): cpu = 00:16:19 ; elapsed = 00:12:51 . Memory (MB): peak = 4382.387 ; gain = 1308.805
Ending Placer Task | Checksum: 1f4f765e3

Time (s): cpu = 00:16:19 ; elapsed = 00:12:52 . Memory (MB): peak = 4382.387 ; gain = 1308.805
118 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:16:33 ; elapsed = 00:13:01 . Memory (MB): peak = 4382.387 ; gain = 1372.875
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file polytop_RE_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 4382.387 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file polytop_RE_utilization_placed.rpt -pb polytop_RE_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file polytop_RE_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4382.387 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 4382.387 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4382.387 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4382.387 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 4382.387 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4382.387 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 4382.387 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4382.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProject/Multlane_RENTT/Multlane_RENTT.runs/impl_1/polytop_RE_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4382.387 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4382.387 ; gain = 0.000
INFO: [Vivado_Tcl 4-2280] Estimated Timing Summary | WNS= 0.194 | TNS= 0.000 | WHS= -0.001 |
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-2291] Design worst hold slack (WHS) is greater than or equal to -0.250 ns. Hold fix optimization will be skipped.
 
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4382.387 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.105 . Memory (MB): peak = 4382.387 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4382.387 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4382.387 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 4382.387 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 4382.387 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 4382.387 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4382.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProject/Multlane_RENTT/Multlane_RENTT.runs/impl_1/polytop_RE_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 60b9d2d8 ConstDB: 0 ShapeSum: c4f9d670 RouteDB: cf43bc9b
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4382.387 ; gain = 0.000
Post Restoration Checksum: NetGraph: 5307235d | NumContArr: bae4dc6b | Constraints: 83d2f307 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25467ed6c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4382.387 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25467ed6c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4382.387 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25467ed6c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4382.387 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 22af8b695

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 4626.023 ; gain = 243.637

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c8b56673

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 4626.023 ; gain = 243.637
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.313  | TNS=0.000  | WHS=0.006  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 8.17491e-06 %
  Global Horizontal Routing Utilization  = 1.67713e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22058
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9830
  Number of Partially Routed Nets     = 12228
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1fb0d085e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 4739.539 ; gain = 357.152

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1fb0d085e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 4739.539 ; gain = 357.152

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2d9a93493

Time (s): cpu = 00:01:13 ; elapsed = 00:00:38 . Memory (MB): peak = 4739.539 ; gain = 357.152
Phase 4 Initial Routing | Checksum: 2c7ac04a9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 4739.539 ; gain = 357.152

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   32x32|      1.10|   32x32|      1.13|   32x32|      1.14|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.25|     2x2|      0.18|   16x16|      0.86|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      0.72|     8x8|      0.39|   32x32|      1.51|
|___________|________|__________|________|__________|________|__________|
|       WEST|   16x16|      0.54|   16x16|      0.53|   16x16|      0.97|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X9Y256->INT_X24Y287 (CLEM_X9Y256->CLEL_R_X24Y287)
	INT_X7Y263->INT_X22Y278 (CLEM_X7Y263->CLEL_R_X22Y278)
	INT_X8Y260->INT_X23Y275 (CLEM_X8Y260->DSP_X23Y275)
	INT_X8Y259->INT_X23Y274 (CLEM_X8Y259->DSP_X23Y270)
	INT_X8Y270->INT_X23Y285 (CLEM_X8Y270->DSP_X23Y285)
EAST
	INT_X8Y250->INT_X23Y265 (CLEM_X8Y250->DSP_X23Y265)
	INT_X8Y249->INT_X23Y264 (CLEM_X8Y249->DSP_X23Y260)
	INT_X8Y248->INT_X23Y263 (CLEM_X8Y248->DSP_X23Y260)
	INT_X8Y247->INT_X23Y262 (CLEM_X8Y247->DSP_X23Y260)
WEST
	INT_X16Y268->INT_X23Y283 (BRAM_X16Y265->DSP_X23Y280)
	INT_X16Y276->INT_X23Y283 (BRAM_X16Y275->DSP_X23Y280)
	INT_X16Y268->INT_X23Y275 (BRAM_X16Y265->DSP_X23Y275)
	INT_X16Y275->INT_X23Y282 (BRAM_X16Y275->DSP_X23Y280)
	INT_X16Y267->INT_X23Y274 (BRAM_X16Y265->DSP_X23Y270)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X7Y252->INT_X22Y283 (CLEM_X7Y252->CLEL_R_X22Y283)
	INT_X7Y270->INT_X22Y285 (CLEM_X7Y270->CLEL_R_X22Y285)
	INT_X7Y252->INT_X22Y267 (CLEM_X7Y252->CLEL_R_X22Y267)
	INT_X7Y251->INT_X22Y266 (CLEM_X7Y251->CLEL_R_X22Y266)
	INT_X7Y250->INT_X22Y265 (CLEM_X7Y250->CLEL_R_X22Y265)
WEST
	INT_X16Y265->INT_X23Y288 (BRAM_X16Y265->DSP_X23Y285)
	INT_X16Y276->INT_X23Y283 (BRAM_X16Y275->DSP_X23Y280)
	INT_X16Y268->INT_X23Y275 (BRAM_X16Y265->DSP_X23Y275)
	INT_X16Y275->INT_X23Y282 (BRAM_X16Y275->DSP_X23Y280)
	INT_X16Y267->INT_X23Y274 (BRAM_X16Y265->DSP_X23Y270)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X9Y256->INT_X24Y287 (CLEM_X9Y256->CLEL_R_X24Y287)
	INT_X7Y260->INT_X22Y275 (CLEM_X7Y260->CLEL_R_X22Y275)
	INT_X7Y259->INT_X22Y274 (CLEM_X7Y259->CLEL_R_X22Y274)
	INT_X7Y258->INT_X22Y273 (CLEM_X7Y258->CLEL_R_X22Y273)
	INT_X7Y267->INT_X22Y282 (CLEM_X7Y267->CLEL_R_X22Y282)
SOUTH
	INT_X10Y237->INT_X21Y252 (CLEM_X10Y237->CLEL_R_X21Y252)
	INT_X8Y244->INT_X15Y251 (CLEM_X8Y244->CLEL_R_X15Y251)
	INT_X8Y249->INT_X15Y256 (CLEM_X8Y249->CLEL_R_X15Y256)
	INT_X8Y248->INT_X15Y255 (CLEM_X8Y248->CLEL_R_X15Y255)
	INT_X8Y247->INT_X15Y254 (CLEM_X8Y247->CLEL_R_X15Y254)
EAST
	INT_X6Y234->INT_X29Y265 (BRAM_X6Y230->CLEL_R_X29Y265)
	INT_X16Y244->INT_X31Y259 (BRAM_X16Y240->DSP_X31Y255)
	INT_X16Y243->INT_X31Y258 (BRAM_X16Y240->DSP_X31Y255)
	INT_X16Y242->INT_X31Y257 (BRAM_X16Y240->DSP_X31Y255)
	INT_X16Y241->INT_X31Y256 (BRAM_X16Y240->DSP_X31Y255)
WEST
	INT_X11Y262->INT_X26Y285 (CLEM_X11Y262->CLEL_R_X26Y285)
	INT_X10Y270->INT_X25Y285 (CLEM_X10Y270->URAM_URAM_DELAY_FT_X25Y285)
	INT_X11Y271->INT_X26Y286 (CLEM_X11Y271->CLEL_R_X26Y286)
	INT_X11Y270->INT_X26Y285 (CLEM_X11Y270->CLEL_R_X26Y285)
	INT_X11Y269->INT_X26Y284 (CLEM_X11Y269->CLEL_R_X26Y284)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 26984
 Number of Nodes with overlaps = 6488
 Number of Nodes with overlaps = 2195
 Number of Nodes with overlaps = 946
 Number of Nodes with overlaps = 456
 Number of Nodes with overlaps = 254
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.280 | TNS=-19.796| WHS=0.009  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 1453e71bf

Time (s): cpu = 00:06:37 ; elapsed = 00:03:18 . Memory (MB): peak = 4739.539 ; gain = 357.152

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 248
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.173 | TNS=-9.938 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 217ea554f

Time (s): cpu = 00:07:16 ; elapsed = 00:03:47 . Memory (MB): peak = 4739.539 ; gain = 357.152

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 529
 Number of Nodes with overlaps = 321
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.134 | TNS=-4.334 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 18e7a49fc

Time (s): cpu = 00:08:18 ; elapsed = 00:04:32 . Memory (MB): peak = 4739.539 ; gain = 357.152

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 186
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.067 | TNS=-1.981 | WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: f76e95b0

Time (s): cpu = 00:08:42 ; elapsed = 00:04:49 . Memory (MB): peak = 4739.539 ; gain = 357.152

Phase 5.5 Global Iteration 4
 Number of Nodes with overlaps = 604
 Number of Nodes with overlaps = 244
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.030 | TNS=-0.199 | WHS=N/A    | THS=N/A    |

Phase 5.5 Global Iteration 4 | Checksum: 297ef9fee

Time (s): cpu = 00:09:37 ; elapsed = 00:05:27 . Memory (MB): peak = 4752.051 ; gain = 369.664

Phase 5.6 Global Iteration 5
 Number of Nodes with overlaps = 2069
 Number of Nodes with overlaps = 764
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.062 | TNS=-0.217 | WHS=N/A    | THS=N/A    |

Phase 5.6 Global Iteration 5 | Checksum: 1a9b88171

Time (s): cpu = 00:10:54 ; elapsed = 00:06:13 . Memory (MB): peak = 4760.742 ; gain = 378.355
Phase 5 Rip-up And Reroute | Checksum: 1a9b88171

Time (s): cpu = 00:10:55 ; elapsed = 00:06:13 . Memory (MB): peak = 4760.742 ; gain = 378.355

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.030 | TNS=-0.199 | WHS=0.021  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.030 | TNS=-0.199 | WHS=0.021  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 18a052c98

Time (s): cpu = 00:11:05 ; elapsed = 00:06:18 . Memory (MB): peak = 4760.742 ; gain = 378.355

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 18a052c98

Time (s): cpu = 00:11:05 ; elapsed = 00:06:18 . Memory (MB): peak = 4760.742 ; gain = 378.355
Phase 6 Delay and Skew Optimization | Checksum: 18a052c98

Time (s): cpu = 00:11:06 ; elapsed = 00:06:18 . Memory (MB): peak = 4760.742 ; gain = 378.355

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.023 | TNS=-0.121 | WHS=0.021  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 20c946a79

Time (s): cpu = 00:11:10 ; elapsed = 00:06:20 . Memory (MB): peak = 4760.742 ; gain = 378.355
Phase 7 Post Hold Fix | Checksum: 20c946a79

Time (s): cpu = 00:11:10 ; elapsed = 00:06:20 . Memory (MB): peak = 4760.742 ; gain = 378.355

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.78221 %
  Global Horizontal Routing Utilization  = 2.70285 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 92.9577%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X15Y286 -> INT_X15Y286
   INT_X11Y283 -> INT_X11Y283
   INT_X11Y280 -> INT_X11Y280
   INT_X11Y279 -> INT_X11Y279
   INT_X14Y279 -> INT_X14Y279
South Dir 1x1 Area, Max Cong = 84.3602%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 90.3846%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X12Y263 -> INT_X12Y263
   INT_X9Y261 -> INT_X9Y261
   INT_X24Y260 -> INT_X24Y260
   INT_X10Y258 -> INT_X10Y258
   INT_X19Y258 -> INT_X19Y258
West Dir 1x1 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X17Y270 -> INT_X17Y270
   INT_X15Y268 -> INT_X15Y268
   INT_X16Y238 -> INT_X16Y238

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 8 Route finalize | Checksum: 20c946a79

Time (s): cpu = 00:11:12 ; elapsed = 00:06:21 . Memory (MB): peak = 4760.742 ; gain = 378.355

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 20c946a79

Time (s): cpu = 00:11:12 ; elapsed = 00:06:21 . Memory (MB): peak = 4760.742 ; gain = 378.355

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 20c946a79

Time (s): cpu = 00:11:16 ; elapsed = 00:06:24 . Memory (MB): peak = 4760.742 ; gain = 378.355

Phase 11 Leaf Clock Prog Delay Opt

Phase 11.1 Optimize Skews

Phase 11.1.1 Leaf ClockOpt Init
Phase 11.1.1 Leaf ClockOpt Init | Checksum: 15a8db379

Time (s): cpu = 00:11:20 ; elapsed = 00:06:27 . Memory (MB): peak = 4760.742 ; gain = 378.355
Phase 11.1 Optimize Skews | Checksum: 1f1ddc3a6

Time (s): cpu = 00:11:21 ; elapsed = 00:06:27 . Memory (MB): peak = 4760.742 ; gain = 378.355

Phase 11.2 Post SkewOpt Delay Cleanup

Phase 11.2.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.004 | TNS=-0.004 | WHS=0.021  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.004 | TNS=-0.004 | WHS=0.021  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 11.2.1 Delay CleanUp | Checksum: 1f8c293e1

Time (s): cpu = 00:11:29 ; elapsed = 00:06:31 . Memory (MB): peak = 4760.742 ; gain = 378.355
Phase 11.2 Post SkewOpt Delay Cleanup | Checksum: 1f8c293e1

Time (s): cpu = 00:11:29 ; elapsed = 00:06:31 . Memory (MB): peak = 4760.742 ; gain = 378.355

Phase 11.3 Post SkewOpt Hold Fix

Phase 11.3.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.005  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 11.3.1 Hold Fix Iter | Checksum: 29e148b1e

Time (s): cpu = 00:11:37 ; elapsed = 00:06:35 . Memory (MB): peak = 4760.742 ; gain = 378.355
Phase 11.3 Post SkewOpt Hold Fix | Checksum: 2931db11c

Time (s): cpu = 00:11:37 ; elapsed = 00:06:36 . Memory (MB): peak = 4760.742 ; gain = 378.355
Phase 11 Leaf Clock Prog Delay Opt | Checksum: 2b72e98ab

Time (s): cpu = 00:11:41 ; elapsed = 00:06:38 . Memory (MB): peak = 4760.742 ; gain = 378.355

Phase 12 Depositing Routes
Phase 12 Depositing Routes | Checksum: 2b72e98ab

Time (s): cpu = 00:11:45 ; elapsed = 00:06:41 . Memory (MB): peak = 4760.742 ; gain = 378.355

Phase 13 Resolve XTalk
Phase 13 Resolve XTalk | Checksum: 2b72e98ab

Time (s): cpu = 00:11:45 ; elapsed = 00:06:41 . Memory (MB): peak = 4760.742 ; gain = 378.355

Phase 14 Post Process Routing
Phase 14 Post Process Routing | Checksum: 2b72e98ab

Time (s): cpu = 00:11:46 ; elapsed = 00:06:41 . Memory (MB): peak = 4760.742 ; gain = 378.355

Phase 15 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.012  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 15 Post Router Timing | Checksum: 272e97f9e

Time (s): cpu = 00:12:01 ; elapsed = 00:06:50 . Memory (MB): peak = 4760.742 ; gain = 378.355
Time taken to check if laguna hold fix is required (in secs): 0.001
Skip PhysOpt in Router because non-negative WNS value: 1.228e-11 .

Phase 16 Route finalize
Phase 16 Route finalize | Checksum: 272e97f9e

Time (s): cpu = 00:12:01 ; elapsed = 00:06:50 . Memory (MB): peak = 4760.742 ; gain = 378.355
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 410.527 secs

Phase 17 Post-Route Event Processing
Phase 17 Post-Route Event Processing | Checksum: 17957e6ad

Time (s): cpu = 00:12:02 ; elapsed = 00:06:51 . Memory (MB): peak = 4760.742 ; gain = 378.355
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 17957e6ad

Time (s): cpu = 00:12:02 ; elapsed = 00:06:51 . Memory (MB): peak = 4760.742 ; gain = 378.355

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
159 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:12:09 ; elapsed = 00:06:55 . Memory (MB): peak = 4760.742 ; gain = 378.355
INFO: [Vivado 12-24828] Executing command : report_drc -file polytop_RE_drc_routed.rpt -pb polytop_RE_drc_routed.pb -rpx polytop_RE_drc_routed.rpx
Command: report_drc -file polytop_RE_drc_routed.rpt -pb polytop_RE_drc_routed.pb -rpx polytop_RE_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/VivadoProject/Multlane_RENTT/Multlane_RENTT.runs/impl_1/polytop_RE_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4760.742 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file polytop_RE_methodology_drc_routed.rpt -pb polytop_RE_methodology_drc_routed.pb -rpx polytop_RE_methodology_drc_routed.rpx
Command: report_methodology -file polytop_RE_methodology_drc_routed.rpt -pb polytop_RE_methodology_drc_routed.pb -rpx polytop_RE_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/VivadoProject/Multlane_RENTT/Multlane_RENTT.runs/impl_1/polytop_RE_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4760.742 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file polytop_RE_timing_summary_routed.rpt -pb polytop_RE_timing_summary_routed.pb -rpx polytop_RE_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file polytop_RE_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file polytop_RE_route_status.rpt -pb polytop_RE_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file polytop_RE_power_routed.rpt -pb polytop_RE_power_summary_routed.pb -rpx polytop_RE_power_routed.rpx
Command: report_power -file polytop_RE_power_routed.rpt -pb polytop_RE_power_summary_routed.pb -rpx polytop_RE_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
176 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4760.742 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file polytop_RE_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file polytop_RE_bus_skew_routed.rpt -pb polytop_RE_bus_skew_routed.pb -rpx polytop_RE_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 4760.742 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.104 . Memory (MB): peak = 4760.742 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4760.742 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4760.742 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.613 . Memory (MB): peak = 4760.742 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4760.742 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4760.742 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4760.742 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProject/Multlane_RENTT/Multlane_RENTT.runs/impl_1/polytop_RE_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4760.742 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 29 22:49:58 2025...
