var hierarchy =
[
    [ "block", null, [
      [ "gr::AlteraSocSDR::altera_socfpga_fir_accelerator", "classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__accelerator.html", [
        [ "gr::AlteraSocSDR::altera_socfpga_fir_accelerator_impl", "classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__accelerator__impl.html", null ]
      ] ]
    ] ],
    [ "fifo_buffer", "classfifo__buffer.html", null ],
    [ "fifo_t", "structfifo__t.html", null ],
    [ "gr_storage", "classgr__storage.html", null ],
    [ "sync_block", null, [
      [ "gr::AlteraSocSDR::altera_socfpga_sdr_sink_complex", "classgr_1_1AlteraSocSDR_1_1altera__socfpga__sdr__sink__complex.html", [
        [ "gr::AlteraSocSDR::altera_socfpga_sdr_sink_complex_impl", "classgr_1_1AlteraSocSDR_1_1altera__socfpga__sdr__sink__complex__impl.html", null ]
      ] ],
      [ "gr::AlteraSocSDR::altera_socfpga_sdr_source_complex", "classgr_1_1AlteraSocSDR_1_1altera__socfpga__sdr__source__complex.html", [
        [ "gr::AlteraSocSDR::altera_socfpga_sdr_source_complex_impl", "classgr_1_1AlteraSocSDR_1_1altera__socfpga__sdr__source__complex__impl.html", null ]
      ] ]
    ] ],
    [ "sync_decimator", null, [
      [ "gr::AlteraSocSDR::altera_socfpga_fir_decim_accelerator", "classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__decim__accelerator.html", [
        [ "gr::AlteraSocSDR::altera_socfpga_fir_decim_accelerator_impl", "classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__decim__accelerator__impl.html", null ]
      ] ]
    ] ],
    [ "sync_interpolator", null, [
      [ "gr::AlteraSocSDR::altera_socfpga_fir_interp_accelerator", "classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator.html", [
        [ "gr::AlteraSocSDR::altera_socfpga_fir_interp_accelerator_impl", "classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl.html", null ]
      ] ]
    ] ]
];