#ifndef __CMUCAL_NODE_H__
#define __CMUCAL_NODE_H__

#include "../../cmucal.h"

enum clk_id {

    TOP_PLL_SHARED0 = PLL_TYPE,
    TOP_PLL_SHARED1,
    TOP_PLL_SHARED2,
    TOP_PLL_G3D,
    TOP_PLL_MMC,
    S2D_PLL_MIF_S2D,
    MIF0_PLL_MIF_MAIN,
    MIF0_PLL_MIF_SUB,
    MIF1_PLL_MIF_MAIN,
    MIF1_PLL_MIF_SUB,
    AUD_PLL_AUD,
    CPUCL0_PLL_CPUCL0,
    CPUCL1_PLL_CPUCL1,
    DSU_PLL_DSU,
    end_of_pll,
    num_of_pll = (end_of_pll - PLL_TYPE & MASK_OF_ID),

    TOP_MUX_CLKCMU_AUD_CPU = MUX_TYPE,
    TOP_MUX_CLKCMU_AUD_NOC,
    TOP_MUX_CLKCMU_CPUCL0_SWITCH,
    TOP_MUX_CLKCMU_CPUCL0_NOCP,
    TOP_MUX_CLKCMU_CPUCL0_DBG_NOC,
    TOP_MUX_CLKCMU_DSU_SWITCH,
    TOP_MUX_CLKCMU_CPUCL1_SWITCH,
    TOP_MUX_CLKCMU_CIS_CLK0,
    TOP_MUX_CLKCMU_CIS_CLK1,
    TOP_MUX_CLKCMU_CIS_CLK2,
    TOP_MUX_CLKCMU_CIS_CLK3,
    TOP_MUX_CLKCMU_CIS_CLK4,
    TOP_MUX_CLKCMU_CIS_CLK5,
    TOP_MUX_CLKCMU_CMU_BOOST_TOP,
    TOP_MUX_CLKCMU_CMU_BOOST,
    TOP_MUX_CLKCMU_CMU_BOOST_CPU,
    TOP_MUX_CLKCMU_CMU_BOOST_MIF,
    TOP_MUX_CLKCMU_CSIS_NOC,
    TOP_MUX_CLKCMU_CSTAT_NOC,
    TOP_MUX_CLKCMU_CSTAT_BYRP,
    TOP_MUX_CLKCMU_DPU_NOC,
    TOP_MUX_CLKCMU_DPU_DSIM,
    TOP_MUX_CLKCMU_G3D_NOC,
    TOP_MUX_CLKCMU_G3D_SWITCH,
    TOP_MUX_CLKCMU_HSI_NOC,
    TOP_MUX_CLKCMU_HSI_UFS_EMBD,
    TOP_MUX_CLKCMU_M2M_NOC,
    TOP_MUX_CLKCMU_M2M_JPEG,
    TOP_MUX_CLKCMU_M2M_GDC,
    TOP_MUX_CLKCMU_M2M_LME,
    TOP_MUX_CLKCMU_RGBP_NOCL0,
    TOP_MUX_CLKCMU_MFC_NOC,
    TOP_MUX_CLKCMU_MIF_SWITCH,
    TOP_MUX_CLKCMU_MIF_NOCP,
    TOP_MUX_CLKCMU_NOCL0_NOC,
    TOP_MUX_CLKCMU_NOCL0_SC,
    TOP_MUX_CLKCMU_NOCL1A_NOC,
    TOP_MUX_CLKCMU_PERI_NOC,
    TOP_MUX_CLKCMU_PERI_MMC_CARD,
    TOP_MUX_CLKCMU_PERI_IP,
    TOP_MUX_CLKCMU_RGBP_NOC,
    TOP_MUX_CLKCMU_USB_NOC,
    TOP_MUX_CLKCMU_USB_USB20DRD,
    TOP_MUX_CLKCMU_YUVP_NOC,
    TOP_MUX_CLKCMU_ALIVE_NOC,
    TOP_MUX_CLKCMU_CSIS_DCPHY,
    TOP_MUX_CLKCMU_CSIS_OIS,
    TOP_MUX_CLKCMU_ICPU_NOCD_0,
    TOP_MUX_CLKCMU_ICPU_NOCD_1,
    TOP_MUX_CLKCMU_NPUS_NOC,
    TOP_MUX_CLKCMU_NPU0_NOC,
    TOP_MUX_CLKCMU_ICPU_NOC_0,
    TOP_CMU_CUSTOM_TOP_MUX_CMUREF,
    ALIVE_MUX_CLKCMU_AP2GNSS,
    ALIVE_MUX_CLKCMU_CMGP_PERI,
    ALIVE_MUX_CLKCMU_CMGP_NOC,
    ALIVE_MUX_CLK_ALIVE_NOC,
    ALIVE_MUX_CLKCMU_CHUBVTS_NOC,
    ALIVE_MUX_CLK_ALIVE_PMU_SUB,
    ALIVE_MUX_CLK_ALIVE_I2C0,
    ALIVE_MUX_CLK_ALIVE_DBGCORE_UART,
    ALIVE_MUX_CLK_ALIVE_USI0,
    ALIVE_MUX_CLK_ALIVE_SPMI,
    ALIVE_MUX_CLKCMU_DBGCORE_NOC,
    ALIVE_MUX_CLKCMU_CHUB_PERI,
    S2D_CLKMUX_MIF_DDRPHY2X_S2D,
    S2D_MUX_CLK_S2D_CORE,
    NOCL0_MUX_NOCL0_CMUREF,
    NOCL0_MUX_CLK_NOCL0_CLKDOWN_GIC,
    NOCL0_MUX_CLKCMU_NOCL0_SC_USER,
    NOCL0_MUX_CLKCMU_NOCL0_NOC_USER,
    NOCL1A_MUX_NOCL1A_CMUREF,
    NOCL1A_MUX_CLKCMU_NOCL1A_NOC_USER,
    MIF0_CLKMUX_MIF_DDRPHY2X,
    MIF0_MUX_MIF_CMUREF,
    MIF0_MUX_CLKCMU_MIF_NOCP_USER,
    MIF1_CLKMUX_MIF_DDRPHY2X,
    MIF1_MUX_MIF_CMUREF,
    MIF1_MUX_CLKCMU_MIF_NOCP_USER,
    CSIS_MUX_CLK_CSIS_DCPHY,
    CMGP_MUX_CLK_CMGP_NOC,
    CMGP_MUX_CLK_CMGP_USI0,
    CMGP_MUX_CLK_CMGP_USI1,
    CMGP_MUX_CLK_CMGP_USI2,
    CMGP_MUX_CLK_CMGP_USI3,
    CMGP_MUX_CLK_CMGP_USI4,
    CMGP_MUX_CLK_CMGP_I2C,
    CMGP_MUX_CLK_CMGP_I3C,
    CMGP_MUX_CLK_CMGP_USI5,
    CMGP_MUX_CLK_CMGP_USI6,
    CHUB_MUX_CLK_CHUB_USI0,
    CHUB_MUX_CLK_CHUB_USI1,
    CHUB_MUX_CLK_CHUB_USI3,
    CHUB_MUX_CLK_CHUB_NOC,
    CHUB_MUX_CLK_CHUB_USI2,
    CHUB_MUX_CLK_CHUB_TIMER,
    CHUB_MUX_CLK_CHUB_I2C,
    VTS_MUX_CLK_VTS_NOC,
    VTS_MUX_CLK_VTS_DMIC_AUD,
    CHUBVTS_MUX_CLK_CHUBVTS_NOC,
    USB_MUX_CLK_USB_NOC,
    USB_MUX_CLK_USB_USB20DRD,
    AUD_MUX_CLK_AUD_CPU,
    AUD_MUX_HCHGEN_CLK_AUD_CPU,
    AUD_MUX_CLK_AUD_CPU_PLL,
    AUD_MUX_CLK_AUD_NOC_PLL,
    AUD_MUX_CLK_AUD_NOC,
    AUD_MUX_CLK_AUD_AUDIF,
    AUD_MUX_CLK_AUD_UAIF0,
    AUD_MUX_CLK_AUD_UAIF1,
    AUD_MUX_CLK_AUD_UAIF2,
    AUD_MUX_CLK_AUD_UAIF3,
    AUD_MUX_CLK_AUD_UAIF4,
    AUD_MUX_CLK_AUD_UAIF6,
    AUD_MUX_CLK_AUD_UAIF5,
    AUD_MUX_CLK_AUD_DSIF,
    AUD_MUX_CLK_AUD_PCMC,
    AUD_MUX_CLK_AUD_FM,
    AUD_MUX_CLKVTS_AUD_DMIC,
    CPUCL0_MUX_CPUCL0_CMUREF,
    CPUCL0_MUX_CLK_CPUCL0_PLL,
    CPUCL1_MUX_CPUCL1_CMUREF,
    CPUCL1_MUX_CLK_CPUCL1_PLL,
    CPUCL1_MUX_CLK_CPUCL1_HTU,
    DSU_MUX_CLK_DSU_PLL,
    DSU_MUX_DSU_CMUREF,
    PERI_MUX_CLK_PERI_USI00,
    PERI_MUX_CLK_PERI_USI01,
    PERI_MUX_CLK_PERI_USI02,
    PERI_MUX_CLK_PERI_USI03,
    PERI_MUX_CLK_PERI_USI04,
    PERI_MUX_CLK_PERI_UART_DBG,
    PERI_MUX_CLK_PERI_I2C,
    PERI_MUX_CLK_PERI_USI05_USI_OIS,
    PERI_MUX_CLK_PERI_USI06_USI_OIS,
    DBGCORE_MUX_CLK_DBGCORE_NOC,
    ICPU_MUX_CLKCMU_ICPU_NOCD_1_USER,
    RGBP_MUX_RGBP_CMUREF,
    ALIVE_MUX_CLK_ALIVE_TIMER_USER  = ((MASK_OF_ID & RGBP_MUX_RGBP_CMUREF) | USER_MUX_TYPE) + 1,
    ALIVE_MUX_CLK_RCO_ALIVE_USER,
    ALIVE_MUX_CLKCMU_ALIVE_NOC_USER,
    ALIVE_MUX_CLK_RCO_ALIVE_SPMI_USER,
    CSIS_MUX_CLKCMU_CSIS_NOC_USER,
    CSIS_MUX_CLKCMU_CSIS_DCPHY_USER,
    CSIS_MUX_CLKCMU_CSIS_OIS_USER,
    CMGP_MUX_CLKCMU_CMGP_NOC_USER,
    CMGP_MUX_CLKCMU_CMGP_RCO_USER,
    CMGP_MUX_CLKCMU_CMGP_PERI_USER,
    CHUB_MUX_CLKCMU_CHUB_RCO_USER,
    CHUB_MUX_CLKCMU_CHUB_PERI_USER,
    CHUB_MUX_CLKCMU_CHUB_NOC_USER,
    ICPU_MUX_CLKCMU_ICPU_NOC_0_USER,
    VTS_MUX_CLKCMU_VTS_RCO_USER,
    VTS_MUX_CLKCMU_VTS_NOC_USER,
    VTS_MUX_CLKCMU_AUD_DMIC_BUS_USER,
    CHUBVTS_MUX_CLKCMU_CHUBVTS_RCO_USER,
    CHUBVTS_MUX_CLKCMU_CHUBVTS_NOC_USER,
    USB_MUX_CLKCMU_USB_NOC_USER,
    USB_MUX_CLKCMU_USB_USB20DRD_USER,
    USB_MUX_CLKAUD_USB_NOC_USER,
    AUD_MUX_CLKCMU_AUD_CPU_USER,
    AUD_MUX_CLKCMU_AUD_NOC_USER,
    AUD_MUX_CP_PCMC_CLK_USER,
    HSI_MUX_CLKCMU_HSI_UFS_EMBD_USER,
    HSI_MUX_CLKCMU_HSI_NOC_USER,
    CPUCL0_GLB_MUX_CLKCMU_CPUCL0_DBG_NOC_USER,
    CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER,
    CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER,
    DSU_MUX_CLKCMU_DSU_SWITCH_USER,
    YUVP_MUX_CLKCMU_YUVP_NOC_USER,
    CSTAT_MUX_CLKCMU_CSTAT_BYRP_USER,
    CSTAT_MUX_CLKCMU_CSTAT_NOC_USER,
    M2M_MUX_CLKCMU_M2M_NOC_USER,
    M2M_MUX_CLKCMU_M2M_JPEG_USER,
    M2M_MUX_CLKCMU_M2M_GDC_USER,
    M2M_MUX_CLKCMU_M2M_LME_USER,
    MFC_MUX_CLKCMU_MFC_NOC_USER,
    PERI_MUX_CLKCMU_PERI_MMC_CARD_USER,
    PERI_MUX_CLKCMU_PERI_IP_USER,
    PERI_MUX_CLKCMU_PERI_NOCP_USER,
    DPU_MUX_CLKCMU_DPU_NOC_USER,
    DPU_MUX_CLKCMU_DPU_DSIM_USER,
    DBGCORE_MUX_CLKCMU_DBGCORE_USER,
    G3D_MUX_CLKCMU_G3D_NOC_USER,
    NPU0_MUX_CLKCMU_NPU0_NOC_USER,
    NPUS_MUX_CLKCMU_NPUS_NOC_USER,
    RGBP_MUX_CLKCMU_RGBP_NOC_USER,
    RGBP_MUX_CLKCMU_RGBP_NOCL0_USER,
    end_of_mux,
    num_of_mux = (end_of_mux - MUX_TYPE & MASK_OF_ID),

    TOP_DIV_CLKCMU_AUD_CPU = DIV_TYPE,
    TOP_DIV_CLKCMU_AUD_NOC,
    TOP_DIV_CLKCMU_CPUCL0_SWITCH,
    TOP_DIV_CLKCMU_CPUCL0_NOCP,
    TOP_DIV_CLKCMU_CPUCL0_DBG_NOC,
    TOP_DIV_CLKCMU_DSU_SWITCH,
    TOP_DIV_CLKCMU_CPUCL1_SWITCH,
    TOP_DIV_CLKCMU_CMU_BOOST_TOP,
    TOP_DIV_CLKCMU_CMU_BOOST,
    TOP_DIV_CLKCMU_CSIS_NOC,
    TOP_DIV_CLKCMU_CMU_BOOST_CPU,
    TOP_DIV_CLKCMU_CMU_BOOST_MIF,
    TOP_DIV_CLKCMU_CSTAT_NOC,
    TOP_DIV_CLKCMU_CSTAT_BYRP,
    TOP_DIV_CLKCMU_DPU_NOC,
    TOP_DIV_CLKCMU_G3D_SWITCH,
    TOP_DIV_CLKCMU_HSI_NOC,
    TOP_DIV_CLKCMU_M2M_NOC,
    TOP_DIV_CLKCMU_M2M_JPEG,
    TOP_DIV_CLKCMU_M2M_GDC,
    TOP_DIV_CLKCMU_M2M_LME,
    TOP_DIV_CLKCMU_RGBP_NOCL0,
    TOP_DIV_CLKCMU_MFC_NOC,
    TOP_DIV_CLKCMU_MIF_NOCP,
    TOP_DIV_CLKCMU_NOCL0_NOC,
    TOP_DIV_CLKCMU_NOCL0_SC,
    TOP_DIV_CLKCMU_NOCL1A_NOC,
    TOP_DIV_CLKCMU_PERI_NOC,
    TOP_DIV_CLKCMU_PERI_IP,
    TOP_DIV_CLKCMU_RGBP_NOC,
    TOP_DIV_CLKCMU_YUVP_NOC,
    TOP_DIV_CLKCMU_NPUS_NOC,
    TOP_DIV_CLKCMU_NPU0_NOC,
    ALIVE_DIV_CLK_ALIVE_NOC,
    ALIVE_DIV_CLK_ALIVE_CMGP_PERI_ALIVE,
    ALIVE_DIV_CLK_ALIVE_CMGP_NOC,
    ALIVE_DIV_CLK_ALIVE_CHUBVTS_NOC,
    ALIVE_DIV_CLK_PMU_SUB,
    ALIVE_DIV_CLK_ALIVE_USI0,
    ALIVE_DIV_CLK_ALIVE_DBGCORE_NOC,
    ALIVE_DIV_CLK_ALIVE_CHUB_PERI,
    ALIVE_DIV_CLK_ALIVE_ECU,
    ALIVE_DIV_CLK_ALIVE_SPMI,
    NOCL0_DIV_CLK_NOCL0_NOCP,
    NOCL0_DIV_CLK_NOCL0_ECU,
    NOCL1A_DIV_CLK_NOCL1A_NOCP,
    NOCL1A_DIV_CLK_NOCL1A_ECU,
    MIF0_DIV_CLK_MIF_NOCD,
    MIF1_DIV_CLK_MIF_NOCD,
    CSIS_DIV_CLK_CSIS_DCPHY,
    CMGP_DIV_CLK_CMGP_USI00_USI,
    CMGP_DIV_CLK_CMGP_USI01_USI,
    CMGP_DIV_CLK_CMGP_USI02_USI,
    CMGP_DIV_CLK_CMGP_USI03_USI,
    CMGP_DIV_CLK_CMGP_USI04_USI,
    CMGP_DIV_CLK_CMGP_USI05_USI,
    CMGP_DIV_CLK_CMGP_USI06_USI,
    CHUB_DIV_CLK_CHUB_USI3,
    CHUB_DIV_CLK_CHUB_USI1,
    CHUB_DIV_CLK_CHUB_USI0,
    CHUB_DIV_CLK_CHUB_NOC,
    CHUB_DIV_CLK_CHUB_USI2,
    ICPU_DIV_CLK_ICPU_NOCP,
    ICPU_DIV_CLK_ICPU_PCLKDBG,
    VTS_DIV_CLK_VTS_NOC,
    VTS_DIV_CLK_VTS_DMIC_IF,
    VTS_DIV_CLK_VTS_DMIC_IF_DIV2,
    VTS_DIV_CLK_VTS_SERIAL_LIF,
    VTS_DIV_CLK_VTS_SERIAL_LIF_CORE,
    CHUBVTS_DIV_CLK_CHUBVTS_NOC,
    CHUBVTS_DIV_CLK_CHUBVTS_ECU,
    AUD_DIV_CLK_AUD_CPU_PCLKDBG,
    AUD_DIV_CLK_AUD_NOCP,
    AUD_DIV_CLK_AUD_SERIAL_LIF,
    AUD_DIV_CLK_AUD_CNT,
    AUD_DIV_CLK_AUD_AUDIF,
    AUD_DIV_CLK_AUD_UAIF0,
    AUD_DIV_CLK_AUD_UAIF1,
    AUD_DIV_CLK_AUD_UAIF2,
    AUD_DIV_CLK_AUD_UAIF3,
    AUD_DIV_CLK_AUD_UAIF4,
    AUD_DIV_CLK_AUD_UAIF6,
    AUD_DIV_CLK_AUD_UAIF5,
    AUD_DIV_CLK_AUD_DSIF,
    AUD_DIV_CLK_AUD_PCMC,
    AUD_DIV_CLK_AUD_CPU,
    AUD_DIV_CLK_AUD_NOCD,
    AUD_DIV_CLK_AUD_FM,
    AUD_DIV_CLK_AUD_MCLK,
    AUD_DIV_CLK_AUD_ECU,
    HSI_DIV_CLK_HSI_ECU,
    DSU_DIV_CLK_CLUSTER_ACLK,
    MFC_DIV_CLK_MFC_ECU,
    DPU_DIV_CLK_DPU_ECU,
    G3D_DIV_CLK_G3D_NOCP,
    G3D_DIV_CLK_G3D_ECU,
    NPU0_DIV_CLK_NPU0_NOCP,
    NPUS_DIV_CLK_NPUS_NOCP,
    RGBP_DIV_CLK_RGBP_ECU,
    RGBP_DIV_CLK_RGBP_NOCL0,
    TOP_DIV_CLKCMU_CIS_CLK0,
    TOP_DIV_CLKCMU_CIS_CLK1,
    TOP_DIV_CLKCMU_CIS_CLK2,
    TOP_DIV_CLKCMU_CIS_CLK3,
    TOP_DIV_CLKCMU_CIS_CLK4,
    TOP_DIV_CLKCMU_CIS_CLK5,
    TOP_DIV_CLKCMU_DPU_DSIM,
    TOP_DIV_CLKCMU_HSI_UFS_EMBD,
    TOP_DIV_CLKCMU_PERI_MMC_CARD,
    TOP_DIV_CLKCMU_USB_NOC,
    TOP_DIV_CLKCMU_USB_USB20DRD,
    TOP_DIV_CLKCMU_ALIVE_NOC,
    TOP_DIV_CLKCMU_CSIS_DCPHY,
    TOP_DIV_CLKCMU_CSIS_OIS,
    TOP_DIV_CLKCMU_ICPU_NOCD_0,
    TOP_DIV_CLKCMU_ICPU_NOCD_1,
    ALIVE_DIV_CLK_ALIVE_DBGCORE_UART,
    ALIVE_DIV_CLK_ALIVE_I2C0,
    S2D_DIV_CLK_MIF_NOCD_S2D,
    MIF0_DIV_CLK_MIF_ECU,
    MIF1_DIV_CLK_MIF_ECU,
    CSIS_DIV_CLK_CSIS_NOCP,
    CMGP_DIV_CLK_CMGP_USI_I2C,
    CMGP_DIV_CLK_CMGP_USI_I3C,
    CHUB_DIV_CLK_CHUB_I2C,
    VTS_DIV_CLK_VTS_DMIC_AUD,
    AUD_DIV_CLK_AUD_USB_NOC,
    AUD_DIV_CLK_AUD_CPU_ACP,
    AUD_DIV_CLK_AUD_SERIAL_LIF_CORE,
    AUD_DIV_CLK_AUD_ACLK,
    AUD_DIV_CLK_AUD_FM_SPDY,
    CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG,
    CPUCL0_GLB_DIV_CLK_CPUCL0_GLB_ECU,
    CPUCL0_DIV_CLK_CPUCL0_SHORTSTOP,
    CPUCL1_DIV_CLK_CPUCL1_SHORTSTOP,
    CPUCL1_DIV_CLK_CPUCL1_HTU,
    DSU_DIV_CLK_DSU_SHORTSTOP,
    DSU_DIV_CLK_CLUSTER_ATCLK,
    DSU_DIV_CLK_CLUSTER_PCLK,
    DSU_DIV_CLK_CLUSTER_PERIPHCLK,
    YUVP_DIV_CLK_YUVP_NOCP,
    CSTAT_DIV_CLK_CSTAT_NOCP,
    M2M_DIV_CLK_M2M_NOCP,
    MFC_DIV_CLK_MFC_NOCP,
    PERI_DIV_CLK_PERI_USI_I2C,
    PERI_DIV_CLK_PERI_UART_DBG,
    PERI_DIV_CLK_PERI_USI04_USI,
    PERI_DIV_CLK_PERI_USI03_USI,
    PERI_DIV_CLK_PERI_USI02_USI,
    PERI_DIV_CLK_PERI_USI01_USI,
    PERI_DIV_CLK_PERI_USI00_USI,
    PERI_DIV_CLKCMU_OTP,
    PERI_DIV_CLK_PERI_USI05_USI_OIS,
    PERI_DIV_CLK_PERI_USI06_USI_OIS,
    DPU_DIV_CLK_DPU_NOCP,
    RGBP_DIV_CLK_RGBP_NOCP,
    CPUCL0_DIV_CLK_CPUCL0_CPU,
    CPUCL1_DIV_CLK_CPUCL1_CPU,
    end_of_div,
    num_of_div = (end_of_div - DIV_TYPE & MASK_OF_ID),

    TOP_GATE_CLKCMU_AUD_CPU = GATE_TYPE,
    TOP_GATE_CLKCMU_AUD_NOC,
    TOP_GATE_CLKCMU_CPUCL0_SWITCH,
    TOP_GATE_CLKCMU_CPUCL0_NOCP,
    TOP_GATE_CLKCMU_CPUCL0_DBG_NOC,
    TOP_GATE_CLKCMU_DSU_SWITCH,
    TOP_GATE_CLKCMU_CPUCL1_SWITCH,
    TOP_GATE_CLKCMU_CIS_CLK0,
    TOP_GATE_CLKCMU_CIS_CLK1,
    TOP_GATE_CLKCMU_CIS_CLK2,
    TOP_GATE_CLKCMU_CIS_CLK3,
    TOP_GATE_CLKCMU_CIS_CLK4,
    TOP_GATE_CLKCMU_CIS_CLK5,
    TOP_GATE_CLKCMU_CMU_BOOST_TOP,
    TOP_GATE_CLKCMU_CMU_BOOST,
    TOP_GATE_CLKCMU_CMU_BOOST_CPU,
    TOP_GATE_CLKCMU_CMU_BOOST_MIF,
    TOP_GATE_CLKCMU_CSIS_NOC,
    TOP_GATE_CLKCMU_CSTAT_NOC,
    TOP_GATE_CLKCMU_CSTAT_BYRP,
    TOP_GATE_CLKCMU_DPU_NOC,
    TOP_GATE_CLKCMU_DPU_DSIM,
    TOP_GATE_CLKCMU_G3D_SWITCH,
    TOP_GATE_CLKCMU_HSI_NOC,
    TOP_GATE_CLKCMU_HSI_UFS_EMBD,
    TOP_GATE_CLKCMU_M2M_NOC,
    TOP_GATE_CLKCMU_M2M_JPEG,
    TOP_GATE_CLKCMU_M2M_GDC,
    TOP_GATE_CLKCMU_M2M_LME,
    TOP_GATE_CLKCMU_RGBP_NOCL0,
    TOP_GATE_CLKCMU_MFC_NOC,
    TOP_GATE_CLKCMU_MIF_SWITCH,
    TOP_GATE_CLKCMU_MIF_NOCP,
    TOP_GATE_CLKCMU_NOCL0_NOC,
    TOP_GATE_CLKCMU_NOCL0_SC,
    TOP_GATE_CLKCMU_NOCL1A_NOC,
    TOP_GATE_CLKCMU_PERI_NOC,
    TOP_GATE_CLKCMU_PERI_MMC_CARD,
    TOP_GATE_CLKCMU_PERI_IP,
    TOP_GATE_CLKCMU_RGBP_NOC,
    TOP_GATE_CLKCMU_USB_NOC,
    TOP_GATE_CLKCMU_USB_USB20DRD,
    TOP_GATE_CLKCMU_YUVP_NOC,
    TOP_GATE_CLKCMU_ALIVE_NOC,
    TOP_GATE_CLKCMU_CSIS_DCPHY,
    TOP_GATE_CLKCMU_CSIS_OIS,
    TOP_AP2CP_SHARED0_CLK,
    TOP_AP2CP_SHARED1_CLK,
    TOP_AP2CP_SHARED2_CLK,
    TOP_AP2CP_HISPEEDY_CLK,
    TOP_GATE_CLKCMU_G3D_NOC,
    TOP_GATE_CLKCMU_ICPU_NOCD_0,
    TOP_GATE_CLKCMU_ICPU_NOCD_1,
    TOP_GATE_CLKCMU_NPUS_NOC,
    TOP_GATE_CLKCMU_NPU0_NOC,
    TOP_GATE_CLKCMU_ICPU_NOC_0_ALT,
    ALIVE_GATE_CLKCMU_CMGP_PERI,
    ALIVE_GATE_CLKCMU_CMGP_NOC,
    ALIVE_GATE_CLKCMU_AP2GNSS,
    ALIVE_GATE_CLKCMU_CHUBVTS_NOC,
    ALIVE_GATE_CLKCMU_CHUB,
    ALIVE_GATE_CLKCMU_CMGP,
    ALIVE_GATE_CLKCMU_DBGCORE_NOC,
    ALIVE_GATE_CLKCMU_CHUB_PERI,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_RTC_1_IPCLKPORT_OSCCLK,
    ALIVE_BLK_ALIVE_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM,
    ALIVE_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_P_MODEMALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_P_APM_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_AP_WLBT_PMU_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_WDT_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK,
    ALIVE_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_ACLK,
    ALIVE_BLK_ALIVE_UID_INTMEM_IPCLKPORT_I_PCLK,
    ALIVE_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECMGP_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
    ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_LH_AXI_MI_D_DBGCORE_INT_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_GREBEINTEGRATION_IPCLKPORT_HCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_SWEEPER_P_ALIVE_IPCLKPORT_ACLK,
    ALIVE_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_WLBT_AUD_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_D_GNSSALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK,
    ALIVE_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_D_APM_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_SLH_AXI_MI_LP_WLBT_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK,
    ALIVE_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_LH_AXI_SI_P_APM_INT_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_RTC_1_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_GREBE_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_PCLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_DBGCORE_UART_IPCLKPORT_IPCLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_DBGCORE_UART_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_SPMI_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_USI0_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_USI_ALIVE0_IPCLKPORT_IPCLK,
    ALIVE_BLK_ALIVE_UID_I2C_ALIVE0_IPCLKPORT_IPCLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_I2C_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK,
    ALIVE_BLK_ALIVE_UID_PMU_IPCLKPORT_CLKIN_PMU_SUB,
    ALIVE_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_CLK,
    ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_ECU_IPCLKPORT_CLK,
    S2D_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
    S2D_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
    S2D_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK,
    S2D_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
    S2D_BLK_S2D_UID_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK,
    S2D_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
    S2D_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_MPACE_ASYNC_MMI_D0_MIF_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_AD_APB_SCI_LITE_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D1_NPUS_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_XIU_G_BDU_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S1,
    NOCL0_BLK_NOCL0_UID_SYSMMU_D2_MODEM_IPCLKPORT_CLK_S2,
    NOCL0_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_NS_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S1_S_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_AD_APB_SYSMMU_D2_MODEM_S2_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_AD_APB_VGEN_LITE_NOCL0_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D0_NPUS_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_XIU_D_CPUCL0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D1_CAM_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D0_CAM_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_MPACE_ASYNC_MMI_D1_MIF_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D_HSI_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_D_PERI_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D0_M2M_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SCI_LITE_D_MIF_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D_SC_INT_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_PPC_DEBUG_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D0_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D_MFC_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_LH_AXI_MI_D1_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_CAM_NOCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_VGEN_LITE_NOCL0_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_ACLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_D0_MODEM_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_P_CLUSTER0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_MEM0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_HSI_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_NPU0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_MEM1_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_DP_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_HW_APBSEMA_MEC_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_CSTAT_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_QE_D0_CPUCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SCI_PPMU_D1_MPACE_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_D0_AXI_CPUCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_NOCL1A_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKS,
    NOCL0_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0,
    NOCL0_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_SSP_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_NPUS_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_PPMU_D1_AXI_CPUCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_QE_D1_CPUCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_APM_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SCI_PPMU_D0_MPACE_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_WOW_D0_MPACE_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_USB_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_D_WLBT_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_WOW_D1_MPACE_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK,
    NOCL0_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_SC_IPCLKPORT_I_PCLK,
    NOCL0_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_BAAW_D_SC_IPCLKPORT_I_PCLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_D1_MODEM_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_TREX_PPMU_D2_MODEM_IPCLKPORT_PCLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_OTP_PUF_DESERIAL_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_OTP_DESERIAL_SC_HIDE_SECKEY_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_SC_IPCLKPORT_I_ACLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_SC_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_I_ARESETN_SC_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_I_ARESETN_SC_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_SC_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_PUF_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_LH_AXI_SI_D_SC_INT_IPCLKPORT_I_CLK,
    NOCL0_BLK_NOCL0_UID_AD_APB_PUF_IPCLKPORT_PCLKM,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_GIC_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_GIC_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_AD_AXI_GIC_IPCLKPORT_ACLKM,
    NOCL0_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_CLK,
    NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_ECU_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_DIT_IPCLKPORT_ICLKL2A,
    NOCL1A_BLK_NOCL1A_UID_BAAW_D_NOCL1A_IPCLKPORT_I_PCLK,
    NOCL1A_BLK_NOCL1A_UID_PDMA_NOCL1A_IPCLKPORT_ACLK_PDMA0,
    NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_SYSMMU_AXI_D_NOCL1A_IPCLKPORT_CLK_S2,
    NOCL1A_BLK_NOCL1A_UID_VGEN_PDMA_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_VGEN_SPDMA_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D_USB_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKM,
    NOCL1A_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AXI_MI_D_APM_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_XIU_D_NOCL1A_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_VGEN_LITE_NOCL1A_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_SPDMA_NOCL1A_IPCLKPORT_ACLK_PDMA1,
    NOCL1A_BLK_NOCL1A_UID_SYSMMU_D_DIT_IPCLKPORT_CLK_S2,
    NOCL1A_BLK_NOCL1A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_TREX_PPMU_S1_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_SLH_AXI_MI_P_NOCL1A_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_QE_SPDMA_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_AD_APB_PDMA_IPCLKPORT_PCLKS,
    NOCL1A_BLK_NOCL1A_UID_TREX_PPMU_CORE0_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_QE_PDMA_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_XIU_P_NOCL1A_IPCLKPORT_ACLK,
    NOCL1A_BLK_NOCL1A_UID_TREX_PPMU_S0_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_TREX_PPMU_DIT_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_CMU_NOCL1A_IPCLKPORT_PCLK,
    NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_BLK_NOCL1A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    NOCL1A_BLK_NOCL1A_UID_ECU_NOCL1A_IPCLKPORT_CLK,
    NOCL1A_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_ECU_IPCLKPORT_CLK,
    MIF0_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    MIF0_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    MIF0_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    MIF0_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    MIF0_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK,
    MIF0_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    MIF0_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    MIF0_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    MIF0_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    MIF0_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK,
    MIF0_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK,
    MIF0_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_CLK,
    MIF1_BLK_MIF1_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_CMU_MIF_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    MIF1_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    MIF1_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    MIF1_BLK_MIF1_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    MIF1_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_FREE_OSCCLK_IPCLKPORT_CLK,
    MIF1_BLK_MIF1_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    MIF1_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    MIF1_BLK_MIF1_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    MIF1_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    MIF1_BLK_MIF1_UID_DMC_IPCLKPORT_SOC_CLK,
    MIF1_BLK_MIF1_UID_RSTNSYNC_SR_CLK_MIF_ECU_IPCLKPORT_CLK,
    MIF1_BLK_MIF1_UID_ECU_MIF_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_VGEN_LITE0_CSIS_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA,
    CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0,
    CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_MCB_EBUF_BNS,
    CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK,
    CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK,
    CSIS_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1,
    CSIS_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2,
    CSIS_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1,
    CSIS_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2,
    CSIS_BLK_CSIS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM,
    CSIS_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0,
    CSIS_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1,
    CSIS_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2,
    CSIS_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3,
    CSIS_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4,
    CSIS_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_LH_AST_SI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_LH_AST_SI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_LH_AST_SI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_ACLK,
    CSIS_BLK_CSIS_UID_QE_CSIS3_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_QE_CSIS2_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_QE_CSIS1_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_LH_AXI_SI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_QE_PDP_M0_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0,
    CSIS_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1,
    CSIS_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2,
    CSIS_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3,
    CSIS_BLK_CSIS_UID_MIPI_DCPHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4,
    CSIS_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_QE_CSIS0_IPCLKPORT_PCLK,
    CSIS_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_DCPHY_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM,
    CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK,
    CSIS_BLK_CSIS_UID_SLH_AXI_SI_LP_CSISPERI_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CSIS_BLK_CSIS_UID_LH_AXI_MI_LP_OIS_MCU_INT_IPCLKPORT_I_CLK,
    CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_PCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_SLH_AXI_MI_P_ALIVECMGP_IPCLKPORT_I_CLK,
    CMGP_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_PCLK,
    CMGP_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_I3C_CMGP0_IPCLKPORT_I_SCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I3C_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_I3C_CMGP1_IPCLKPORT_I_SCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK,
    CMGP_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK,
    CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_SS_CHUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK,
    CHUB_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK,
    CHUB_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_PCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_LH_AXI_SI_P_SCHUB_INT_IPCLKPORT_I_CLK,
    CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_APBIF_GPIO_CHUBEINT_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK,
    CHUB_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_LH_AXI_MI_P_MCHUB_INT_IPCLKPORT_I_CLK,
    CHUB_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0,
    CHUB_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_PCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CHUB_BLK_CHUB_UID_I3C_CHUB_IPCLKPORT_I_SCLK,
    CHUB_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_IPCLK,
    CHUB_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK,
    CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_0_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK,
    ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_0_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_LH_AXI_SI_ICPU0_INT_IPCLKPORT_I_CLK,
    ICPU_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK,
    ICPU_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK,
    ICPU_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK,
    ICPU_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_NS_IPCLKPORT_PCLKS,
    ICPU_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK,
    ICPU_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK,
    ICPU_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S1_S_IPCLKPORT_PCLKS,
    ICPU_BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKS,
    ICPU_BLK_ICPU_UID_AD_APB_SYSMMU_D_ICPU_S2_IPCLKPORT_PCLKS,
    ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S1,
    ICPU_BLK_ICPU_UID_SYSMMU_D_ICPU_IPCLKPORT_CLK_S2,
    ICPU_BLK_ICPU_UID_LH_AXI_SI_D_ICPU_IPCLKPORT_I_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD_1_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_LH_AXI_MI_ICPU0_INT_IPCLKPORT_I_CLK,
    ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK,
    ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK,
    ICPU_BLK_ICPU_UID_AD_APB_VGEN_LITE_ICPU_IPCLKPORT_PCLKM,
    ICPU_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK,
    ICPU_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD_1_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK,
    ICPU_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK,
    ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_FREE_OSCCLK_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    VTS_BLK_VTS_UID_AHB2AXI_VTS_IPCLKPORT_ACLK,
    VTS_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK,
    VTS_BLK_VTS_UID_LH_AXI_MI_P_MVTS_INT_IPCLKPORT_I_CLK,
    VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS,
    VTS_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK,
    VTS_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS,
    VTS_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK,
    VTS_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_AXI2AHB_VTS_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_CM4_VTS_IPCLKPORT_FCLK,
    VTS_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK,
    VTS_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_LH_AXI_SI_P_SVTS_INT_IPCLKPORT_I_CLK,
    VTS_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK,
    VTS_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU,
    VTS_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_ACLK,
    VTS_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
    VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_RTCCLK_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK,
    VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK,
    VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK,
    VTS_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK,
    VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK,
    VTS_BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0,
    VTS_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_TX_BCLK,
    VTS_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_RX_BCLK,
    VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_SERIAL_LIF_DEBUG_IPCLKPORT_CCLK,
    VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0,
    VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1,
    CHUBVTS_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_MI_P_SCHUB_INT_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_BAAW_CHUB_IPCLKPORT_I_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_BPS_LP_CHUBVTS_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_MI_P_ALIVECHUBVTS_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_XIU_DP_CHUBVTS_IPCLKPORT_ACLK,
    CHUBVTS_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_MI_P_SVTS_INT_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_SWEEPER_C_CHUBVTS_IPCLKPORT_ACLK,
    CHUBVTS_BLK_CHUBVTS_UID_BAAW_VTS_IPCLKPORT_I_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_SI_D_CHUBVTSALIVE_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_SI_P_MCHUB_INT_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_SI_P_MVTS_INT_IPCLKPORT_I_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK,
    CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_ECU_IPCLKPORT_CLK,
    CHUBVTS_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_CLK,
    USB_BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK,
    USB_BLK_USB_UID_URAM_IPCLKPORT_ACLK,
    USB_BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK,
    USB_BLK_USB_UID_LH_AXI_SI_D_USB_IPCLKPORT_I_CLK,
    USB_BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK,
    USB_BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK,
    USB_BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK,
    USB_BLK_USB_UID_RSTNSYNC_CLK_USB_NOC_IPCLKPORT_CLK,
    USB_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL,
    USB_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY,
    USB_BLK_USB_UID_SLH_AXI_MI_P_USB_IPCLKPORT_I_CLK,
    USB_BLK_USB_UID_S2MPU_D_USB_IPCLKPORT_CLK_S2,
    USB_BLK_USB_UID_LH_AXI_SI_D_USBAUD_IPCLKPORT_I_CLK,
    USB_BLK_USB_UID_CMU_USB_IPCLKPORT_PCLK,
    USB_BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK,
    USB_BLK_USB_UID_RSTNSYNC_SR_CLK_USB_NOC_IPCLKPORT_CLK,
    USB_BLK_USB_UID_BLK_USB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    USB_BLK_USB_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_26,
    AUD_CLKAUD_USB_NOC,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM,
    AUD_BLK_AUD_UID_LH_AXI_MI_P_PERI_ASB_INT_IPCLKPORT_I_CLK,
    AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM,
    AUD_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_LH_AXI_MI_D_USBAUD_IPCLKPORT_I_CLK,
    AUD_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1,
    AUD_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S2,
    AUD_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_AD_APB_VGENLITE_AUD_IPCLKPORT_PCLKM,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_ACLK,
    AUD_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK,
    AUD_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM,
    AUD_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK,
    AUD_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ACP,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ASB,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK,
    AUD_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_LH_AXI_SI_P_PERI_ASB_INT_IPCLKPORT_I_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_GRAY2BIN_AUD_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ACP,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
    AUD_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_SYS_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK,
    AUD_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_CCLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_SERIAL_LIF_AUD_IPCLKPORT_BCLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY,
    AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY,
    AUD_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
    AUD_BLK_AUD_UID_ECU_AUD_IPCLKPORT_CLK,
    AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_ECU_IPCLKPORT_CLK,
    HSI_BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK,
    HSI_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
    HSI_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
    HSI_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK,
    HSI_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK,
    HSI_BLK_HSI_UID_CMU_HSI_IPCLKPORT_PCLK,
    HSI_BLK_HSI_UID_LH_AXI_SI_D_HSI_IPCLKPORT_I_CLK,
    HSI_BLK_HSI_UID_ECU_HSI_IPCLKPORT_PCLK,
    HSI_BLK_HSI_UID_GPIO_HSI_UFS_IPCLKPORT_PCLK,
    HSI_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_NOC_IPCLKPORT_CLK,
    HSI_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK,
    HSI_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK,
    HSI_BLK_HSI_UID_SLH_AXI_MI_P_HSI_IPCLKPORT_I_CLK,
    HSI_BLK_HSI_UID_RSTNSYNC_CLK_HSI_NOC_IPCLKPORT_CLK,
    HSI_BLK_HSI_UID_S2MPU_D_HSI_IPCLKPORT_CLK_S2,
    HSI_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK,
    HSI_BLK_HSI_UID_BLK_HSI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    HSI_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
    HSI_BLK_HSI_UID_RSTNSYNC_CLK_HSI_UFS_EMBD_IPCLKPORT_CLK,
    HSI_BLK_HSI_UID_RSTNSYNC_SR_CLK_HSI_ECU_IPCLKPORT_CLK,
    HSI_BLK_HSI_UID_ECU_HSI_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_DBGCORE_INT_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SFR_APBIF_CPM_DDC_IPCLKPORT_PCLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SECJTAG_SM_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_INT_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_DBGCORE_INT_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_MI_G_CSSYS_INT_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_IPCLKPORT_I_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_ECU_IPCLKPORT_CLK,
    CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_IPCLKPORT_CLK,
    CPUCL0_GAT_CLK_CPUCL0_SHORTSTOP,
    CPUCL0_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK,
    CPUCL0_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK,
    CPUCL0_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK,
    CPUCL0_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
    CPUCL0_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
    CPUCL0_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_HTU_IPCLKPORT_CLK,
    CPUCL0_BLK_CPUCL0_UID_HTU_CPUCL0_IPCLKPORT_I_CLK,
    CPUCL0_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_CORECLK_AN,
    CPUCL1_GAT_CLK_CPUCL1_SHORTSTOP,
    CPUCL1_CLKGATE__CPUCL1_CPM,
    CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK,
    CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK,
    CPUCL1_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_CLK,
    CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_HTU_IPCLKPORT_CLK,
    CPUCL1_BLK_CPUCL1_UID_HTU_CPUCL1_IPCLKPORT_I_PCLK,
    CPUCL1_BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK,
    CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK,
    CPUCL1_BLK_CPUCL1_UID_CLUSTER0_IPCLKPORT_CORECLK_HC,
    CPUCL1_BLK_CPUCL1_UID_CPM_DDC_CPUCL0_IPCLKPORT_PLL_FOUT,
    DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_OSCCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_OSCCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_HTU_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_LH_AXI_SI_D1_CPUCL0NOCL0_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_CLUSTER_ACLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_LH_AXI_SI_D0_CPUCL0NOCL0_IPCLKPORT_I_CLK,
    DSU_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_SCLK,
    DSU_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK,
    DSU_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK,
    DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK,
    DSU_BLK_DSU_UID_HTU_DSU_IPCLKPORT_I_PCLK,
    DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_NOCP_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK,
    DSU_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK,
    DSU_BLK_DSU_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK,
    DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK,
    DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_GICCLK,
    DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PCLK,
    DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
    YUVP_BLK_YUVP_UID_VGEN_LITE_D1_YUVP_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_MCSC_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_MCSC_IPCLKPORT_C2R_CLK,
    YUVP_BLK_YUVP_UID_MCSC_IPCLKPORT_C2W_CLK,
    YUVP_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM,
    YUVP_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_VGEN_LITE_D0_YUVP_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S1,
    YUVP_BLK_YUVP_UID_SYSMMU_D_YUVP_IPCLKPORT_CLK_S2,
    YUVP_BLK_YUVP_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
    YUVP_BLK_YUVP_UID_XIU_D_YUVP_IPCLKPORT_ACLK,
    YUVP_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK,
    YUVP_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_ACLK,
    YUVP_BLK_YUVP_UID_LH_AST_SI_OTF_YUVPRGBP_IPCLKPORT_I_CLK,
    YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0,
    YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF1,
    YUVP_BLK_YUVP_UID_LH_AST_MI_OTF_RGBPYUVP_IPCLKPORT_I_CLK,
    YUVP_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK,
    YUVP_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK,
    YUVP_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK,
    YUVP_BLK_YUVP_UID_PPMU_D_YUVP_IPCLKPORT_PCLK,
    YUVP_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    YUVP_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK,
    YUVP_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF2_CSISCSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2RD,
    CSTAT_BLK_CSTAT_UID_SIPU_CSTAT_IPCLKPORT_I_CLK_C2DS,
    CSTAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT1_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCD_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_AD_APB_CSTAT0_IPCLKPORT_PCLKM,
    CSTAT_BLK_CSTAT_UID_VGEN_LITE_CSTAT0_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCD_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_XIU_D0_CSTAT_IPCLKPORT_ACLK,
    CSTAT_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_ACLK,
    CSTAT_BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S1,
    CSTAT_BLK_CSTAT_UID_SYSMMU_D0_CSTAT_IPCLKPORT_CLK_S2,
    CSTAT_BLK_CSTAT_UID_LH_AXI_SI_D0_CSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF1_CSISCSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_LH_AST_MI_OTF0_CSISCSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_NOCP_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_NOCP_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_SYSREG_CSTAT_IPCLKPORT_PCLK,
    CSTAT_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_PCLK,
    CSTAT_BLK_CSTAT_UID_CMU_CSTAT_IPCLKPORT_PCLK,
    CSTAT_BLK_CSTAT_UID_D_TZPC_CSTAT_IPCLKPORT_PCLK,
    CSTAT_BLK_CSTAT_UID_SLH_AXI_MI_P_CSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_PPMU_D0_CSTAT_IPCLKPORT_PCLK,
    CSTAT_BLK_CSTAT_UID_XIU_D1_CSTAT_IPCLKPORT_ACLK,
    CSTAT_BLK_CSTAT_UID_AD_APB_BYRP_IPCLKPORT_PCLKM,
    CSTAT_BLK_CSTAT_UID_LH_AST_SI_OTF_CSTATRGBP_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_PPMU_D1_CSTAT_IPCLKPORT_ACLK,
    CSTAT_BLK_CSTAT_UID_VGEN_LITE_BYRP_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0,
    CSTAT_BLK_CSTAT_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1,
    CSTAT_BLK_CSTAT_UID_RSTNSYNC_SR_CLK_CSTAT_BYRP_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S1,
    CSTAT_BLK_CSTAT_UID_SYSMMU_D1_CSTAT_IPCLKPORT_CLK_S2,
    CSTAT_BLK_CSTAT_UID_LH_AXI_SI_D1_CSTAT_IPCLKPORT_I_CLK,
    CSTAT_BLK_CSTAT_UID_RSTNSYNC_CLK_CSTAT_BYRP_IPCLKPORT_CLK,
    CSTAT_BLK_CSTAT_UID_BLK_CSTAT_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_LH_AXI_MI_JPEG_INT_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF,
    M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1,
    M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_VGEN_LITE_D0_M2M_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_LH_AXI_SI_D0_M2M_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_AS_APB_VGEN_LITE_D0_M2M_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_AS_APB_M2M_VOTF_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_NS_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_AS_APB_SYSMMU_D0_M2M_S2_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S1,
    M2M_BLK_M2M_UID_SYSMMU_D0_M2M_IPCLKPORT_CLK_S2,
    M2M_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_XIU_P_M2M_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK,
    M2M_BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S1,
    M2M_BLK_M2M_UID_SYSMMU_D1_M2M_IPCLKPORT_CLK_S2,
    M2M_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_NS_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_GDC_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_M,
    M2M_BLK_M2M_UID_GDC_IPCLKPORT_C2CLK_S,
    M2M_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_LH_AXI_MI_LME_INT_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK,
    M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_GDC_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_VGEN_LITE_D1_M2M_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_GDC_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_AS_APB_VGEN_LITE_D1_M2M_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_AS_APB_GDC_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_AS_APB_GDC_VOTFS_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_AS_APB_GDC_VOTFM_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_AS_APB_SYSMMU_D1_M2M_S2_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_AS_APB_JPEG_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK,
    M2M_BLK_M2M_UID_LH_AXI_SI_JPEG_INT_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_LME_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_AS_APB_LME_IPCLKPORT_PCLKM,
    M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_LME_IPCLKPORT_CLK,
    M2M_BLK_M2M_UID_LH_AXI_SI_LME_INT_IPCLKPORT_I_CLK,
    M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_LME_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_ACLK,
    MFC_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
    MFC_BLK_MFC_UID_LH_AXI_SI_D_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1,
    MFC_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S2,
    MFC_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK,
    MFC_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
    MFC_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK,
    MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_PPMU_D_MFC_IPCLKPORT_PCLK,
    MFC_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK,
    MFC_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK,
    MFC_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
    MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
    MFC_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_ECU_IPCLKPORT_CLK,
    MFC_BLK_MFC_UID_ECU_MFC_IPCLKPORT_CLK,
    PERI_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK,
    PERI_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI00_USI_IPCLKPORT_CLK,
    PERI_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK,
    PERI_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
    PERI_BLK_PERI_UID_BLK_PERI_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    PERI_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_OSCCLK_IPCLKPORT_CLK,
    PERI_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_S2MPU_D_PERI_IPCLKPORT_CLK_S2,
    PERI_BLK_PERI_UID_XIU_P_PERI_IPCLKPORT_ACLK,
    PERI_BLK_PERI_UID_USI04_USI_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_USI02_USI_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_USI04_I2C_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_UART_DBG_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_MMC_CARD_IPCLKPORT_I_ACLK,
    PERI_BLK_PERI_UID_SLH_AXI_MI_LP_CSISPERI_IPCLKPORT_I_CLK,
    PERI_BLK_PERI_UID_PPMU_PERI_IPCLKPORT_ACLK,
    PERI_BLK_PERI_UID_PPMU_PERI_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_NOCP_IPCLKPORT_CLK,
    PERI_BLK_PERI_UID_PWM_IPCLKPORT_I_PCLK_S0,
    PERI_BLK_PERI_UID_CMU_PERI_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_USI01_I2C_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_GPIO_PERIMMC_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_SLH_AXI_SI_D_PERI_IPCLKPORT_I_CLK,
    PERI_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK,
    PERI_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_USI07_I2C_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_USI01_USI_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_RSTNSYNC_CLK_PERI_NOCP_IPCLKPORT_CLK,
    PERI_BLK_PERI_UID_AXI2APB_PERICP_OIS_IPCLKPORT_ACLK,
    PERI_BLK_PERI_UID_TMU_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_USI03_USI_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_VGEN_LITE_PERI_IPCLKPORT_CLK,
    PERI_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_USI03_I2C_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_USI02_I2C_IPCLKPORT_PCLK,
    PERI_BLK_PERI_UID_USI01_USI_IPCLKPORT_IPCLK,
    PERI_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI01_USI_IPCLKPORT_CLK,
    PERI_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI02_USI_IPCLKPORT_CLK,
    PERI_BLK_PERI_UID_USI02_USI_IPCLKPORT_IPCLK,
    PERI_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI03_USI_IPCLKPORT_CLK,
    PERI_BLK_PERI_UID_USI03_USI_IPCLKPORT_IPCLK,
    PERI_BLK_PERI_UID_USI04_USI_IPCLKPORT_IPCLK,
    PERI_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI04_USI_IPCLKPORT_CLK,
    PERI_BLK_PERI_UID_UART_DBG_IPCLKPORT_IPCLK,
    PERI_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_UART_DBG_IPCLKPORT_CLK,
    PERI_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI_I2C_IPCLKPORT_CLK,
    PERI_BLK_PERI_UID_USI03_I2C_IPCLKPORT_IPCLK,
    PERI_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK,
    PERI_BLK_PERI_UID_USI07_I2C_IPCLKPORT_IPCLK,
    PERI_BLK_PERI_UID_USI02_I2C_IPCLKPORT_IPCLK,
    PERI_BLK_PERI_UID_USI01_I2C_IPCLKPORT_IPCLK,
    PERI_BLK_PERI_UID_USI04_I2C_IPCLKPORT_IPCLK,
    PERI_BLK_PERI_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
    PERI_BLK_PERI_UID_DFTMUX_PERI_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK,
    PERI_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI05_USI_OIS_IPCLKPORT_CLK,
    PERI_BLK_PERI_UID_USI05_USI_OIS_IPCLKPORT_IPCLK,
    PERI_BLK_PERI_UID_USI06_USI_OIS_IPCLKPORT_IPCLK,
    PERI_BLK_PERI_UID_RSTNSYNC_SR_CLK_PERI_USI06_USI_OIS_IPCLKPORT_CLK,
    DPU_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK,
    DPU_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_ACLK,
    DPU_BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S1,
    DPU_BLK_DPU_UID_SYSMMU_D0_DPU_IPCLKPORT_CLK_S2,
    DPU_BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S1,
    DPU_BLK_DPU_UID_SYSMMU_D1_DPU_IPCLKPORT_CLK_S2,
    DPU_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK,
    DPU_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_ACLK,
    DPU_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON,
    DPU_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA,
    DPU_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP,
    DPU_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_C2SERV,
    DPU_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK,
    DPU_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM,
    DPU_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCD_IPCLKPORT_CLK,
    DPU_BLK_DPU_UID_PPMU_D1_DPU_IPCLKPORT_PCLK,
    DPU_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK,
    DPU_BLK_DPU_UID_ECU_DPU_IPCLKPORT_PCLK,
    DPU_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK,
    DPU_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK,
    DPU_BLK_DPU_UID_PPMU_D0_DPU_IPCLKPORT_PCLK,
    DPU_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_NOCP_IPCLKPORT_CLK,
    DPU_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK,
    DPU_BLK_DPU_UID_CMU_DPU_IPCLKPORT_PCLK,
    DPU_BLK_DPU_UID_DPU_IPCLKPORT_OSCCLK_DSIM0,
    DPU_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
    DPU_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
    DPU_BLK_DPU_UID_DPU_IPCLKPORT_I_NEWCLK,
    DPU_BLK_DPU_UID_BLK_DPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    DPU_BLK_DPU_UID_RSTNSYNC_SR_CLK_DPU_ECU_IPCLKPORT_CLK,
    DPU_BLK_DPU_UID_ECU_DPU_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK,
    DBGCORE_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_OSCCLK,
    DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_FREE_OSCCLK_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    DBGCORE_BLK_DBGCORE_UID_LH_AXI_SI_D_DBGCORE_INT_IPCLKPORT_I_CLK,
    DBGCORE_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK,
    DBGCORE_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK,
    DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK,
    DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_IPCLKPORT_I_CLK,
    DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK,
    DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK,
    DBGCORE_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK,
    DBGCORE_BLK_DBGCORE_UID_LH_AXI_MI_P_APM_INT_IPCLKPORT_I_CLK,
    DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK,
    DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_IPCLKPORT_I_CLK,
    DBGCORE_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK,
    DBGCORE_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK,
    G3D_BLK_G3D_UID_LH_AXI_MI_P_INIT_G3D_INT_IPCLKPORT_I_CLK,
    G3D_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK,
    G3D_BLK_G3D_UID_AS_APB_VGENLITE_D_G3D_IPCLKPORT_PCLKM,
    G3D_BLK_G3D_UID_SYSMMU_D1_G3D_IPCLKPORT_CLK_S2,
    G3D_BLK_G3D_UID_SYSMMU_D0_G3D_IPCLKPORT_CLK_S2,
    G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_LH_AXI_SI_D1_G3D_IPCLKPORT_I_CLK,
    G3D_BLK_G3D_UID_LH_AXI_SI_D0_G3D_IPCLKPORT_I_CLK,
    G3D_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK,
    G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCD_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_AS_APB_SYSMMU_D1_G3D_IPCLKPORT_PCLKM,
    G3D_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_AS_APB_SYSMMU_D0_G3D_IPCLKPORT_PCLKM,
    G3D_BLK_G3D_UID_VGEN_LITE_D_G3D_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_LH_AXI_SI_P_INIT_G3D_INT_IPCLKPORT_I_CLK,
    G3D_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK,
    G3D_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK,
    G3D_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK,
    G3D_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK,
    G3D_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
    G3D_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK,
    G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
    G3D_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK,
    G3D_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    G3D_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK,
    G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_HTU_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_GPU_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP,
    G3D_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS,
    G3D_BLK_G3D_UID_ECU_G3D_IPCLKPORT_CLK,
    G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_ECU_IPCLKPORT_CLK,
    NPU0_BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK,
    NPU0_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCD_IPCLKPORT_CLK,
    NPU0_BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCD_IPCLKPORT_CLK,
    NPU0_BLK_NPU0_UID_LH_AXI_MI_D1_NPUSNPU0_IPCLKPORT_I_CLK,
    NPU0_BLK_NPU0_UID_LH_AXI_SI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK,
    NPU0_BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_ACLK,
    NPU0_BLK_NPU0_UID_LH_AXI_MI_D0_NPUSNPU0_IPCLKPORT_I_CLK,
    NPU0_BLK_NPU0_UID_SLH_AXI_MI_P_NPU0_IPCLKPORT_I_CLK,
    NPU0_BLK_NPU0_UID_SYSREG_NPU0_IPCLKPORT_PCLK,
    NPU0_BLK_NPU0_UID_RSTNSYNC_CLK_NPU0_NOCP_IPCLKPORT_CLK,
    NPU0_BLK_NPU0_UID_D_TZPC_NPU0_IPCLKPORT_PCLK,
    NPU0_BLK_NPU0_UID_RSTNSYNC_SR_CLK_NPU0_NOCP_IPCLKPORT_CLK,
    NPU0_BLK_NPU0_UID_CMU_NPU0_IPCLKPORT_PCLK,
    NPU0_BLK_NPU0_UID_LH_AXI_MI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK,
    NPU0_BLK_NPU0_UID_IP_NPUCORE_IPCLKPORT_I_PCLK,
    NPU0_BLK_NPU0_UID_BLK_NPU0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    NPUS_BLK_NPUS_UID_VGEN_LITE_NPUS_IPCLKPORT_CLK,
    NPUS_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCD_IPCLKPORT_CLK,
    NPUS_BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S1,
    NPUS_BLK_NPUS_UID_SYSMMU_D0_NPUS_IPCLKPORT_CLK_S2,
    NPUS_BLK_NPUS_UID_LH_AXI_SI_D_NPUSNPU0_CTRL_IPCLKPORT_I_CLK,
    NPUS_BLK_NPUS_UID_LH_AXI_SI_D1_NPUSNPU0_IPCLKPORT_I_CLK,
    NPUS_BLK_NPUS_UID_LH_AXI_MI_P_NPUS_INT_IPCLKPORT_I_CLK,
    NPUS_BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S1,
    NPUS_BLK_NPUS_UID_SYSMMU_D1_NPUS_IPCLKPORT_CLK_S2,
    NPUS_BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCD_IPCLKPORT_CLK,
    NPUS_BLK_NPUS_UID_LH_AXI_SI_D1_NPUS_IPCLKPORT_I_CLK,
    NPUS_BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_ACLK,
    NPUS_BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_RQ_IPCLKPORT_I_CLK,
    NPUS_BLK_NPUS_UID_LH_AXI_MI_D_NPU0NPUS_CMDQ_IPCLKPORT_I_CLK,
    NPUS_BLK_NPUS_UID_DS_256_128_1_IPCLKPORT_MAINCLK,
    NPUS_BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKM,
    NPUS_BLK_NPUS_UID_LH_AXI_SI_D0_NPUS_IPCLKPORT_I_CLK,
    NPUS_BLK_NPUS_UID_DS_256_128_0_IPCLKPORT_MAINCLK,
    NPUS_BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_ACLK,
    NPUS_BLK_NPUS_UID_LH_AXI_SI_D0_NPUSNPU0_IPCLKPORT_I_CLK,
    NPUS_BLK_NPUS_UID_ADM_DAP_NPUS_IPCLKPORT_DAPCLKM,
    NPUS_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_ACLK,
    NPUS_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_DBGCLK,
    NPUS_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A0CLK,
    NPUS_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_C2A1CLK,
    NPUS_BLK_NPUS_UID_SYSREG_NPUS_IPCLKPORT_PCLK,
    NPUS_BLK_NPUS_UID_D_TZPC_NPUS_IPCLKPORT_PCLK,
    NPUS_BLK_NPUS_UID_PPMU_NPUS_1_IPCLKPORT_PCLK,
    NPUS_BLK_NPUS_UID_RSTNSYNC_CLK_NPUS_NOCP_IPCLKPORT_CLK,
    NPUS_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_NOCP_IPCLKPORT_CLK,
    NPUS_BLK_NPUS_UID_CMU_NPUS_IPCLKPORT_PCLK,
    NPUS_BLK_NPUS_UID_LH_AXI_SI_P_NPUS_INT_IPCLKPORT_I_CLK,
    NPUS_BLK_NPUS_UID_AD_APB_SYSMMU_D0_NPUS_NS_IPCLKPORT_PCLKS,
    NPUS_BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_PCLK,
    NPUS_BLK_NPUS_UID_SLH_AXI_MI_P_NPUS_IPCLKPORT_I_CLK,
    NPUS_BLK_NPUS_UID_PPMU_NPUS_0_IPCLKPORT_PCLK,
    NPUS_BLK_NPUS_UID_IP_NPUS_IPCLKPORT_I_PCLK,
    NPUS_BLK_NPUS_UID_BLK_NPUS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    NPUS_BLK_NPUS_UID_RSTNSYNC_SR_CLK_NPUS_HTU_IPCLKPORT_CLK,
    NPUS_BLK_NPUS_UID_HTU_NPUS_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_INT_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM,
    RGBP_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM,
    RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0,
    RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF1,
    RGBP_BLK_RGBP_UID_LH_AST_MI_OTF_YUVPRGBP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_INT_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_VGEN_LITE_D1_RGBP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_VGEN_LITE_D0_RGBP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_XIU_D2_RGBP_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_INT_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AST_MI_OTF_CSTATRGBP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_VGEN_LITE_D2_RGBP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S1,
    RGBP_BLK_RGBP_UID_SYSMMU_D0_RGBP_IPCLKPORT_CLK_S2,
    RGBP_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_INT_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_XIU_D3_RGBP_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S1,
    RGBP_BLK_RGBP_UID_SYSMMU_D1_RGBP_IPCLKPORT_CLK_S2,
    RGBP_BLK_RGBP_UID_LH_AST_SI_OTF_RGBPYUVP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S1,
    RGBP_BLK_RGBP_UID_SYSMMU_D2_RGBP_IPCLKPORT_CLK_S2,
    RGBP_BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S1,
    RGBP_BLK_RGBP_UID_SYSMMU_D3_RGBP_IPCLKPORT_CLK_S2,
    RGBP_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_PPMU_D3_RGBP_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK,
    RGBP_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_ECU_RGBP_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_ECU_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_LH_AXI_MI_D2_RGBP_INT_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AXI_MI_D1_CSTAT_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AST_SI_G_CAM_NOCL0_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AXI_MI_D1_RGBP_INT_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_TAXI_SI_D1_CAM_NOCL0_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AXI_MI_D_ICPU_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCL0_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_TREX_D_CAM_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_LH_AXI_MI_D0_RGBP_INT_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_TREX_PPMU_D0_CAM_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCL0_IPCLKPORT_CLK,
    RGBP_BLK_RGBP_UID_LH_TAXI_SI_D0_CAM_NOCL0_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AXI_MI_D0_CSTAT_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_TREX_PPMU_D1_CAM_IPCLKPORT_ACLK,
    RGBP_BLK_RGBP_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK,
    RGBP_BLK_RGBP_UID_LH_AXI_MI_D3_RGBP_INT_IPCLKPORT_I_CLK,
    end_of_gate,
    num_of_gate = (end_of_gate - GATE_TYPE & MASK_OF_ID),

    TOP_PLL_SHARED0_D1 = FIXED_FACTOR_TYPE,
    TOP_PLL_SHARED0_D2,
    TOP_PLL_SHARED0_D3,
    TOP_PLL_SHARED0_D4,
    TOP_PLL_SHARED1_D1,
    TOP_PLL_SHARED1_D2,
    TOP_PLL_SHARED1_D3,
    TOP_PLL_SHARED1_D4,
    TOP_PLL_SHARED2_D1,
    TOP_PLL_SHARED2_D2,
    TOP_PLL_SHARED2_D3,
    TOP_PLL_SHARED2_D4,
    TOP_PLL_MMC_D1,
    TOP_PLL_MMC_D2,
    TOP_PLL_MMC_D3,
    TOP_PLL_MMC_D4,
    TOP_PLL_G3D_D1,
    TOP_PLL_G3D_D2,
    TOP_PLL_G3D_D3,
    TOP_PLL_G3D_D4,
    AUD_PLL_AUD_D1,
    AUD_PLL_AUD_D2,
    AUD_PLL_AUD_D3,
    AUD_PLL_AUD_D4,
    CPUCL0_PLL_CPUCL0_D1,
    CPUCL0_PLL_CPUCL0_D2,
    CPUCL0_PLL_CPUCL0_D3,
    CPUCL0_PLL_CPUCL0_D4,
    CPUCL1_PLL_CPUCL1_D1,
    CPUCL1_PLL_CPUCL1_D2,
    CPUCL1_PLL_CPUCL1_D3,
    CPUCL1_PLL_CPUCL1_D4,
    DSU_PLL_DSU_D1,
    DSU_PLL_DSU_D2,
    DSU_PLL_DSU_D3,
    DSU_PLL_DSU_D4,
    end_of_fixed_factor,
    num_of_fixed_factor = (end_of_fixed_factor - FIXED_FACTOR_TYPE & MASK_OF_ID),

//    ALIVE_RCO_400 = FIXED_RATE_TYPE,
    TOP_OSCCLK_CMU = FIXED_RATE_TYPE,
    TOP_OSCCLK_CMU__ALO,
    ALIVE_CLK_ALIVE_OSCCLK_RCO,
    ALIVE_DFT_CLKMUX__CLK_ALIVE_OSCCLK_RCO,
    ALIVE_OSCCLK_ALIVE,
    ALIVE_OSCCLK_RCO_ALIVE,
    ALIVE_CLK_RCO_ALIVE,
    ALIVE_OSCCLK_RCO_SPMI,
    ALIVE_RCO_400,
    ALIVE_OSCCLK_RCO_ALIVE_TOP,
    AUD_OSCCLK_AUD__ALO,
    AUD_OSCCLK_AUD_26,
    AUD_TICK_USB,
    AUD_IOCLK_AUDIOCDCLK0,
    AUD_IOCLK_AUDIOCDCLK1,
    AUD_IOCLK_AUDIOCDCLK2,
    AUD_IOCLK_AUDIOCDCLK3,
    AUD_IOCLK_AUDIOCDCLK4,
    AUD_IOCLK_AUDIOCDCLK6,
    CHUB_OSCCLK_RCO_CHUB,
    CHUB_O_CLK_CHUB_OSCCLK_RCO,
    CHUB_CLK_CHUB_FREE_OSCCLK,
    CHUB_DFT_CLKMUX_CLK_CHUB_OSCCLK_RCO,
    CHUB_FREE_OSCCLK_CHUB,
    CHUB_OSCCLK_RCO_CHUB__ALV,
    DPU_OSCCLK_DPU,
    DPU_DFTMUX_CLK_DPU_OSCCLK,
    DPU_CLK_DPU_OSCCLK,
    DPU_FREE_OSCCLK_DPU,
    DPU_OSCCLK_DPU__ALO,
    G3D_OSCCLK_G3D,
    G3D_DFTMUX_CLK_G3D_OSCCLK,
    G3D_CLK_G3D_OSCCLK,
    G3D_OSCCLK_G3D__ALO,
    HSI_OSCCLK_HSI,
    HSI_DFTMUX_CLK_HSI_OSCCLK,
    HSI_CLK_HSI_OSCCLK,
    HSI_OSCCLK_HSI__ALO,
    MFC_DFTMUX_CLK_MFC_OSCCLK,
    MFC_O_CLK_MFC_OSCCLK,
    MFC_CLK_MFC_OSCCLK,
    MFC_OSCCLK_MFC,
    MFC_FREE_OSCCLK_MFC,
    MFC_OSCCLK_MFC__ALO,
    MIF0_DFTMUX_CLK_MIF_OSCCLK_MIF0,
    MIF0_CLK_MIF_FREE_OSCCLK_MIF0,
    MIF0_FREE_OSCCLK_MIF_MIF0,
    MIF0_OSCCLK_MIF_MIF0,
    MIF0_OSCCLK_MIF__ALO_MIF0,
    MIF1_DFTMUX_CLK_MIF_OSCCLK_MIF1,
    MIF1_CLK_MIF_FREE_OSCCLK_MIF1,
    MIF1_FREE_OSCCLK_MIF_MIF1,
    MIF1_OSCCLK_MIF_MIF1,
    MIF1_OSCCLK_MIF__ALO_MIF1,
    NOCL0_OSCCLK_NOCL0,
    NOCL0_DFTMUX_CLK_NOCL0_OSCCLK,
    NOCL0_CLK_NOCL0_OSCCLK,
    NOCL0_DFT_CLKMUX__DFT_BIST_CLK_NOCL0_OSCCLK,
    NOCL0_DFT_CLKGAT__BIST_CLK_NOCL0_OSCCLK,
    NOCL0_BIST_CLK_NOCL0_OSCCLK,
    NOCL0_OSCCLK_NOCL0__ALO,
    NOCL1A_OSCCLK_NOCL1A,
    NOCL1A_DFTMUX_CLK_NOCL1A_OSCCLK,
    NOCL1A_O_CLK_NOCL1A_OSCCLK,
    NOCL1A_CLK_NOCL1A_OSCCLK,
    NOCL1A_OSCCLK_NOCL1A__ALO,
    PERI_OSCCLK_PERI,
    PERI_DFTMUX_CLK_PERI_OSCCLK,
    PERI_CLK_PERI_OSCCLK,
    PERI_OSCCLK_PERI__ALO,
    RGBP_DFTMUX_CLK_RGBP_OSCCLK,
    RGBP_O_CLK_RGBP_OSCCLK,
    RGBP_CLK_RGBP_OSCCLK,
    RGBP_OSCCLK_RGBP,
    RGBP_FREE_OSCCLK_RGBP,
    RGBP_OSCCLK_RGBP__ALO,
    VTS_OSCCLK_RCO_VTS,
    VTS_RTCCLK_VTS,
    VTS_DFT_CLKMUX_CLK_VTS_OSCCLK_RCO,
    VTS_DFT_CLKMUX_CLK_VTS_RTCCLK,
    VTS_CLK_VTS_OSCCLK_RCO,
    VTS_OSCCLK_RCO_VTS__ALV,
    VTS_CLK_VTS_RTCCLK,
    USB_OSCCLK_USB,
    USB_DFTMUX_CLK_USB_OSCCLK,
    USB_O_CLK_USB_OSCCLK,
    USB_CLK_USB_OSCCLK,
    USB_DFT_CLKOCC__OCC_CLK_USB_OSCCLK_USB1,
    USB_DFT_CLKOCC__OCC_CLK_USB_OSCCLK_USB2,
    USB_DFT_CLKOCC__OCC_CLK_USB_OSCCLK_USB4,
    USB_DFT_CLKOCC__OCC_CLK_USB_OSCCLK_USB3,
    USB_DFT_CLKOCC__OCC_CLK_USB_OSCCLK_USB5,
    USB_OSCCLK_USB_LINK,
    YUVP_DFTMUX_CLK_YUVP_OSCCLK,
    YUVP_O_CLK_YUVP_OSCCLK,
    YUVP_CLK_YUVP_OSCCLK,
    YUVP_OSCCLK_YUVP,
    YUVP_FREE_OSCCLK_YUVP,
    YUVP_OSCCLK_YUVP__ALO,
    CSIS_DFTMUX_CLK_CSIS_OSCCLK,
    CSIS_O_CLK_CSIS_OSCCLK,
    CSIS_CLK_CSIS_OSCCLK,
    CSIS_OSCCLK_CSIS,
    CSIS_CLK_CSIS_FREE_OSCCLK,
    CSIS_OSCCLK_CSIS__ALO,
    CSTAT_OSCCLK_CSTAT,
    CSTAT_DFTMUX_CLK_CSTAT_OSCCLK,
    CSTAT_O_CLK_CSTAT_OSCCLK,
    CSTAT_CLK_CSTAT_OSCCLK,
    CSTAT_FREE_OSCCLK_CSTAT,
    CSTAT_OSCCLK_CSTAT__ALO,
    M2M_OSCCLK_M2M,
    M2M_DFTMUX_CLK_M2M_OSCCLK,
    M2M_O_CLK_M2M_OSCCLK,
    M2M_CLK_M2M_OSCCLK,
    M2M_FREE_OSCCLK_M2M,
    M2M_OSCCLK_M2M__ALO,
    CMGP_OSCCLK_RCO_CMGP,
    CMGP_DFTMUX_CLK_CMGP_OSCCLK_RCO,
    CMGP_CLK_CMGP_OSCCLK_RCO,
    CMGP_OSCCLK_RCO_CMGP__ALV,
    DBGCORE_OSCCLK_DBGCORE,
    DBGCORE_DFTMUX_CLK_DBGCORE_OSCCLK,
    DBGCORE_CLK_DBGCORE_FREE_OSCCLK,
    DBGCORE_FREE_OSCCLK_DBGCORE,
    DBGCORE_MUX_FREE_OSCCLK_DBGCORE,
    DBGCORE_OSCCLK_DBGCORE__ALO,
    ICPU_OSCCLK_ICPU,
    ICPU_DFTMUX_CLK_ICPU_OSCCLK,
    ICPU_FREE_OSCCLK_ICPU,
    ICPU_CLK_ICPU_FREE_OSCCLK,
    ICPU_OSCCLK_ICPU__ALO,
    CHUBVTS_CLKCMU_CHUBVTS_RCO,
    CPUCL0_OSCCLK_CPUCL0,
    CPUCL0_CLK_CPUCL0_OSCCLK,
    CPUCL0_DFTMUX_CLK_CPUCL0_OSCCLK,
    CPUCL0_OSCCLK_CPUCL0__ALO,
    S2D_DFTMUX_CLK_S2D_OSCCLK,
    S2D_CLK_S2D_OSCCLK,
    S2D_FREE_OSCCLK_S2D,
    S2D_OSCCLK_S2D,
    S2D_OSCCLK_S2D__ALO,
    CPUCL1_OSCCLK_CPUCL1,
    CPUCL1_CLK_CPUCL1_OSCCLK,
    CPUCL1_DFTMUX_CLK_CPUCL1_OSCCLK,
    CPUCL0_GLB_OSCCLK_CPUCL0,
    CPUCL0_DFTMUX_CLK_CPUCL0_GLB_OSCCLK,
    DSU_OSCCLK_DSU,
    DSU_DFTMUX_CLK_DSU_OSCCLK,
    DSU_CLK_DSU_OSCCLK,
    NPU0_OSCCLK_NPU,
    NPU0_DFTMUX_CLK_NPU0_OSCCLK,
    NPU0_CLK_NPU0_OSCCLK,
    NPU0_FREE_OSCCLK_NPU,
    NPU0_OSCCLK_NPU0__ALO,
    NPUS_OSCCLK_NPUS,
    NPUS_DFTMUX_CLK_NPUS_OSCCLK,
    NPUS_O_CLK_NPUS_OSCCLK,
    NPUS_CLK_NPUS_OSCCLK,
    NPUS_FREE_OSCCLK_NPUS,
    CHUBVTS_OSCCLK_RCO_CHUBVTS,
    end_of_fixed_rate,
    num_of_fixed_rate = (end_of_fixed_rate - FIXED_RATE_TYPE & MASK_OF_ID),
};
#endif
