`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2026/10/04 10:26:47
// Design Name: 
// Module Name: byte_shift
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module byte_shift#(
    parameter DATA_WIDTH = 1024
)
(
    input  wire                  clk,
    input  wire                  rst,
    input  wire [DATA_WIDTH-1:0] data,
    input  wire [$clog2(DATA_WIDTH/8)-1:0] count,
    output reg  [DATA_WIDTH-1:0] shifted

    );
        always @(*) begin
            shifted <= data << (count * 8);
        end
endmodule
