Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon May  6 08:15:09 2024
| Host         : msclab running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /home/rvlab/groups/rvlab01/Desktop/ex2_dev_sonja/risc-v-lab-group-01/build/rvlab_fpga_top/syn/rvlab_fpga_top.timing_summary.txt
| Design       : rvlab_fpga_top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.302     -233.796                    320                32996       -0.274       -7.292                     43                32994        0.000        0.000                       0                 12294  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                          ------------         ----------      --------------
clk_100mhz                                                                                                                                                     {0.000 5.000}        10.000          100.000         
  clk_200mhz                                                                                                                                                   {1.250 3.750}        5.000           200.000         
  clk_fb                                                                                                                                                       {0.000 5.000}        10.000          100.000         
  freq_refclk                                                                                                                                                  {0.000 0.625}        1.250           800.000         
    u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.250}        2.500           400.000         
      iserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
    u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {0.000 1.250}        2.500           400.000         
      iserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
  mem_refclk                                                                                                                                                   {0.000 1.250}        2.500           400.000         
    oserdes_clk                                                                                                                                                {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
    oserdes_clk_1                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
    oserdes_clk_2                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_2                                                                                                                                         {0.000 2.500}        5.000           200.000         
    oserdes_clk_3                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_3                                                                                                                                         {0.000 2.500}        5.000           200.000         
  pll_clk3_out                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    clk_pll_i                                                                                                                                                  {0.000 5.000}        10.000          100.000         
  pll_clkfbout                                                                                                                                                 {0.000 5.000}        10.000          100.000         
  sync_pulse                                                                                                                                                   {1.094 3.594}        40.000          25.000          
  sys_clk                                                                                                                                                      {0.000 10.000}       20.000          50.000          
tck                                                                                                                                                            {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                                                                                                                                                       3.000        0.000                       0                     3  
  clk_200mhz                                                                                                                                                         2.247        0.000                      0                  126        0.011        0.000                      0                  126        0.264        0.000                       0                    64  
  clk_fb                                                                                                                                                                                                                                                                                                         8.751        0.000                       0                     2  
  freq_refclk                                                                                                                                                                                                                                                                                                    0.000        0.000                       0                     8  
    u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    0.833        0.000                       0                    16  
      iserdes_clkdiv                                                                                                                                                 7.964        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
    u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    0.833        0.000                       0                    16  
      iserdes_clkdiv_1                                                                                                                                               7.947        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
  mem_refclk                                                                                                                                                         1.300        0.000                      0                    1        0.375        0.000                      0                    1        0.625        0.000                       0                     8  
    oserdes_clk                                                                                                                                                                                                                                                                                                  0.833        0.000                       0                    12  
      oserdes_clkdiv                                                                                                                                                 8.083        0.000                      0                   44        0.113        0.000                      0                   44        2.850        0.000                       0                    12  
    oserdes_clk_1                                                                                                                                                                                                                                                                                                0.833        0.000                       0                    12  
      oserdes_clkdiv_1                                                                                                                                               8.585        0.000                      0                   48        0.119        0.000                      0                   48        2.850        0.000                       0                    13  
    oserdes_clk_2                                                                                                                                                    0.932        0.000                      0                    4        0.440        0.000                      0                    4        0.833        0.000                       0                    12  
      oserdes_clkdiv_2                                                                                                                                               3.592        0.000                      0                   36        0.116        0.000                      0                   36        0.000        0.000                       0                    11  
    oserdes_clk_3                                                                                                                                                    0.948        0.000                      0                    4        0.432        0.000                      0                    4        0.833        0.000                       0                    12  
      oserdes_clkdiv_3                                                                                                                                               3.608        0.000                      0                   36        0.109        0.000                      0                   36        0.000        0.000                       0                    11  
  pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
    clk_pll_i                                                                                                                                                        3.583        0.000                      0                13808        0.011        0.000                      0                13808        2.850        0.000                       0                  5462  
  pll_clkfbout                                                                                                                                                                                                                                                                                                   8.751        0.000                       0                     2  
  sync_pulse                                                                                                                                                                                                                                                                                                     1.250        0.000                       0                     8  
  sys_clk                                                                                                                                                           -1.302     -233.796                    320                15275        0.053        0.000                      0                15275        8.750        0.000                       0                  6332  
tck                                                                                                                                                                  2.801        0.000                      0                  568        0.047        0.000                      0                  568        8.750        0.000                       0                   257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                  clk_200mhz                                                                                                                                                      18.854        0.000                      0                    1                                                                        
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk        9.474        0.000                      0                    8       37.334        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk        9.482        0.000                      0                    8       37.331        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       0.974        0.000                      0                    1        0.669        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   1.594        0.000                      0                   12       -0.247       -1.473                     11                   12  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 1.594        0.000                      0                   13       -0.268       -2.486                     12                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 1.594        0.000                      0                   15       -0.274       -2.156                     10                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 1.594        0.000                      0                   15       -0.256       -1.177                     10                   15  
clk_200mhz                                                                                                                                                 clk_pll_i                                                                                                                                                       18.377        0.000                      0                   12        0.973        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pll_i          clk_pll_i                8.295        0.000                      0                  185        0.295        0.000                      0                  185  
**async_default**  sys_clk            sys_clk                 17.376        0.000                      0                 2709        0.347        0.000                      0                 2709  
**default**        clk_pll_i                                   3.744        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845                      clkmgr_i/clk_100mhz_bufg_i/I
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y3  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                      clkmgr_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                      clkmgr_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@6.250ns - clk_200mhz rise@1.250ns)
  Data Path Delay:        2.114ns  (logic 0.751ns (35.525%)  route 1.363ns (64.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 10.533 - 6.250 ) 
    Source Clock Delay      (SCD):    4.738ns = ( 5.988 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      1.250     1.250 r  
    R4                                                0.000     1.250 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     1.250    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     2.725 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.525    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     3.621 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     4.421    clkmgr_i/clk_100mhz_buffered_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.509 r  clkmgr_i/mmcm_i/CLKOUT1
                         net (fo=1, unplaced)         0.800     5.308    clkmgr_i/clk_200mhz
                         BUFG (Prop_bufg_I_O)         0.096     5.404 r  clkmgr_i/clkbuf_200mhz_i/O
                         net (fo=62, unplaced)        0.584     5.988    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, unplaced)        0.541     6.985    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
                         LUT2 (Prop_lut2_I0_O)        0.295     7.280 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, unplaced)        0.822     8.102    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      6.250     6.250 r  
    R4                                                0.000     6.250 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     6.250    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405     7.655 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     8.414    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091     8.505 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.655     9.160    clkmgr_i/clk_100mhz_buffered_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.243 r  clkmgr_i/mmcm_i/CLKOUT1
                         net (fo=1, unplaced)         0.760    10.003    clkmgr_i/clk_200mhz
                         BUFG (Prop_bufg_I_O)         0.091    10.094 r  clkmgr_i/clkbuf_200mhz_i/O
                         net (fo=62, unplaced)        0.439    10.533    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.310    10.843    
                         clock uncertainty           -0.061    10.782    
                         FDRE (Setup_fdre_C_R)       -0.433    10.349    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  2.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@1.250ns - clk_200mhz rise@1.250ns)
  Data Path Delay:        0.226ns  (logic 0.141ns (62.465%)  route 0.085ns (37.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 3.115 - 1.250 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 2.593 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      1.250     1.250 r  
    R4                                                0.000     1.250 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     1.250    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     1.493 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     1.830    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     1.856 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.210     2.066    clkmgr_i/clk_100mhz_buffered_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.116 r  clkmgr_i/mmcm_i/CLKOUT1
                         net (fo=1, unplaced)         0.337     2.453    clkmgr_i/clk_200mhz
                         BUFG (Prop_bufg_I_O)         0.026     2.479 r  clkmgr_i/clkbuf_200mhz_i/O
                         net (fo=62, unplaced)        0.114     2.593    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     2.734 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, unplaced)         0.085     2.819    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      1.250     1.250 r  
    R4                                                0.000     1.250 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     1.250    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     1.681 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     2.036    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     2.065 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     2.419    clkmgr_i/clk_100mhz_buffered_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.472 r  clkmgr_i/mmcm_i/CLKOUT1
                         net (fo=1, unplaced)         0.355     2.827    clkmgr_i/clk_200mhz
                         BUFG (Prop_bufg_I_O)         0.029     2.856 r  clkmgr_i/clkbuf_200mhz_i/O
                         net (fo=62, unplaced)        0.259     3.115    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.377     2.738    
                         FDRE (Hold_fdre_C_D)         0.070     2.808    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhz
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { clkmgr_i/mmcm_i/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         5.000       1.000                tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000                tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000                tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkmgr_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                clkmgr_i/mmcm_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000               clkmgr_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.250       0.000      PHASER_OUT_PHY_X1Y12  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y12  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.562         0.625       0.063      PHASER_REF_X1Y3       tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y12  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         2.500       0.833      ILOGIC_X1Y176  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        7.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.425ns (44.456%)  route 0.531ns (55.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 15.292 - 10.000 ) 
    Source Clock Delay      (SCD):    5.981ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.259 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, estimated)        0.607     3.866    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     5.358 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     5.531 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, estimated)        0.450     5.981    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     6.406 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, estimated)        0.531     6.937    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760    13.015    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.098 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, estimated)        0.577    13.675    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    15.129 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    15.292 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, estimated)        0.000    15.292    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.531    
                         clock uncertainty           -0.059    15.472    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    14.901    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  7.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, estimated)        0.256     1.249    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.444 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.534 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.592 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, estimated)        0.000     2.592    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y14        IN_FIFO                                      r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, estimated)        0.269     1.492    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.711 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.807 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, estimated)        0.000     2.807    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.273     2.534    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.521    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            5.000         10.000      5.000      IN_FIFO_X1Y14  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         2.500       0.833      ILOGIC_X1Y187  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        7.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.947ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.425ns (44.456%)  route 0.531ns (55.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 15.283 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.259 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, estimated)        0.597     3.856    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     5.348 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     5.521 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, estimated)        0.467     5.988    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     6.413 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, estimated)        0.531     6.944    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760    13.015    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.098 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, estimated)        0.567    13.665    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    15.120 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    15.283 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, estimated)        0.000    15.283    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.238    15.521    
                         clock uncertainty           -0.059    15.462    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    14.891    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  7.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, estimated)        0.252     1.245    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.440 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.530 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.588 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, estimated)        0.000     2.588    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y15        IN_FIFO                                      r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, estimated)        0.265     1.487    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.707 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.803 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, estimated)        0.000     2.803    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.273     2.530    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.517    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            5.000         10.000      5.000      IN_FIFO_X1Y15  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.622ns (56.908%)  route 0.471ns (43.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 6.188 - 2.500 ) 
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.259 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.621     3.880    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y3     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     4.502 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, estimated)        0.471     4.973    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     2.500    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.664    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091     4.755 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760     5.515    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.598 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.590     6.188    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.160     6.348    
                         clock uncertainty           -0.065     6.283    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.011     6.272    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          6.272    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  1.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.313ns (61.188%)  route 0.199ns (38.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.262     1.255    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y3     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     1.568 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, estimated)        0.199     1.766    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.276     1.498    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.229     1.269    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     1.392    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK  n/a            1.475         2.500       1.025      PHY_CONTROL_X1Y3  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1      n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y3    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK  n/a            0.625         1.250       0.625      PHY_CONTROL_X1Y3  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK  n/a            0.625         1.250       0.625      PHY_CONTROL_X1Y3  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y151  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.083ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.674ns (40.554%)  route 0.988ns (59.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 16.341 - 10.000 ) 
    Source Clock Delay      (SCD):    6.165ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.259 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.614     3.873    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.008 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     6.165 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.000     6.165    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     6.839 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[7]
                         net (fo=1, estimated)        0.988     7.827    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y150        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760    13.015    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.098 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.583    13.681    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    15.758 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    15.906 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.435    16.341    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.601    
                         clock uncertainty           -0.065    16.536    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    15.911    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.911    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  8.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.138ns (41.109%)  route 0.198ns (58.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.259     1.252    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.065 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.148 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.000     3.148    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.286 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, estimated)        0.198     3.484    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y153        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.272     1.495    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.353 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.441 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.203     3.644    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.293     3.352    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.371    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            5.000         10.000      5.000      OUT_FIFO_X1Y12  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y163  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.674ns (58.916%)  route 0.470ns (41.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.315ns = ( 16.315 - 10.000 ) 
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.259 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.603     3.862    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     5.997 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     6.154 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.000     6.154    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     6.828 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, estimated)        0.470     7.298    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y169        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760    13.015    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.098 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.573    13.671    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    15.748 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    15.896 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.419    16.315    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.573    
                         clock uncertainty           -0.065    16.508    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    15.883    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.883    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  8.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.138ns (41.109%)  route 0.198ns (58.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.634ns
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.254     1.247    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.061 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.144 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.000     3.144    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.282 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, estimated)        0.198     3.480    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y165        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.268     1.490    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.348 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.436 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.197     3.634    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.292     3.341    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.360    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            5.000         10.000      5.000      OUT_FIFO_X1Y13  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        0.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.562ns (53.987%)  route 0.479ns (46.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns = ( 9.321 - 2.500 ) 
    Source Clock Delay      (SCD):    6.688ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.259 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.614     3.873    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.008 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     6.688 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     7.250 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, estimated)        0.479     7.729    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     2.500    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.664    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091     4.755 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760     5.515    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.598 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.583     6.181    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     8.258 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     8.899 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, estimated)        0.423     9.321    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.289     9.611    
                         clock uncertainty           -0.065     9.546    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D1)      -0.885     8.661    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                  0.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.346ns (63.590%)  route 0.198ns (36.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.124ns
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.259     1.252    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.065 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.605 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     3.951 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, estimated)        0.198     4.149    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.272     1.495    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.353 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.926 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, estimated)        0.197     4.124    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.321     3.802    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D1)       -0.093     3.709    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.709    
                         arrival time                           4.149    
  -------------------------------------------------------------------
                         slack                                  0.440    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y176  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.674ns (58.916%)  route 0.470ns (41.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.332ns = ( 11.332 - 5.000 ) 
    Source Clock Delay      (SCD):    6.165ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.259 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.614     3.873    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.008 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     6.165 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.000     6.165    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     6.839 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, estimated)        0.470     7.309    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y183        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091     7.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760     8.015    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.098 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.583     8.681    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    10.758 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.906 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.426    11.332    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.591    
                         clock uncertainty           -0.065    11.526    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.901    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.901    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  3.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.138ns (41.109%)  route 0.198ns (58.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.642ns
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.259     1.252    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.065 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.148 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.000     3.148    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.286 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, estimated)        0.198     3.484    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y177        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.272     1.495    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.353 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.441 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.201     3.642    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.293     3.349    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.368    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            5.000         5.000       0.000      OUT_FIFO_X1Y14  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        0.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.562ns (53.987%)  route 0.479ns (46.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.827ns = ( 9.327 - 2.500 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.259 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.603     3.862    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     5.997 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     6.677 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     7.239 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, estimated)        0.479     7.718    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     2.500    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.664    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091     4.755 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760     5.515    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.598 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.573     6.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     8.248 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     8.888 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, estimated)        0.439     9.327    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.289     9.616    
                         clock uncertainty           -0.065     9.551    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D1)      -0.885     8.666    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  0.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.346ns (63.590%)  route 0.198ns (36.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.126ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.254     1.247    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.061 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.600 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     3.946 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, estimated)        0.198     4.144    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.268     1.490    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.348 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.921 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, estimated)        0.205     4.126    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.321     3.805    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D1)       -0.093     3.712    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.712    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  0.432    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y187  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        3.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.674ns (58.916%)  route 0.470ns (41.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 11.337 - 5.000 ) 
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.259 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.603     3.862    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     5.997 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     6.154 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.000     6.154    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     6.828 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, estimated)        0.470     7.298    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y195        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091     7.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760     8.015    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.098 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.573     8.671    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    10.748 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.896 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.442    11.337    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.596    
                         clock uncertainty           -0.065    11.531    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.906    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.906    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  3.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.138ns (41.109%)  route 0.198ns (58.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.254     1.247    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.061 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.144 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.000     3.144    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.282 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, estimated)        0.198     3.480    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y189        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.268     1.490    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.348 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.436 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.208     3.644    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.292     3.352    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.371    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            5.000         5.000       0.000      OUT_FIFO_X1Y15  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         10.000      7.845                       tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y3  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        3.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 1.371ns (21.968%)  route 4.870ns (78.032%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.259 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.584     3.843    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.127     3.970 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.800     4.769    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.695     3.074 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.800     3.874    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.096     3.970 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5460, unplaced)      0.800     4.769    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     5.225 f  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[5]/Q
                         net (fo=10, unplaced)        1.008     6.233    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg_n_0_[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     6.528 f  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_victim_inc_i_2/O
                         net (fo=8, unplaced)         0.940     7.468    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_victim_inc_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     7.592 f  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_8/O
                         net (fo=1, unplaced)         0.902     8.494    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.618 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_2/O
                         net (fo=1, unplaced)         1.111     9.729    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.853 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_1/O
                         net (fo=2, unplaced)         0.460    10.313    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_1_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124    10.437 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_i_2/O
                         net (fo=1, unplaced)         0.449    10.886    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    11.010 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_i_1/O
                         net (fo=1, unplaced)         0.000    11.010    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_i_1_n_0
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760    13.015    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.098 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.439    13.537    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.081    13.618 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.760    14.378    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.610    12.767 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.760    13.527    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.091    13.618 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5460, unplaced)      0.655    14.273    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_reg/C
                         clock pessimism              0.351    14.624    
                         clock uncertainty           -0.060    14.564    
                         FDRE (Setup_fdre_C_D)        0.029    14.593    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_reg
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  3.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.141ns (62.465%)  route 0.085ns (37.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.114     1.107    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.020     1.127 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.337     1.464    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.700     0.764 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.337     1.101    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.026     1.127 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5460, unplaced)      0.210     1.337    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.478 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/Q
                         net (fo=1, unplaced)         0.085     1.563    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1[0]
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.481    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.043     1.524 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.355     1.879    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.739     1.141 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.355     1.495    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.029     1.524 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5460, unplaced)      0.355     1.879    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[0]/C
                         clock pessimism             -0.397     1.482    
                         FDRE (Hold_fdre_C_D)         0.070     1.552    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     OUT_FIFO/WRCLK      n/a            5.000         10.000      5.000      OUT_FIFO_X1Y12   tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y3  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Low Pulse Width   Slow    OUT_FIFO/WRCLK      n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12   tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK      n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12   tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y3  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.094 3.594 }
Period(ns):         40.000
Sources:            { tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y3        tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y3        tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y12  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :          320  Failing Endpoints,  Worst Slack       -1.302ns,  Total Violation     -233.796ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.302ns  (required time - arrival time)
  Source:                 core_i/cpu_i/u_core_default/if_stage_i/instr_rdata_id_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_i/mem_i/mem_reg_0_0_0/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        20.724ns  (logic 3.127ns (15.089%)  route 17.597ns (84.911%))
  Logic Levels:           20  (LUT3=3 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.962ns = ( 23.962 - 20.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    clkmgr_i/clk_100mhz_buffered_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.259 r  clkmgr_i/mmcm_i/CLKOUT0
                         net (fo=1, unplaced)         0.584     3.843    clkmgr_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.939 r  clkmgr_i/clkbuf_i/O
                         net (fo=6330, unplaced)      0.584     4.523    core_i/cpu_i/u_core_default/if_stage_i/sys_clk_o
                         FDCE                                         r  core_i/cpu_i/u_core_default/if_stage_i/instr_rdata_id_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     4.979 r  core_i/cpu_i/u_core_default/if_stage_i/instr_rdata_id_o_reg[6]/Q
                         net (fo=49, unplaced)        1.047     6.026    core_i/cpu_i/u_core_default/if_stage_i/instr_rdata_id_o_reg[24]_0[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     6.321 f  core_i/cpu_i/u_core_default/if_stage_i/mie_q[irq_software]_i_31/O
                         net (fo=1, unplaced)         1.111     7.432    core_i/cpu_i/u_core_default/if_stage_i/mie_q[irq_software]_i_31_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.556 r  core_i/cpu_i/u_core_default/if_stage_i/mie_q[irq_software]_i_21/O
                         net (fo=15, unplaced)        0.955     8.511    core_i/cpu_i/u_core_default/if_stage_i/instr_new_id_o_reg_5
                         LUT4 (Prop_lut4_I0_O)        0.124     8.635 f  core_i/cpu_i/u_core_default/if_stage_i/gen_normal_fifo.storage[0][55]_i_22/O
                         net (fo=2, unplaced)         0.913     9.548    core_i/cpu_i/u_core_default/if_stage_i/gen_normal_fifo.storage[0][55]_i_22_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.672 f  core_i/cpu_i/u_core_default/if_stage_i/gen_normal_fifo.storage[0][55]_i_14/O
                         net (fo=41, unplaced)        0.979    10.651    core_i/cpu_i/u_core_default/if_stage_i/alu_operand_b_ex[1]
                         LUT3 (Prop_lut3_I0_O)        0.124    10.775 f  core_i/cpu_i/u_core_default/if_stage_i/mem_reg_r1_0_31_0_5_i_113/O
                         net (fo=67, unplaced)        0.755    11.530    core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/fifo_i/gen_normal_fifo.storage[0][84]_i_11__0_5
                         LUT6 (Prop_lut6_I2_O)        0.124    11.654 r  core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/fifo_i/exc_req_q_i_10/O
                         net (fo=3, unplaced)         0.920    12.574    core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/fifo_i/debug_mode_q_reg
                         LUT6 (Prop_lut6_I1_O)        0.124    12.698 r  core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_14/O
                         net (fo=1, unplaced)         0.419    13.117    core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_14_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    13.241 f  core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_i_9/O
                         net (fo=9, unplaced)         0.490    13.731    core_i/cpu_i/u_core_default/id_stage_i/controller_i/mtvec_q_reg[31]
                         LUT6 (Prop_lut6_I4_O)        0.124    13.855 f  core_i/cpu_i/u_core_default/id_stage_i/controller_i/gen_normal_fifo.storage[0][81]_i_4__0/O
                         net (fo=11, unplaced)        0.948    14.803    core_i/cpu_i/u_core_default/id_stage_i/controller_i/gen_normal_fifo.storage[0][81]_i_4__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    14.927 f  core_i/cpu_i/u_core_default/id_stage_i/controller_i/gen_normal_fifo.storage[0][78]_i_2__0/O
                         net (fo=1, unplaced)         0.902    15.829    core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/stored_addr_q_reg[25]_0
                         LUT6 (Prop_lut6_I2_O)        0.124    15.953 f  core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/gen_normal_fifo.storage[0][78]_i_1__4/O
                         net (fo=6, unplaced)         0.934    16.887    core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/D[23]
                         LUT3 (Prop_lut3_I0_O)        0.124    17.011 f  core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/dev_select_outstanding[2]_i_9/O
                         net (fo=3, unplaced)         0.920    17.931    core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/dev_select_outstanding[2]_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.055 f  core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/dev_select_outstanding[2]_i_4/O
                         net (fo=12, unplaced)        0.497    18.552    core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/fifo_i/dev_sel_s1n_8[1]
                         LUT3 (Prop_lut3_I2_O)        0.118    18.670 f  core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/fifo_i/gen_normal_fifo.fifo_wptr[1]_i_3/O
                         net (fo=2, unplaced)         0.460    19.130    core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/fifo_i/gen_normal_fifo.fifo_wptr[1]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    19.254 r  core_i/cpu_i/u_core_default/if_stage_i/prefetch_buffer_i/fifo_i/gen_normal_case.mask[3]_i_5/O
                         net (fo=7, unplaced)         0.484    19.738    core_i/xbar_main_i/u_sm1_9/gen_arb_ppc.u_reqarb/tl_s1n_8_ds_h2d[0][a_valid]
                         LUT5 (Prop_lut5_I0_O)        0.124    19.862 f  core_i/xbar_main_i/u_sm1_9/gen_arb_ppc.u_reqarb/gen_normal_case.mask[3]_i_9/O
                         net (fo=5, unplaced)         0.930    20.792    core_i/xbar_main_i/u_sm1_9/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[0]_1
                         LUT5 (Prop_lut5_I1_O)        0.150    20.942 f  core_i/xbar_main_i/u_sm1_9/gen_arb_ppc.u_reqarb/gen_normal_fifo.fifo_rptr[1]_i_2/O
                         net (fo=253, unplaced)       1.025    21.967    core_i/xbar_main_i/u_sm1_9/gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[2]_0
                         LUT6 (Prop_lut6_I0_O)        0.124    22.091 r  core_i/xbar_main_i/u_sm1_9/gen_arb_ppc.u_reqarb/mem_reg_0_0_0_i_21/O
                         net (fo=40, unplaced)        0.979    23.070    core_i/xbar_main_i/u_sm1_9/gen_arb_ppc.u_reqarb/tl_bram_main_h2d[a_opcode][2]
                         LUT6 (Prop_lut6_I2_O)        0.124    23.194 r  core_i/xbar_main_i/u_sm1_9/gen_arb_ppc.u_reqarb/mem_reg_0_0_0_i_27/O
                         net (fo=3, unplaced)         1.129    24.323    core_i/xbar_main_i/u_sm1_9/gen_arb_ppc.u_reqarb/mem_reg_0_0_0_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    24.447 r  core_i/xbar_main_i/u_sm1_9/gen_arb_ppc.u_reqarb/mem_reg_0_0_0_i_2/O
                         net (fo=22, unplaced)        0.800    25.246    core_i/mem_i/mem_reg_1_1_2_1
                         RAMB36E1                                     r  core_i/mem_i/mem_reg_0_0_0/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    22.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091    22.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.655    22.910    clkmgr_i/clk_100mhz_buffered_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.993 r  clkmgr_i/mmcm_i/CLKOUT0
                         net (fo=1, unplaced)         0.439    23.432    clkmgr_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.523 r  clkmgr_i/clkbuf_i/O
                         net (fo=6330, unplaced)      0.439    23.962    core_i/mem_i/sys_clk_o
                         RAMB36E1                                     r  core_i/mem_i/mem_reg_0_0_0/CLKBWRCLK
                         clock pessimism              0.415    24.378    
                         clock uncertainty           -0.074    24.303    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    23.944    core_i/mem_i/mem_reg_0_0_0
  -------------------------------------------------------------------
                         required time                         23.944    
                         arrival time                         -25.246    
  -------------------------------------------------------------------
                         slack                                 -1.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 tlul_ddr_i/block_data_reg[101]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlul_ddr_i/fifo_sys2mig_i/storage_reg_0_3_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.304%)  route 0.151ns (51.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.210     0.816    clkmgr_i/clk_100mhz_buffered_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.866 r  clkmgr_i/mmcm_i/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.980    clkmgr_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.006 r  clkmgr_i/clkbuf_i/O
                         net (fo=6330, unplaced)      0.114     1.120    tlul_ddr_i/sys_clk_o
                         FDCE                                         r  tlul_ddr_i/block_data_reg[101]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.261 r  tlul_ddr_i/block_data_reg[101]/Q
                         net (fo=4, unplaced)         0.151     1.412    tlul_ddr_i/fifo_sys2mig_i/storage_reg_0_3_102_107/DIA0
                         RAMD32                                       r  tlul_ddr_i/fifo_sys2mig_i/storage_reg_0_3_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    clkmgr_i/clk_100mhz_buffered_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.222 r  clkmgr_i/mmcm_i/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.481    clkmgr_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.510 r  clkmgr_i/clkbuf_i/O
                         net (fo=6330, unplaced)      0.259     1.769    tlul_ddr_i/fifo_sys2mig_i/storage_reg_0_3_102_107/WCLK
                         RAMD32                                       r  tlul_ddr_i/fifo_sys2mig_i/storage_reg_0_3_102_107/RAMA/CLK
                         clock pessimism             -0.505     1.265    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.359    tlul_ddr_i/fifo_sys2mig_i/storage_reg_0_3_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkmgr_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637               core_i/mem_i/mem_reg_0_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360              clkmgr_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_resp/storage_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack        2.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 tdo_flop_i/C
                            (falling edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jtag_tdo_o
                            (output port clocked by tck  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (tck rise@20.000ns - tck fall@10.000ns)
  Data Path Delay:        3.970ns  (logic 3.970ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    3.193ns = ( 13.193 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)       10.000    10.000 f  
    U20                                               0.000    10.000 f  jtag_tck_i (IN)
                         net (fo=0)                   0.000    10.000    jtag_tck_i
    U20                  IBUF (Prop_ibuf_I_O)         1.498    11.498 f  jtag_tck_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800    12.298    jtag_tck_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.096    12.394 f  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=256, unplaced)       0.800    13.193    jtag_tck_i_IBUF_BUFG
    OLOGIC_X0Y106        FDRE                                         r  tdo_flop_i/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y106        FDRE (Prop_fdre_C_Q)         0.472    13.665 r  tdo_flop_i/Q
                         net (fo=1, estimated)        0.000    13.665    jtag_tdo_o_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.498    17.164 r  jtag_tdo_o_OBUF_inst/O
                         net (fo=0)                   0.000    17.164    jtag_tdo_o
    P15                                                               r  jtag_tdo_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.000    19.965    
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -17.164    
  -------------------------------------------------------------------
                         slack                                  2.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_i/debug_i/u_dm_top/dap/data_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.228%)  route 0.145ns (50.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    U20                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  jtag_tck_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.603    jtag_tck_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.629 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=256, unplaced)       0.210     0.839    core_i/debug_i/u_dm_top/dap/CLK
                         FDCE                                         r  core_i/debug_i/u_dm_top/dap/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.980 r  core_i/debug_i/u_dm_top/dap/data_q_reg[0]/Q
                         net (fo=2, unplaced)         0.145     1.125    core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/DIA0
                         RAMD32                                       r  core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    U20                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  jtag_tck_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.809    jtag_tck_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.838 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=256, unplaced)       0.355     1.192    core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/WCLK
                         RAMD32                                       r  core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.209     0.984    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.078    core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { jtag_tck_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845               jtag_tck_i_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750                core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750                core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_req/storage_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_200mhz

Setup :            0  Failing Endpoints,  Worst Slack       18.854ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.854ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.911ns  (logic 0.456ns (50.055%)  route 0.455ns (49.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=232, unplaced)       0.455     0.911    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/in0
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         FDRE (Setup_fdre_C_D)       -0.235    19.765    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.765    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 18.854    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       37.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.474ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 4.042ns (83.483%)  route 0.800ns (16.517%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 6.811 - 1.250 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.259 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.584     3.843    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.127     3.970 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.800     4.769    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.695     3.074 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.800     3.874    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.096     3.970 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5460, unplaced)      0.800     4.769    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     5.225 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, unplaced)        0.800     6.025    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    H3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.771     8.796 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, estimated)        0.000     8.796    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.611 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, estimated)        0.000     9.611    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y178        ISERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    13.750    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.914    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091    16.005 f  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760    16.765    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.848 f  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, estimated)        0.577    17.425    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    18.879 f  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, estimated)       0.431    19.311    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y178        ISERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.160    19.471    
                         clock uncertainty           -0.221    19.250    
    ILOGIC_X1Y178        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    19.085    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         19.085    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  9.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.334ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.459ns  (logic 1.122ns (76.897%)  route 0.337ns (23.103%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    50.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    50.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026    50.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337    50.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.114    51.107    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.020    51.127 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.337    51.464    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.700    50.764 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.337    51.101    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.026    51.127 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5460, unplaced)      0.210    51.337    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    51.478 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, unplaced)        0.337    51.815    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    H2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.738    52.553 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, estimated)        0.000    52.553    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.796 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, estimated)        0.000    52.796    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y184        ISERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    12.500    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355    13.286    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029    13.315 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355    13.669    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.722 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, estimated)        0.269    13.992    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    15.211 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, estimated)       0.203    15.414    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y184        ISERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.229    15.185    
                         clock uncertainty            0.221    15.406    
    ILOGIC_X1Y184        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.462    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.462    
                         arrival time                          52.796    
  -------------------------------------------------------------------
                         slack                                 37.334    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       37.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.482ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 4.042ns (83.483%)  route 0.800ns (16.517%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 6.818 - 1.250 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.259 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.584     3.843    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.127     3.970 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.800     4.769    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.695     3.074 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.800     3.874    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.096     3.970 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5460, unplaced)      0.800     4.769    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     5.225 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, unplaced)        0.800     6.025    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    D2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.771     8.796 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, estimated)        0.000     8.796    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y191        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.611 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, estimated)        0.000     9.611    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y191        ISERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    13.750    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.914    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091    16.005 f  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760    16.765    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.848 f  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, estimated)        0.567    17.415    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    18.870 f  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, estimated)       0.448    19.318    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y191        ISERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.160    19.479    
                         clock uncertainty           -0.221    19.258    
    ILOGIC_X1Y191        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    19.093    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         19.093    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  9.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.331ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.459ns  (logic 1.122ns (76.897%)  route 0.337ns (23.103%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    50.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    50.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026    50.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337    50.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    50.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.114    51.107    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.020    51.127 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.337    51.464    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.700    50.764 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.337    51.101    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.026    51.127 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5460, unplaced)      0.210    51.337    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    51.478 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, unplaced)        0.337    51.815    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    C2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.738    52.553 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, estimated)        0.000    52.553    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.796 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, estimated)        0.000    52.796    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y196        ISERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    12.500    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355    13.286    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029    13.315 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355    13.669    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.722 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, estimated)        0.265    13.987    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    15.207 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, estimated)       0.211    15.418    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y196        ISERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.229    15.189    
                         clock uncertainty            0.221    15.410    
    ILOGIC_X1Y196        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    15.466    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -15.466    
                         arrival time                          52.796    
  -------------------------------------------------------------------
                         slack                                 37.331    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        0.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk rise@2.500ns - sync_pulse rise@1.094ns)
  Data Path Delay:        0.621ns  (logic 0.000ns (0.000%)  route 0.621ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 6.188 - 2.500 ) 
    Source Clock Delay      (SCD):    3.259ns = ( 4.352 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    R4                                                0.000     1.094 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     1.094    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     2.569 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.369    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     3.465 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     4.264    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.352 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, estimated)        0.621     4.973    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     2.500    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.664    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091     4.755 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760     5.515    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.598 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.590     6.188    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.160     6.348    
                         clock uncertainty           -0.219     6.129    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     5.947    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.947    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  0.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.094ns)
  Data Path Delay:        0.590ns  (logic 0.000ns (0.000%)  route 0.590ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.880ns
    Source Clock Delay      (SCD):    3.098ns = ( 4.192 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    R4                                                0.000     1.094 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     1.094    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.498 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     3.258    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091     3.349 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760     4.109    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     4.192 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, estimated)        0.590     4.782    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.259 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.621     3.880    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.160     3.719    
                         clock uncertainty            0.219     3.939    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     4.113    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -4.113    
                         arrival time                           4.782    
  -------------------------------------------------------------------
                         slack                                  0.669    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.594ns,  Total Violation        0.000ns
Hold  :           11  Failing Endpoints,  Worst Slack       -0.247ns,  Total Violation       -1.473ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.594ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@7.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 15.906 - 10.000 ) 
    Source Clock Delay      (SCD):    6.008ns = ( 13.508 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      7.500     7.500 r  
    R4                                                0.000     7.500 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     7.500    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.975 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     9.775    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     9.871 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800    10.671    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.759 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.614    11.373    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136    13.508 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    13.846 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, estimated)        0.000    13.846    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760    13.015    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.098 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.583    13.681    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    15.758 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    15.906 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.000    15.906    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.250    16.156    
                         clock uncertainty           -0.065    16.091    
    OUT_FIFO_X1Y12       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    15.440    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                         -13.846    
  -------------------------------------------------------------------
                         slack                                  1.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.247ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.272ns (45.211%)  route 0.330ns (54.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.288ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.259     1.252    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.065 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.337 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, estimated)       0.330     3.667    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y159        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.272     1.495    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.353 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.441 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.201     3.643    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.288     3.355    
    OLOGIC_X1Y159        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.914    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.914    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                 -0.247    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        1.594ns,  Total Violation        0.000ns
Hold  :           12  Failing Endpoints,  Worst Slack       -0.268ns,  Total Violation       -2.486ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.594ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@7.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 15.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.997ns = ( 13.497 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      7.500     7.500 r  
    R4                                                0.000     7.500 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     7.500    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.975 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     9.775    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     9.871 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800    10.671    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.759 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.603    11.362    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136    13.497 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    13.835 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, estimated)        0.000    13.835    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760    13.015    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.098 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.573    13.671    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    15.748 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    15.896 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.000    15.896    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.250    16.145    
                         clock uncertainty           -0.065    16.080    
    OUT_FIFO_X1Y13       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    15.429    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                         -13.835    
  -------------------------------------------------------------------
                         slack                                  1.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.268ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.272ns (47.195%)  route 0.304ns (52.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.287ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.254     1.247    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.061 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.333 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, estimated)       0.304     3.637    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y173        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.268     1.490    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.348 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.436 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.197     3.633    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y173        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.287     3.346    
    OLOGIC_X1Y173        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.905    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                 -0.268    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        1.594ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.274ns,  Total Violation       -2.156ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.594ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 10.906 - 5.000 ) 
    Source Clock Delay      (SCD):    6.008ns = ( 8.508 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     2.500    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     4.775    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     4.871 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     5.671    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.759 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.614     6.373    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     8.508 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     8.846 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, estimated)        0.000     8.846    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091     7.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760     8.015    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.098 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.583     8.681    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    10.758 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.906 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.000    10.906    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.250    11.156    
                         clock uncertainty           -0.065    11.091    
    OUT_FIFO_X1Y14       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    10.440    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  1.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.274ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.272ns (47.403%)  route 0.302ns (52.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.642ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.288ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.259     1.252    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.065 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.337 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, estimated)       0.302     3.639    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y177        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.272     1.495    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.353 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.441 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.201     3.642    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.288     3.354    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.913    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                 -0.274    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        1.594ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.256ns,  Total Violation       -1.177ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.594ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 10.896 - 5.000 ) 
    Source Clock Delay      (SCD):    5.997ns = ( 8.497 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     2.500    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     4.775    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     4.871 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     5.671    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.759 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.603     6.362    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     8.497 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     8.835 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, estimated)        0.000     8.835    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091     7.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760     8.015    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.098 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.573     8.671    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    10.748 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.896 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.000    10.896    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.250    11.145    
                         clock uncertainty           -0.065    11.080    
    OUT_FIFO_X1Y15       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    10.429    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  1.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.256ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.272ns (45.401%)  route 0.327ns (54.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.287ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.254     1.247    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.061 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.333 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, estimated)       0.327     3.660    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y187        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, estimated)        0.268     1.490    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.348 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.436 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.208     3.644    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y187        OSERDESE2                                    r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.287     3.357    
    OLOGIC_X1Y187        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.916    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                 -0.256    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       18.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.973ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.377ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.790ns  (logic 0.456ns (57.722%)  route 0.334ns (42.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns
    Source Clock Delay      (SCD):    4.738ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.144ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    clkmgr_i/clk_100mhz_buffered_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.259 r  clkmgr_i/mmcm_i/CLKOUT1
                         net (fo=1, unplaced)         0.800     4.058    clkmgr_i/clk_200mhz
                         BUFG (Prop_bufg_I_O)         0.096     4.154 r  clkmgr_i/clkbuf_200mhz_i/O
                         net (fo=62, unplaced)        0.584     4.738    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     5.194 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, unplaced)         0.334     5.528    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    22.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091    22.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760    23.015    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    23.098 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.439    23.537    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.081    23.618 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.760    24.378    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.610    22.767 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.760    23.527    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.091    23.618 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5460, unplaced)      0.655    24.273    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.115    24.388    
                         clock uncertainty           -0.248    24.140    
                         FDRE (Setup_fdre_C_D)       -0.235    23.905    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         23.905    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                 18.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_pll_i rise@0.000ns - clk_200mhz rise@1.250ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.343ns = ( 2.593 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      1.250     1.250 r  
    R4                                                0.000     1.250 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     1.250    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     1.493 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     1.830    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     1.856 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.210     2.066    clkmgr_i/clk_100mhz_buffered_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.116 r  clkmgr_i/mmcm_i/CLKOUT1
                         net (fo=1, unplaced)         0.337     2.453    clkmgr_i/clk_200mhz
                         BUFG (Prop_bufg_I_O)         0.026     2.479 r  clkmgr_i/clkbuf_200mhz_i/O
                         net (fo=62, unplaced)        0.114     2.593    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     2.734 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, unplaced)         0.141     2.875    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.481    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.043     1.524 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.355     1.879    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.739     1.141 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.355     1.495    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.029     1.524 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5460, unplaced)      0.355     1.879    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
                         FDRE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism             -0.209     1.671    
                         clock uncertainty            0.248     1.919    
                         FDRE (Hold_fdre_C_D)        -0.017     1.902    tlul_ddr_i/mig_i/u_rvlab_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.973    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        8.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.295ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/app_rdy_last_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.456ns (49.565%)  route 0.464ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.259 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.584     3.843    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.127     3.970 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.800     4.769    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.695     3.074 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.800     3.874    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.096     3.970 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5460, unplaced)      0.800     4.769    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/CLK
                         FDPE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     5.225 f  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=232, unplaced)       0.464     5.689    tlul_ddr_i/mig2core[ui_clk_sync_rst]
                         FDCE                                         f  tlul_ddr_i/app_rdy_last_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.760    13.015    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.098 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.439    13.537    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.081    13.618 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.760    14.378    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.610    12.767 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.760    13.527    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.091    13.618 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5460, unplaced)      0.655    14.273    tlul_ddr_i/mig2core[ui_clk]
                         FDCE                                         r  tlul_ddr_i/app_rdy_last_reg/C
                         clock pessimism              0.351    14.624    
                         clock uncertainty           -0.060    14.564    
                         FDCE (Recov_fdce_C_CLR)     -0.580    13.984    tlul_ddr_i/app_rdy_last_reg
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  8.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.095%)  route 0.152ns (51.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.337     0.943    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.993 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.114     1.107    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.020     1.127 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.337     1.464    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.700     0.764 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.337     1.101    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.026     1.127 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5460, unplaced)      0.210     1.337    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/CLK
                         FDPE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.478 f  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/Q
                         net (fo=3, unplaced)         0.152     1.630    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg_0[0]
                         FDCE                                         f  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.222 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, unplaced)         0.259     1.481    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3_out
                         BUFH (Prop_bufh_I_O)         0.043     1.524 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, unplaced)         0.355     1.879    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.739     1.141 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, unplaced)         0.355     1.495    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/clk_pll_i
                         BUFG (Prop_bufg_I_O)         0.029     1.524 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5460, unplaced)      0.355     1.879    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
                         FDCE                                         r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.397     1.482    
                         FDCE (Remov_fdce_C_CLR)     -0.147     1.335    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.376ns  (required time - arrival time)
  Source:                 dbg_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_gray_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.751ns (37.625%)  route 1.245ns (62.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.962ns = ( 23.962 - 20.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.275    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.800     3.171    clkmgr_i/clk_100mhz_buffered_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.259 r  clkmgr_i/mmcm_i/CLKOUT0
                         net (fo=1, unplaced)         0.584     3.843    clkmgr_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.939 r  clkmgr_i/clkbuf_i/O
                         net (fo=6330, unplaced)      0.584     4.523    sys_clk
                         FDRE                                         r  dbg_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     4.979 r  dbg_rst_n_reg/Q
                         net (fo=3, unplaced)         0.329     5.308    core_i/debug_i/u_dm_top/dbg_rst_n
                         LUT1 (Prop_lut1_I0_O)        0.295     5.603 f  core_i/debug_i/u_dm_top/gen_normal_fifo.fifo_wptr[1]_i_2/O
                         net (fo=640, unplaced)       0.916     6.519    core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_req/q_reg[0]
                         FDCE                                         f  core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_gray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000    20.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    22.164    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.091    22.255 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.655    22.910    clkmgr_i/clk_100mhz_buffered_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.993 r  clkmgr_i/mmcm_i/CLKOUT0
                         net (fo=1, unplaced)         0.439    23.432    clkmgr_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.523 r  clkmgr_i/clkbuf_i/O
                         net (fo=6330, unplaced)      0.439    23.962    core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_req/sys_clk_o
                         FDCE                                         r  core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_gray_reg[0]/C
                         clock pessimism              0.415    24.378    
                         clock uncertainty           -0.074    24.303    
                         FDCE (Recov_fdce_C_CLR)     -0.409    23.894    core_i/debug_i/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_rptr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         23.894    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 17.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 sys_rst_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_i/cpu_i/u_core_default/cs_registers_i/dcsr_q_reg[cause][0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.918%)  route 0.204ns (59.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.580    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.210     0.816    clkmgr_i/clk_100mhz_buffered_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.866 r  clkmgr_i/mmcm_i/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.980    clkmgr_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.006 r  clkmgr_i/clkbuf_i/O
                         net (fo=6330, unplaced)      0.114     1.120    sys_clk
                         FDRE                                         r  sys_rst_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.261 f  sys_rst_n_reg_inv/Q
                         net (fo=2069, unplaced)      0.204     1.465    core_i/cpu_i/u_core_default/cs_registers_i/sys_rst_n
                         FDCE                                         f  core_i/cpu_i/u_core_default/cs_registers_i/dcsr_q_reg[cause][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_i
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_100mhz_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.786    clkmgr_i/clk_100mhz_i
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clkmgr_i/clk_100mhz_bufg_i/O
                         net (fo=2, unplaced)         0.355     1.169    clkmgr_i/clk_100mhz_buffered_o
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.222 r  clkmgr_i/mmcm_i/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.481    clkmgr_i/clkout0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.510 r  clkmgr_i/clkbuf_i/O
                         net (fo=6330, unplaced)      0.259     1.769    core_i/cpu_i/u_core_default/cs_registers_i/sys_clk_o
                         FDCE                                         r  core_i/cpu_i/u_core_default/cs_registers_i/dcsr_q_reg[cause][0]/C
                         clock pessimism             -0.505     1.265    
                         FDCE (Remov_fdce_C_CLR)     -0.147     1.118    core_i/cpu_i/u_core_default/cs_registers_i/dcsr_q_reg[cause][0]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        3.744ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.256ns  (logic 0.456ns (36.314%)  route 0.800ns (63.686%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=232, unplaced)       0.800     1.256    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y3     PHY_CONTROL                  0.000     5.000    tlul_ddr_i/mig_i/u_rvlab_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  3.744    





