//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-36836380
// Cuda compilation tools, release 13.1, V13.1.80
// Based on NVVM 7.0.1
//

.version 9.1
.target sm_86
.address_size 64

	// .globl	mega_fused_vasil_fluxnet
.const .align 4 .b8 c_tmax[20] = {0, 0, 96, 65, 0, 0, 140, 65, 0, 0, 168, 65, 0, 0, 196, 65, 0, 0, 224, 65};
.const .align 4 .b8 c_thalf[60] = {0, 0, 200, 65, 184, 30, 225, 65, 236, 81, 250, 65, 82, 184, 9, 66, 174, 71, 22, 66, 10, 215, 34, 66, 164, 112, 47, 66, 0, 0, 60, 66, 92, 143, 72, 66, 246, 40, 85, 66, 82, 184, 97, 66, 174, 71, 110, 66, 10, 215, 122, 66, 82, 184, 131, 66, 0, 0, 138, 66};
.const .align 4 .b8 c_baseline_ic50[44] = {154, 153, 89, 63, 41, 92, 143, 63, 123, 20, 110, 63, 102, 102, 134, 63, 72, 225, 122, 63, 72, 225, 154, 63, 10, 215, 99, 63, 113, 61, 138, 63, 51, 51, 115, 63, 10, 215, 131, 63, 0, 0, 128, 63};
.const .align 4 .b8 c_baseline_power[44] = {0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63};
// _ZZ24mega_fused_vasil_fluxnetE9smem_ic50 has been demoted
// _ZZ24mega_fused_vasil_fluxnetE10smem_power has been demoted
// _ZZ24mega_fused_vasil_fluxnetE13smem_escape_y has been demoted
// _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y has been demoted
// _ZZ24mega_fused_vasil_fluxnetE11smem_sum_sx has been demoted
// _ZZ24mega_fused_vasil_fluxnetE8smem_min has been demoted
// _ZZ24mega_fused_vasil_fluxnetE8smem_max has been demoted
.global .align 1 .b8 _ZN56_INTERNAL_116778b8_27_mega_fused_vasil_fluxnet_cu_c_tmax4cuda3std3__45__cpo9iter_swapE[1];

.visible .entry mega_fused_vasil_fluxnet(
	.param .u64 mega_fused_vasil_fluxnet_param_0,
	.param .u64 mega_fused_vasil_fluxnet_param_1,
	.param .u64 mega_fused_vasil_fluxnet_param_2,
	.param .u64 mega_fused_vasil_fluxnet_param_3,
	.param .u64 mega_fused_vasil_fluxnet_param_4,
	.param .u64 mega_fused_vasil_fluxnet_param_5,
	.param .u64 mega_fused_vasil_fluxnet_param_6,
	.param .f32 mega_fused_vasil_fluxnet_param_7,
	.param .f32 mega_fused_vasil_fluxnet_param_8,
	.param .u64 mega_fused_vasil_fluxnet_param_9,
	.param .u64 mega_fused_vasil_fluxnet_param_10,
	.param .f64 mega_fused_vasil_fluxnet_param_11,
	.param .u32 mega_fused_vasil_fluxnet_param_12,
	.param .u32 mega_fused_vasil_fluxnet_param_13,
	.param .u32 mega_fused_vasil_fluxnet_param_14,
	.param .u32 mega_fused_vasil_fluxnet_param_15
)
{
	.reg .pred 	%p<206>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<1225>;
	.reg .b32 	%r<187>;
	.reg .f64 	%fd<211>;
	.reg .b64 	%rd<72>;
	// demoted variable
	.shared .align 4 .b8 _ZZ24mega_fused_vasil_fluxnetE9smem_ic50[44];
	// demoted variable
	.shared .align 4 .b8 _ZZ24mega_fused_vasil_fluxnetE10smem_power[44];
	// demoted variable
	.shared .align 4 .b8 _ZZ24mega_fused_vasil_fluxnetE13smem_escape_y[44];
	// demoted variable
	.shared .align 8 .b8 _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y[600];
	// demoted variable
	.shared .align 8 .f64 _ZZ24mega_fused_vasil_fluxnetE11smem_sum_sx;
	// demoted variable
	.shared .align 8 .b8 _ZZ24mega_fused_vasil_fluxnetE8smem_min[2048];
	// demoted variable
	.shared .align 8 .b8 _ZZ24mega_fused_vasil_fluxnetE8smem_max[2048];

	ld.param.u64 	%rd22, [mega_fused_vasil_fluxnet_param_0];
	ld.param.u64 	%rd23, [mega_fused_vasil_fluxnet_param_1];
	ld.param.u64 	%rd24, [mega_fused_vasil_fluxnet_param_2];
	ld.param.u64 	%rd16, [mega_fused_vasil_fluxnet_param_3];
	ld.param.u64 	%rd17, [mega_fused_vasil_fluxnet_param_4];
	ld.param.u64 	%rd18, [mega_fused_vasil_fluxnet_param_5];
	ld.param.u64 	%rd19, [mega_fused_vasil_fluxnet_param_6];
	ld.param.f64 	%fd48, [mega_fused_vasil_fluxnet_param_11];
	ld.param.u32 	%r53, [mega_fused_vasil_fluxnet_param_12];
	ld.param.u32 	%r54, [mega_fused_vasil_fluxnet_param_13];
	ld.param.u32 	%r55, [mega_fused_vasil_fluxnet_param_14];
	ld.param.u32 	%r56, [mega_fused_vasil_fluxnet_param_15];
	cvta.to.global.u64 	%rd1, %rd24;
	cvta.to.global.u64 	%rd2, %rd22;
	cvta.to.global.u64 	%rd3, %rd19;
	cvta.to.global.u64 	%rd4, %rd18;
	cvta.to.global.u64 	%rd5, %rd23;
	mov.u32 	%r1, %ctaid.x;
	setp.ge.s32 	%p3, %r1, %r53;
	mov.u32 	%r2, %ctaid.y;
	setp.ge.s32 	%p4, %r2, %r54;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_297;

	add.s32 	%r3, %r2, %r56;
	setp.ge.s32 	%p6, %r3, %r55;
	setp.lt.s32 	%p7, %r3, 1;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB0_297;

	mad.lo.s32 	%r57, %r1, %r54, %r2;
	cvt.s64.s32 	%rd6, %r57;
	cvta.to.global.u64 	%rd25, %rd16;
	add.s64 	%rd26, %rd25, %rd6;
	ld.global.nc.u8 	%rs2, [%rd26];
	cvt.u16.u8 	%rs1, %rs2;
	setp.eq.s16 	%p9, %rs1, 0;
	@%p9 bra 	$L__BB0_297;

	cvta.to.global.u64 	%rd27, %rd17;
	shl.b64 	%rd28, %rd6, 2;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.f32 	%f463, [%rd29];
	abs.ftz.f32 	%f464, %f463;
	setp.lt.ftz.f32 	%p10, %f464, 0f3D4CCCCD;
	@%p10 bra 	$L__BB0_297;

	mad.lo.s32 	%r58, %r1, %r55, %r3;
	mul.wide.s32 	%rd30, %r58, 4;
	add.s64 	%rd31, %rd5, %rd30;
	ld.global.nc.f32 	%f465, [%rd31];
	setp.lt.ftz.f32 	%p11, %f465, 0f3CF5C28F;
	@%p11 bra 	$L__BB0_297;

	mov.u32 	%r4, %tid.x;
	setp.gt.u32 	%p12, %r4, 10;
	@%p12 bra 	$L__BB0_13;

	setp.eq.s64 	%p13, %rd18, 0;
	cvt.u64.u32 	%rd7, %r4;
	@%p13 bra 	$L__BB0_8;

	shl.b64 	%rd32, %rd7, 2;
	add.s64 	%rd33, %rd4, %rd32;
	ld.global.nc.f32 	%f1119, [%rd33];
	bra.uni 	$L__BB0_9;

$L__BB0_8:
	shl.b64 	%rd34, %rd7, 2;
	mov.u64 	%rd35, c_baseline_ic50;
	add.s64 	%rd36, %rd35, %rd34;
	ld.const.f32 	%f1119, [%rd36];

$L__BB0_9:
	shl.b32 	%r59, %r4, 2;
	mov.u32 	%r60, _ZZ24mega_fused_vasil_fluxnetE9smem_ic50;
	add.s32 	%r61, %r60, %r59;
	st.shared.f32 	[%r61], %f1119;
	setp.eq.s64 	%p14, %rd19, 0;
	@%p14 bra 	$L__BB0_11;

	shl.b64 	%rd37, %rd7, 2;
	add.s64 	%rd38, %rd3, %rd37;
	ld.global.nc.f32 	%f1120, [%rd38];
	bra.uni 	$L__BB0_12;

$L__BB0_11:
	shl.b64 	%rd39, %rd7, 2;
	mov.u64 	%rd40, c_baseline_power;
	add.s64 	%rd41, %rd40, %rd39;
	ld.const.f32 	%f1120, [%rd41];

$L__BB0_12:
	mov.u32 	%r63, _ZZ24mega_fused_vasil_fluxnetE10smem_power;
	add.s32 	%r64, %r63, %r59;
	st.shared.f32 	[%r64], %f1120;
	mad.lo.s32 	%r65, %r1, 11, %r4;
	mul.wide.u32 	%rd42, %r65, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f466, [%rd43];
	mov.u32 	%r66, _ZZ24mega_fused_vasil_fluxnetE13smem_escape_y;
	add.s32 	%r67, %r66, %r59;
	st.shared.f32 	[%r67], %f466;

$L__BB0_13:
	barrier.sync 	0;
	shr.u32 	%r170, %r4, 5;
	setp.gt.u32 	%p15, %r4, 2399;
	@%p15 bra 	$L__BB0_78;

	mov.u32 	%r68, %tid.y;
	mov.u32 	%r69, %ntid.y;
	mov.u32 	%r70, %tid.z;
	mad.lo.s32 	%r71, %r69, %r70, %r68;
	mov.u32 	%r72, %ntid.x;
	mad.lo.s32 	%r73, %r71, %r72, %r4;
	and.b32  	%r6, %r73, 31;
	setp.gt.s32 	%p16, %r3, %r6;
	setp.lt.s32 	%p17, %r6, %r55;
	and.pred  	%p1, %p16, %p17;
	ld.const.f32 	%f7, [c_baseline_ic50];
	ld.const.f32 	%f8, [c_baseline_power];
	ld.const.f32 	%f9, [c_baseline_ic50+4];
	ld.const.f32 	%f10, [c_baseline_power+4];
	ld.const.f32 	%f11, [c_baseline_ic50+8];
	ld.const.f32 	%f12, [c_baseline_power+8];
	ld.const.f32 	%f13, [c_baseline_ic50+12];
	ld.const.f32 	%f14, [c_baseline_power+12];
	ld.const.f32 	%f15, [c_baseline_ic50+16];
	ld.const.f32 	%f16, [c_baseline_power+16];
	ld.const.f32 	%f17, [c_baseline_ic50+20];
	ld.const.f32 	%f18, [c_baseline_power+20];
	ld.const.f32 	%f19, [c_baseline_ic50+24];
	ld.const.f32 	%f20, [c_baseline_power+24];
	ld.const.f32 	%f21, [c_baseline_ic50+28];
	ld.const.f32 	%f22, [c_baseline_power+28];
	ld.const.f32 	%f23, [c_baseline_ic50+32];
	ld.const.f32 	%f24, [c_baseline_power+32];
	ld.const.f32 	%f25, [c_baseline_ic50+36];
	ld.const.f32 	%f26, [c_baseline_power+36];
	ld.const.f32 	%f27, [c_baseline_ic50+40];
	ld.const.f32 	%f28, [c_baseline_power+40];
	not.pred 	%p18, %p1;
	mov.u64 	%rd47, c_tmax;
	mov.u64 	%rd49, c_thalf;

$L__BB0_15:
	mov.f64 	%fd183, 0d0000000000000000;
	@%p18 bra 	$L__BB0_75;

	mul.wide.u32 	%rd44, %r170, -2004318071;
	shr.u64 	%rd45, %rd44, 35;
	cvt.u32.u64 	%r74, %rd45;
	mul.wide.u32 	%rd46, %r74, 4;
	add.s64 	%rd8, %rd47, %rd46;
	mul.lo.s32 	%r75, %r74, 15;
	sub.s32 	%r76, %r170, %r75;
	mul.wide.u32 	%rd48, %r76, 4;
	add.s64 	%rd9, %rd49, %rd48;
	ld.shared.f32 	%f467, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y];
	add.ftz.f32 	%f29, %f467, 0f3F800000;
	ld.shared.f32 	%f468, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50];
	mov.u32 	%r77, _ZZ24mega_fused_vasil_fluxnetE9smem_ic50;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r77;
	  cvta.shared.u64 	%rd50, %tmp; }
	setp.eq.s64 	%p19, %rd50, 0;
	selp.f32 	%f30, %f7, %f468, %p19;
	ld.shared.f32 	%f469, [_ZZ24mega_fused_vasil_fluxnetE10smem_power];
	mov.u32 	%r78, _ZZ24mega_fused_vasil_fluxnetE10smem_power;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r78;
	  cvta.shared.u64 	%rd51, %tmp; }
	setp.eq.s64 	%p20, %rd51, 0;
	selp.f32 	%f31, %f8, %f469, %p20;
	ld.shared.f32 	%f470, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+4];
	add.ftz.f32 	%f32, %f470, 0f3F800000;
	ld.shared.f32 	%f471, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+4];
	selp.f32 	%f33, %f9, %f471, %p19;
	ld.shared.f32 	%f472, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+4];
	selp.f32 	%f34, %f10, %f472, %p20;
	ld.shared.f32 	%f473, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+8];
	add.ftz.f32 	%f35, %f473, 0f3F800000;
	ld.shared.f32 	%f474, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+8];
	selp.f32 	%f36, %f11, %f474, %p19;
	ld.shared.f32 	%f475, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+8];
	selp.f32 	%f37, %f12, %f475, %p20;
	ld.shared.f32 	%f476, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+12];
	add.ftz.f32 	%f38, %f476, 0f3F800000;
	ld.shared.f32 	%f477, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+12];
	selp.f32 	%f39, %f13, %f477, %p19;
	ld.shared.f32 	%f478, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+12];
	selp.f32 	%f40, %f14, %f478, %p20;
	ld.shared.f32 	%f479, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+16];
	add.ftz.f32 	%f41, %f479, 0f3F800000;
	ld.shared.f32 	%f480, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+16];
	selp.f32 	%f42, %f15, %f480, %p19;
	ld.shared.f32 	%f481, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+16];
	selp.f32 	%f43, %f16, %f481, %p20;
	ld.shared.f32 	%f482, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+20];
	add.ftz.f32 	%f44, %f482, 0f3F800000;
	ld.shared.f32 	%f483, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+20];
	selp.f32 	%f45, %f17, %f483, %p19;
	ld.shared.f32 	%f484, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+20];
	selp.f32 	%f46, %f18, %f484, %p20;
	ld.shared.f32 	%f485, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+24];
	add.ftz.f32 	%f47, %f485, 0f3F800000;
	ld.shared.f32 	%f486, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+24];
	selp.f32 	%f48, %f19, %f486, %p19;
	ld.shared.f32 	%f487, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+24];
	selp.f32 	%f49, %f20, %f487, %p20;
	ld.shared.f32 	%f488, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+28];
	add.ftz.f32 	%f50, %f488, 0f3F800000;
	ld.shared.f32 	%f489, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+28];
	selp.f32 	%f51, %f21, %f489, %p19;
	ld.shared.f32 	%f490, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+28];
	selp.f32 	%f52, %f22, %f490, %p20;
	ld.shared.f32 	%f491, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+32];
	add.ftz.f32 	%f53, %f491, 0f3F800000;
	ld.shared.f32 	%f492, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+32];
	selp.f32 	%f54, %f23, %f492, %p19;
	ld.shared.f32 	%f493, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+32];
	selp.f32 	%f55, %f24, %f493, %p20;
	ld.shared.f32 	%f494, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+36];
	add.ftz.f32 	%f56, %f494, 0f3F800000;
	ld.shared.f32 	%f495, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+36];
	selp.f32 	%f57, %f25, %f495, %p19;
	ld.shared.f32 	%f496, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+36];
	selp.f32 	%f58, %f26, %f496, %p20;
	ld.shared.f32 	%f497, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+40];
	add.ftz.f32 	%f59, %f497, 0f3F800000;
	ld.shared.f32 	%f498, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+40];
	selp.f32 	%f60, %f27, %f498, %p19;
	ld.shared.f32 	%f499, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+40];
	selp.f32 	%f61, %f28, %f499, %p20;
	mov.f64 	%fd183, 0d0000000000000000;
	mov.u32 	%r171, %r6;

$L__BB0_17:
	sub.s32 	%r9, %r3, %r171;
	add.s32 	%r79, %r9, -1;
	setp.gt.u32 	%p21, %r79, 1498;
	@%p21 bra 	$L__BB0_74;

	setp.lt.s32 	%p22, %r53, 1;
	mul.wide.s32 	%rd52, %r171, 8;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f64 	%fd2, [%rd53];
	setp.lt.f64 	%p23, %fd2, 0d3FF0000000000000;
	or.pred  	%p24, %p23, %p22;
	@%p24 bra 	$L__BB0_74;

	mov.u32 	%r172, 0;

$L__BB0_20:
	mad.lo.s32 	%r81, %r172, %r55, %r171;
	mul.wide.s32 	%rd54, %r81, 4;
	add.s64 	%rd55, %rd5, %rd54;
	ld.global.nc.f32 	%f63, [%rd55];
	setp.lt.ftz.f32 	%p25, %f63, 0f3A83126F;
	@%p25 bra 	$L__BB0_73;

	mul.lo.s32 	%r82, %r172, 11;
	mul.wide.s32 	%rd56, %r82, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f64, [%rd57];
	ld.global.nc.f32 	%f65, [%rd57+4];
	ld.global.nc.f32 	%f66, [%rd57+8];
	ld.global.nc.f32 	%f67, [%rd57+12];
	ld.global.nc.f32 	%f68, [%rd57+16];
	ld.global.nc.f32 	%f69, [%rd57+20];
	ld.global.nc.f32 	%f70, [%rd57+24];
	ld.global.nc.f32 	%f71, [%rd57+28];
	ld.global.nc.f32 	%f72, [%rd57+32];
	ld.global.nc.f32 	%f73, [%rd57+36];
	ld.global.nc.f32 	%f74, [%rd57+40];
	mov.f32 	%f500, 0f40000000;
	lg2.approx.ftz.f32 	%f501, %f500;
	mul.ftz.f32 	%f75, %f501, 0f3F317218;
	ld.const.f32 	%f502, [%rd9];
	div.approx.ftz.f32 	%f76, %f75, %f502;
	ld.const.f32 	%f77, [%rd8];
	mul.ftz.f32 	%f78, %f77, %f76;
	add.ftz.f32 	%f503, %f75, 0f3C23D70A;
	setp.gt.ftz.f32 	%p26, %f78, %f503;
	@%p26 bra 	$L__BB0_23;
	bra.uni 	$L__BB0_22;

$L__BB0_23:
	sub.ftz.f32 	%f504, %f78, %f75;
	div.approx.ftz.f32 	%f505, %f78, %f504;
	lg2.approx.ftz.f32 	%f506, %f505;
	mul.ftz.f32 	%f1121, %f506, 0f3F317218;
	bra.uni 	$L__BB0_24;

$L__BB0_22:
	add.ftz.f32 	%f1121, %f76, %f76;

$L__BB0_24:
	mul.ftz.f32 	%f508, %f78, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f509, %f508;
	mul.ftz.f32 	%f510, %f77, %f1121;
	mul.ftz.f32 	%f511, %f510, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f512, %f511;
	sub.ftz.f32 	%f82, %f509, %f512;
	abs.ftz.f32 	%f513, %f82;
	setp.lt.ftz.f32 	%p27, %f513, 0f2EDBE6FF;
	mov.f32 	%f1144, 0f00000000;
	@%p27 bra 	$L__BB0_71;

	sub.s32 	%r168, %r3, %r171;
	cvt.rn.f32.s32 	%f1116, %r168;
	mul.ftz.f32 	%f515, %f76, %f1116;
	mul.ftz.f32 	%f516, %f515, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f517, %f516;
	mul.ftz.f32 	%f518, %f1121, %f1116;
	mul.ftz.f32 	%f519, %f518, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f520, %f519;
	sub.ftz.f32 	%f521, %f517, %f520;
	div.approx.ftz.f32 	%f522, %f521, %f82;
	mov.f32 	%f514, 0f00000000;
	max.ftz.f32 	%f83, %f514, %f522;
	setp.lt.ftz.f32 	%p28, %f83, 0f322BCC77;
	@%p28 bra 	$L__BB0_71;

	setp.leu.ftz.f32 	%p29, %f64, 0f3C23D70A;
	mov.f32 	%f1122, %f29;
	@%p29 bra 	$L__BB0_28;

	add.ftz.f32 	%f523, %f64, 0f3F800000;
	div.approx.ftz.f32 	%f1122, %f29, %f523;

$L__BB0_28:
	mov.f32 	%f525, 0f42C80000;
	min.ftz.f32 	%f526, %f1122, %f525;
	mov.f32 	%f527, 0f3DCCCCCD;
	max.ftz.f32 	%f528, %f527, %f526;
	fma.rn.ftz.f32 	%f86, %f528, %f30, %f83;
	setp.leu.ftz.f32 	%p30, %f86, 0f2EDBE6FF;
	mov.f32 	%f1123, 0f00000000;
	@%p30 bra 	$L__BB0_30;

	div.approx.ftz.f32 	%f1123, %f83, %f86;

$L__BB0_30:
	mov.f32 	%f529, 0f3F800000;
	sub.ftz.f32 	%f530, %f529, %f1123;
	mov.f32 	%f531, 0f2EDBE6FF;
	max.ftz.f32 	%f532, %f531, %f530;
	lg2.approx.ftz.f32 	%f533, %f532;
	mul.ftz.f32 	%f534, %f533, 0f3F317218;
	fma.rn.ftz.f32 	%f89, %f31, %f534, 0f00000000;
	setp.leu.ftz.f32 	%p31, %f65, 0f3C23D70A;
	mov.f32 	%f1124, %f32;
	@%p31 bra 	$L__BB0_32;

	add.ftz.f32 	%f535, %f65, 0f3F800000;
	div.approx.ftz.f32 	%f1124, %f32, %f535;

$L__BB0_32:
	mov.f32 	%f537, 0f42C80000;
	min.ftz.f32 	%f538, %f1124, %f537;
	mov.f32 	%f539, 0f3DCCCCCD;
	max.ftz.f32 	%f540, %f539, %f538;
	fma.rn.ftz.f32 	%f92, %f540, %f33, %f83;
	setp.leu.ftz.f32 	%p32, %f92, 0f2EDBE6FF;
	mov.f32 	%f1125, 0f00000000;
	@%p32 bra 	$L__BB0_34;

	div.approx.ftz.f32 	%f1125, %f83, %f92;

$L__BB0_34:
	mov.f32 	%f541, 0f3F800000;
	sub.ftz.f32 	%f542, %f541, %f1125;
	mov.f32 	%f543, 0f2EDBE6FF;
	max.ftz.f32 	%f544, %f543, %f542;
	lg2.approx.ftz.f32 	%f545, %f544;
	mul.ftz.f32 	%f546, %f545, 0f3F317218;
	fma.rn.ftz.f32 	%f95, %f34, %f546, %f89;
	setp.leu.ftz.f32 	%p33, %f66, 0f3C23D70A;
	mov.f32 	%f1126, %f35;
	@%p33 bra 	$L__BB0_36;

	add.ftz.f32 	%f547, %f66, 0f3F800000;
	div.approx.ftz.f32 	%f1126, %f35, %f547;

$L__BB0_36:
	mov.f32 	%f549, 0f42C80000;
	min.ftz.f32 	%f550, %f1126, %f549;
	mov.f32 	%f551, 0f3DCCCCCD;
	max.ftz.f32 	%f552, %f551, %f550;
	fma.rn.ftz.f32 	%f98, %f552, %f36, %f83;
	setp.leu.ftz.f32 	%p34, %f98, 0f2EDBE6FF;
	mov.f32 	%f1127, 0f00000000;
	@%p34 bra 	$L__BB0_38;

	div.approx.ftz.f32 	%f1127, %f83, %f98;

$L__BB0_38:
	mov.f32 	%f553, 0f3F800000;
	sub.ftz.f32 	%f554, %f553, %f1127;
	mov.f32 	%f555, 0f2EDBE6FF;
	max.ftz.f32 	%f556, %f555, %f554;
	lg2.approx.ftz.f32 	%f557, %f556;
	mul.ftz.f32 	%f558, %f557, 0f3F317218;
	fma.rn.ftz.f32 	%f101, %f37, %f558, %f95;
	setp.leu.ftz.f32 	%p35, %f67, 0f3C23D70A;
	mov.f32 	%f1128, %f38;
	@%p35 bra 	$L__BB0_40;

	add.ftz.f32 	%f559, %f67, 0f3F800000;
	div.approx.ftz.f32 	%f1128, %f38, %f559;

$L__BB0_40:
	mov.f32 	%f561, 0f42C80000;
	min.ftz.f32 	%f562, %f1128, %f561;
	mov.f32 	%f563, 0f3DCCCCCD;
	max.ftz.f32 	%f564, %f563, %f562;
	fma.rn.ftz.f32 	%f104, %f564, %f39, %f83;
	setp.leu.ftz.f32 	%p36, %f104, 0f2EDBE6FF;
	mov.f32 	%f1129, 0f00000000;
	@%p36 bra 	$L__BB0_42;

	div.approx.ftz.f32 	%f1129, %f83, %f104;

$L__BB0_42:
	mov.f32 	%f565, 0f3F800000;
	sub.ftz.f32 	%f566, %f565, %f1129;
	mov.f32 	%f567, 0f2EDBE6FF;
	max.ftz.f32 	%f568, %f567, %f566;
	lg2.approx.ftz.f32 	%f569, %f568;
	mul.ftz.f32 	%f570, %f569, 0f3F317218;
	fma.rn.ftz.f32 	%f107, %f40, %f570, %f101;
	setp.leu.ftz.f32 	%p37, %f68, 0f3C23D70A;
	mov.f32 	%f1130, %f41;
	@%p37 bra 	$L__BB0_44;

	add.ftz.f32 	%f571, %f68, 0f3F800000;
	div.approx.ftz.f32 	%f1130, %f41, %f571;

$L__BB0_44:
	mov.f32 	%f573, 0f42C80000;
	min.ftz.f32 	%f574, %f1130, %f573;
	mov.f32 	%f575, 0f3DCCCCCD;
	max.ftz.f32 	%f576, %f575, %f574;
	fma.rn.ftz.f32 	%f110, %f576, %f42, %f83;
	setp.leu.ftz.f32 	%p38, %f110, 0f2EDBE6FF;
	mov.f32 	%f1131, 0f00000000;
	@%p38 bra 	$L__BB0_46;

	div.approx.ftz.f32 	%f1131, %f83, %f110;

$L__BB0_46:
	mov.f32 	%f577, 0f3F800000;
	sub.ftz.f32 	%f578, %f577, %f1131;
	mov.f32 	%f579, 0f2EDBE6FF;
	max.ftz.f32 	%f580, %f579, %f578;
	lg2.approx.ftz.f32 	%f581, %f580;
	mul.ftz.f32 	%f582, %f581, 0f3F317218;
	fma.rn.ftz.f32 	%f113, %f43, %f582, %f107;
	setp.leu.ftz.f32 	%p39, %f69, 0f3C23D70A;
	mov.f32 	%f1132, %f44;
	@%p39 bra 	$L__BB0_48;

	add.ftz.f32 	%f583, %f69, 0f3F800000;
	div.approx.ftz.f32 	%f1132, %f44, %f583;

$L__BB0_48:
	mov.f32 	%f585, 0f42C80000;
	min.ftz.f32 	%f586, %f1132, %f585;
	mov.f32 	%f587, 0f3DCCCCCD;
	max.ftz.f32 	%f588, %f587, %f586;
	fma.rn.ftz.f32 	%f116, %f588, %f45, %f83;
	setp.leu.ftz.f32 	%p40, %f116, 0f2EDBE6FF;
	mov.f32 	%f1133, 0f00000000;
	@%p40 bra 	$L__BB0_50;

	div.approx.ftz.f32 	%f1133, %f83, %f116;

$L__BB0_50:
	mov.f32 	%f589, 0f3F800000;
	sub.ftz.f32 	%f590, %f589, %f1133;
	mov.f32 	%f591, 0f2EDBE6FF;
	max.ftz.f32 	%f592, %f591, %f590;
	lg2.approx.ftz.f32 	%f593, %f592;
	mul.ftz.f32 	%f594, %f593, 0f3F317218;
	fma.rn.ftz.f32 	%f119, %f46, %f594, %f113;
	setp.leu.ftz.f32 	%p41, %f70, 0f3C23D70A;
	mov.f32 	%f1134, %f47;
	@%p41 bra 	$L__BB0_52;

	add.ftz.f32 	%f595, %f70, 0f3F800000;
	div.approx.ftz.f32 	%f1134, %f47, %f595;

$L__BB0_52:
	mov.f32 	%f597, 0f42C80000;
	min.ftz.f32 	%f598, %f1134, %f597;
	mov.f32 	%f599, 0f3DCCCCCD;
	max.ftz.f32 	%f600, %f599, %f598;
	fma.rn.ftz.f32 	%f122, %f600, %f48, %f83;
	setp.leu.ftz.f32 	%p42, %f122, 0f2EDBE6FF;
	mov.f32 	%f1135, 0f00000000;
	@%p42 bra 	$L__BB0_54;

	div.approx.ftz.f32 	%f1135, %f83, %f122;

$L__BB0_54:
	mov.f32 	%f601, 0f3F800000;
	sub.ftz.f32 	%f602, %f601, %f1135;
	mov.f32 	%f603, 0f2EDBE6FF;
	max.ftz.f32 	%f604, %f603, %f602;
	lg2.approx.ftz.f32 	%f605, %f604;
	mul.ftz.f32 	%f606, %f605, 0f3F317218;
	fma.rn.ftz.f32 	%f125, %f49, %f606, %f119;
	setp.leu.ftz.f32 	%p43, %f71, 0f3C23D70A;
	mov.f32 	%f1136, %f50;
	@%p43 bra 	$L__BB0_56;

	add.ftz.f32 	%f607, %f71, 0f3F800000;
	div.approx.ftz.f32 	%f1136, %f50, %f607;

$L__BB0_56:
	mov.f32 	%f609, 0f42C80000;
	min.ftz.f32 	%f610, %f1136, %f609;
	mov.f32 	%f611, 0f3DCCCCCD;
	max.ftz.f32 	%f612, %f611, %f610;
	fma.rn.ftz.f32 	%f128, %f612, %f51, %f83;
	setp.leu.ftz.f32 	%p44, %f128, 0f2EDBE6FF;
	mov.f32 	%f1137, 0f00000000;
	@%p44 bra 	$L__BB0_58;

	div.approx.ftz.f32 	%f1137, %f83, %f128;

$L__BB0_58:
	mov.f32 	%f613, 0f3F800000;
	sub.ftz.f32 	%f614, %f613, %f1137;
	mov.f32 	%f615, 0f2EDBE6FF;
	max.ftz.f32 	%f616, %f615, %f614;
	lg2.approx.ftz.f32 	%f617, %f616;
	mul.ftz.f32 	%f618, %f617, 0f3F317218;
	fma.rn.ftz.f32 	%f131, %f52, %f618, %f125;
	setp.leu.ftz.f32 	%p45, %f72, 0f3C23D70A;
	mov.f32 	%f1138, %f53;
	@%p45 bra 	$L__BB0_60;

	add.ftz.f32 	%f619, %f72, 0f3F800000;
	div.approx.ftz.f32 	%f1138, %f53, %f619;

$L__BB0_60:
	mov.f32 	%f621, 0f42C80000;
	min.ftz.f32 	%f622, %f1138, %f621;
	mov.f32 	%f623, 0f3DCCCCCD;
	max.ftz.f32 	%f624, %f623, %f622;
	fma.rn.ftz.f32 	%f134, %f624, %f54, %f83;
	setp.leu.ftz.f32 	%p46, %f134, 0f2EDBE6FF;
	mov.f32 	%f1139, 0f00000000;
	@%p46 bra 	$L__BB0_62;

	div.approx.ftz.f32 	%f1139, %f83, %f134;

$L__BB0_62:
	mov.f32 	%f625, 0f3F800000;
	sub.ftz.f32 	%f626, %f625, %f1139;
	mov.f32 	%f627, 0f2EDBE6FF;
	max.ftz.f32 	%f628, %f627, %f626;
	lg2.approx.ftz.f32 	%f629, %f628;
	mul.ftz.f32 	%f630, %f629, 0f3F317218;
	fma.rn.ftz.f32 	%f137, %f55, %f630, %f131;
	setp.leu.ftz.f32 	%p47, %f73, 0f3C23D70A;
	mov.f32 	%f1140, %f56;
	@%p47 bra 	$L__BB0_64;

	add.ftz.f32 	%f631, %f73, 0f3F800000;
	div.approx.ftz.f32 	%f1140, %f56, %f631;

$L__BB0_64:
	mov.f32 	%f633, 0f42C80000;
	min.ftz.f32 	%f634, %f1140, %f633;
	mov.f32 	%f635, 0f3DCCCCCD;
	max.ftz.f32 	%f636, %f635, %f634;
	fma.rn.ftz.f32 	%f140, %f636, %f57, %f83;
	setp.leu.ftz.f32 	%p48, %f140, 0f2EDBE6FF;
	mov.f32 	%f1141, 0f00000000;
	@%p48 bra 	$L__BB0_66;

	div.approx.ftz.f32 	%f1141, %f83, %f140;

$L__BB0_66:
	mov.f32 	%f637, 0f3F800000;
	sub.ftz.f32 	%f638, %f637, %f1141;
	mov.f32 	%f639, 0f2EDBE6FF;
	max.ftz.f32 	%f640, %f639, %f638;
	lg2.approx.ftz.f32 	%f641, %f640;
	mul.ftz.f32 	%f642, %f641, 0f3F317218;
	fma.rn.ftz.f32 	%f143, %f58, %f642, %f137;
	setp.leu.ftz.f32 	%p49, %f74, 0f3C23D70A;
	mov.f32 	%f1142, %f59;
	@%p49 bra 	$L__BB0_68;

	add.ftz.f32 	%f643, %f74, 0f3F800000;
	div.approx.ftz.f32 	%f1142, %f59, %f643;

$L__BB0_68:
	mov.f32 	%f645, 0f42C80000;
	min.ftz.f32 	%f646, %f1142, %f645;
	mov.f32 	%f647, 0f3DCCCCCD;
	max.ftz.f32 	%f648, %f647, %f646;
	fma.rn.ftz.f32 	%f146, %f648, %f60, %f83;
	setp.leu.ftz.f32 	%p50, %f146, 0f2EDBE6FF;
	mov.f32 	%f1143, 0f00000000;
	@%p50 bra 	$L__BB0_70;

	div.approx.ftz.f32 	%f1143, %f83, %f146;

$L__BB0_70:
	mov.f32 	%f649, 0f3F800000;
	sub.ftz.f32 	%f650, %f649, %f1143;
	mov.f32 	%f651, 0f2EDBE6FF;
	max.ftz.f32 	%f652, %f651, %f650;
	lg2.approx.ftz.f32 	%f653, %f652;
	mul.ftz.f32 	%f654, %f653, 0f3F317218;
	fma.rn.ftz.f32 	%f655, %f61, %f654, %f143;
	mul.ftz.f32 	%f656, %f655, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f657, %f656;
	sub.ftz.f32 	%f1144, %f649, %f657;

$L__BB0_71:
	setp.leu.ftz.f32 	%p51, %f1144, 0f322BCC77;
	@%p51 bra 	$L__BB0_73;

	cvt.ftz.f64.f32 	%fd51, %f63;
	mul.f64 	%fd52, %fd2, %fd51;
	cvt.ftz.f64.f32 	%fd53, %f1144;
	fma.rn.f64 	%fd183, %fd52, %fd53, %fd183;

$L__BB0_73:
	add.s32 	%r172, %r172, 1;
	setp.lt.s32 	%p52, %r172, %r53;
	@%p52 bra 	$L__BB0_20;

$L__BB0_74:
	add.s32 	%r171, %r171, 32;
	setp.gt.s32 	%p53, %r3, %r171;
	setp.lt.s32 	%p54, %r171, %r55;
	and.pred  	%p55, %p53, %p54;
	@%p55 bra 	$L__BB0_17;

$L__BB0_75:
	// begin inline asm
	mov.b64 {%r83,%r84}, %fd183;
	// end inline asm
	mov.u32 	%r103, 2;
	mov.u32 	%r104, 31;
	mov.u32 	%r105, 16;
	mov.u32 	%r106, -1;
	shfl.sync.down.b32 	%r86|%p56, %r84, %r105, %r104, %r106;
	shfl.sync.down.b32 	%r85|%p57, %r83, %r105, %r104, %r106;
	// begin inline asm
	mov.b64 %fd55, {%r85,%r86};
	// end inline asm
	add.f64 	%fd56, %fd183, %fd55;
	// begin inline asm
	mov.b64 {%r87,%r88}, %fd56;
	// end inline asm
	mov.u32 	%r107, 8;
	shfl.sync.down.b32 	%r90|%p58, %r88, %r107, %r104, %r106;
	shfl.sync.down.b32 	%r89|%p59, %r87, %r107, %r104, %r106;
	// begin inline asm
	mov.b64 %fd57, {%r89,%r90};
	// end inline asm
	add.f64 	%fd58, %fd56, %fd57;
	// begin inline asm
	mov.b64 {%r91,%r92}, %fd58;
	// end inline asm
	mov.u32 	%r108, 4;
	shfl.sync.down.b32 	%r94|%p60, %r92, %r108, %r104, %r106;
	shfl.sync.down.b32 	%r93|%p61, %r91, %r108, %r104, %r106;
	// begin inline asm
	mov.b64 %fd59, {%r93,%r94};
	// end inline asm
	add.f64 	%fd60, %fd58, %fd59;
	// begin inline asm
	mov.b64 {%r95,%r96}, %fd60;
	// end inline asm
	shfl.sync.down.b32 	%r98|%p62, %r96, %r103, %r104, %r106;
	shfl.sync.down.b32 	%r97|%p63, %r95, %r103, %r104, %r106;
	// begin inline asm
	mov.b64 %fd61, {%r97,%r98};
	// end inline asm
	add.f64 	%fd62, %fd60, %fd61;
	// begin inline asm
	mov.b64 {%r99,%r100}, %fd62;
	// end inline asm
	mov.u32 	%r109, 1;
	shfl.sync.down.b32 	%r102|%p64, %r100, %r109, %r104, %r106;
	shfl.sync.down.b32 	%r101|%p65, %r99, %r109, %r104, %r106;
	// begin inline asm
	mov.b64 %fd63, {%r101,%r102};
	// end inline asm
	add.f64 	%fd8, %fd62, %fd63;
	setp.ne.s32 	%p66, %r6, 0;
	@%p66 bra 	$L__BB0_77;

	shl.b32 	%r110, %r170, 3;
	mov.u32 	%r111, _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y;
	add.s32 	%r112, %r111, %r110;
	st.shared.f64 	[%r112], %fd8;

$L__BB0_77:
	add.s32 	%r170, %r170, 8;
	setp.lt.u32 	%p67, %r170, 75;
	@%p67 bra 	$L__BB0_15;

$L__BB0_78:
	barrier.sync 	0;
	setp.lt.s32 	%p68, %r53, 1;
	mov.f64 	%fd191, 0d0000000000000000;
	@%p68 bra 	$L__BB0_261;

	mov.u32 	%r114, %tid.y;
	mov.u32 	%r115, %ntid.y;
	mov.u32 	%r116, %tid.z;
	mad.lo.s32 	%r117, %r115, %r116, %r114;
	mov.u32 	%r118, %ntid.x;
	mad.lo.s32 	%r119, %r117, %r118, %r4;
	and.b32  	%r14, %r119, 31;
	setp.gt.s32 	%p69, %r3, %r14;
	setp.lt.s32 	%p70, %r14, %r55;
	and.pred  	%p2, %p69, %p70;
	ld.const.f32 	%f151, [c_tmax+8];
	ld.const.f32 	%f152, [c_thalf+28];
	ld.const.f32 	%f153, [c_baseline_ic50];
	ld.const.f32 	%f154, [c_baseline_power];
	ld.const.f32 	%f155, [c_baseline_ic50+4];
	ld.const.f32 	%f156, [c_baseline_power+4];
	ld.const.f32 	%f157, [c_baseline_ic50+8];
	ld.const.f32 	%f158, [c_baseline_power+8];
	ld.const.f32 	%f159, [c_baseline_power+12];
	ld.const.f32 	%f160, [c_baseline_ic50+12];
	ld.const.f32 	%f161, [c_baseline_power+16];
	ld.const.f32 	%f162, [c_baseline_ic50+16];
	ld.const.f32 	%f163, [c_baseline_power+20];
	ld.const.f32 	%f164, [c_baseline_power+24];
	ld.const.f32 	%f165, [c_baseline_ic50+20];
	ld.const.f32 	%f166, [c_baseline_power+28];
	ld.const.f32 	%f167, [c_baseline_ic50+24];
	ld.const.f32 	%f168, [c_baseline_power+32];
	ld.const.f32 	%f169, [c_baseline_power+36];
	ld.const.f32 	%f170, [c_baseline_ic50+28];
	ld.const.f32 	%f171, [c_baseline_power+40];
	ld.const.f32 	%f172, [c_baseline_ic50+32];
	ld.const.f32 	%f173, [c_baseline_ic50+36];
	ld.const.f32 	%f174, [c_baseline_ic50+40];
	mul.wide.s32 	%rd10, %r55, 4;
	mov.f64 	%fd191, 0d0000000000000000;
	mov.u32 	%r173, 0;
	not.pred 	%p73, %p2;

$L__BB0_80:
	shr.u32 	%r169, %r4, 5;
	add.s32 	%r16, %r173, %r169;
	setp.ge.s32 	%p71, %r16, %r53;
	@%p71 bra 	$L__BB0_261;

	mad.lo.s32 	%r120, %r16, %r55, %r3;
	mul.wide.s32 	%rd58, %r120, 4;
	add.s64 	%rd59, %rd5, %rd58;
	ld.global.nc.f32 	%f658, [%rd59];
	setp.lt.ftz.f32 	%p72, %f658, 0f3A83126F;
	@%p72 bra 	$L__BB0_260;

	mov.f64 	%fd189, 0d0000000000000000;
	@%p73 bra 	$L__BB0_258;

	mul.lo.s32 	%r121, %r16, 11;
	mul.wide.s32 	%rd60, %r121, 4;
	add.s64 	%rd11, %rd2, %rd60;
	mov.f64 	%fd189, 0d0000000000000000;
	mov.u32 	%r174, %r14;

$L__BB0_84:
	sub.s32 	%r18, %r3, %r174;
	setp.lt.s32 	%p74, %r18, 1;
	@%p74 bra 	$L__BB0_257;

	cvt.s64.s32 	%rd12, %r174;
	mul.wide.s32 	%rd61, %r174, 8;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f64 	%fd11, [%rd62];
	setp.lt.f64 	%p75, %fd11, 0d3FF0000000000000;
	@%p75 bra 	$L__BB0_257;

	add.s32 	%r19, %r18, -1;
	cvt.rn.f32.s32 	%f175, %r18;
	shl.b64 	%rd63, %rd12, 2;
	add.s64 	%rd71, %rd5, %rd63;
	mov.u32 	%r175, 0;
	mov.u32 	%r176, %r175;

$L__BB0_87:
	ld.global.nc.f32 	%f176, [%rd71];
	setp.lt.ftz.f32 	%p76, %f176, 0f3A83126F;
	mov.f32 	%f1224, 0f00000000;
	@%p76 bra 	$L__BB0_256;

	setp.gt.u32 	%p77, %r19, 1498;
	mul.wide.s32 	%rd64, %r175, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f177, [%rd65];
	ld.global.nc.f32 	%f178, [%rd65+4];
	ld.global.nc.f32 	%f179, [%rd11+4];
	ld.global.nc.f32 	%f180, [%rd65+8];
	ld.global.nc.f32 	%f181, [%rd11+8];
	ld.global.nc.f32 	%f182, [%rd65+12];
	ld.global.nc.f32 	%f183, [%rd11+12];
	ld.global.nc.f32 	%f184, [%rd65+16];
	ld.global.nc.f32 	%f185, [%rd11+16];
	ld.global.nc.f32 	%f186, [%rd65+20];
	ld.global.nc.f32 	%f187, [%rd11+20];
	ld.global.nc.f32 	%f188, [%rd65+24];
	ld.global.nc.f32 	%f189, [%rd11+24];
	ld.global.nc.f32 	%f190, [%rd65+28];
	ld.global.nc.f32 	%f191, [%rd11+28];
	ld.global.nc.f32 	%f192, [%rd65+32];
	ld.global.nc.f32 	%f193, [%rd11+32];
	ld.global.nc.f32 	%f194, [%rd65+36];
	ld.global.nc.f32 	%f195, [%rd11+36];
	ld.global.nc.f32 	%f196, [%rd65+40];
	ld.global.nc.f32 	%f197, [%rd11+40];
	@%p77 bra 	$L__BB0_254;

	ld.global.nc.f32 	%f198, [%rd11];
	mov.f32 	%f660, 0f40000000;
	lg2.approx.ftz.f32 	%f661, %f660;
	mul.ftz.f32 	%f199, %f661, 0f3F317218;
	div.approx.ftz.f32 	%f200, %f199, %f152;
	mul.ftz.f32 	%f201, %f151, %f200;
	add.ftz.f32 	%f662, %f199, 0f3C23D70A;
	setp.gt.ftz.f32 	%p78, %f201, %f662;
	@%p78 bra 	$L__BB0_91;
	bra.uni 	$L__BB0_90;

$L__BB0_91:
	sub.ftz.f32 	%f663, %f201, %f199;
	div.approx.ftz.f32 	%f664, %f201, %f663;
	lg2.approx.ftz.f32 	%f665, %f664;
	mul.ftz.f32 	%f1145, %f665, 0f3F317218;
	bra.uni 	$L__BB0_92;

$L__BB0_90:
	add.ftz.f32 	%f1145, %f200, %f200;

$L__BB0_92:
	mul.ftz.f32 	%f667, %f201, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f668, %f667;
	mul.ftz.f32 	%f669, %f151, %f1145;
	mul.ftz.f32 	%f670, %f669, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f671, %f670;
	sub.ftz.f32 	%f205, %f668, %f671;
	abs.ftz.f32 	%f672, %f205;
	setp.lt.ftz.f32 	%p79, %f672, 0f2EDBE6FF;
	@%p79 bra 	$L__BB0_254;

	mul.ftz.f32 	%f674, %f200, %f175;
	mul.ftz.f32 	%f675, %f674, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f676, %f675;
	mul.ftz.f32 	%f677, %f1145, %f175;
	mul.ftz.f32 	%f678, %f677, 0fBFB8AA3B;
	ex2.approx.ftz.f32 	%f679, %f678;
	sub.ftz.f32 	%f680, %f676, %f679;
	div.approx.ftz.f32 	%f681, %f680, %f205;
	mov.f32 	%f673, 0f00000000;
	max.ftz.f32 	%f206, %f673, %f681;
	setp.lt.ftz.f32 	%p80, %f206, 0f322BCC77;
	@%p80 bra 	$L__BB0_254;

	ld.param.u64 	%rd70, [mega_fused_vasil_fluxnet_param_5];
	setp.eq.s64 	%p81, %rd70, 0;
	add.ftz.f32 	%f1146, %f198, 0f3F800000;
	@%p81 bra 	$L__BB0_186;

	setp.eq.s64 	%p82, %rd19, 0;
	@%p82 bra 	$L__BB0_141;

	setp.leu.ftz.f32 	%p83, %f177, 0f3C23D70A;
	@%p83 bra 	$L__BB0_98;

	add.ftz.f32 	%f682, %f177, 0f3F800000;
	div.approx.ftz.f32 	%f1146, %f1146, %f682;

$L__BB0_98:
	mov.f32 	%f684, 0f42C80000;
	min.ftz.f32 	%f685, %f1146, %f684;
	mov.f32 	%f686, 0f3DCCCCCD;
	max.ftz.f32 	%f687, %f686, %f685;
	ld.global.nc.f32 	%f688, [%rd4];
	fma.rn.ftz.f32 	%f210, %f687, %f688, %f206;
	setp.leu.ftz.f32 	%p84, %f210, 0f2EDBE6FF;
	mov.f32 	%f1147, 0f00000000;
	@%p84 bra 	$L__BB0_100;

	div.approx.ftz.f32 	%f1147, %f206, %f210;

$L__BB0_100:
	mov.f32 	%f689, 0f3F800000;
	sub.ftz.f32 	%f690, %f689, %f1147;
	mov.f32 	%f691, 0f2EDBE6FF;
	max.ftz.f32 	%f692, %f691, %f690;
	lg2.approx.ftz.f32 	%f693, %f692;
	mul.ftz.f32 	%f694, %f693, 0f3F317218;
	ld.global.nc.f32 	%f695, [%rd3];
	fma.rn.ftz.f32 	%f213, %f695, %f694, 0f00000000;
	add.ftz.f32 	%f1148, %f179, 0f3F800000;
	setp.leu.ftz.f32 	%p85, %f178, 0f3C23D70A;
	@%p85 bra 	$L__BB0_102;

	add.ftz.f32 	%f696, %f178, 0f3F800000;
	div.approx.ftz.f32 	%f1148, %f1148, %f696;

$L__BB0_102:
	mov.f32 	%f698, 0f42C80000;
	min.ftz.f32 	%f699, %f1148, %f698;
	mov.f32 	%f700, 0f3DCCCCCD;
	max.ftz.f32 	%f701, %f700, %f699;
	ld.global.nc.f32 	%f702, [%rd4+4];
	fma.rn.ftz.f32 	%f217, %f701, %f702, %f206;
	setp.leu.ftz.f32 	%p86, %f217, 0f2EDBE6FF;
	mov.f32 	%f1149, 0f00000000;
	@%p86 bra 	$L__BB0_104;

	div.approx.ftz.f32 	%f1149, %f206, %f217;

$L__BB0_104:
	mov.f32 	%f703, 0f3F800000;
	sub.ftz.f32 	%f704, %f703, %f1149;
	mov.f32 	%f705, 0f2EDBE6FF;
	max.ftz.f32 	%f706, %f705, %f704;
	lg2.approx.ftz.f32 	%f707, %f706;
	mul.ftz.f32 	%f708, %f707, 0f3F317218;
	ld.global.nc.f32 	%f709, [%rd3+4];
	fma.rn.ftz.f32 	%f220, %f709, %f708, %f213;
	add.ftz.f32 	%f1150, %f181, 0f3F800000;
	setp.leu.ftz.f32 	%p87, %f180, 0f3C23D70A;
	@%p87 bra 	$L__BB0_106;

	add.ftz.f32 	%f710, %f180, 0f3F800000;
	div.approx.ftz.f32 	%f1150, %f1150, %f710;

$L__BB0_106:
	mov.f32 	%f712, 0f42C80000;
	min.ftz.f32 	%f713, %f1150, %f712;
	mov.f32 	%f714, 0f3DCCCCCD;
	max.ftz.f32 	%f715, %f714, %f713;
	ld.global.nc.f32 	%f716, [%rd4+8];
	fma.rn.ftz.f32 	%f224, %f715, %f716, %f206;
	setp.leu.ftz.f32 	%p88, %f224, 0f2EDBE6FF;
	mov.f32 	%f1151, 0f00000000;
	@%p88 bra 	$L__BB0_108;

	div.approx.ftz.f32 	%f1151, %f206, %f224;

$L__BB0_108:
	mov.f32 	%f717, 0f3F800000;
	sub.ftz.f32 	%f718, %f717, %f1151;
	mov.f32 	%f719, 0f2EDBE6FF;
	max.ftz.f32 	%f720, %f719, %f718;
	lg2.approx.ftz.f32 	%f721, %f720;
	mul.ftz.f32 	%f722, %f721, 0f3F317218;
	ld.global.nc.f32 	%f723, [%rd3+8];
	fma.rn.ftz.f32 	%f227, %f723, %f722, %f220;
	add.ftz.f32 	%f1152, %f183, 0f3F800000;
	setp.leu.ftz.f32 	%p89, %f182, 0f3C23D70A;
	@%p89 bra 	$L__BB0_110;

	add.ftz.f32 	%f724, %f182, 0f3F800000;
	div.approx.ftz.f32 	%f1152, %f1152, %f724;

$L__BB0_110:
	mov.f32 	%f726, 0f42C80000;
	min.ftz.f32 	%f727, %f1152, %f726;
	mov.f32 	%f728, 0f3DCCCCCD;
	max.ftz.f32 	%f729, %f728, %f727;
	ld.global.nc.f32 	%f730, [%rd4+12];
	fma.rn.ftz.f32 	%f231, %f729, %f730, %f206;
	setp.leu.ftz.f32 	%p90, %f231, 0f2EDBE6FF;
	mov.f32 	%f1153, 0f00000000;
	@%p90 bra 	$L__BB0_112;

	div.approx.ftz.f32 	%f1153, %f206, %f231;

$L__BB0_112:
	mov.f32 	%f731, 0f3F800000;
	sub.ftz.f32 	%f732, %f731, %f1153;
	mov.f32 	%f733, 0f2EDBE6FF;
	max.ftz.f32 	%f734, %f733, %f732;
	lg2.approx.ftz.f32 	%f735, %f734;
	mul.ftz.f32 	%f736, %f735, 0f3F317218;
	ld.global.nc.f32 	%f737, [%rd3+12];
	fma.rn.ftz.f32 	%f234, %f737, %f736, %f227;
	add.ftz.f32 	%f1154, %f185, 0f3F800000;
	setp.leu.ftz.f32 	%p91, %f184, 0f3C23D70A;
	@%p91 bra 	$L__BB0_114;

	add.ftz.f32 	%f738, %f184, 0f3F800000;
	div.approx.ftz.f32 	%f1154, %f1154, %f738;

$L__BB0_114:
	mov.f32 	%f740, 0f42C80000;
	min.ftz.f32 	%f741, %f1154, %f740;
	mov.f32 	%f742, 0f3DCCCCCD;
	max.ftz.f32 	%f743, %f742, %f741;
	ld.global.nc.f32 	%f744, [%rd4+16];
	fma.rn.ftz.f32 	%f238, %f743, %f744, %f206;
	setp.leu.ftz.f32 	%p92, %f238, 0f2EDBE6FF;
	mov.f32 	%f1155, 0f00000000;
	@%p92 bra 	$L__BB0_116;

	div.approx.ftz.f32 	%f1155, %f206, %f238;

$L__BB0_116:
	mov.f32 	%f745, 0f3F800000;
	sub.ftz.f32 	%f746, %f745, %f1155;
	mov.f32 	%f747, 0f2EDBE6FF;
	max.ftz.f32 	%f748, %f747, %f746;
	lg2.approx.ftz.f32 	%f749, %f748;
	mul.ftz.f32 	%f750, %f749, 0f3F317218;
	ld.global.nc.f32 	%f751, [%rd3+16];
	fma.rn.ftz.f32 	%f241, %f751, %f750, %f234;
	add.ftz.f32 	%f1156, %f187, 0f3F800000;
	setp.leu.ftz.f32 	%p93, %f186, 0f3C23D70A;
	@%p93 bra 	$L__BB0_118;

	add.ftz.f32 	%f752, %f186, 0f3F800000;
	div.approx.ftz.f32 	%f1156, %f1156, %f752;

$L__BB0_118:
	mov.f32 	%f754, 0f42C80000;
	min.ftz.f32 	%f755, %f1156, %f754;
	mov.f32 	%f756, 0f3DCCCCCD;
	max.ftz.f32 	%f757, %f756, %f755;
	ld.global.nc.f32 	%f758, [%rd4+20];
	fma.rn.ftz.f32 	%f245, %f757, %f758, %f206;
	setp.leu.ftz.f32 	%p94, %f245, 0f2EDBE6FF;
	mov.f32 	%f1157, 0f00000000;
	@%p94 bra 	$L__BB0_120;

	div.approx.ftz.f32 	%f1157, %f206, %f245;

$L__BB0_120:
	mov.f32 	%f759, 0f3F800000;
	sub.ftz.f32 	%f760, %f759, %f1157;
	mov.f32 	%f761, 0f2EDBE6FF;
	max.ftz.f32 	%f762, %f761, %f760;
	lg2.approx.ftz.f32 	%f763, %f762;
	mul.ftz.f32 	%f764, %f763, 0f3F317218;
	ld.global.nc.f32 	%f765, [%rd3+20];
	fma.rn.ftz.f32 	%f248, %f765, %f764, %f241;
	add.ftz.f32 	%f1158, %f189, 0f3F800000;
	setp.leu.ftz.f32 	%p95, %f188, 0f3C23D70A;
	@%p95 bra 	$L__BB0_122;

	add.ftz.f32 	%f766, %f188, 0f3F800000;
	div.approx.ftz.f32 	%f1158, %f1158, %f766;

$L__BB0_122:
	mov.f32 	%f768, 0f42C80000;
	min.ftz.f32 	%f769, %f1158, %f768;
	mov.f32 	%f770, 0f3DCCCCCD;
	max.ftz.f32 	%f771, %f770, %f769;
	ld.global.nc.f32 	%f772, [%rd4+24];
	fma.rn.ftz.f32 	%f252, %f771, %f772, %f206;
	setp.leu.ftz.f32 	%p96, %f252, 0f2EDBE6FF;
	mov.f32 	%f1159, 0f00000000;
	@%p96 bra 	$L__BB0_124;

	div.approx.ftz.f32 	%f1159, %f206, %f252;

$L__BB0_124:
	mov.f32 	%f773, 0f3F800000;
	sub.ftz.f32 	%f774, %f773, %f1159;
	mov.f32 	%f775, 0f2EDBE6FF;
	max.ftz.f32 	%f776, %f775, %f774;
	lg2.approx.ftz.f32 	%f777, %f776;
	mul.ftz.f32 	%f778, %f777, 0f3F317218;
	ld.global.nc.f32 	%f779, [%rd3+24];
	fma.rn.ftz.f32 	%f255, %f779, %f778, %f248;
	add.ftz.f32 	%f1160, %f191, 0f3F800000;
	setp.leu.ftz.f32 	%p97, %f190, 0f3C23D70A;
	@%p97 bra 	$L__BB0_126;

	add.ftz.f32 	%f780, %f190, 0f3F800000;
	div.approx.ftz.f32 	%f1160, %f1160, %f780;

$L__BB0_126:
	mov.f32 	%f782, 0f42C80000;
	min.ftz.f32 	%f783, %f1160, %f782;
	mov.f32 	%f784, 0f3DCCCCCD;
	max.ftz.f32 	%f785, %f784, %f783;
	ld.global.nc.f32 	%f786, [%rd4+28];
	fma.rn.ftz.f32 	%f259, %f785, %f786, %f206;
	setp.leu.ftz.f32 	%p98, %f259, 0f2EDBE6FF;
	mov.f32 	%f1161, 0f00000000;
	@%p98 bra 	$L__BB0_128;

	div.approx.ftz.f32 	%f1161, %f206, %f259;

$L__BB0_128:
	mov.f32 	%f787, 0f3F800000;
	sub.ftz.f32 	%f788, %f787, %f1161;
	mov.f32 	%f789, 0f2EDBE6FF;
	max.ftz.f32 	%f790, %f789, %f788;
	lg2.approx.ftz.f32 	%f791, %f790;
	mul.ftz.f32 	%f792, %f791, 0f3F317218;
	ld.global.nc.f32 	%f793, [%rd3+28];
	fma.rn.ftz.f32 	%f262, %f793, %f792, %f255;
	add.ftz.f32 	%f1162, %f193, 0f3F800000;
	setp.leu.ftz.f32 	%p99, %f192, 0f3C23D70A;
	@%p99 bra 	$L__BB0_130;

	add.ftz.f32 	%f794, %f192, 0f3F800000;
	div.approx.ftz.f32 	%f1162, %f1162, %f794;

$L__BB0_130:
	mov.f32 	%f796, 0f42C80000;
	min.ftz.f32 	%f797, %f1162, %f796;
	mov.f32 	%f798, 0f3DCCCCCD;
	max.ftz.f32 	%f799, %f798, %f797;
	ld.global.nc.f32 	%f800, [%rd4+32];
	fma.rn.ftz.f32 	%f266, %f799, %f800, %f206;
	setp.leu.ftz.f32 	%p100, %f266, 0f2EDBE6FF;
	mov.f32 	%f1163, 0f00000000;
	@%p100 bra 	$L__BB0_132;

	div.approx.ftz.f32 	%f1163, %f206, %f266;

$L__BB0_132:
	mov.f32 	%f801, 0f3F800000;
	sub.ftz.f32 	%f802, %f801, %f1163;
	mov.f32 	%f803, 0f2EDBE6FF;
	max.ftz.f32 	%f804, %f803, %f802;
	lg2.approx.ftz.f32 	%f805, %f804;
	mul.ftz.f32 	%f806, %f805, 0f3F317218;
	ld.global.nc.f32 	%f807, [%rd3+32];
	fma.rn.ftz.f32 	%f269, %f807, %f806, %f262;
	add.ftz.f32 	%f1164, %f195, 0f3F800000;
	setp.leu.ftz.f32 	%p101, %f194, 0f3C23D70A;
	@%p101 bra 	$L__BB0_134;

	add.ftz.f32 	%f808, %f194, 0f3F800000;
	div.approx.ftz.f32 	%f1164, %f1164, %f808;

$L__BB0_134:
	mov.f32 	%f810, 0f42C80000;
	min.ftz.f32 	%f811, %f1164, %f810;
	mov.f32 	%f812, 0f3DCCCCCD;
	max.ftz.f32 	%f813, %f812, %f811;
	ld.global.nc.f32 	%f814, [%rd4+36];
	fma.rn.ftz.f32 	%f273, %f813, %f814, %f206;
	setp.leu.ftz.f32 	%p102, %f273, 0f2EDBE6FF;
	mov.f32 	%f1165, 0f00000000;
	@%p102 bra 	$L__BB0_136;

	div.approx.ftz.f32 	%f1165, %f206, %f273;

$L__BB0_136:
	mov.f32 	%f815, 0f3F800000;
	sub.ftz.f32 	%f816, %f815, %f1165;
	mov.f32 	%f817, 0f2EDBE6FF;
	max.ftz.f32 	%f818, %f817, %f816;
	lg2.approx.ftz.f32 	%f819, %f818;
	mul.ftz.f32 	%f820, %f819, 0f3F317218;
	ld.global.nc.f32 	%f821, [%rd3+36];
	fma.rn.ftz.f32 	%f276, %f821, %f820, %f269;
	add.ftz.f32 	%f1166, %f197, 0f3F800000;
	setp.leu.ftz.f32 	%p103, %f196, 0f3C23D70A;
	@%p103 bra 	$L__BB0_138;

	add.ftz.f32 	%f822, %f196, 0f3F800000;
	div.approx.ftz.f32 	%f1166, %f1166, %f822;

$L__BB0_138:
	mov.f32 	%f824, 0f42C80000;
	min.ftz.f32 	%f825, %f1166, %f824;
	mov.f32 	%f826, 0f3DCCCCCD;
	max.ftz.f32 	%f827, %f826, %f825;
	ld.global.nc.f32 	%f828, [%rd4+40];
	fma.rn.ftz.f32 	%f280, %f827, %f828, %f206;
	setp.leu.ftz.f32 	%p104, %f280, 0f2EDBE6FF;
	mov.f32 	%f1167, 0f00000000;
	@%p104 bra 	$L__BB0_140;

	div.approx.ftz.f32 	%f1167, %f206, %f280;

$L__BB0_140:
	mov.f32 	%f829, 0f3F800000;
	sub.ftz.f32 	%f830, %f829, %f1167;
	mov.f32 	%f831, 0f2EDBE6FF;
	max.ftz.f32 	%f832, %f831, %f830;
	lg2.approx.ftz.f32 	%f833, %f832;
	mul.ftz.f32 	%f834, %f833, 0f3F317218;
	ld.global.nc.f32 	%f835, [%rd3+40];
	fma.rn.ftz.f32 	%f1223, %f835, %f834, %f276;
	bra.uni 	$L__BB0_253;

$L__BB0_186:
	setp.leu.ftz.f32 	%p127, %f177, 0f3C23D70A;
	@%p127 bra 	$L__BB0_188;

	add.ftz.f32 	%f979, %f177, 0f3F800000;
	div.approx.ftz.f32 	%f1146, %f1146, %f979;

$L__BB0_188:
	mov.f32 	%f981, 0f42C80000;
	min.ftz.f32 	%f982, %f1146, %f981;
	mov.f32 	%f983, 0f3DCCCCCD;
	max.ftz.f32 	%f984, %f983, %f982;
	fma.rn.ftz.f32 	%f362, %f984, %f153, %f206;
	setp.leu.ftz.f32 	%p128, %f362, 0f2EDBE6FF;
	mov.f32 	%f1191, 0f00000000;
	@%p128 bra 	$L__BB0_190;

	div.approx.ftz.f32 	%f1191, %f206, %f362;

$L__BB0_190:
	setp.eq.s64 	%p129, %rd19, 0;
	mov.f32 	%f1192, %f154;
	@%p129 bra 	$L__BB0_192;

	ld.global.nc.f32 	%f1192, [%rd3];

$L__BB0_192:
	mov.f32 	%f985, 0f3F800000;
	sub.ftz.f32 	%f986, %f985, %f1191;
	mov.f32 	%f987, 0f2EDBE6FF;
	max.ftz.f32 	%f988, %f987, %f986;
	lg2.approx.ftz.f32 	%f989, %f988;
	mul.ftz.f32 	%f990, %f989, 0f3F317218;
	fma.rn.ftz.f32 	%f367, %f1192, %f990, 0f00000000;
	add.ftz.f32 	%f1193, %f179, 0f3F800000;
	setp.leu.ftz.f32 	%p130, %f178, 0f3C23D70A;
	@%p130 bra 	$L__BB0_194;

	add.ftz.f32 	%f991, %f178, 0f3F800000;
	div.approx.ftz.f32 	%f1193, %f1193, %f991;

$L__BB0_194:
	mov.f32 	%f993, 0f42C80000;
	min.ftz.f32 	%f994, %f1193, %f993;
	mov.f32 	%f995, 0f3DCCCCCD;
	max.ftz.f32 	%f996, %f995, %f994;
	fma.rn.ftz.f32 	%f371, %f996, %f155, %f206;
	setp.leu.ftz.f32 	%p131, %f371, 0f2EDBE6FF;
	mov.f32 	%f1194, 0f00000000;
	@%p131 bra 	$L__BB0_196;

	div.approx.ftz.f32 	%f1194, %f206, %f371;

$L__BB0_196:
	mov.f32 	%f1195, %f156;
	@%p129 bra 	$L__BB0_198;

	ld.global.nc.f32 	%f1195, [%rd3+4];

$L__BB0_198:
	mov.f32 	%f997, 0f3F800000;
	sub.ftz.f32 	%f998, %f997, %f1194;
	mov.f32 	%f999, 0f2EDBE6FF;
	max.ftz.f32 	%f1000, %f999, %f998;
	lg2.approx.ftz.f32 	%f1001, %f1000;
	mul.ftz.f32 	%f1002, %f1001, 0f3F317218;
	fma.rn.ftz.f32 	%f376, %f1195, %f1002, %f367;
	add.ftz.f32 	%f1196, %f181, 0f3F800000;
	setp.leu.ftz.f32 	%p133, %f180, 0f3C23D70A;
	@%p133 bra 	$L__BB0_200;

	add.ftz.f32 	%f1003, %f180, 0f3F800000;
	div.approx.ftz.f32 	%f1196, %f1196, %f1003;

$L__BB0_200:
	mov.f32 	%f1005, 0f42C80000;
	min.ftz.f32 	%f1006, %f1196, %f1005;
	mov.f32 	%f1007, 0f3DCCCCCD;
	max.ftz.f32 	%f1008, %f1007, %f1006;
	fma.rn.ftz.f32 	%f380, %f1008, %f157, %f206;
	setp.leu.ftz.f32 	%p134, %f380, 0f2EDBE6FF;
	mov.f32 	%f1197, 0f00000000;
	@%p134 bra 	$L__BB0_202;

	div.approx.ftz.f32 	%f1197, %f206, %f380;

$L__BB0_202:
	mov.f32 	%f1198, %f158;
	@%p129 bra 	$L__BB0_204;

	ld.global.nc.f32 	%f1198, [%rd3+8];

$L__BB0_204:
	mov.f32 	%f1009, 0f3F800000;
	sub.ftz.f32 	%f1010, %f1009, %f1197;
	mov.f32 	%f1011, 0f2EDBE6FF;
	max.ftz.f32 	%f1012, %f1011, %f1010;
	lg2.approx.ftz.f32 	%f1013, %f1012;
	mul.ftz.f32 	%f1014, %f1013, 0f3F317218;
	fma.rn.ftz.f32 	%f385, %f1198, %f1014, %f376;
	add.ftz.f32 	%f1199, %f183, 0f3F800000;
	setp.leu.ftz.f32 	%p136, %f182, 0f3C23D70A;
	@%p136 bra 	$L__BB0_206;

	add.ftz.f32 	%f1015, %f182, 0f3F800000;
	div.approx.ftz.f32 	%f1199, %f1199, %f1015;

$L__BB0_206:
	mov.f32 	%f1017, 0f42C80000;
	min.ftz.f32 	%f1018, %f1199, %f1017;
	mov.f32 	%f1019, 0f3DCCCCCD;
	max.ftz.f32 	%f1020, %f1019, %f1018;
	fma.rn.ftz.f32 	%f389, %f1020, %f160, %f206;
	setp.leu.ftz.f32 	%p137, %f389, 0f2EDBE6FF;
	mov.f32 	%f1200, 0f00000000;
	@%p137 bra 	$L__BB0_208;

	div.approx.ftz.f32 	%f1200, %f206, %f389;

$L__BB0_208:
	mov.f32 	%f1201, %f159;
	@%p129 bra 	$L__BB0_210;

	ld.global.nc.f32 	%f1201, [%rd3+12];

$L__BB0_210:
	mov.f32 	%f1021, 0f3F800000;
	sub.ftz.f32 	%f1022, %f1021, %f1200;
	mov.f32 	%f1023, 0f2EDBE6FF;
	max.ftz.f32 	%f1024, %f1023, %f1022;
	lg2.approx.ftz.f32 	%f1025, %f1024;
	mul.ftz.f32 	%f1026, %f1025, 0f3F317218;
	fma.rn.ftz.f32 	%f394, %f1201, %f1026, %f385;
	add.ftz.f32 	%f1202, %f185, 0f3F800000;
	setp.leu.ftz.f32 	%p139, %f184, 0f3C23D70A;
	@%p139 bra 	$L__BB0_212;

	add.ftz.f32 	%f1027, %f184, 0f3F800000;
	div.approx.ftz.f32 	%f1202, %f1202, %f1027;

$L__BB0_212:
	mov.f32 	%f1029, 0f42C80000;
	min.ftz.f32 	%f1030, %f1202, %f1029;
	mov.f32 	%f1031, 0f3DCCCCCD;
	max.ftz.f32 	%f1032, %f1031, %f1030;
	fma.rn.ftz.f32 	%f398, %f1032, %f162, %f206;
	setp.leu.ftz.f32 	%p140, %f398, 0f2EDBE6FF;
	mov.f32 	%f1203, 0f00000000;
	@%p140 bra 	$L__BB0_214;

	div.approx.ftz.f32 	%f1203, %f206, %f398;

$L__BB0_214:
	mov.f32 	%f1204, %f161;
	@%p129 bra 	$L__BB0_216;

	ld.global.nc.f32 	%f1204, [%rd3+16];

$L__BB0_216:
	mov.f32 	%f1033, 0f3F800000;
	sub.ftz.f32 	%f1034, %f1033, %f1203;
	mov.f32 	%f1035, 0f2EDBE6FF;
	max.ftz.f32 	%f1036, %f1035, %f1034;
	lg2.approx.ftz.f32 	%f1037, %f1036;
	mul.ftz.f32 	%f1038, %f1037, 0f3F317218;
	fma.rn.ftz.f32 	%f403, %f1204, %f1038, %f394;
	add.ftz.f32 	%f1205, %f187, 0f3F800000;
	setp.leu.ftz.f32 	%p142, %f186, 0f3C23D70A;
	@%p142 bra 	$L__BB0_218;

	add.ftz.f32 	%f1039, %f186, 0f3F800000;
	div.approx.ftz.f32 	%f1205, %f1205, %f1039;

$L__BB0_218:
	mov.f32 	%f1041, 0f42C80000;
	min.ftz.f32 	%f1042, %f1205, %f1041;
	mov.f32 	%f1043, 0f3DCCCCCD;
	max.ftz.f32 	%f1044, %f1043, %f1042;
	fma.rn.ftz.f32 	%f407, %f1044, %f165, %f206;
	setp.leu.ftz.f32 	%p143, %f407, 0f2EDBE6FF;
	mov.f32 	%f1206, 0f00000000;
	@%p143 bra 	$L__BB0_220;

	div.approx.ftz.f32 	%f1206, %f206, %f407;

$L__BB0_220:
	mov.f32 	%f1207, %f163;
	@%p129 bra 	$L__BB0_222;

	ld.global.nc.f32 	%f1207, [%rd3+20];

$L__BB0_222:
	mov.f32 	%f1045, 0f3F800000;
	sub.ftz.f32 	%f1046, %f1045, %f1206;
	mov.f32 	%f1047, 0f2EDBE6FF;
	max.ftz.f32 	%f1048, %f1047, %f1046;
	lg2.approx.ftz.f32 	%f1049, %f1048;
	mul.ftz.f32 	%f1050, %f1049, 0f3F317218;
	fma.rn.ftz.f32 	%f412, %f1207, %f1050, %f403;
	add.ftz.f32 	%f1208, %f189, 0f3F800000;
	setp.leu.ftz.f32 	%p145, %f188, 0f3C23D70A;
	@%p145 bra 	$L__BB0_224;

	add.ftz.f32 	%f1051, %f188, 0f3F800000;
	div.approx.ftz.f32 	%f1208, %f1208, %f1051;

$L__BB0_224:
	mov.f32 	%f1053, 0f42C80000;
	min.ftz.f32 	%f1054, %f1208, %f1053;
	mov.f32 	%f1055, 0f3DCCCCCD;
	max.ftz.f32 	%f1056, %f1055, %f1054;
	fma.rn.ftz.f32 	%f416, %f1056, %f167, %f206;
	setp.leu.ftz.f32 	%p146, %f416, 0f2EDBE6FF;
	mov.f32 	%f1209, 0f00000000;
	@%p146 bra 	$L__BB0_226;

	div.approx.ftz.f32 	%f1209, %f206, %f416;

$L__BB0_226:
	mov.f32 	%f1210, %f164;
	@%p129 bra 	$L__BB0_228;

	ld.global.nc.f32 	%f1210, [%rd3+24];

$L__BB0_228:
	mov.f32 	%f1057, 0f3F800000;
	sub.ftz.f32 	%f1058, %f1057, %f1209;
	mov.f32 	%f1059, 0f2EDBE6FF;
	max.ftz.f32 	%f1060, %f1059, %f1058;
	lg2.approx.ftz.f32 	%f1061, %f1060;
	mul.ftz.f32 	%f1062, %f1061, 0f3F317218;
	fma.rn.ftz.f32 	%f421, %f1210, %f1062, %f412;
	add.ftz.f32 	%f1211, %f191, 0f3F800000;
	setp.leu.ftz.f32 	%p148, %f190, 0f3C23D70A;
	@%p148 bra 	$L__BB0_230;

	add.ftz.f32 	%f1063, %f190, 0f3F800000;
	div.approx.ftz.f32 	%f1211, %f1211, %f1063;

$L__BB0_230:
	mov.f32 	%f1065, 0f42C80000;
	min.ftz.f32 	%f1066, %f1211, %f1065;
	mov.f32 	%f1067, 0f3DCCCCCD;
	max.ftz.f32 	%f1068, %f1067, %f1066;
	fma.rn.ftz.f32 	%f425, %f1068, %f170, %f206;
	setp.leu.ftz.f32 	%p149, %f425, 0f2EDBE6FF;
	mov.f32 	%f1212, 0f00000000;
	@%p149 bra 	$L__BB0_232;

	div.approx.ftz.f32 	%f1212, %f206, %f425;

$L__BB0_232:
	mov.f32 	%f1213, %f166;
	@%p129 bra 	$L__BB0_234;

	ld.global.nc.f32 	%f1213, [%rd3+28];

$L__BB0_234:
	mov.f32 	%f1069, 0f3F800000;
	sub.ftz.f32 	%f1070, %f1069, %f1212;
	mov.f32 	%f1071, 0f2EDBE6FF;
	max.ftz.f32 	%f1072, %f1071, %f1070;
	lg2.approx.ftz.f32 	%f1073, %f1072;
	mul.ftz.f32 	%f1074, %f1073, 0f3F317218;
	fma.rn.ftz.f32 	%f430, %f1213, %f1074, %f421;
	add.ftz.f32 	%f1214, %f193, 0f3F800000;
	setp.leu.ftz.f32 	%p151, %f192, 0f3C23D70A;
	@%p151 bra 	$L__BB0_236;

	add.ftz.f32 	%f1075, %f192, 0f3F800000;
	div.approx.ftz.f32 	%f1214, %f1214, %f1075;

$L__BB0_236:
	mov.f32 	%f1077, 0f42C80000;
	min.ftz.f32 	%f1078, %f1214, %f1077;
	mov.f32 	%f1079, 0f3DCCCCCD;
	max.ftz.f32 	%f1080, %f1079, %f1078;
	fma.rn.ftz.f32 	%f434, %f1080, %f172, %f206;
	setp.leu.ftz.f32 	%p152, %f434, 0f2EDBE6FF;
	mov.f32 	%f1215, 0f00000000;
	@%p152 bra 	$L__BB0_238;

	div.approx.ftz.f32 	%f1215, %f206, %f434;

$L__BB0_238:
	mov.f32 	%f1216, %f168;
	@%p129 bra 	$L__BB0_240;

	ld.global.nc.f32 	%f1216, [%rd3+32];

$L__BB0_240:
	mov.f32 	%f1081, 0f3F800000;
	sub.ftz.f32 	%f1082, %f1081, %f1215;
	mov.f32 	%f1083, 0f2EDBE6FF;
	max.ftz.f32 	%f1084, %f1083, %f1082;
	lg2.approx.ftz.f32 	%f1085, %f1084;
	mul.ftz.f32 	%f1086, %f1085, 0f3F317218;
	fma.rn.ftz.f32 	%f439, %f1216, %f1086, %f430;
	add.ftz.f32 	%f1217, %f195, 0f3F800000;
	setp.leu.ftz.f32 	%p154, %f194, 0f3C23D70A;
	@%p154 bra 	$L__BB0_242;

	add.ftz.f32 	%f1087, %f194, 0f3F800000;
	div.approx.ftz.f32 	%f1217, %f1217, %f1087;

$L__BB0_242:
	mov.f32 	%f1089, 0f42C80000;
	min.ftz.f32 	%f1090, %f1217, %f1089;
	mov.f32 	%f1091, 0f3DCCCCCD;
	max.ftz.f32 	%f1092, %f1091, %f1090;
	fma.rn.ftz.f32 	%f443, %f1092, %f173, %f206;
	setp.leu.ftz.f32 	%p155, %f443, 0f2EDBE6FF;
	mov.f32 	%f1218, 0f00000000;
	@%p155 bra 	$L__BB0_244;

	div.approx.ftz.f32 	%f1218, %f206, %f443;

$L__BB0_244:
	mov.f32 	%f1219, %f169;
	@%p129 bra 	$L__BB0_246;

	ld.global.nc.f32 	%f1219, [%rd3+36];

$L__BB0_246:
	mov.f32 	%f1093, 0f3F800000;
	sub.ftz.f32 	%f1094, %f1093, %f1218;
	mov.f32 	%f1095, 0f2EDBE6FF;
	max.ftz.f32 	%f1096, %f1095, %f1094;
	lg2.approx.ftz.f32 	%f1097, %f1096;
	mul.ftz.f32 	%f1098, %f1097, 0f3F317218;
	fma.rn.ftz.f32 	%f448, %f1219, %f1098, %f439;
	add.ftz.f32 	%f1220, %f197, 0f3F800000;
	setp.leu.ftz.f32 	%p157, %f196, 0f3C23D70A;
	@%p157 bra 	$L__BB0_248;

	add.ftz.f32 	%f1099, %f196, 0f3F800000;
	div.approx.ftz.f32 	%f1220, %f1220, %f1099;

$L__BB0_248:
	mov.f32 	%f1101, 0f42C80000;
	min.ftz.f32 	%f1102, %f1220, %f1101;
	mov.f32 	%f1103, 0f3DCCCCCD;
	max.ftz.f32 	%f1104, %f1103, %f1102;
	fma.rn.ftz.f32 	%f452, %f1104, %f174, %f206;
	setp.leu.ftz.f32 	%p158, %f452, 0f2EDBE6FF;
	mov.f32 	%f1221, 0f00000000;
	@%p158 bra 	$L__BB0_250;

	div.approx.ftz.f32 	%f1221, %f206, %f452;

$L__BB0_250:
	mov.f32 	%f1222, %f171;
	@%p129 bra 	$L__BB0_252;

	ld.global.nc.f32 	%f1222, [%rd3+40];

$L__BB0_252:
	mov.f32 	%f1105, 0f3F800000;
	sub.ftz.f32 	%f1106, %f1105, %f1221;
	mov.f32 	%f1107, 0f2EDBE6FF;
	max.ftz.f32 	%f1108, %f1107, %f1106;
	lg2.approx.ftz.f32 	%f1109, %f1108;
	mul.ftz.f32 	%f1110, %f1109, 0f3F317218;
	fma.rn.ftz.f32 	%f1223, %f1222, %f1110, %f448;
	bra.uni 	$L__BB0_253;

$L__BB0_141:
	setp.leu.ftz.f32 	%p105, %f177, 0f3C23D70A;
	@%p105 bra 	$L__BB0_143;

	add.ftz.f32 	%f836, %f177, 0f3F800000;
	div.approx.ftz.f32 	%f1146, %f1146, %f836;

$L__BB0_143:
	mov.f32 	%f838, 0f42C80000;
	min.ftz.f32 	%f839, %f1146, %f838;
	mov.f32 	%f840, 0f3DCCCCCD;
	max.ftz.f32 	%f841, %f840, %f839;
	ld.global.nc.f32 	%f842, [%rd4];
	fma.rn.ftz.f32 	%f286, %f841, %f842, %f206;
	setp.leu.ftz.f32 	%p106, %f286, 0f2EDBE6FF;
	mov.f32 	%f1169, 0f00000000;
	@%p106 bra 	$L__BB0_145;

	div.approx.ftz.f32 	%f1169, %f206, %f286;

$L__BB0_145:
	mov.f32 	%f843, 0f3F800000;
	sub.ftz.f32 	%f844, %f843, %f1169;
	mov.f32 	%f845, 0f2EDBE6FF;
	max.ftz.f32 	%f846, %f845, %f844;
	lg2.approx.ftz.f32 	%f847, %f846;
	mul.ftz.f32 	%f848, %f847, 0f3F317218;
	fma.rn.ftz.f32 	%f289, %f154, %f848, 0f00000000;
	add.ftz.f32 	%f1170, %f179, 0f3F800000;
	setp.leu.ftz.f32 	%p107, %f178, 0f3C23D70A;
	@%p107 bra 	$L__BB0_147;

	add.ftz.f32 	%f849, %f178, 0f3F800000;
	div.approx.ftz.f32 	%f1170, %f1170, %f849;

$L__BB0_147:
	mov.f32 	%f851, 0f42C80000;
	min.ftz.f32 	%f852, %f1170, %f851;
	mov.f32 	%f853, 0f3DCCCCCD;
	max.ftz.f32 	%f854, %f853, %f852;
	ld.global.nc.f32 	%f855, [%rd4+4];
	fma.rn.ftz.f32 	%f293, %f854, %f855, %f206;
	setp.leu.ftz.f32 	%p108, %f293, 0f2EDBE6FF;
	mov.f32 	%f1171, 0f00000000;
	@%p108 bra 	$L__BB0_149;

	div.approx.ftz.f32 	%f1171, %f206, %f293;

$L__BB0_149:
	mov.f32 	%f856, 0f3F800000;
	sub.ftz.f32 	%f857, %f856, %f1171;
	mov.f32 	%f858, 0f2EDBE6FF;
	max.ftz.f32 	%f859, %f858, %f857;
	lg2.approx.ftz.f32 	%f860, %f859;
	mul.ftz.f32 	%f861, %f860, 0f3F317218;
	fma.rn.ftz.f32 	%f296, %f156, %f861, %f289;
	add.ftz.f32 	%f1172, %f181, 0f3F800000;
	setp.leu.ftz.f32 	%p109, %f180, 0f3C23D70A;
	@%p109 bra 	$L__BB0_151;

	add.ftz.f32 	%f862, %f180, 0f3F800000;
	div.approx.ftz.f32 	%f1172, %f1172, %f862;

$L__BB0_151:
	mov.f32 	%f864, 0f42C80000;
	min.ftz.f32 	%f865, %f1172, %f864;
	mov.f32 	%f866, 0f3DCCCCCD;
	max.ftz.f32 	%f867, %f866, %f865;
	ld.global.nc.f32 	%f868, [%rd4+8];
	fma.rn.ftz.f32 	%f300, %f867, %f868, %f206;
	setp.leu.ftz.f32 	%p110, %f300, 0f2EDBE6FF;
	mov.f32 	%f1173, 0f00000000;
	@%p110 bra 	$L__BB0_153;

	div.approx.ftz.f32 	%f1173, %f206, %f300;

$L__BB0_153:
	mov.f32 	%f869, 0f3F800000;
	sub.ftz.f32 	%f870, %f869, %f1173;
	mov.f32 	%f871, 0f2EDBE6FF;
	max.ftz.f32 	%f872, %f871, %f870;
	lg2.approx.ftz.f32 	%f873, %f872;
	mul.ftz.f32 	%f874, %f873, 0f3F317218;
	fma.rn.ftz.f32 	%f303, %f158, %f874, %f296;
	add.ftz.f32 	%f1174, %f183, 0f3F800000;
	setp.leu.ftz.f32 	%p111, %f182, 0f3C23D70A;
	@%p111 bra 	$L__BB0_155;

	add.ftz.f32 	%f875, %f182, 0f3F800000;
	div.approx.ftz.f32 	%f1174, %f1174, %f875;

$L__BB0_155:
	mov.f32 	%f877, 0f42C80000;
	min.ftz.f32 	%f878, %f1174, %f877;
	mov.f32 	%f879, 0f3DCCCCCD;
	max.ftz.f32 	%f880, %f879, %f878;
	ld.global.nc.f32 	%f881, [%rd4+12];
	fma.rn.ftz.f32 	%f307, %f880, %f881, %f206;
	setp.leu.ftz.f32 	%p112, %f307, 0f2EDBE6FF;
	mov.f32 	%f1175, 0f00000000;
	@%p112 bra 	$L__BB0_157;

	div.approx.ftz.f32 	%f1175, %f206, %f307;

$L__BB0_157:
	mov.f32 	%f882, 0f3F800000;
	sub.ftz.f32 	%f883, %f882, %f1175;
	mov.f32 	%f884, 0f2EDBE6FF;
	max.ftz.f32 	%f885, %f884, %f883;
	lg2.approx.ftz.f32 	%f886, %f885;
	mul.ftz.f32 	%f887, %f886, 0f3F317218;
	fma.rn.ftz.f32 	%f310, %f159, %f887, %f303;
	add.ftz.f32 	%f1176, %f185, 0f3F800000;
	setp.leu.ftz.f32 	%p113, %f184, 0f3C23D70A;
	@%p113 bra 	$L__BB0_159;

	add.ftz.f32 	%f888, %f184, 0f3F800000;
	div.approx.ftz.f32 	%f1176, %f1176, %f888;

$L__BB0_159:
	mov.f32 	%f890, 0f42C80000;
	min.ftz.f32 	%f891, %f1176, %f890;
	mov.f32 	%f892, 0f3DCCCCCD;
	max.ftz.f32 	%f893, %f892, %f891;
	ld.global.nc.f32 	%f894, [%rd4+16];
	fma.rn.ftz.f32 	%f314, %f893, %f894, %f206;
	setp.leu.ftz.f32 	%p114, %f314, 0f2EDBE6FF;
	mov.f32 	%f1177, 0f00000000;
	@%p114 bra 	$L__BB0_161;

	div.approx.ftz.f32 	%f1177, %f206, %f314;

$L__BB0_161:
	mov.f32 	%f895, 0f3F800000;
	sub.ftz.f32 	%f896, %f895, %f1177;
	mov.f32 	%f897, 0f2EDBE6FF;
	max.ftz.f32 	%f898, %f897, %f896;
	lg2.approx.ftz.f32 	%f899, %f898;
	mul.ftz.f32 	%f900, %f899, 0f3F317218;
	fma.rn.ftz.f32 	%f317, %f161, %f900, %f310;
	add.ftz.f32 	%f1178, %f187, 0f3F800000;
	setp.leu.ftz.f32 	%p115, %f186, 0f3C23D70A;
	@%p115 bra 	$L__BB0_163;

	add.ftz.f32 	%f901, %f186, 0f3F800000;
	div.approx.ftz.f32 	%f1178, %f1178, %f901;

$L__BB0_163:
	mov.f32 	%f903, 0f42C80000;
	min.ftz.f32 	%f904, %f1178, %f903;
	mov.f32 	%f905, 0f3DCCCCCD;
	max.ftz.f32 	%f906, %f905, %f904;
	ld.global.nc.f32 	%f907, [%rd4+20];
	fma.rn.ftz.f32 	%f321, %f906, %f907, %f206;
	setp.leu.ftz.f32 	%p116, %f321, 0f2EDBE6FF;
	mov.f32 	%f1179, 0f00000000;
	@%p116 bra 	$L__BB0_165;

	div.approx.ftz.f32 	%f1179, %f206, %f321;

$L__BB0_165:
	mov.f32 	%f908, 0f3F800000;
	sub.ftz.f32 	%f909, %f908, %f1179;
	mov.f32 	%f910, 0f2EDBE6FF;
	max.ftz.f32 	%f911, %f910, %f909;
	lg2.approx.ftz.f32 	%f912, %f911;
	mul.ftz.f32 	%f913, %f912, 0f3F317218;
	fma.rn.ftz.f32 	%f324, %f163, %f913, %f317;
	add.ftz.f32 	%f1180, %f189, 0f3F800000;
	setp.leu.ftz.f32 	%p117, %f188, 0f3C23D70A;
	@%p117 bra 	$L__BB0_167;

	add.ftz.f32 	%f914, %f188, 0f3F800000;
	div.approx.ftz.f32 	%f1180, %f1180, %f914;

$L__BB0_167:
	mov.f32 	%f916, 0f42C80000;
	min.ftz.f32 	%f917, %f1180, %f916;
	mov.f32 	%f918, 0f3DCCCCCD;
	max.ftz.f32 	%f919, %f918, %f917;
	ld.global.nc.f32 	%f920, [%rd4+24];
	fma.rn.ftz.f32 	%f328, %f919, %f920, %f206;
	setp.leu.ftz.f32 	%p118, %f328, 0f2EDBE6FF;
	mov.f32 	%f1181, 0f00000000;
	@%p118 bra 	$L__BB0_169;

	div.approx.ftz.f32 	%f1181, %f206, %f328;

$L__BB0_169:
	mov.f32 	%f921, 0f3F800000;
	sub.ftz.f32 	%f922, %f921, %f1181;
	mov.f32 	%f923, 0f2EDBE6FF;
	max.ftz.f32 	%f924, %f923, %f922;
	lg2.approx.ftz.f32 	%f925, %f924;
	mul.ftz.f32 	%f926, %f925, 0f3F317218;
	fma.rn.ftz.f32 	%f331, %f164, %f926, %f324;
	add.ftz.f32 	%f1182, %f191, 0f3F800000;
	setp.leu.ftz.f32 	%p119, %f190, 0f3C23D70A;
	@%p119 bra 	$L__BB0_171;

	add.ftz.f32 	%f927, %f190, 0f3F800000;
	div.approx.ftz.f32 	%f1182, %f1182, %f927;

$L__BB0_171:
	mov.f32 	%f929, 0f42C80000;
	min.ftz.f32 	%f930, %f1182, %f929;
	mov.f32 	%f931, 0f3DCCCCCD;
	max.ftz.f32 	%f932, %f931, %f930;
	ld.global.nc.f32 	%f933, [%rd4+28];
	fma.rn.ftz.f32 	%f335, %f932, %f933, %f206;
	setp.leu.ftz.f32 	%p120, %f335, 0f2EDBE6FF;
	mov.f32 	%f1183, 0f00000000;
	@%p120 bra 	$L__BB0_173;

	div.approx.ftz.f32 	%f1183, %f206, %f335;

$L__BB0_173:
	mov.f32 	%f934, 0f3F800000;
	sub.ftz.f32 	%f935, %f934, %f1183;
	mov.f32 	%f936, 0f2EDBE6FF;
	max.ftz.f32 	%f937, %f936, %f935;
	lg2.approx.ftz.f32 	%f938, %f937;
	mul.ftz.f32 	%f939, %f938, 0f3F317218;
	fma.rn.ftz.f32 	%f338, %f166, %f939, %f331;
	add.ftz.f32 	%f1184, %f193, 0f3F800000;
	setp.leu.ftz.f32 	%p121, %f192, 0f3C23D70A;
	@%p121 bra 	$L__BB0_175;

	add.ftz.f32 	%f940, %f192, 0f3F800000;
	div.approx.ftz.f32 	%f1184, %f1184, %f940;

$L__BB0_175:
	mov.f32 	%f942, 0f42C80000;
	min.ftz.f32 	%f943, %f1184, %f942;
	mov.f32 	%f944, 0f3DCCCCCD;
	max.ftz.f32 	%f945, %f944, %f943;
	ld.global.nc.f32 	%f946, [%rd4+32];
	fma.rn.ftz.f32 	%f342, %f945, %f946, %f206;
	setp.leu.ftz.f32 	%p122, %f342, 0f2EDBE6FF;
	mov.f32 	%f1185, 0f00000000;
	@%p122 bra 	$L__BB0_177;

	div.approx.ftz.f32 	%f1185, %f206, %f342;

$L__BB0_177:
	mov.f32 	%f947, 0f3F800000;
	sub.ftz.f32 	%f948, %f947, %f1185;
	mov.f32 	%f949, 0f2EDBE6FF;
	max.ftz.f32 	%f950, %f949, %f948;
	lg2.approx.ftz.f32 	%f951, %f950;
	mul.ftz.f32 	%f952, %f951, 0f3F317218;
	fma.rn.ftz.f32 	%f345, %f168, %f952, %f338;
	add.ftz.f32 	%f1186, %f195, 0f3F800000;
	setp.leu.ftz.f32 	%p123, %f194, 0f3C23D70A;
	@%p123 bra 	$L__BB0_179;

	add.ftz.f32 	%f953, %f194, 0f3F800000;
	div.approx.ftz.f32 	%f1186, %f1186, %f953;

$L__BB0_179:
	mov.f32 	%f955, 0f42C80000;
	min.ftz.f32 	%f956, %f1186, %f955;
	mov.f32 	%f957, 0f3DCCCCCD;
	max.ftz.f32 	%f958, %f957, %f956;
	ld.global.nc.f32 	%f959, [%rd4+36];
	fma.rn.ftz.f32 	%f349, %f958, %f959, %f206;
	setp.leu.ftz.f32 	%p124, %f349, 0f2EDBE6FF;
	mov.f32 	%f1187, 0f00000000;
	@%p124 bra 	$L__BB0_181;

	div.approx.ftz.f32 	%f1187, %f206, %f349;

$L__BB0_181:
	mov.f32 	%f960, 0f3F800000;
	sub.ftz.f32 	%f961, %f960, %f1187;
	mov.f32 	%f962, 0f2EDBE6FF;
	max.ftz.f32 	%f963, %f962, %f961;
	lg2.approx.ftz.f32 	%f964, %f963;
	mul.ftz.f32 	%f965, %f964, 0f3F317218;
	fma.rn.ftz.f32 	%f352, %f169, %f965, %f345;
	add.ftz.f32 	%f1188, %f197, 0f3F800000;
	setp.leu.ftz.f32 	%p125, %f196, 0f3C23D70A;
	@%p125 bra 	$L__BB0_183;

	add.ftz.f32 	%f966, %f196, 0f3F800000;
	div.approx.ftz.f32 	%f1188, %f1188, %f966;

$L__BB0_183:
	mov.f32 	%f968, 0f42C80000;
	min.ftz.f32 	%f969, %f1188, %f968;
	mov.f32 	%f970, 0f3DCCCCCD;
	max.ftz.f32 	%f971, %f970, %f969;
	ld.global.nc.f32 	%f972, [%rd4+40];
	fma.rn.ftz.f32 	%f356, %f971, %f972, %f206;
	setp.leu.ftz.f32 	%p126, %f356, 0f2EDBE6FF;
	mov.f32 	%f1189, 0f00000000;
	@%p126 bra 	$L__BB0_185;

	div.approx.ftz.f32 	%f1189, %f206, %f356;

$L__BB0_185:
	mov.f32 	%f973, 0f3F800000;
	sub.ftz.f32 	%f974, %f973, %f1189;
	mov.f32 	%f975, 0f2EDBE6FF;
	max.ftz.f32 	%f976, %f975, %f974;
	lg2.approx.ftz.f32 	%f977, %f976;
	mul.ftz.f32 	%f978, %f977, 0f3F317218;
	fma.rn.ftz.f32 	%f1223, %f171, %f978, %f352;

$L__BB0_253:
	mul.ftz.f32 	%f1111, %f1223, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1112, %f1111;
	mov.f32 	%f1113, 0f3F800000;
	sub.ftz.f32 	%f1224, %f1113, %f1112;

$L__BB0_254:
	setp.leu.ftz.f32 	%p160, %f1224, 0f322BCC77;
	@%p160 bra 	$L__BB0_256;

	cvt.ftz.f64.f32 	%fd68, %f176;
	mul.f64 	%fd69, %fd11, %fd68;
	cvt.ftz.f64.f32 	%fd70, %f1224;
	fma.rn.f64 	%fd189, %fd69, %fd70, %fd189;

$L__BB0_256:
	add.s32 	%r175, %r175, 11;
	add.s64 	%rd71, %rd71, %rd10;
	add.s32 	%r176, %r176, 1;
	setp.lt.s32 	%p161, %r176, %r53;
	@%p161 bra 	$L__BB0_87;

$L__BB0_257:
	add.s32 	%r174, %r174, 32;
	setp.gt.s32 	%p162, %r3, %r174;
	setp.lt.s32 	%p163, %r174, %r55;
	and.pred  	%p164, %p162, %p163;
	@%p164 bra 	$L__BB0_84;

$L__BB0_258:
	// begin inline asm
	mov.b64 {%r124,%r125}, %fd189;
	// end inline asm
	mov.u32 	%r144, 2;
	mov.u32 	%r145, 31;
	mov.u32 	%r146, 16;
	mov.u32 	%r147, -1;
	shfl.sync.down.b32 	%r127|%p165, %r125, %r146, %r145, %r147;
	shfl.sync.down.b32 	%r126|%p166, %r124, %r146, %r145, %r147;
	// begin inline asm
	mov.b64 %fd72, {%r126,%r127};
	// end inline asm
	add.f64 	%fd73, %fd189, %fd72;
	// begin inline asm
	mov.b64 {%r128,%r129}, %fd73;
	// end inline asm
	mov.u32 	%r148, 8;
	shfl.sync.down.b32 	%r131|%p167, %r129, %r148, %r145, %r147;
	shfl.sync.down.b32 	%r130|%p168, %r128, %r148, %r145, %r147;
	// begin inline asm
	mov.b64 %fd74, {%r130,%r131};
	// end inline asm
	add.f64 	%fd75, %fd73, %fd74;
	// begin inline asm
	mov.b64 {%r132,%r133}, %fd75;
	// end inline asm
	mov.u32 	%r149, 4;
	shfl.sync.down.b32 	%r135|%p169, %r133, %r149, %r145, %r147;
	shfl.sync.down.b32 	%r134|%p170, %r132, %r149, %r145, %r147;
	// begin inline asm
	mov.b64 %fd76, {%r134,%r135};
	// end inline asm
	add.f64 	%fd77, %fd75, %fd76;
	// begin inline asm
	mov.b64 {%r136,%r137}, %fd77;
	// end inline asm
	shfl.sync.down.b32 	%r139|%p171, %r137, %r144, %r145, %r147;
	shfl.sync.down.b32 	%r138|%p172, %r136, %r144, %r145, %r147;
	// begin inline asm
	mov.b64 %fd78, {%r138,%r139};
	// end inline asm
	add.f64 	%fd79, %fd77, %fd78;
	// begin inline asm
	mov.b64 {%r140,%r141}, %fd79;
	// end inline asm
	mov.u32 	%r150, 1;
	shfl.sync.down.b32 	%r143|%p173, %r141, %r150, %r145, %r147;
	shfl.sync.down.b32 	%r142|%p174, %r140, %r150, %r145, %r147;
	// begin inline asm
	mov.b64 %fd80, {%r142,%r143};
	// end inline asm
	add.f64 	%fd17, %fd79, %fd80;
	setp.ne.s32 	%p175, %r14, 0;
	@%p175 bra 	$L__BB0_260;

	sub.f64 	%fd81, %fd48, %fd17;
	mov.f64 	%fd82, 0d0000000000000000;
	max.f64 	%fd83, %fd82, %fd81;
	add.f64 	%fd191, %fd191, %fd83;

$L__BB0_260:
	add.s32 	%r173, %r173, 8;
	setp.lt.s32 	%p176, %r173, %r53;
	@%p176 bra 	$L__BB0_80;

$L__BB0_261:
	setp.ne.s32 	%p177, %r4, 0;
	@%p177 bra 	$L__BB0_263;

	setp.gt.f64 	%p178, %fd191, 0d0000000000000000;
	mul.f64 	%fd84, %fd48, 0d3FE0000000000000;
	selp.f64 	%fd85, %fd191, %fd84, %p178;
	st.shared.f64 	[_ZZ24mega_fused_vasil_fluxnetE11smem_sum_sx], %fd85;

$L__BB0_263:
	barrier.sync 	0;
	setp.gt.s32 	%p179, %r4, 74;
	mov.f64 	%fd210, 0dC202A05F20000000;
	mov.f64 	%fd209, 0d4202A05F20000000;
	@%p179 bra 	$L__BB0_277;

	ld.shared.f64 	%fd21, [_ZZ24mega_fused_vasil_fluxnetE11smem_sum_sx];
	setp.gt.f64 	%p180, %fd21, 0d3FB999999999999A;
	max.s32 	%r151, %r4, -181;
	add.s32 	%r152, %r151, 255;
	sub.s32 	%r26, %r152, %r4;
	shr.u32 	%r153, %r26, 8;
	add.s32 	%r154, %r153, 1;
	and.b32  	%r178, %r154, 3;
	@%p180 bra 	$L__BB0_271;
	bra.uni 	$L__BB0_265;

$L__BB0_271:
	setp.eq.s32 	%p185, %r178, 0;
	mov.f64 	%fd209, 0d4202A05F20000000;
	mov.f64 	%fd210, 0dC202A05F20000000;
	mov.u32 	%r184, %r4;
	@%p185 bra 	$L__BB0_274;

	shl.b32 	%r155, %r4, 3;
	mov.u32 	%r156, _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y;
	add.s32 	%r181, %r156, %r155;
	mov.f64 	%fd209, 0d4202A05F20000000;
	mov.f64 	%fd210, 0dC202A05F20000000;
	mov.u32 	%r184, %r4;

$L__BB0_273:
	.pragma "nounroll";
	ld.shared.f64 	%fd100, [%r181];
	sub.f64 	%fd101, %fd48, %fd100;
	mov.f64 	%fd102, 0d0000000000000000;
	max.f64 	%fd103, %fd102, %fd101;
	div.rn.f64 	%fd104, %fd103, %fd21;
	min.f64 	%fd209, %fd209, %fd104;
	max.f64 	%fd210, %fd210, %fd104;
	add.s32 	%r184, %r184, 256;
	add.s32 	%r181, %r181, 2048;
	add.s32 	%r178, %r178, -1;
	setp.ne.s32 	%p186, %r178, 0;
	@%p186 bra 	$L__BB0_273;

$L__BB0_274:
	setp.lt.u32 	%p187, %r26, 768;
	@%p187 bra 	$L__BB0_277;

	add.s32 	%r186, %r184, -1024;
	shl.b32 	%r157, %r184, 3;
	mov.u32 	%r158, _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y;
	add.s32 	%r159, %r158, %r157;
	add.s32 	%r185, %r159, 4096;

$L__BB0_276:
	ld.shared.f64 	%fd105, [%r185+-4096];
	sub.f64 	%fd106, %fd48, %fd105;
	mov.f64 	%fd107, 0d0000000000000000;
	max.f64 	%fd108, %fd107, %fd106;
	div.rn.f64 	%fd109, %fd108, %fd21;
	min.f64 	%fd110, %fd209, %fd109;
	max.f64 	%fd111, %fd210, %fd109;
	ld.shared.f64 	%fd112, [%r185+-2048];
	sub.f64 	%fd113, %fd48, %fd112;
	max.f64 	%fd114, %fd107, %fd113;
	div.rn.f64 	%fd115, %fd114, %fd21;
	min.f64 	%fd116, %fd110, %fd115;
	max.f64 	%fd117, %fd111, %fd115;
	ld.shared.f64 	%fd118, [%r185];
	sub.f64 	%fd119, %fd48, %fd118;
	max.f64 	%fd120, %fd107, %fd119;
	div.rn.f64 	%fd121, %fd120, %fd21;
	min.f64 	%fd122, %fd116, %fd121;
	max.f64 	%fd123, %fd117, %fd121;
	ld.shared.f64 	%fd124, [%r185+2048];
	sub.f64 	%fd125, %fd48, %fd124;
	max.f64 	%fd126, %fd107, %fd125;
	div.rn.f64 	%fd127, %fd126, %fd21;
	min.f64 	%fd209, %fd122, %fd127;
	max.f64 	%fd210, %fd123, %fd127;
	add.s32 	%r185, %r185, 8192;
	add.s32 	%r186, %r186, 1024;
	setp.lt.s32 	%p188, %r186, -949;
	@%p188 bra 	$L__BB0_276;
	bra.uni 	$L__BB0_277;

$L__BB0_265:
	setp.eq.s32 	%p181, %r178, 0;
	mov.f64 	%fd209, 0d4202A05F20000000;
	mov.f64 	%fd210, 0dC202A05F20000000;
	mov.u32 	%r179, %r4;
	@%p181 bra 	$L__BB0_268;

	mov.f64 	%fd209, 0d4202A05F20000000;
	mov.f64 	%fd210, 0dC202A05F20000000;
	mov.u32 	%r179, %r4;

$L__BB0_267:
	.pragma "nounroll";
	mov.f64 	%fd93, 0d0000000000000000;
	min.f64 	%fd209, %fd209, %fd93;
	max.f64 	%fd210, %fd210, %fd93;
	add.s32 	%r179, %r179, 256;
	add.s32 	%r178, %r178, -1;
	setp.ne.s32 	%p182, %r178, 0;
	@%p182 bra 	$L__BB0_267;

$L__BB0_268:
	setp.lt.u32 	%p183, %r26, 768;
	@%p183 bra 	$L__BB0_277;

	add.s32 	%r180, %r179, -1024;

$L__BB0_270:
	mov.f64 	%fd94, 0d0000000000000000;
	min.f64 	%fd209, %fd209, %fd94;
	max.f64 	%fd210, %fd210, %fd94;
	add.s32 	%r180, %r180, 1024;
	setp.lt.s32 	%p184, %r180, -949;
	@%p184 bra 	$L__BB0_270;

$L__BB0_277:
	shl.b32 	%r160, %r4, 3;
	mov.u32 	%r161, _ZZ24mega_fused_vasil_fluxnetE8smem_min;
	add.s32 	%r50, %r161, %r160;
	st.shared.f64 	[%r50], %fd209;
	mov.u32 	%r162, _ZZ24mega_fused_vasil_fluxnetE8smem_max;
	add.s32 	%r51, %r162, %r160;
	st.shared.f64 	[%r51], %fd210;
	barrier.sync 	0;
	setp.gt.u32 	%p189, %r4, 127;
	@%p189 bra 	$L__BB0_279;

	ld.shared.f64 	%fd128, [%r50];
	ld.shared.f64 	%fd129, [%r50+1024];
	min.f64 	%fd130, %fd128, %fd129;
	st.shared.f64 	[%r50], %fd130;
	ld.shared.f64 	%fd131, [%r51+1024];
	ld.shared.f64 	%fd132, [%r51];
	max.f64 	%fd133, %fd132, %fd131;
	st.shared.f64 	[%r51], %fd133;

$L__BB0_279:
	barrier.sync 	0;
	setp.gt.u32 	%p190, %r4, 63;
	@%p190 bra 	$L__BB0_281;

	ld.shared.f64 	%fd134, [%r50];
	ld.shared.f64 	%fd135, [%r50+512];
	min.f64 	%fd136, %fd134, %fd135;
	st.shared.f64 	[%r50], %fd136;
	ld.shared.f64 	%fd137, [%r51+512];
	ld.shared.f64 	%fd138, [%r51];
	max.f64 	%fd139, %fd138, %fd137;
	st.shared.f64 	[%r51], %fd139;

$L__BB0_281:
	barrier.sync 	0;
	setp.gt.u32 	%p191, %r4, 31;
	@%p191 bra 	$L__BB0_283;

	ld.shared.f64 	%fd140, [%r50];
	ld.shared.f64 	%fd141, [%r50+256];
	min.f64 	%fd142, %fd140, %fd141;
	st.shared.f64 	[%r50], %fd142;
	ld.shared.f64 	%fd143, [%r51+256];
	ld.shared.f64 	%fd144, [%r51];
	max.f64 	%fd145, %fd144, %fd143;
	st.shared.f64 	[%r51], %fd145;

$L__BB0_283:
	barrier.sync 	0;
	setp.gt.u32 	%p192, %r4, 15;
	@%p192 bra 	$L__BB0_285;

	ld.shared.f64 	%fd146, [%r50];
	ld.shared.f64 	%fd147, [%r50+128];
	min.f64 	%fd148, %fd146, %fd147;
	st.shared.f64 	[%r50], %fd148;
	ld.shared.f64 	%fd149, [%r51+128];
	ld.shared.f64 	%fd150, [%r51];
	max.f64 	%fd151, %fd150, %fd149;
	st.shared.f64 	[%r51], %fd151;

$L__BB0_285:
	barrier.sync 	0;
	setp.gt.u32 	%p193, %r4, 7;
	@%p193 bra 	$L__BB0_287;

	ld.shared.f64 	%fd152, [%r50];
	ld.shared.f64 	%fd153, [%r50+64];
	min.f64 	%fd154, %fd152, %fd153;
	st.shared.f64 	[%r50], %fd154;
	ld.shared.f64 	%fd155, [%r51+64];
	ld.shared.f64 	%fd156, [%r51];
	max.f64 	%fd157, %fd156, %fd155;
	st.shared.f64 	[%r51], %fd157;

$L__BB0_287:
	barrier.sync 	0;
	setp.gt.u32 	%p194, %r4, 3;
	@%p194 bra 	$L__BB0_289;

	ld.shared.f64 	%fd158, [%r50];
	ld.shared.f64 	%fd159, [%r50+32];
	min.f64 	%fd160, %fd158, %fd159;
	st.shared.f64 	[%r50], %fd160;
	ld.shared.f64 	%fd161, [%r51+32];
	ld.shared.f64 	%fd162, [%r51];
	max.f64 	%fd163, %fd162, %fd161;
	st.shared.f64 	[%r51], %fd163;

$L__BB0_289:
	barrier.sync 	0;
	setp.gt.u32 	%p195, %r4, 1;
	@%p195 bra 	$L__BB0_291;

	ld.shared.f64 	%fd164, [%r50];
	ld.shared.f64 	%fd165, [%r50+16];
	min.f64 	%fd166, %fd164, %fd165;
	st.shared.f64 	[%r50], %fd166;
	ld.shared.f64 	%fd167, [%r51+16];
	ld.shared.f64 	%fd168, [%r51];
	max.f64 	%fd169, %fd168, %fd167;
	st.shared.f64 	[%r51], %fd169;

$L__BB0_291:
	barrier.sync 	0;
	@%p177 bra 	$L__BB0_293;

	ld.shared.f64 	%fd170, [%r50];
	ld.shared.f64 	%fd171, [_ZZ24mega_fused_vasil_fluxnetE8smem_min+8];
	min.f64 	%fd172, %fd170, %fd171;
	st.shared.f64 	[%r50], %fd172;
	ld.shared.f64 	%fd173, [_ZZ24mega_fused_vasil_fluxnetE8smem_max+8];
	ld.shared.f64 	%fd174, [%r51];
	max.f64 	%fd175, %fd174, %fd173;
	st.shared.f64 	[%r51], %fd175;

$L__BB0_293:
	barrier.sync 	0;
	@%p177 bra 	$L__BB0_297;
	bra.uni 	$L__BB0_294;

$L__BB0_297:
	ret;

$L__BB0_294:
	ld.param.f32 	%f1118, [mega_fused_vasil_fluxnet_param_8];
	ld.param.f32 	%f1117, [mega_fused_vasil_fluxnet_param_7];
	ld.shared.f64 	%fd176, [_ZZ24mega_fused_vasil_fluxnetE8smem_min];
	cvt.ftz.f64.f32 	%fd177, %f1117;
	setp.gt.f64 	%p198, %fd176, %fd177;
	ld.shared.f64 	%fd178, [_ZZ24mega_fused_vasil_fluxnetE8smem_max];
	setp.gt.f64 	%p199, %fd178, %fd177;
	and.pred  	%p200, %p198, %p199;
	cvt.ftz.f64.f32 	%fd179, %f1118;
	setp.lt.f64 	%p201, %fd176, %fd179;
	setp.lt.f64 	%p202, %fd178, %fd179;
	and.pred  	%p203, %p201, %p202;
	selp.s32 	%r163, -1, 0, %p203;
	selp.b32 	%r52, 1, %r163, %p200;
	setp.eq.s32 	%p204, %r52, 0;
	@%p204 bra 	$L__BB0_297;

	ld.param.u64 	%rd68, [mega_fused_vasil_fluxnet_param_10];
	cvta.to.global.u64 	%rd66, %rd68;
	atom.global.add.u32 	%r164, [%rd66], 1;
	cvt.u32.u16 	%r165, %rs1;
	cvt.s32.s8 	%r166, %r165;
	setp.ne.s32 	%p205, %r52, %r166;
	@%p205 bra 	$L__BB0_297;

	ld.param.u64 	%rd69, [mega_fused_vasil_fluxnet_param_9];
	cvta.to.global.u64 	%rd67, %rd69;
	atom.global.add.u32 	%r167, [%rd67], 1;
	bra.uni 	$L__BB0_297;

}
	// .globl	reset_counters
.visible .entry reset_counters(
	.param .u64 reset_counters_param_0,
	.param .u64 reset_counters_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [reset_counters_param_0];
	ld.param.u64 	%rd2, [reset_counters_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	or.b32  	%r3, %r1, %r2;
	setp.ne.s32 	%p1, %r3, 0;
	@%p1 bra 	$L__BB1_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r4, 0;
	st.global.u32 	[%rd3], %r4;
	cvta.to.global.u64 	%rd4, %rd2;
	st.global.u32 	[%rd4], %r4;

$L__BB1_2:
	ret;

}
	// .globl	get_accuracy
.visible .entry get_accuracy(
	.param .u64 get_accuracy_param_0,
	.param .u64 get_accuracy_param_1,
	.param .u64 get_accuracy_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [get_accuracy_param_0];
	ld.param.u64 	%rd2, [get_accuracy_param_1];
	ld.param.u64 	%rd3, [get_accuracy_param_2];
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	or.b32  	%r4, %r3, %r2;
	setp.ne.s32 	%p1, %r4, 0;
	@%p1 bra 	$L__BB2_4;

	cvta.to.global.u64 	%rd4, %rd2;
	ld.global.u32 	%r1, [%rd4];
	setp.eq.s32 	%p2, %r1, 0;
	mov.f32 	%f6, 0f00000000;
	@%p2 bra 	$L__BB2_3;

	cvta.to.global.u64 	%rd5, %rd1;
	ld.global.u32 	%r5, [%rd5];
	cvt.rn.f32.u32 	%f4, %r5;
	cvt.rn.f32.u32 	%f5, %r1;
	div.approx.ftz.f32 	%f6, %f4, %f5;

$L__BB2_3:
	cvta.to.global.u64 	%rd6, %rd3;
	st.global.f32 	[%rd6], %f6;

$L__BB2_4:
	ret;

}

