
BPMidiCtrl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a684  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001590  0800a824  0800a824  0001a824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bdb4  0800bdb4  000201b8  2**0
                  CONTENTS
  4 .ARM          00000008  0800bdb4  0800bdb4  0001bdb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bdbc  0800bdbc  000201b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bdbc  0800bdbc  0001bdbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bdc0  0800bdc0  0001bdc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001b8  20000000  0800bdc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002a3c  200001b8  0800bf7c  000201b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002bf4  0800bf7c  00022bf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c170  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f77  00000000  00000000  0003c358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011a0  00000000  00000000  000402d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001ccf4  00000000  00000000  00041470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00018723  00000000  00000000  0005e164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000a15d2  00000000  00000000  00076887  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00117e59  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000ff8  00000000  00000000  00117eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005290  00000000  00000000  00118ea8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001b8 	.word	0x200001b8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a80c 	.word	0x0800a80c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001bc 	.word	0x200001bc
 80001dc:	0800a80c 	.word	0x0800a80c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2uiz>:
 8000b3c:	004a      	lsls	r2, r1, #1
 8000b3e:	d211      	bcs.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d211      	bcs.n	8000b6a <__aeabi_d2uiz+0x2e>
 8000b46:	d50d      	bpl.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d40e      	bmi.n	8000b70 <__aeabi_d2uiz+0x34>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b6e:	d102      	bne.n	8000b76 <__aeabi_d2uiz+0x3a>
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295
 8000b74:	4770      	bx	lr
 8000b76:	f04f 0000 	mov.w	r0, #0
 8000b7a:	4770      	bx	lr

08000b7c <__aeabi_d2f>:
 8000b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b84:	bf24      	itt	cs
 8000b86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b8e:	d90d      	bls.n	8000bac <__aeabi_d2f+0x30>
 8000b90:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b9c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ba0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba4:	bf08      	it	eq
 8000ba6:	f020 0001 	biceq.w	r0, r0, #1
 8000baa:	4770      	bx	lr
 8000bac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bb0:	d121      	bne.n	8000bf6 <__aeabi_d2f+0x7a>
 8000bb2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bb6:	bfbc      	itt	lt
 8000bb8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	4770      	bxlt	lr
 8000bbe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bc2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc6:	f1c2 0218 	rsb	r2, r2, #24
 8000bca:	f1c2 0c20 	rsb	ip, r2, #32
 8000bce:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd6:	bf18      	it	ne
 8000bd8:	f040 0001 	orrne.w	r0, r0, #1
 8000bdc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be8:	ea40 000c 	orr.w	r0, r0, ip
 8000bec:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf4:	e7cc      	b.n	8000b90 <__aeabi_d2f+0x14>
 8000bf6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfa:	d107      	bne.n	8000c0c <__aeabi_d2f+0x90>
 8000bfc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c00:	bf1e      	ittt	ne
 8000c02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c0a:	4770      	bxne	lr
 8000c0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <__aeabi_uldivmod>:
 8000c1c:	b953      	cbnz	r3, 8000c34 <__aeabi_uldivmod+0x18>
 8000c1e:	b94a      	cbnz	r2, 8000c34 <__aeabi_uldivmod+0x18>
 8000c20:	2900      	cmp	r1, #0
 8000c22:	bf08      	it	eq
 8000c24:	2800      	cmpeq	r0, #0
 8000c26:	bf1c      	itt	ne
 8000c28:	f04f 31ff 	movne.w	r1, #4294967295
 8000c2c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c30:	f000 b96e 	b.w	8000f10 <__aeabi_idiv0>
 8000c34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c3c:	f000 f806 	bl	8000c4c <__udivmoddi4>
 8000c40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c48:	b004      	add	sp, #16
 8000c4a:	4770      	bx	lr

08000c4c <__udivmoddi4>:
 8000c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c50:	9d08      	ldr	r5, [sp, #32]
 8000c52:	4604      	mov	r4, r0
 8000c54:	468c      	mov	ip, r1
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	f040 8083 	bne.w	8000d62 <__udivmoddi4+0x116>
 8000c5c:	428a      	cmp	r2, r1
 8000c5e:	4617      	mov	r7, r2
 8000c60:	d947      	bls.n	8000cf2 <__udivmoddi4+0xa6>
 8000c62:	fab2 f282 	clz	r2, r2
 8000c66:	b142      	cbz	r2, 8000c7a <__udivmoddi4+0x2e>
 8000c68:	f1c2 0020 	rsb	r0, r2, #32
 8000c6c:	fa24 f000 	lsr.w	r0, r4, r0
 8000c70:	4091      	lsls	r1, r2
 8000c72:	4097      	lsls	r7, r2
 8000c74:	ea40 0c01 	orr.w	ip, r0, r1
 8000c78:	4094      	lsls	r4, r2
 8000c7a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c7e:	0c23      	lsrs	r3, r4, #16
 8000c80:	fbbc f6f8 	udiv	r6, ip, r8
 8000c84:	fa1f fe87 	uxth.w	lr, r7
 8000c88:	fb08 c116 	mls	r1, r8, r6, ip
 8000c8c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c90:	fb06 f10e 	mul.w	r1, r6, lr
 8000c94:	4299      	cmp	r1, r3
 8000c96:	d909      	bls.n	8000cac <__udivmoddi4+0x60>
 8000c98:	18fb      	adds	r3, r7, r3
 8000c9a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c9e:	f080 8119 	bcs.w	8000ed4 <__udivmoddi4+0x288>
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	f240 8116 	bls.w	8000ed4 <__udivmoddi4+0x288>
 8000ca8:	3e02      	subs	r6, #2
 8000caa:	443b      	add	r3, r7
 8000cac:	1a5b      	subs	r3, r3, r1
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cbc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cc0:	45a6      	cmp	lr, r4
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x8c>
 8000cc4:	193c      	adds	r4, r7, r4
 8000cc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cca:	f080 8105 	bcs.w	8000ed8 <__udivmoddi4+0x28c>
 8000cce:	45a6      	cmp	lr, r4
 8000cd0:	f240 8102 	bls.w	8000ed8 <__udivmoddi4+0x28c>
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	443c      	add	r4, r7
 8000cd8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cdc:	eba4 040e 	sub.w	r4, r4, lr
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	b11d      	cbz	r5, 8000cec <__udivmoddi4+0xa0>
 8000ce4:	40d4      	lsrs	r4, r2
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cec:	4631      	mov	r1, r6
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	b902      	cbnz	r2, 8000cf6 <__udivmoddi4+0xaa>
 8000cf4:	deff      	udf	#255	; 0xff
 8000cf6:	fab2 f282 	clz	r2, r2
 8000cfa:	2a00      	cmp	r2, #0
 8000cfc:	d150      	bne.n	8000da0 <__udivmoddi4+0x154>
 8000cfe:	1bcb      	subs	r3, r1, r7
 8000d00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d04:	fa1f f887 	uxth.w	r8, r7
 8000d08:	2601      	movs	r6, #1
 8000d0a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d0e:	0c21      	lsrs	r1, r4, #16
 8000d10:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d18:	fb08 f30c 	mul.w	r3, r8, ip
 8000d1c:	428b      	cmp	r3, r1
 8000d1e:	d907      	bls.n	8000d30 <__udivmoddi4+0xe4>
 8000d20:	1879      	adds	r1, r7, r1
 8000d22:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0xe2>
 8000d28:	428b      	cmp	r3, r1
 8000d2a:	f200 80e9 	bhi.w	8000f00 <__udivmoddi4+0x2b4>
 8000d2e:	4684      	mov	ip, r0
 8000d30:	1ac9      	subs	r1, r1, r3
 8000d32:	b2a3      	uxth	r3, r4
 8000d34:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d38:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d3c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d40:	fb08 f800 	mul.w	r8, r8, r0
 8000d44:	45a0      	cmp	r8, r4
 8000d46:	d907      	bls.n	8000d58 <__udivmoddi4+0x10c>
 8000d48:	193c      	adds	r4, r7, r4
 8000d4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4e:	d202      	bcs.n	8000d56 <__udivmoddi4+0x10a>
 8000d50:	45a0      	cmp	r8, r4
 8000d52:	f200 80d9 	bhi.w	8000f08 <__udivmoddi4+0x2bc>
 8000d56:	4618      	mov	r0, r3
 8000d58:	eba4 0408 	sub.w	r4, r4, r8
 8000d5c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d60:	e7bf      	b.n	8000ce2 <__udivmoddi4+0x96>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x12e>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80b1 	beq.w	8000ece <__udivmoddi4+0x282>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x1cc>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0x140>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80b8 	bhi.w	8000efc <__udivmoddi4+0x2b0>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0103 	sbc.w	r1, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	468c      	mov	ip, r1
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0a8      	beq.n	8000cec <__udivmoddi4+0xa0>
 8000d9a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d9e:	e7a5      	b.n	8000cec <__udivmoddi4+0xa0>
 8000da0:	f1c2 0320 	rsb	r3, r2, #32
 8000da4:	fa20 f603 	lsr.w	r6, r0, r3
 8000da8:	4097      	lsls	r7, r2
 8000daa:	fa01 f002 	lsl.w	r0, r1, r2
 8000dae:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000db2:	40d9      	lsrs	r1, r3
 8000db4:	4330      	orrs	r0, r6
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dbc:	fa1f f887 	uxth.w	r8, r7
 8000dc0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000dc4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc8:	fb06 f108 	mul.w	r1, r6, r8
 8000dcc:	4299      	cmp	r1, r3
 8000dce:	fa04 f402 	lsl.w	r4, r4, r2
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x19c>
 8000dd4:	18fb      	adds	r3, r7, r3
 8000dd6:	f106 3cff 	add.w	ip, r6, #4294967295
 8000dda:	f080 808d 	bcs.w	8000ef8 <__udivmoddi4+0x2ac>
 8000dde:	4299      	cmp	r1, r3
 8000de0:	f240 808a 	bls.w	8000ef8 <__udivmoddi4+0x2ac>
 8000de4:	3e02      	subs	r6, #2
 8000de6:	443b      	add	r3, r7
 8000de8:	1a5b      	subs	r3, r3, r1
 8000dea:	b281      	uxth	r1, r0
 8000dec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000df0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000df4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df8:	fb00 f308 	mul.w	r3, r0, r8
 8000dfc:	428b      	cmp	r3, r1
 8000dfe:	d907      	bls.n	8000e10 <__udivmoddi4+0x1c4>
 8000e00:	1879      	adds	r1, r7, r1
 8000e02:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e06:	d273      	bcs.n	8000ef0 <__udivmoddi4+0x2a4>
 8000e08:	428b      	cmp	r3, r1
 8000e0a:	d971      	bls.n	8000ef0 <__udivmoddi4+0x2a4>
 8000e0c:	3802      	subs	r0, #2
 8000e0e:	4439      	add	r1, r7
 8000e10:	1acb      	subs	r3, r1, r3
 8000e12:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e16:	e778      	b.n	8000d0a <__udivmoddi4+0xbe>
 8000e18:	f1c6 0c20 	rsb	ip, r6, #32
 8000e1c:	fa03 f406 	lsl.w	r4, r3, r6
 8000e20:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e24:	431c      	orrs	r4, r3
 8000e26:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e32:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e36:	431f      	orrs	r7, r3
 8000e38:	0c3b      	lsrs	r3, r7, #16
 8000e3a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e3e:	fa1f f884 	uxth.w	r8, r4
 8000e42:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e46:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e4a:	fb09 fa08 	mul.w	sl, r9, r8
 8000e4e:	458a      	cmp	sl, r1
 8000e50:	fa02 f206 	lsl.w	r2, r2, r6
 8000e54:	fa00 f306 	lsl.w	r3, r0, r6
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x220>
 8000e5a:	1861      	adds	r1, r4, r1
 8000e5c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e60:	d248      	bcs.n	8000ef4 <__udivmoddi4+0x2a8>
 8000e62:	458a      	cmp	sl, r1
 8000e64:	d946      	bls.n	8000ef4 <__udivmoddi4+0x2a8>
 8000e66:	f1a9 0902 	sub.w	r9, r9, #2
 8000e6a:	4421      	add	r1, r4
 8000e6c:	eba1 010a 	sub.w	r1, r1, sl
 8000e70:	b2bf      	uxth	r7, r7
 8000e72:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e76:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e7a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e7e:	fb00 f808 	mul.w	r8, r0, r8
 8000e82:	45b8      	cmp	r8, r7
 8000e84:	d907      	bls.n	8000e96 <__udivmoddi4+0x24a>
 8000e86:	19e7      	adds	r7, r4, r7
 8000e88:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e8c:	d22e      	bcs.n	8000eec <__udivmoddi4+0x2a0>
 8000e8e:	45b8      	cmp	r8, r7
 8000e90:	d92c      	bls.n	8000eec <__udivmoddi4+0x2a0>
 8000e92:	3802      	subs	r0, #2
 8000e94:	4427      	add	r7, r4
 8000e96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e9a:	eba7 0708 	sub.w	r7, r7, r8
 8000e9e:	fba0 8902 	umull	r8, r9, r0, r2
 8000ea2:	454f      	cmp	r7, r9
 8000ea4:	46c6      	mov	lr, r8
 8000ea6:	4649      	mov	r1, r9
 8000ea8:	d31a      	bcc.n	8000ee0 <__udivmoddi4+0x294>
 8000eaa:	d017      	beq.n	8000edc <__udivmoddi4+0x290>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x27a>
 8000eae:	ebb3 020e 	subs.w	r2, r3, lr
 8000eb2:	eb67 0701 	sbc.w	r7, r7, r1
 8000eb6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000eba:	40f2      	lsrs	r2, r6
 8000ebc:	ea4c 0202 	orr.w	r2, ip, r2
 8000ec0:	40f7      	lsrs	r7, r6
 8000ec2:	e9c5 2700 	strd	r2, r7, [r5]
 8000ec6:	2600      	movs	r6, #0
 8000ec8:	4631      	mov	r1, r6
 8000eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ece:	462e      	mov	r6, r5
 8000ed0:	4628      	mov	r0, r5
 8000ed2:	e70b      	b.n	8000cec <__udivmoddi4+0xa0>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	e6e9      	b.n	8000cac <__udivmoddi4+0x60>
 8000ed8:	4618      	mov	r0, r3
 8000eda:	e6fd      	b.n	8000cd8 <__udivmoddi4+0x8c>
 8000edc:	4543      	cmp	r3, r8
 8000ede:	d2e5      	bcs.n	8000eac <__udivmoddi4+0x260>
 8000ee0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ee4:	eb69 0104 	sbc.w	r1, r9, r4
 8000ee8:	3801      	subs	r0, #1
 8000eea:	e7df      	b.n	8000eac <__udivmoddi4+0x260>
 8000eec:	4608      	mov	r0, r1
 8000eee:	e7d2      	b.n	8000e96 <__udivmoddi4+0x24a>
 8000ef0:	4660      	mov	r0, ip
 8000ef2:	e78d      	b.n	8000e10 <__udivmoddi4+0x1c4>
 8000ef4:	4681      	mov	r9, r0
 8000ef6:	e7b9      	b.n	8000e6c <__udivmoddi4+0x220>
 8000ef8:	4666      	mov	r6, ip
 8000efa:	e775      	b.n	8000de8 <__udivmoddi4+0x19c>
 8000efc:	4630      	mov	r0, r6
 8000efe:	e74a      	b.n	8000d96 <__udivmoddi4+0x14a>
 8000f00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f04:	4439      	add	r1, r7
 8000f06:	e713      	b.n	8000d30 <__udivmoddi4+0xe4>
 8000f08:	3802      	subs	r0, #2
 8000f0a:	443c      	add	r4, r7
 8000f0c:	e724      	b.n	8000d58 <__udivmoddi4+0x10c>
 8000f0e:	bf00      	nop

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <KnobMap>:
//uint8_t Knob_Map(Knob *k) {
//	return k->value * k->max_range / (k->max_values - 1);
//}

// Maps values from (0, max_values-1) to (0, m)
uint8_t KnobMap(Knob *k, uint8_t value, uint8_t m) {
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	70fb      	strb	r3, [r7, #3]
 8000f20:	4613      	mov	r3, r2
 8000f22:	70bb      	strb	r3, [r7, #2]
	return value * m / (k->max_values - 1);
 8000f24:	78fb      	ldrb	r3, [r7, #3]
 8000f26:	78ba      	ldrb	r2, [r7, #2]
 8000f28:	fb02 f203 	mul.w	r2, r2, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	7edb      	ldrb	r3, [r3, #27]
 8000f30:	3b01      	subs	r3, #1
 8000f32:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f36:	b2db      	uxtb	r3, r3
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr

08000f44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	6039      	str	r1, [r7, #0]
 8000f4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	db0a      	blt.n	8000f6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	b2da      	uxtb	r2, r3
 8000f5c:	490c      	ldr	r1, [pc, #48]	; (8000f90 <__NVIC_SetPriority+0x4c>)
 8000f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f62:	0112      	lsls	r2, r2, #4
 8000f64:	b2d2      	uxtb	r2, r2
 8000f66:	440b      	add	r3, r1
 8000f68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f6c:	e00a      	b.n	8000f84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	4908      	ldr	r1, [pc, #32]	; (8000f94 <__NVIC_SetPriority+0x50>)
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	f003 030f 	and.w	r3, r3, #15
 8000f7a:	3b04      	subs	r3, #4
 8000f7c:	0112      	lsls	r2, r2, #4
 8000f7e:	b2d2      	uxtb	r2, r2
 8000f80:	440b      	add	r3, r1
 8000f82:	761a      	strb	r2, [r3, #24]
}
 8000f84:	bf00      	nop
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	e000e100 	.word	0xe000e100
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3b01      	subs	r3, #1
 8000fa4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fa8:	d301      	bcc.n	8000fae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000faa:	2301      	movs	r3, #1
 8000fac:	e00f      	b.n	8000fce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fae:	4a0a      	ldr	r2, [pc, #40]	; (8000fd8 <SysTick_Config+0x40>)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fb6:	210f      	movs	r1, #15
 8000fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fbc:	f7ff ffc2 	bl	8000f44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fc0:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <SysTick_Config+0x40>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fc6:	4b04      	ldr	r3, [pc, #16]	; (8000fd8 <SysTick_Config+0x40>)
 8000fc8:	2207      	movs	r2, #7
 8000fca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	e000e010 	.word	0xe000e010

08000fdc <ADC_Read_Knobs>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Polls each channel NUM_ADC_SAMPLES times and saves the average ADC reading
void ADC_Read_Knobs() {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b08e      	sub	sp, #56	; 0x38
 8000fe0:	af00      	add	r7, sp, #0
    for (uint8_t channel = 0; channel < NUM_ADC_CHANNELS; channel++) {
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000fe8:	e067      	b.n	80010ba <ADC_Read_Knobs+0xde>
        uint16_t adcBuf[NUM_ADC_SAMPLES];

        // Select channel
        ADC_ChannelConfTypeDef sConfig = { 0 };
 8000fea:	f107 0320 	add.w	r3, r7, #32
 8000fee:	2200      	movs	r2, #0
 8000ff0:	601a      	str	r2, [r3, #0]
 8000ff2:	605a      	str	r2, [r3, #4]
 8000ff4:	609a      	str	r2, [r3, #8]
 8000ff6:	60da      	str	r2, [r3, #12]
        sConfig.Channel = adcChannels[channel];
 8000ff8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000ffc:	4a33      	ldr	r2, [pc, #204]	; (80010cc <ADC_Read_Knobs+0xf0>)
 8000ffe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001002:	623b      	str	r3, [r7, #32]
        sConfig.Rank = 1;
 8001004:	2301      	movs	r3, #1
 8001006:	627b      	str	r3, [r7, #36]	; 0x24
        sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001008:	2300      	movs	r3, #0
 800100a:	62bb      	str	r3, [r7, #40]	; 0x28
        if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800100c:	f107 0320 	add.w	r3, r7, #32
 8001010:	4619      	mov	r1, r3
 8001012:	482f      	ldr	r0, [pc, #188]	; (80010d0 <ADC_Read_Knobs+0xf4>)
 8001014:	f001 fee0 	bl	8002dd8 <HAL_ADC_ConfigChannel>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <ADC_Read_Knobs+0x46>
            Error_Handler();
 800101e:	f000 fce7 	bl	80019f0 <Error_Handler>
        }

        // Sample the channel NUM_ADC_SAMPLES times to the buffer
        HAL_ADC_Start(&hadc1);
 8001022:	482b      	ldr	r0, [pc, #172]	; (80010d0 <ADC_Read_Knobs+0xf4>)
 8001024:	f001 fd58 	bl	8002ad8 <HAL_ADC_Start>
        for (uint8_t i = 0; i < NUM_ADC_SAMPLES; i++) {
 8001028:	2300      	movs	r3, #0
 800102a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800102e:	e016      	b.n	800105e <ADC_Read_Knobs+0x82>
            HAL_ADC_PollForConversion(&hadc1, 1000);
 8001030:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001034:	4826      	ldr	r0, [pc, #152]	; (80010d0 <ADC_Read_Knobs+0xf4>)
 8001036:	f001 fe36 	bl	8002ca6 <HAL_ADC_PollForConversion>
            adcBuf[i] = HAL_ADC_GetValue(&hadc1);
 800103a:	4825      	ldr	r0, [pc, #148]	; (80010d0 <ADC_Read_Knobs+0xf4>)
 800103c:	f001 febe 	bl	8002dbc <HAL_ADC_GetValue>
 8001040:	4602      	mov	r2, r0
 8001042:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001046:	b292      	uxth	r2, r2
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800104e:	440b      	add	r3, r1
 8001050:	f823 2c38 	strh.w	r2, [r3, #-56]
        for (uint8_t i = 0; i < NUM_ADC_SAMPLES; i++) {
 8001054:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001058:	3301      	adds	r3, #1
 800105a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800105e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001062:	2b0f      	cmp	r3, #15
 8001064:	d9e4      	bls.n	8001030 <ADC_Read_Knobs+0x54>
        }
        HAL_ADC_Stop(&hadc1);
 8001066:	481a      	ldr	r0, [pc, #104]	; (80010d0 <ADC_Read_Knobs+0xf4>)
 8001068:	f001 fdea 	bl	8002c40 <HAL_ADC_Stop>

        // Calculate average of all samples for the channel
        uint16_t adc_sum = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	86bb      	strh	r3, [r7, #52]	; 0x34
        for (uint8_t i = 0; i < NUM_ADC_SAMPLES; i++) {
 8001070:	2300      	movs	r3, #0
 8001072:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8001076:	e00f      	b.n	8001098 <ADC_Read_Knobs+0xbc>
            adc_sum += adcBuf[i];
 8001078:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001082:	4413      	add	r3, r2
 8001084:	f833 2c38 	ldrh.w	r2, [r3, #-56]
 8001088:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800108a:	4413      	add	r3, r2
 800108c:	86bb      	strh	r3, [r7, #52]	; 0x34
        for (uint8_t i = 0; i < NUM_ADC_SAMPLES; i++) {
 800108e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001092:	3301      	adds	r3, #1
 8001094:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8001098:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800109c:	2b0f      	cmp	r3, #15
 800109e:	d9eb      	bls.n	8001078 <ADC_Read_Knobs+0x9c>
        }

        adcAveraged[channel] = adc_sum / NUM_ADC_SAMPLES;
 80010a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80010a4:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80010a6:	0912      	lsrs	r2, r2, #4
 80010a8:	b291      	uxth	r1, r2
 80010aa:	4a0a      	ldr	r2, [pc, #40]	; (80010d4 <ADC_Read_Knobs+0xf8>)
 80010ac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t channel = 0; channel < NUM_ADC_CHANNELS; channel++) {
 80010b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80010b4:	3301      	adds	r3, #1
 80010b6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80010ba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80010be:	2b03      	cmp	r3, #3
 80010c0:	d993      	bls.n	8000fea <ADC_Read_Knobs+0xe>
    }
}
 80010c2:	bf00      	nop
 80010c4:	bf00      	nop
 80010c6:	3738      	adds	r7, #56	; 0x38
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20000010 	.word	0x20000010
 80010d0:	2000221c 	.word	0x2000221c
 80010d4:	200001d4 	.word	0x200001d4

080010d8 <MIDI_Send>:

// Sends a CC message for knob k with the specified value
void MIDI_Send(Knob *k, uint8_t value) {
 80010d8:	b5b0      	push	{r4, r5, r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	460b      	mov	r3, r1
 80010e2:	70fb      	strb	r3, [r7, #3]
    MX_USB_Send_Midi(k->channel, k->cc, KnobMap(k, value, k->max_range));
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	7e1c      	ldrb	r4, [r3, #24]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	7e5d      	ldrb	r5, [r3, #25]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	7f1a      	ldrb	r2, [r3, #28]
 80010f0:	78fb      	ldrb	r3, [r7, #3]
 80010f2:	4619      	mov	r1, r3
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f7ff ff0d 	bl	8000f14 <KnobMap>
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	4629      	mov	r1, r5
 8001100:	4620      	mov	r0, r4
 8001102:	f007 fe93 	bl	8008e2c <MX_USB_Send_Midi>
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001110 <MIDI_Scale_And_Filter>:

// Scales an ADC value from (0, 255) to (0, k->max_values) an applies EMA filter
uint8_t MIDI_Scale_And_Filter(Knob *k, uint8_t adc_value) {
 8001110:	b5b0      	push	{r4, r5, r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	460b      	mov	r3, r1
 800111a:	70fb      	strb	r3, [r7, #3]
    float midi_scale_factor = 1.0 * k->max_values / UPPER_BOUND_ADC;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	7edb      	ldrb	r3, [r3, #27]
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff fa07 	bl	8000534 <__aeabi_i2d>
 8001126:	f04f 0200 	mov.w	r2, #0
 800112a:	4b45      	ldr	r3, [pc, #276]	; (8001240 <MIDI_Scale_And_Filter+0x130>)
 800112c:	f7ff fb96 	bl	800085c <__aeabi_ddiv>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	4610      	mov	r0, r2
 8001136:	4619      	mov	r1, r3
 8001138:	f7ff fd20 	bl	8000b7c <__aeabi_d2f>
 800113c:	4603      	mov	r3, r0
 800113e:	60fb      	str	r3, [r7, #12]
    return MIN(EMA_A * midi_scale_factor * adc_value + (1 - EMA_A) * k->value, k->max_range);
 8001140:	68f8      	ldr	r0, [r7, #12]
 8001142:	f7ff fa09 	bl	8000558 <__aeabi_f2d>
 8001146:	f04f 0200 	mov.w	r2, #0
 800114a:	4b3e      	ldr	r3, [pc, #248]	; (8001244 <MIDI_Scale_And_Filter+0x134>)
 800114c:	f7ff fa5c 	bl	8000608 <__aeabi_dmul>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	4614      	mov	r4, r2
 8001156:	461d      	mov	r5, r3
 8001158:	78fb      	ldrb	r3, [r7, #3]
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff f9ea 	bl	8000534 <__aeabi_i2d>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	4620      	mov	r0, r4
 8001166:	4629      	mov	r1, r5
 8001168:	f7ff fa4e 	bl	8000608 <__aeabi_dmul>
 800116c:	4602      	mov	r2, r0
 800116e:	460b      	mov	r3, r1
 8001170:	4614      	mov	r4, r2
 8001172:	461d      	mov	r5, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	7e9b      	ldrb	r3, [r3, #26]
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff f9db 	bl	8000534 <__aeabi_i2d>
 800117e:	f04f 0200 	mov.w	r2, #0
 8001182:	4b30      	ldr	r3, [pc, #192]	; (8001244 <MIDI_Scale_And_Filter+0x134>)
 8001184:	f7ff fa40 	bl	8000608 <__aeabi_dmul>
 8001188:	4602      	mov	r2, r0
 800118a:	460b      	mov	r3, r1
 800118c:	4620      	mov	r0, r4
 800118e:	4629      	mov	r1, r5
 8001190:	f7ff f884 	bl	800029c <__adddf3>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	4614      	mov	r4, r2
 800119a:	461d      	mov	r5, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	7f1b      	ldrb	r3, [r3, #28]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff f9c7 	bl	8000534 <__aeabi_i2d>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	4620      	mov	r0, r4
 80011ac:	4629      	mov	r1, r5
 80011ae:	f7ff fc9d 	bl	8000aec <__aeabi_dcmplt>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d032      	beq.n	800121e <MIDI_Scale_And_Filter+0x10e>
 80011b8:	68f8      	ldr	r0, [r7, #12]
 80011ba:	f7ff f9cd 	bl	8000558 <__aeabi_f2d>
 80011be:	f04f 0200 	mov.w	r2, #0
 80011c2:	4b20      	ldr	r3, [pc, #128]	; (8001244 <MIDI_Scale_And_Filter+0x134>)
 80011c4:	f7ff fa20 	bl	8000608 <__aeabi_dmul>
 80011c8:	4602      	mov	r2, r0
 80011ca:	460b      	mov	r3, r1
 80011cc:	4614      	mov	r4, r2
 80011ce:	461d      	mov	r5, r3
 80011d0:	78fb      	ldrb	r3, [r7, #3]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff f9ae 	bl	8000534 <__aeabi_i2d>
 80011d8:	4602      	mov	r2, r0
 80011da:	460b      	mov	r3, r1
 80011dc:	4620      	mov	r0, r4
 80011de:	4629      	mov	r1, r5
 80011e0:	f7ff fa12 	bl	8000608 <__aeabi_dmul>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	4614      	mov	r4, r2
 80011ea:	461d      	mov	r5, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	7e9b      	ldrb	r3, [r3, #26]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff f99f 	bl	8000534 <__aeabi_i2d>
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	4b12      	ldr	r3, [pc, #72]	; (8001244 <MIDI_Scale_And_Filter+0x134>)
 80011fc:	f7ff fa04 	bl	8000608 <__aeabi_dmul>
 8001200:	4602      	mov	r2, r0
 8001202:	460b      	mov	r3, r1
 8001204:	4620      	mov	r0, r4
 8001206:	4629      	mov	r1, r5
 8001208:	f7ff f848 	bl	800029c <__adddf3>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4610      	mov	r0, r2
 8001212:	4619      	mov	r1, r3
 8001214:	f7ff fc92 	bl	8000b3c <__aeabi_d2uiz>
 8001218:	4603      	mov	r3, r0
 800121a:	b2db      	uxtb	r3, r3
 800121c:	e00c      	b.n	8001238 <MIDI_Scale_And_Filter+0x128>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	7f1b      	ldrb	r3, [r3, #28]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff f986 	bl	8000534 <__aeabi_i2d>
 8001228:	4602      	mov	r2, r0
 800122a:	460b      	mov	r3, r1
 800122c:	4610      	mov	r0, r2
 800122e:	4619      	mov	r1, r3
 8001230:	f7ff fc84 	bl	8000b3c <__aeabi_d2uiz>
 8001234:	4603      	mov	r3, r0
 8001236:	b2db      	uxtb	r3, r3
}
 8001238:	4618      	mov	r0, r3
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bdb0      	pop	{r4, r5, r7, pc}
 8001240:	406f4000 	.word	0x406f4000
 8001244:	3fe00000 	.word	0x3fe00000

08001248 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b0a2      	sub	sp, #136	; 0x88
 800124c:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 1 */
    Knob knobs[4] = { { .init_value = 63, .row = 0, .col = 0, .label = "Cutoff", .channel = 0, .cc = 17, .value = 0, .max_values = 128, .max_range = 127, .isLocked = 1 },
 800124e:	463b      	mov	r3, r7
 8001250:	2280      	movs	r2, #128	; 0x80
 8001252:	2100      	movs	r1, #0
 8001254:	4618      	mov	r0, r3
 8001256:	f008 fa7d 	bl	8009754 <memset>
 800125a:	233f      	movs	r3, #63	; 0x3f
 800125c:	703b      	strb	r3, [r7, #0]
 800125e:	4ace      	ldr	r2, [pc, #824]	; (8001598 <main+0x350>)
 8001260:	1cfb      	adds	r3, r7, #3
 8001262:	6810      	ldr	r0, [r2, #0]
 8001264:	6018      	str	r0, [r3, #0]
 8001266:	8891      	ldrh	r1, [r2, #4]
 8001268:	7992      	ldrb	r2, [r2, #6]
 800126a:	8099      	strh	r1, [r3, #4]
 800126c:	719a      	strb	r2, [r3, #6]
 800126e:	f107 030a 	add.w	r3, r7, #10
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	2311      	movs	r3, #17
 800127a:	767b      	strb	r3, [r7, #25]
 800127c:	2380      	movs	r3, #128	; 0x80
 800127e:	76fb      	strb	r3, [r7, #27]
 8001280:	237f      	movs	r3, #127	; 0x7f
 8001282:	773b      	strb	r3, [r7, #28]
 8001284:	2301      	movs	r3, #1
 8001286:	777b      	strb	r3, [r7, #29]
 8001288:	237f      	movs	r3, #127	; 0x7f
 800128a:	f887 3020 	strb.w	r3, [r7, #32]
 800128e:	2301      	movs	r3, #1
 8001290:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001294:	4bc1      	ldr	r3, [pc, #772]	; (800159c <main+0x354>)
 8001296:	f107 0223 	add.w	r2, r7, #35	; 0x23
 800129a:	cb03      	ldmia	r3!, {r0, r1}
 800129c:	6010      	str	r0, [r2, #0]
 800129e:	6051      	str	r1, [r2, #4]
 80012a0:	881b      	ldrh	r3, [r3, #0]
 80012a2:	8113      	strh	r3, [r2, #8]
 80012a4:	f107 032d 	add.w	r3, r7, #45	; 0x2d
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	711a      	strb	r2, [r3, #4]
 80012ae:	2301      	movs	r3, #1
 80012b0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 80012b4:	2312      	movs	r3, #18
 80012b6:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 80012ba:	2380      	movs	r3, #128	; 0x80
 80012bc:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80012c0:	237f      	movs	r3, #127	; 0x7f
 80012c2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 80012c6:	2305      	movs	r3, #5
 80012c8:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
 80012cc:	2301      	movs	r3, #1
 80012ce:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 80012d2:	4ab3      	ldr	r2, [pc, #716]	; (80015a0 <main+0x358>)
 80012d4:	f107 0343 	add.w	r3, r7, #67	; 0x43
 80012d8:	6810      	ldr	r0, [r2, #0]
 80012da:	6018      	str	r0, [r3, #0]
 80012dc:	8892      	ldrh	r2, [r2, #4]
 80012de:	809a      	strh	r2, [r3, #4]
 80012e0:	f107 0349 	add.w	r3, r7, #73	; 0x49
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	721a      	strb	r2, [r3, #8]
 80012ec:	2302      	movs	r3, #2
 80012ee:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
 80012f2:	2313      	movs	r3, #19
 80012f4:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
 80012f8:	230c      	movs	r3, #12
 80012fa:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 80012fe:	237f      	movs	r3, #127	; 0x7f
 8001300:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 8001304:	2301      	movs	r3, #1
 8001306:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
 800130a:	230b      	movs	r3, #11
 800130c:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
 8001310:	2301      	movs	r3, #1
 8001312:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
 8001316:	2301      	movs	r3, #1
 8001318:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
 800131c:	4aa1      	ldr	r2, [pc, #644]	; (80015a4 <main+0x35c>)
 800131e:	f107 0363 	add.w	r3, r7, #99	; 0x63
 8001322:	6810      	ldr	r0, [r2, #0]
 8001324:	6018      	str	r0, [r3, #0]
 8001326:	8892      	ldrh	r2, [r2, #4]
 8001328:	809a      	strh	r2, [r3, #4]
 800132a:	f107 0369 	add.w	r3, r7, #105	; 0x69
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	605a      	str	r2, [r3, #4]
 8001334:	721a      	strb	r2, [r3, #8]
 8001336:	2303      	movs	r3, #3
 8001338:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78
 800133c:	2314      	movs	r3, #20
 800133e:	f887 3079 	strb.w	r3, [r7, #121]	; 0x79
 8001342:	230c      	movs	r3, #12
 8001344:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
 8001348:	230b      	movs	r3, #11
 800134a:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
 800134e:	2301      	movs	r3, #1
 8001350:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
            { .init_value = 127, .row = 0, .col = 1, .label = "Resonance", .channel = 1, .cc = 18, .value = 0, .max_values = 128, .max_range = 127, .isLocked = 0 },
            { .init_value = 5, .row = 1, .col = 0, .label = "Osc 0", .channel = 2, .cc = 19, .value = 0, .max_values = 12, .max_range = 127, .isLocked = 1 },
            { .init_value = 11, .row = 1, .col = 1, .label = "Osc 1", .channel = 3, .cc = 20, .value = 0, .max_values = 12, .max_range = 11, .isLocked = 1 } };

    for (int i = 2; i < 4; i++) {
 8001354:	2302      	movs	r3, #2
 8001356:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800135a:	e0c4      	b.n	80014e6 <main+0x29e>
        knobs[i].sub_labels = malloc(sizeof(*knobs[i].sub_labels) * (knobs[i].max_values));
 800135c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001360:	015b      	lsls	r3, r3, #5
 8001362:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001366:	4413      	add	r3, r2
 8001368:	3b6d      	subs	r3, #109	; 0x6d
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	461a      	mov	r2, r3
 800136e:	4613      	mov	r3, r2
 8001370:	011b      	lsls	r3, r3, #4
 8001372:	1a9b      	subs	r3, r3, r2
 8001374:	4618      	mov	r0, r3
 8001376:	f008 f9e5 	bl	8009744 <malloc>
 800137a:	4603      	mov	r3, r0
 800137c:	461a      	mov	r2, r3
 800137e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001382:	015b      	lsls	r3, r3, #5
 8001384:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001388:	440b      	add	r3, r1
 800138a:	3b74      	subs	r3, #116	; 0x74
 800138c:	601a      	str	r2, [r3, #0]
        strncpy(knobs[i].sub_labels[0], "MultiSaw", MAX_LABEL_CHARS);
 800138e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001392:	015b      	lsls	r3, r3, #5
 8001394:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001398:	4413      	add	r3, r2
 800139a:	3b74      	subs	r3, #116	; 0x74
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	220e      	movs	r2, #14
 80013a0:	4981      	ldr	r1, [pc, #516]	; (80015a8 <main+0x360>)
 80013a2:	4618      	mov	r0, r3
 80013a4:	f008 fb42 	bl	8009a2c <strncpy>
        strncpy(knobs[i].sub_labels[1], "TriWrap", MAX_LABEL_CHARS);
 80013a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80013ac:	015b      	lsls	r3, r3, #5
 80013ae:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80013b2:	4413      	add	r3, r2
 80013b4:	3b74      	subs	r3, #116	; 0x74
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	330f      	adds	r3, #15
 80013ba:	220e      	movs	r2, #14
 80013bc:	497b      	ldr	r1, [pc, #492]	; (80015ac <main+0x364>)
 80013be:	4618      	mov	r0, r3
 80013c0:	f008 fb34 	bl	8009a2c <strncpy>
        strncpy(knobs[i].sub_labels[2], "Noise", MAX_LABEL_CHARS);
 80013c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80013c8:	015b      	lsls	r3, r3, #5
 80013ca:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80013ce:	4413      	add	r3, r2
 80013d0:	3b74      	subs	r3, #116	; 0x74
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	331e      	adds	r3, #30
 80013d6:	220e      	movs	r2, #14
 80013d8:	4975      	ldr	r1, [pc, #468]	; (80015b0 <main+0x368>)
 80013da:	4618      	mov	r0, r3
 80013dc:	f008 fb26 	bl	8009a2c <strncpy>
        strncpy(knobs[i].sub_labels[3], "Feedback", MAX_LABEL_CHARS);
 80013e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80013e4:	015b      	lsls	r3, r3, #5
 80013e6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80013ea:	4413      	add	r3, r2
 80013ec:	3b74      	subs	r3, #116	; 0x74
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	332d      	adds	r3, #45	; 0x2d
 80013f2:	220e      	movs	r2, #14
 80013f4:	496f      	ldr	r1, [pc, #444]	; (80015b4 <main+0x36c>)
 80013f6:	4618      	mov	r0, r3
 80013f8:	f008 fb18 	bl	8009a2c <strncpy>
        strncpy(knobs[i].sub_labels[4], "Pulse", MAX_LABEL_CHARS);
 80013fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001400:	015b      	lsls	r3, r3, #5
 8001402:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001406:	4413      	add	r3, r2
 8001408:	3b74      	subs	r3, #116	; 0x74
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	333c      	adds	r3, #60	; 0x3c
 800140e:	220e      	movs	r2, #14
 8001410:	4969      	ldr	r1, [pc, #420]	; (80015b8 <main+0x370>)
 8001412:	4618      	mov	r0, r3
 8001414:	f008 fb0a 	bl	8009a2c <strncpy>
        strncpy(knobs[i].sub_labels[5], "Saw", MAX_LABEL_CHARS);
 8001418:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800141c:	015b      	lsls	r3, r3, #5
 800141e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001422:	4413      	add	r3, r2
 8001424:	3b74      	subs	r3, #116	; 0x74
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	334b      	adds	r3, #75	; 0x4b
 800142a:	220e      	movs	r2, #14
 800142c:	4963      	ldr	r1, [pc, #396]	; (80015bc <main+0x374>)
 800142e:	4618      	mov	r0, r3
 8001430:	f008 fafc 	bl	8009a2c <strncpy>
        strncpy(knobs[i].sub_labels[6], "Triangle", MAX_LABEL_CHARS);
 8001434:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001438:	015b      	lsls	r3, r3, #5
 800143a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800143e:	4413      	add	r3, r2
 8001440:	3b74      	subs	r3, #116	; 0x74
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	335a      	adds	r3, #90	; 0x5a
 8001446:	220e      	movs	r2, #14
 8001448:	495d      	ldr	r1, [pc, #372]	; (80015c0 <main+0x378>)
 800144a:	4618      	mov	r0, r3
 800144c:	f008 faee 	bl	8009a2c <strncpy>
        strncpy(knobs[i].sub_labels[7], "Pulse5", MAX_LABEL_CHARS);
 8001450:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001454:	015b      	lsls	r3, r3, #5
 8001456:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800145a:	4413      	add	r3, r2
 800145c:	3b74      	subs	r3, #116	; 0x74
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	3369      	adds	r3, #105	; 0x69
 8001462:	220e      	movs	r2, #14
 8001464:	4957      	ldr	r1, [pc, #348]	; (80015c4 <main+0x37c>)
 8001466:	4618      	mov	r0, r3
 8001468:	f008 fae0 	bl	8009a2c <strncpy>
        strncpy(knobs[i].sub_labels[8], "Pulse6", MAX_LABEL_CHARS);
 800146c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001470:	015b      	lsls	r3, r3, #5
 8001472:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001476:	4413      	add	r3, r2
 8001478:	3b74      	subs	r3, #116	; 0x74
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	3378      	adds	r3, #120	; 0x78
 800147e:	220e      	movs	r2, #14
 8001480:	4951      	ldr	r1, [pc, #324]	; (80015c8 <main+0x380>)
 8001482:	4618      	mov	r0, r3
 8001484:	f008 fad2 	bl	8009a2c <strncpy>
        strncpy(knobs[i].sub_labels[9], "Pulse7", MAX_LABEL_CHARS);
 8001488:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800148c:	015b      	lsls	r3, r3, #5
 800148e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001492:	4413      	add	r3, r2
 8001494:	3b74      	subs	r3, #116	; 0x74
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	3387      	adds	r3, #135	; 0x87
 800149a:	220e      	movs	r2, #14
 800149c:	494b      	ldr	r1, [pc, #300]	; (80015cc <main+0x384>)
 800149e:	4618      	mov	r0, r3
 80014a0:	f008 fac4 	bl	8009a2c <strncpy>
        strncpy(knobs[i].sub_labels[10], "Pulse8", MAX_LABEL_CHARS);
 80014a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80014a8:	015b      	lsls	r3, r3, #5
 80014aa:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80014ae:	4413      	add	r3, r2
 80014b0:	3b74      	subs	r3, #116	; 0x74
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	3396      	adds	r3, #150	; 0x96
 80014b6:	220e      	movs	r2, #14
 80014b8:	4945      	ldr	r1, [pc, #276]	; (80015d0 <main+0x388>)
 80014ba:	4618      	mov	r0, r3
 80014bc:	f008 fab6 	bl	8009a2c <strncpy>
        strncpy(knobs[i].sub_labels[11], "Pulse9", MAX_LABEL_CHARS);
 80014c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80014c4:	015b      	lsls	r3, r3, #5
 80014c6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80014ca:	4413      	add	r3, r2
 80014cc:	3b74      	subs	r3, #116	; 0x74
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	33a5      	adds	r3, #165	; 0xa5
 80014d2:	220e      	movs	r2, #14
 80014d4:	493f      	ldr	r1, [pc, #252]	; (80015d4 <main+0x38c>)
 80014d6:	4618      	mov	r0, r3
 80014d8:	f008 faa8 	bl	8009a2c <strncpy>
    for (int i = 2; i < 4; i++) {
 80014dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80014e0:	3301      	adds	r3, #1
 80014e2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80014e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80014ea:	2b03      	cmp	r3, #3
 80014ec:	f77f af36 	ble.w	800135c <main+0x114>
    }

    knobs[0].sub_labels = malloc(sizeof(*knobs[0].sub_labels));
 80014f0:	200f      	movs	r0, #15
 80014f2:	f008 f927 	bl	8009744 <malloc>
 80014f6:	4603      	mov	r3, r0
 80014f8:	617b      	str	r3, [r7, #20]
    strncpy(knobs[0].sub_labels[0], "Filter 1", MAX_LABEL_CHARS);
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	220e      	movs	r2, #14
 80014fe:	4936      	ldr	r1, [pc, #216]	; (80015d8 <main+0x390>)
 8001500:	4618      	mov	r0, r3
 8001502:	f008 fa93 	bl	8009a2c <strncpy>

    knobs[1].sub_labels = malloc(sizeof(*knobs[1].sub_labels));
 8001506:	200f      	movs	r0, #15
 8001508:	f008 f91c 	bl	8009744 <malloc>
 800150c:	4603      	mov	r3, r0
 800150e:	637b      	str	r3, [r7, #52]	; 0x34
    strncpy(knobs[1].sub_labels[0], "Filter 2", MAX_LABEL_CHARS);
 8001510:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001512:	220e      	movs	r2, #14
 8001514:	4931      	ldr	r1, [pc, #196]	; (80015dc <main+0x394>)
 8001516:	4618      	mov	r0, r3
 8001518:	f008 fa88 	bl	8009a2c <strncpy>
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 800151c:	f001 fa02 	bl	8002924 <HAL_Init>

    /* USER CODE BEGIN Init */
    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8001520:	f000 f8da 	bl	80016d8 <SystemClock_Config>

    /* USER CODE BEGIN SysInit */
    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_RTC_Init();
 8001524:	f000 f9dc 	bl	80018e0 <MX_RTC_Init>
    MX_GPIO_Init();
 8001528:	f000 fa00 	bl	800192c <MX_GPIO_Init>
    MX_ADC1_Init();
 800152c:	f000 f956 	bl	80017dc <MX_ADC1_Init>
    MX_I2C1_Init();
 8001530:	f000 f9a8 	bl	8001884 <MX_I2C1_Init>
    MX_USB_DEVICE_Init();
 8001534:	f007 fc4a 	bl	8008dcc <MX_USB_DEVICE_Init>
    //MX_SDIO_SD_Init();
    /* USER CODE BEGIN 2 */
    // Init displays
    for (uint8_t i = 0; i < NUM_KNOBS; i++) {
 8001538:	2300      	movs	r3, #0
 800153a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 800153e:	e016      	b.n	800156e <main+0x326>
        ssd1306_Init(&hi2c1, &knobs[i]);
 8001540:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8001544:	463a      	mov	r2, r7
 8001546:	015b      	lsls	r3, r3, #5
 8001548:	4413      	add	r3, r2
 800154a:	4619      	mov	r1, r3
 800154c:	4824      	ldr	r0, [pc, #144]	; (80015e0 <main+0x398>)
 800154e:	f000 fa6b 	bl	8001a28 <ssd1306_Init>
        ssd1306_WriteKnob(&hi2c1, &knobs[i]);
 8001552:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8001556:	463a      	mov	r2, r7
 8001558:	015b      	lsls	r3, r3, #5
 800155a:	4413      	add	r3, r2
 800155c:	4619      	mov	r1, r3
 800155e:	4820      	ldr	r0, [pc, #128]	; (80015e0 <main+0x398>)
 8001560:	f000 fbde 	bl	8001d20 <ssd1306_WriteKnob>
    for (uint8_t i = 0; i < NUM_KNOBS; i++) {
 8001564:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8001568:	3301      	adds	r3, #1
 800156a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 800156e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8001572:	2b03      	cmp	r3, #3
 8001574:	d9e4      	bls.n	8001540 <main+0x2f8>
    }
    /* USER CODE END 2 */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    SystemCoreClockUpdate();
 8001576:	f001 f92b 	bl	80027d0 <SystemCoreClockUpdate>
    SysTick_Config(SystemCoreClock / 40);
 800157a:	4b1a      	ldr	r3, [pc, #104]	; (80015e4 <main+0x39c>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a1a      	ldr	r2, [pc, #104]	; (80015e8 <main+0x3a0>)
 8001580:	fba2 2303 	umull	r2, r3, r2, r3
 8001584:	095b      	lsrs	r3, r3, #5
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff fd06 	bl	8000f98 <SysTick_Config>

        //    HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
        //} else {
        //    HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);

        ADC_Read_Knobs();
 800158c:	f7ff fd26 	bl	8000fdc <ADC_Read_Knobs>

        for (uint8_t i = 0; i < NUM_ADC_CHANNELS; i++) {
 8001590:	2300      	movs	r3, #0
 8001592:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 8001596:	e095      	b.n	80016c4 <main+0x47c>
 8001598:	0800a8a4 	.word	0x0800a8a4
 800159c:	0800a8b4 	.word	0x0800a8b4
 80015a0:	0800a8c4 	.word	0x0800a8c4
 80015a4:	0800a8d4 	.word	0x0800a8d4
 80015a8:	0800a824 	.word	0x0800a824
 80015ac:	0800a830 	.word	0x0800a830
 80015b0:	0800a838 	.word	0x0800a838
 80015b4:	0800a840 	.word	0x0800a840
 80015b8:	0800a84c 	.word	0x0800a84c
 80015bc:	0800a854 	.word	0x0800a854
 80015c0:	0800a858 	.word	0x0800a858
 80015c4:	0800a864 	.word	0x0800a864
 80015c8:	0800a86c 	.word	0x0800a86c
 80015cc:	0800a874 	.word	0x0800a874
 80015d0:	0800a87c 	.word	0x0800a87c
 80015d4:	0800a884 	.word	0x0800a884
 80015d8:	0800a88c 	.word	0x0800a88c
 80015dc:	0800a898 	.word	0x0800a898
 80015e0:	200021c8 	.word	0x200021c8
 80015e4:	20000048 	.word	0x20000048
 80015e8:	cccccccd 	.word	0xcccccccd
            uint8_t curr_MIDI_val = MIDI_Scale_And_Filter(&knobs[i], adcAveraged[i]);
 80015ec:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 80015f0:	463a      	mov	r2, r7
 80015f2:	015b      	lsls	r3, r3, #5
 80015f4:	441a      	add	r2, r3
 80015f6:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 80015fa:	4935      	ldr	r1, [pc, #212]	; (80016d0 <main+0x488>)
 80015fc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001600:	b2db      	uxtb	r3, r3
 8001602:	4619      	mov	r1, r3
 8001604:	4610      	mov	r0, r2
 8001606:	f7ff fd83 	bl	8001110 <MIDI_Scale_And_Filter>
 800160a:	4603      	mov	r3, r0
 800160c:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81

            if (curr_MIDI_val != knobs[i].value) {
 8001610:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8001614:	015b      	lsls	r3, r3, #5
 8001616:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800161a:	4413      	add	r3, r2
 800161c:	3b6e      	subs	r3, #110	; 0x6e
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	f897 2081 	ldrb.w	r2, [r7, #129]	; 0x81
 8001624:	429a      	cmp	r2, r3
 8001626:	d048      	beq.n	80016ba <main+0x472>
                knobs[i].value = curr_MIDI_val;
 8001628:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800162c:	015b      	lsls	r3, r3, #5
 800162e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001632:	4413      	add	r3, r2
 8001634:	3b6e      	subs	r3, #110	; 0x6e
 8001636:	f897 2081 	ldrb.w	r2, [r7, #129]	; 0x81
 800163a:	701a      	strb	r2, [r3, #0]
                ssd1306_WriteKnob(&hi2c1, &knobs[i]);
 800163c:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8001640:	463a      	mov	r2, r7
 8001642:	015b      	lsls	r3, r3, #5
 8001644:	4413      	add	r3, r2
 8001646:	4619      	mov	r1, r3
 8001648:	4822      	ldr	r0, [pc, #136]	; (80016d4 <main+0x48c>)
 800164a:	f000 fb69 	bl	8001d20 <ssd1306_WriteKnob>
                if (knobs[i].value == knobs[i].init_value) knobs[i].isLocked = false;
 800164e:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8001652:	015b      	lsls	r3, r3, #5
 8001654:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001658:	4413      	add	r3, r2
 800165a:	3b6e      	subs	r3, #110	; 0x6e
 800165c:	781a      	ldrb	r2, [r3, #0]
 800165e:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8001662:	015b      	lsls	r3, r3, #5
 8001664:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001668:	440b      	add	r3, r1
 800166a:	3b88      	subs	r3, #136	; 0x88
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	429a      	cmp	r2, r3
 8001670:	d108      	bne.n	8001684 <main+0x43c>
 8001672:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8001676:	015b      	lsls	r3, r3, #5
 8001678:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800167c:	4413      	add	r3, r2
 800167e:	3b6b      	subs	r3, #107	; 0x6b
 8001680:	2200      	movs	r2, #0
 8001682:	701a      	strb	r2, [r3, #0]
                if (!knobs[i].isLocked) MIDI_Send(&knobs[i], knobs[i].value);
 8001684:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8001688:	015b      	lsls	r3, r3, #5
 800168a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800168e:	4413      	add	r3, r2
 8001690:	3b6b      	subs	r3, #107	; 0x6b
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d110      	bne.n	80016ba <main+0x472>
 8001698:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800169c:	463a      	mov	r2, r7
 800169e:	015b      	lsls	r3, r3, #5
 80016a0:	441a      	add	r2, r3
 80016a2:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 80016a6:	015b      	lsls	r3, r3, #5
 80016a8:	f107 0188 	add.w	r1, r7, #136	; 0x88
 80016ac:	440b      	add	r3, r1
 80016ae:	3b6e      	subs	r3, #110	; 0x6e
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	4619      	mov	r1, r3
 80016b4:	4610      	mov	r0, r2
 80016b6:	f7ff fd0f 	bl	80010d8 <MIDI_Send>
        for (uint8_t i = 0; i < NUM_ADC_CHANNELS; i++) {
 80016ba:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 80016be:	3301      	adds	r3, #1
 80016c0:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 80016c4:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 80016c8:	2b03      	cmp	r3, #3
 80016ca:	d98f      	bls.n	80015ec <main+0x3a4>
        ADC_Read_Knobs();
 80016cc:	e75e      	b.n	800158c <main+0x344>
 80016ce:	bf00      	nop
 80016d0:	200001d4 	.word	0x200001d4
 80016d4:	200021c8 	.word	0x200021c8

080016d8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b09a      	sub	sp, #104	; 0x68
 80016dc:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80016de:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016e2:	2230      	movs	r2, #48	; 0x30
 80016e4:	2100      	movs	r1, #0
 80016e6:	4618      	mov	r0, r3
 80016e8:	f008 f834 	bl	8009754 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80016ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
 80016fa:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 80016fc:	f107 030c 	add.w	r3, r7, #12
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
 800170c:	615a      	str	r2, [r3, #20]

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	4b30      	ldr	r3, [pc, #192]	; (80017d4 <SystemClock_Config+0xfc>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001716:	4a2f      	ldr	r2, [pc, #188]	; (80017d4 <SystemClock_Config+0xfc>)
 8001718:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800171c:	6413      	str	r3, [r2, #64]	; 0x40
 800171e:	4b2d      	ldr	r3, [pc, #180]	; (80017d4 <SystemClock_Config+0xfc>)
 8001720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800172a:	2300      	movs	r3, #0
 800172c:	607b      	str	r3, [r7, #4]
 800172e:	4b2a      	ldr	r3, [pc, #168]	; (80017d8 <SystemClock_Config+0x100>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a29      	ldr	r2, [pc, #164]	; (80017d8 <SystemClock_Config+0x100>)
 8001734:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001738:	6013      	str	r3, [r2, #0]
 800173a:	4b27      	ldr	r3, [pc, #156]	; (80017d8 <SystemClock_Config+0x100>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	687b      	ldr	r3, [r7, #4]
    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 8001746:	2309      	movs	r3, #9
 8001748:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800174a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800174e:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001750:	2301      	movs	r3, #1
 8001752:	64fb      	str	r3, [r7, #76]	; 0x4c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001754:	2302      	movs	r3, #2
 8001756:	653b      	str	r3, [r7, #80]	; 0x50
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001758:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800175c:	657b      	str	r3, [r7, #84]	; 0x54
    RCC_OscInitStruct.PLL.PLLM = 25;
 800175e:	2319      	movs	r3, #25
 8001760:	65bb      	str	r3, [r7, #88]	; 0x58
    RCC_OscInitStruct.PLL.PLLN = 192;
 8001762:	23c0      	movs	r3, #192	; 0xc0
 8001764:	65fb      	str	r3, [r7, #92]	; 0x5c
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001766:	2302      	movs	r3, #2
 8001768:	663b      	str	r3, [r7, #96]	; 0x60
    RCC_OscInitStruct.PLL.PLLQ = 4;
 800176a:	2304      	movs	r3, #4
 800176c:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800176e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001772:	4618      	mov	r0, r3
 8001774:	f003 ff9e 	bl	80056b4 <HAL_RCC_OscConfig>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <SystemClock_Config+0xaa>
            {
        Error_Handler();
 800177e:	f000 f937 	bl	80019f0 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001782:	230f      	movs	r3, #15
 8001784:	627b      	str	r3, [r7, #36]	; 0x24
            | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001786:	2302      	movs	r3, #2
 8001788:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800178a:	2300      	movs	r3, #0
 800178c:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800178e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001792:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001794:	2300      	movs	r3, #0
 8001796:	637b      	str	r3, [r7, #52]	; 0x34

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001798:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800179c:	2103      	movs	r1, #3
 800179e:	4618      	mov	r0, r3
 80017a0:	f004 fa00 	bl	8005ba4 <HAL_RCC_ClockConfig>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <SystemClock_Config+0xd6>
            {
        Error_Handler();
 80017aa:	f000 f921 	bl	80019f0 <Error_Handler>
    }
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80017ae:	2302      	movs	r3, #2
 80017b0:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80017b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017b6:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017b8:	f107 030c 	add.w	r3, r7, #12
 80017bc:	4618      	mov	r0, r3
 80017be:	f004 fbad 	bl	8005f1c <HAL_RCCEx_PeriphCLKConfig>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <SystemClock_Config+0xf4>
            {
        Error_Handler();
 80017c8:	f000 f912 	bl	80019f0 <Error_Handler>
    }
}
 80017cc:	bf00      	nop
 80017ce:	3768      	adds	r7, #104	; 0x68
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40023800 	.word	0x40023800
 80017d8:	40007000 	.word	0x40007000

080017dc <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = { 0 };
 80017e2:	463b      	mov	r3, r7
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
    /* USER CODE BEGIN ADC1_Init 1 */

    /* USER CODE END ADC1_Init 1 */
    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
     */
    hadc1.Instance = ADC1;
 80017ee:	4b22      	ldr	r3, [pc, #136]	; (8001878 <MX_ADC1_Init+0x9c>)
 80017f0:	4a22      	ldr	r2, [pc, #136]	; (800187c <MX_ADC1_Init+0xa0>)
 80017f2:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80017f4:	4b20      	ldr	r3, [pc, #128]	; (8001878 <MX_ADC1_Init+0x9c>)
 80017f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80017fa:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 80017fc:	4b1e      	ldr	r3, [pc, #120]	; (8001878 <MX_ADC1_Init+0x9c>)
 80017fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001802:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = ENABLE;
 8001804:	4b1c      	ldr	r3, [pc, #112]	; (8001878 <MX_ADC1_Init+0x9c>)
 8001806:	2201      	movs	r2, #1
 8001808:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = ENABLE;
 800180a:	4b1b      	ldr	r3, [pc, #108]	; (8001878 <MX_ADC1_Init+0x9c>)
 800180c:	2201      	movs	r2, #1
 800180e:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001810:	4b19      	ldr	r3, [pc, #100]	; (8001878 <MX_ADC1_Init+0x9c>)
 8001812:	2200      	movs	r2, #0
 8001814:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001818:	4b17      	ldr	r3, [pc, #92]	; (8001878 <MX_ADC1_Init+0x9c>)
 800181a:	2200      	movs	r2, #0
 800181c:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800181e:	4b16      	ldr	r3, [pc, #88]	; (8001878 <MX_ADC1_Init+0x9c>)
 8001820:	4a17      	ldr	r2, [pc, #92]	; (8001880 <MX_ADC1_Init+0xa4>)
 8001822:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001824:	4b14      	ldr	r3, [pc, #80]	; (8001878 <MX_ADC1_Init+0x9c>)
 8001826:	2200      	movs	r2, #0
 8001828:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 1;
 800182a:	4b13      	ldr	r3, [pc, #76]	; (8001878 <MX_ADC1_Init+0x9c>)
 800182c:	2201      	movs	r2, #1
 800182e:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8001830:	4b11      	ldr	r3, [pc, #68]	; (8001878 <MX_ADC1_Init+0x9c>)
 8001832:	2200      	movs	r2, #0
 8001834:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001838:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <MX_ADC1_Init+0x9c>)
 800183a:	2200      	movs	r2, #0
 800183c:	615a      	str	r2, [r3, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800183e:	480e      	ldr	r0, [pc, #56]	; (8001878 <MX_ADC1_Init+0x9c>)
 8001840:	f001 f906 	bl	8002a50 <HAL_ADC_Init>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_ADC1_Init+0x72>
            {
        Error_Handler();
 800184a:	f000 f8d1 	bl	80019f0 <Error_Handler>
    }
    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
     */
    sConfig.Channel = ADC_CHANNEL_0;
 800184e:	2300      	movs	r3, #0
 8001850:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 8001852:	2301      	movs	r3, #1
 8001854:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001856:	2300      	movs	r3, #0
 8001858:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800185a:	463b      	mov	r3, r7
 800185c:	4619      	mov	r1, r3
 800185e:	4806      	ldr	r0, [pc, #24]	; (8001878 <MX_ADC1_Init+0x9c>)
 8001860:	f001 faba 	bl	8002dd8 <HAL_ADC_ConfigChannel>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_ADC1_Init+0x92>
            {
        Error_Handler();
 800186a:	f000 f8c1 	bl	80019f0 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */

}
 800186e:	bf00      	nop
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	2000221c 	.word	0x2000221c
 800187c:	40012000 	.word	0x40012000
 8001880:	0f000001 	.word	0x0f000001

08001884 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
    /* USER CODE END I2C1_Init 0 */

    /* USER CODE BEGIN I2C1_Init 1 */

    /* USER CODE END I2C1_Init 1 */
    hi2c1.Instance = I2C1;
 8001888:	4b12      	ldr	r3, [pc, #72]	; (80018d4 <MX_I2C1_Init+0x50>)
 800188a:	4a13      	ldr	r2, [pc, #76]	; (80018d8 <MX_I2C1_Init+0x54>)
 800188c:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 800000;
 800188e:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <MX_I2C1_Init+0x50>)
 8001890:	4a12      	ldr	r2, [pc, #72]	; (80018dc <MX_I2C1_Init+0x58>)
 8001892:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001894:	4b0f      	ldr	r3, [pc, #60]	; (80018d4 <MX_I2C1_Init+0x50>)
 8001896:	2200      	movs	r2, #0
 8001898:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 800189a:	4b0e      	ldr	r3, [pc, #56]	; (80018d4 <MX_I2C1_Init+0x50>)
 800189c:	2200      	movs	r2, #0
 800189e:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018a0:	4b0c      	ldr	r3, [pc, #48]	; (80018d4 <MX_I2C1_Init+0x50>)
 80018a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018a6:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018a8:	4b0a      	ldr	r3, [pc, #40]	; (80018d4 <MX_I2C1_Init+0x50>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 80018ae:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <MX_I2C1_Init+0x50>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018b4:	4b07      	ldr	r3, [pc, #28]	; (80018d4 <MX_I2C1_Init+0x50>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018ba:	4b06      	ldr	r3, [pc, #24]	; (80018d4 <MX_I2C1_Init+0x50>)
 80018bc:	2200      	movs	r2, #0
 80018be:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018c0:	4804      	ldr	r0, [pc, #16]	; (80018d4 <MX_I2C1_Init+0x50>)
 80018c2:	f001 ff99 	bl	80037f8 <HAL_I2C_Init>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <MX_I2C1_Init+0x4c>
            {
        Error_Handler();
 80018cc:	f000 f890 	bl	80019f0 <Error_Handler>
    }
    /* USER CODE BEGIN I2C1_Init 2 */

    /* USER CODE END I2C1_Init 2 */

}
 80018d0:	bf00      	nop
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	200021c8 	.word	0x200021c8
 80018d8:	40005400 	.word	0x40005400
 80018dc:	000c3500 	.word	0x000c3500

080018e0 <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN RTC_Init 1 */

    /* USER CODE END RTC_Init 1 */
    /** Initialize RTC Only
     */
    hrtc.Instance = RTC;
 80018e4:	4b0f      	ldr	r3, [pc, #60]	; (8001924 <MX_RTC_Init+0x44>)
 80018e6:	4a10      	ldr	r2, [pc, #64]	; (8001928 <MX_RTC_Init+0x48>)
 80018e8:	601a      	str	r2, [r3, #0]
    hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80018ea:	4b0e      	ldr	r3, [pc, #56]	; (8001924 <MX_RTC_Init+0x44>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	605a      	str	r2, [r3, #4]
    hrtc.Init.AsynchPrediv = 127;
 80018f0:	4b0c      	ldr	r3, [pc, #48]	; (8001924 <MX_RTC_Init+0x44>)
 80018f2:	227f      	movs	r2, #127	; 0x7f
 80018f4:	609a      	str	r2, [r3, #8]
    hrtc.Init.SynchPrediv = 255;
 80018f6:	4b0b      	ldr	r3, [pc, #44]	; (8001924 <MX_RTC_Init+0x44>)
 80018f8:	22ff      	movs	r2, #255	; 0xff
 80018fa:	60da      	str	r2, [r3, #12]
    hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80018fc:	4b09      	ldr	r3, [pc, #36]	; (8001924 <MX_RTC_Init+0x44>)
 80018fe:	2200      	movs	r2, #0
 8001900:	611a      	str	r2, [r3, #16]
    hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001902:	4b08      	ldr	r3, [pc, #32]	; (8001924 <MX_RTC_Init+0x44>)
 8001904:	2200      	movs	r2, #0
 8001906:	615a      	str	r2, [r3, #20]
    hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001908:	4b06      	ldr	r3, [pc, #24]	; (8001924 <MX_RTC_Init+0x44>)
 800190a:	2200      	movs	r2, #0
 800190c:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800190e:	4805      	ldr	r0, [pc, #20]	; (8001924 <MX_RTC_Init+0x44>)
 8001910:	f004 fbf4 	bl	80060fc <HAL_RTC_Init>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_RTC_Init+0x3e>
            {
        Error_Handler();
 800191a:	f000 f869 	bl	80019f0 <Error_Handler>
    }
    /* USER CODE BEGIN RTC_Init 2 */

    /* USER CODE END RTC_Init 2 */

}
 800191e:	bf00      	nop
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	20002264 	.word	0x20002264
 8001928:	40002800 	.word	0x40002800

0800192c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b088      	sub	sp, #32
 8001930:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001932:	f107 030c 	add.w	r3, r7, #12
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
 8001940:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	4b27      	ldr	r3, [pc, #156]	; (80019e4 <MX_GPIO_Init+0xb8>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	4a26      	ldr	r2, [pc, #152]	; (80019e4 <MX_GPIO_Init+0xb8>)
 800194c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001950:	6313      	str	r3, [r2, #48]	; 0x30
 8001952:	4b24      	ldr	r3, [pc, #144]	; (80019e4 <MX_GPIO_Init+0xb8>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	607b      	str	r3, [r7, #4]
 8001962:	4b20      	ldr	r3, [pc, #128]	; (80019e4 <MX_GPIO_Init+0xb8>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	4a1f      	ldr	r2, [pc, #124]	; (80019e4 <MX_GPIO_Init+0xb8>)
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	6313      	str	r3, [r2, #48]	; 0x30
 800196e:	4b1d      	ldr	r3, [pc, #116]	; (80019e4 <MX_GPIO_Init+0xb8>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	603b      	str	r3, [r7, #0]
 800197e:	4b19      	ldr	r3, [pc, #100]	; (80019e4 <MX_GPIO_Init+0xb8>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	4a18      	ldr	r2, [pc, #96]	; (80019e4 <MX_GPIO_Init+0xb8>)
 8001984:	f043 0302 	orr.w	r3, r3, #2
 8001988:	6313      	str	r3, [r2, #48]	; 0x30
 800198a:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <MX_GPIO_Init+0xb8>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	603b      	str	r3, [r7, #0]
 8001994:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, LED_1_Pin | LED_2_Pin | LED_3_Pin | LED_4_Pin
 8001996:	2200      	movs	r2, #0
 8001998:	f243 712f 	movw	r1, #14127	; 0x372f
 800199c:	4812      	ldr	r0, [pc, #72]	; (80019e8 <MX_GPIO_Init+0xbc>)
 800199e:	f001 fef7 	bl	8003790 <HAL_GPIO_WritePin>
            | LED_5_Pin | LED_6_Pin | AMUX_S0_Pin | AMUX_S1_Pin
            | AMUX_S2_Pin | AMUX_S3_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pins : Button_1_Pin Button_2_Pin Button_3_Pin Button_4_Pin
     Button_5_Pin Button_6_Pin */
    GPIO_InitStruct.Pin = Button_1_Pin | Button_2_Pin | Button_3_Pin | Button_4_Pin
 80019a2:	f44f 63f6 	mov.w	r3, #1968	; 0x7b0
 80019a6:	60fb      	str	r3, [r7, #12]
            | Button_5_Pin | Button_6_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019a8:	2300      	movs	r3, #0
 80019aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019ac:	2301      	movs	r3, #1
 80019ae:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b0:	f107 030c 	add.w	r3, r7, #12
 80019b4:	4619      	mov	r1, r3
 80019b6:	480d      	ldr	r0, [pc, #52]	; (80019ec <MX_GPIO_Init+0xc0>)
 80019b8:	f001 fd4e 	bl	8003458 <HAL_GPIO_Init>

    /*Configure GPIO pins : LED_1_Pin LED_2_Pin LED_3_Pin LED_4_Pin
     LED_5_Pin LED_6_Pin AMUX_S0_Pin AMUX_S1_Pin
     AMUX_S2_Pin AMUX_S3_Pin */
    GPIO_InitStruct.Pin = LED_1_Pin | LED_2_Pin | LED_3_Pin | LED_4_Pin
 80019bc:	f243 732f 	movw	r3, #14127	; 0x372f
 80019c0:	60fb      	str	r3, [r7, #12]
            | LED_5_Pin | LED_6_Pin | AMUX_S0_Pin | AMUX_S1_Pin
            | AMUX_S2_Pin | AMUX_S3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c2:	2301      	movs	r3, #1
 80019c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ca:	2300      	movs	r3, #0
 80019cc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ce:	f107 030c 	add.w	r3, r7, #12
 80019d2:	4619      	mov	r1, r3
 80019d4:	4804      	ldr	r0, [pc, #16]	; (80019e8 <MX_GPIO_Init+0xbc>)
 80019d6:	f001 fd3f 	bl	8003458 <HAL_GPIO_Init>

}
 80019da:	bf00      	nop
 80019dc:	3720      	adds	r7, #32
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40023800 	.word	0x40023800
 80019e8:	40020400 	.word	0x40020400
 80019ec:	40020000 	.word	0x40020000

080019f0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019f4:	b672      	cpsid	i
}
 80019f6:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 80019f8:	e7fe      	b.n	80019f8 <Error_Handler+0x8>

080019fa <ssd1306_WriteCommand>:

// Screen object
static SSD1306_t SSD1306;

//  Send a byte to the command register
static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command) {
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b086      	sub	sp, #24
 80019fe:	af04      	add	r7, sp, #16
 8001a00:	6078      	str	r0, [r7, #4]
 8001a02:	460b      	mov	r3, r1
 8001a04:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 8001a06:	230a      	movs	r3, #10
 8001a08:	9302      	str	r3, [sp, #8]
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	9301      	str	r3, [sp, #4]
 8001a0e:	1cfb      	adds	r3, r7, #3
 8001a10:	9300      	str	r3, [sp, #0]
 8001a12:	2301      	movs	r3, #1
 8001a14:	2200      	movs	r2, #0
 8001a16:	2178      	movs	r1, #120	; 0x78
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f002 f92f 	bl	8003c7c <HAL_I2C_Mem_Write>
 8001a1e:	4603      	mov	r3, r0
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <ssd1306_Init>:

//  Initialize the oled screen
uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c, Knob *k) {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
    // Wait for the screen to boot
    HAL_Delay(100);
 8001a32:	2064      	movs	r0, #100	; 0x64
 8001a34:	f000 ffe8 	bl	8002a08 <HAL_Delay>
    int status = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	60fb      	str	r3, [r7, #12]

    // Select the screen to init
    ssd1306_Select(hi2c, k);
 8001a3c:	6839      	ldr	r1, [r7, #0]
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f000 fbda 	bl	80021f8 <ssd1306_Select>

    // Init LCD
    status += ssd1306_WriteCommand(hi2c, 0xAE);   // Display off
 8001a44:	21ae      	movs	r1, #174	; 0xae
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f7ff ffd7 	bl	80019fa <ssd1306_WriteCommand>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	461a      	mov	r2, r3
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4413      	add	r3, r2
 8001a54:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
 8001a56:	2120      	movs	r1, #32
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f7ff ffce 	bl	80019fa <ssd1306_WriteCommand>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	461a      	mov	r2, r3
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	4413      	add	r3, r2
 8001a66:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10); // 00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001a68:	2110      	movs	r1, #16
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff ffc5 	bl	80019fa <ssd1306_WriteCommand>
 8001a70:	4603      	mov	r3, r0
 8001a72:	461a      	mov	r2, r3
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	4413      	add	r3, r2
 8001a78:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mode,0-7
 8001a7a:	21b0      	movs	r1, #176	; 0xb0
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f7ff ffbc 	bl	80019fa <ssd1306_WriteCommand>
 8001a82:	4603      	mov	r3, r0
 8001a84:	461a      	mov	r2, r3
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	4413      	add	r3, r2
 8001a8a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 8001a8c:	21c8      	movs	r1, #200	; 0xc8
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f7ff ffb3 	bl	80019fa <ssd1306_WriteCommand>
 8001a94:	4603      	mov	r3, r0
 8001a96:	461a      	mov	r2, r3
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f7ff ffaa 	bl	80019fa <ssd1306_WriteCommand>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	4413      	add	r3, r2
 8001aae:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 8001ab0:	2110      	movs	r1, #16
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff ffa1 	bl	80019fa <ssd1306_WriteCommand>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	461a      	mov	r2, r3
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	4413      	add	r3, r2
 8001ac0:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 8001ac2:	2140      	movs	r1, #64	; 0x40
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f7ff ff98 	bl	80019fa <ssd1306_WriteCommand>
 8001aca:	4603      	mov	r3, r0
 8001acc:	461a      	mov	r2, r3
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 8001ad4:	2181      	movs	r1, #129	; 0x81
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f7ff ff8f 	bl	80019fa <ssd1306_WriteCommand>
 8001adc:	4603      	mov	r3, r0
 8001ade:	461a      	mov	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);
 8001ae6:	2140      	movs	r1, #64	; 0x40
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f7ff ff86 	bl	80019fa <ssd1306_WriteCommand>
 8001aee:	4603      	mov	r3, r0
 8001af0:	461a      	mov	r2, r3
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	4413      	add	r3, r2
 8001af6:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 8001af8:	21a1      	movs	r1, #161	; 0xa1
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7ff ff7d 	bl	80019fa <ssd1306_WriteCommand>
 8001b00:	4603      	mov	r3, r0
 8001b02:	461a      	mov	r2, r3
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	4413      	add	r3, r2
 8001b08:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 8001b0a:	21a6      	movs	r1, #166	; 0xa6
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f7ff ff74 	bl	80019fa <ssd1306_WriteCommand>
 8001b12:	4603      	mov	r3, r0
 8001b14:	461a      	mov	r2, r3
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	4413      	add	r3, r2
 8001b1a:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA8);   // Set multiplex ratio(1 to 64)
 8001b1c:	21a8      	movs	r1, #168	; 0xa8
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f7ff ff6b 	bl	80019fa <ssd1306_WriteCommand>
 8001b24:	4603      	mov	r3, r0
 8001b26:	461a      	mov	r2, r3
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
 8001b2e:	213f      	movs	r1, #63	; 0x3f
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f7ff ff62 	bl	80019fa <ssd1306_WriteCommand>
 8001b36:	4603      	mov	r3, r0
 8001b38:	461a      	mov	r2, r3
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA4);   // 0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001b40:	21a4      	movs	r1, #164	; 0xa4
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7ff ff59 	bl	80019fa <ssd1306_WriteCommand>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	4413      	add	r3, r2
 8001b50:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
 8001b52:	21d3      	movs	r1, #211	; 0xd3
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7ff ff50 	bl	80019fa <ssd1306_WriteCommand>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	4413      	add	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 8001b64:	2100      	movs	r1, #0
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f7ff ff47 	bl	80019fa <ssd1306_WriteCommand>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	461a      	mov	r2, r3
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	4413      	add	r3, r2
 8001b74:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator frequency
 8001b76:	21d5      	movs	r1, #213	; 0xd5
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f7ff ff3e 	bl	80019fa <ssd1306_WriteCommand>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	461a      	mov	r2, r3
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	4413      	add	r3, r2
 8001b86:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 8001b88:	21f0      	movs	r1, #240	; 0xf0
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f7ff ff35 	bl	80019fa <ssd1306_WriteCommand>
 8001b90:	4603      	mov	r3, r0
 8001b92:	461a      	mov	r2, r3
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	4413      	add	r3, r2
 8001b98:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 8001b9a:	21d9      	movs	r1, #217	; 0xd9
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f7ff ff2c 	bl	80019fa <ssd1306_WriteCommand>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	4413      	add	r3, r2
 8001baa:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x22);
 8001bac:	2122      	movs	r1, #34	; 0x22
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f7ff ff23 	bl	80019fa <ssd1306_WriteCommand>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	4413      	add	r3, r2
 8001bbc:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDA);   // Set com pins hardware configuration
 8001bbe:	21da      	movs	r1, #218	; 0xda
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f7ff ff1a 	bl	80019fa <ssd1306_WriteCommand>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	461a      	mov	r2, r3
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	4413      	add	r3, r2
 8001bce:	60fb      	str	r3, [r7, #12]
#ifdef SSD1306_COM_LR_REMAP
    status += ssd1306_WriteCommand(hi2c, 0x32);   // Enable COM left/right remap
#else
    status += ssd1306_WriteCommand(hi2c, 0x12);   // Do not use COM left/right remap
 8001bd0:	2112      	movs	r1, #18
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7ff ff11 	bl	80019fa <ssd1306_WriteCommand>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	461a      	mov	r2, r3
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	4413      	add	r3, r2
 8001be0:	60fb      	str	r3, [r7, #12]
#endif

    status += ssd1306_WriteCommand(hi2c, 0xDB);   // Set vcomh
 8001be2:	21db      	movs	r1, #219	; 0xdb
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f7ff ff08 	bl	80019fa <ssd1306_WriteCommand>
 8001bea:	4603      	mov	r3, r0
 8001bec:	461a      	mov	r2, r3
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
 8001bf4:	2120      	movs	r1, #32
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f7ff feff 	bl	80019fa <ssd1306_WriteCommand>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	461a      	mov	r2, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	4413      	add	r3, r2
 8001c04:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 8001c06:	218d      	movs	r1, #141	; 0x8d
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f7ff fef6 	bl	80019fa <ssd1306_WriteCommand>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	461a      	mov	r2, r3
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	4413      	add	r3, r2
 8001c16:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x14);   //
 8001c18:	2114      	movs	r1, #20
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f7ff feed 	bl	80019fa <ssd1306_WriteCommand>
 8001c20:	4603      	mov	r3, r0
 8001c22:	461a      	mov	r2, r3
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	4413      	add	r3, r2
 8001c28:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 8001c2a:	21af      	movs	r1, #175	; 0xaf
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f7ff fee4 	bl	80019fa <ssd1306_WriteCommand>
 8001c32:	4603      	mov	r3, r0
 8001c34:	461a      	mov	r2, r3
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	4413      	add	r3, r2
 8001c3a:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <ssd1306_Init+0x21e>
        return 1;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e00f      	b.n	8001c66 <ssd1306_Init+0x23e>
    }

    // Clear screen
    ssd1306_Fill(Black);
 8001c46:	2000      	movs	r0, #0
 8001c48:	f000 f814 	bl	8001c74 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen(hi2c);
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f000 f835 	bl	8001cbc <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001c52:	4b07      	ldr	r3, [pc, #28]	; (8001c70 <ssd1306_Init+0x248>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001c58:	4b05      	ldr	r3, [pc, #20]	; (8001c70 <ssd1306_Init+0x248>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8001c5e:	4b04      	ldr	r3, [pc, #16]	; (8001c70 <ssd1306_Init+0x248>)
 8001c60:	2201      	movs	r2, #1
 8001c62:	715a      	strb	r2, [r3, #5]

    return 0;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	200005dc 	.word	0x200005dc

08001c74 <ssd1306_Fill>:

//  Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	71fb      	strb	r3, [r7, #7]
    // Fill screenbuffer with a constant value (color)
    uint32_t i;

    for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60fb      	str	r3, [r7, #12]
 8001c82:	e00d      	b.n	8001ca0 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001c84:	79fb      	ldrb	r3, [r7, #7]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d101      	bne.n	8001c8e <ssd1306_Fill+0x1a>
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	e000      	b.n	8001c90 <ssd1306_Fill+0x1c>
 8001c8e:	21ff      	movs	r1, #255	; 0xff
 8001c90:	4a09      	ldr	r2, [pc, #36]	; (8001cb8 <ssd1306_Fill+0x44>)
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	4413      	add	r3, r2
 8001c96:	460a      	mov	r2, r1
 8001c98:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ca6:	d3ed      	bcc.n	8001c84 <ssd1306_Fill+0x10>
    }
}
 8001ca8:	bf00      	nop
 8001caa:	bf00      	nop
 8001cac:	3714      	adds	r7, #20
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	200001dc 	.word	0x200001dc

08001cbc <ssd1306_UpdateScreen>:

//  Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c) {
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b088      	sub	sp, #32
 8001cc0:	af04      	add	r7, sp, #16
 8001cc2:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 8; i++) {
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	73fb      	strb	r3, [r7, #15]
 8001cc8:	e020      	b.n	8001d0c <ssd1306_UpdateScreen+0x50>
        ssd1306_WriteCommand(hi2c, 0xB0 + i);
 8001cca:	7bfb      	ldrb	r3, [r7, #15]
 8001ccc:	3b50      	subs	r3, #80	; 0x50
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f7ff fe91 	bl	80019fa <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x00);
 8001cd8:	2100      	movs	r1, #0
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7ff fe8d 	bl	80019fa <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x10);
 8001ce0:	2110      	movs	r1, #16
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7ff fe89 	bl	80019fa <ssd1306_WriteCommand>
        HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 8001ce8:	7bfb      	ldrb	r3, [r7, #15]
 8001cea:	01db      	lsls	r3, r3, #7
 8001cec:	4a0b      	ldr	r2, [pc, #44]	; (8001d1c <ssd1306_UpdateScreen+0x60>)
 8001cee:	4413      	add	r3, r2
 8001cf0:	2264      	movs	r2, #100	; 0x64
 8001cf2:	9202      	str	r2, [sp, #8]
 8001cf4:	2280      	movs	r2, #128	; 0x80
 8001cf6:	9201      	str	r2, [sp, #4]
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	2240      	movs	r2, #64	; 0x40
 8001cfe:	2178      	movs	r1, #120	; 0x78
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f001 ffbb 	bl	8003c7c <HAL_I2C_Mem_Write>
    for (uint8_t i = 0; i < 8; i++) {
 8001d06:	7bfb      	ldrb	r3, [r7, #15]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	73fb      	strb	r3, [r7, #15]
 8001d0c:	7bfb      	ldrb	r3, [r7, #15]
 8001d0e:	2b07      	cmp	r3, #7
 8001d10:	d9db      	bls.n	8001cca <ssd1306_UpdateScreen+0xe>
    }
}
 8001d12:	bf00      	nop
 8001d14:	bf00      	nop
 8001d16:	3710      	adds	r7, #16
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	200001dc 	.word	0x200001dc

08001d20 <ssd1306_WriteKnob>:

// Write a knob's values to the screen
void ssd1306_WriteKnob(I2C_HandleTypeDef *hi2c, Knob *k) {
 8001d20:	b590      	push	{r4, r7, lr}
 8001d22:	b08d      	sub	sp, #52	; 0x34
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
    ssd1306_Select(hi2c, k);
 8001d2a:	68b9      	ldr	r1, [r7, #8]
 8001d2c:	68f8      	ldr	r0, [r7, #12]
 8001d2e:	f000 fa63 	bl	80021f8 <ssd1306_Select>
    ssd1306_Fill(Black);
 8001d32:	2000      	movs	r0, #0
 8001d34:	f7ff ff9e 	bl	8001c74 <ssd1306_Fill>

    // Draw top line
    char channel_string[3];
    char cc_string[4];
    char init_indicator_string[16] = "       @       ";
 8001d38:	4b9a      	ldr	r3, [pc, #616]	; (8001fa4 <ssd1306_WriteKnob+0x284>)
 8001d3a:	f107 0414 	add.w	r4, r7, #20
 8001d3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    char value_string[4];

    snprintf(channel_string, sizeof(channel_string) / sizeof(channel_string[0]), "%.2d", (int) k->channel + 1);
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	7e1b      	ldrb	r3, [r3, #24]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001d4e:	4a96      	ldr	r2, [pc, #600]	; (8001fa8 <ssd1306_WriteKnob+0x288>)
 8001d50:	2103      	movs	r1, #3
 8001d52:	f007 fe37 	bl	80099c4 <sniprintf>
    snprintf(cc_string, sizeof(cc_string) / sizeof(cc_string[0]), "%.3d", (int) k->cc);
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	7e5b      	ldrb	r3, [r3, #25]
 8001d5a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001d5e:	4a93      	ldr	r2, [pc, #588]	; (8001fac <ssd1306_WriteKnob+0x28c>)
 8001d60:	2104      	movs	r1, #4
 8001d62:	f007 fe2f 	bl	80099c4 <sniprintf>
    snprintf(init_indicator_string, strlen(init_indicator_string), "%s", update_init_indicator(k));
 8001d66:	f107 0314 	add.w	r3, r7, #20
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7fe fa38 	bl	80001e0 <strlen>
 8001d70:	4604      	mov	r4, r0
 8001d72:	68b8      	ldr	r0, [r7, #8]
 8001d74:	f000 fa78 	bl	8002268 <update_init_indicator>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	f107 0014 	add.w	r0, r7, #20
 8001d7e:	4a8c      	ldr	r2, [pc, #560]	; (8001fb0 <ssd1306_WriteKnob+0x290>)
 8001d80:	4621      	mov	r1, r4
 8001d82:	f007 fe1f 	bl	80099c4 <sniprintf>
    snprintf(value_string, sizeof(value_string) / sizeof(value_string[0]), "%.3d",
            (int) KnobMap(k, k->value, k->max_range));
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	7e99      	ldrb	r1, [r3, #26]
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	7f1b      	ldrb	r3, [r3, #28]
 8001d8e:	461a      	mov	r2, r3
 8001d90:	68b8      	ldr	r0, [r7, #8]
 8001d92:	f7ff f8bf 	bl	8000f14 <KnobMap>
 8001d96:	4603      	mov	r3, r0
    snprintf(value_string, sizeof(value_string) / sizeof(value_string[0]), "%.3d",
 8001d98:	f107 0010 	add.w	r0, r7, #16
 8001d9c:	4a83      	ldr	r2, [pc, #524]	; (8001fac <ssd1306_WriteKnob+0x28c>)
 8001d9e:	2104      	movs	r1, #4
 8001da0:	f007 fe10 	bl	80099c4 <sniprintf>

    ssd1306_SetCursor(0, 0);
 8001da4:	2100      	movs	r1, #0
 8001da6:	2000      	movs	r0, #0
 8001da8:	f000 fa0e 	bl	80021c8 <ssd1306_SetCursor>
    ssd1306_WriteString(channel_string, NumFont_5x7, White);
 8001dac:	4a81      	ldr	r2, [pc, #516]	; (8001fb4 <ssd1306_WriteKnob+0x294>)
 8001dae:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001db2:	2301      	movs	r3, #1
 8001db4:	ca06      	ldmia	r2, {r1, r2}
 8001db6:	f000 f9e1 	bl	800217c <ssd1306_WriteString>

    ssd1306_SetCursor(0, NumFont_5x7.FontHeight + 1);
 8001dba:	4b7e      	ldr	r3, [pc, #504]	; (8001fb4 <ssd1306_WriteKnob+0x294>)
 8001dbc:	785b      	ldrb	r3, [r3, #1]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	2000      	movs	r0, #0
 8001dc6:	f000 f9ff 	bl	80021c8 <ssd1306_SetCursor>
    ssd1306_WriteString(cc_string, NumFont_5x7, White);
 8001dca:	4a7a      	ldr	r2, [pc, #488]	; (8001fb4 <ssd1306_WriteKnob+0x294>)
 8001dcc:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	ca06      	ldmia	r2, {r1, r2}
 8001dd4:	f000 f9d2 	bl	800217c <ssd1306_WriteString>

    ssd1306_SetCursor((SSD1306_WIDTH - strlen(init_indicator_string) * NumFont_5x7.FontWidth) / 2, (NumFont_5x7.FontHeight + 1) / 2);
 8001dd8:	f107 0314 	add.w	r3, r7, #20
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7fe f9ff 	bl	80001e0 <strlen>
 8001de2:	4603      	mov	r3, r0
 8001de4:	4a73      	ldr	r2, [pc, #460]	; (8001fb4 <ssd1306_WriteKnob+0x294>)
 8001de6:	7812      	ldrb	r2, [r2, #0]
 8001de8:	fb02 f303 	mul.w	r3, r2, r3
 8001dec:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001df0:	085b      	lsrs	r3, r3, #1
 8001df2:	b2d8      	uxtb	r0, r3
 8001df4:	4b6f      	ldr	r3, [pc, #444]	; (8001fb4 <ssd1306_WriteKnob+0x294>)
 8001df6:	785b      	ldrb	r3, [r3, #1]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	0fda      	lsrs	r2, r3, #31
 8001dfc:	4413      	add	r3, r2
 8001dfe:	105b      	asrs	r3, r3, #1
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	4619      	mov	r1, r3
 8001e04:	f000 f9e0 	bl	80021c8 <ssd1306_SetCursor>
    ssd1306_WriteString(init_indicator_string, NumFont_5x7, White);
 8001e08:	4a6a      	ldr	r2, [pc, #424]	; (8001fb4 <ssd1306_WriteKnob+0x294>)
 8001e0a:	f107 0014 	add.w	r0, r7, #20
 8001e0e:	2301      	movs	r3, #1
 8001e10:	ca06      	ldmia	r2, {r1, r2}
 8001e12:	f000 f9b3 	bl	800217c <ssd1306_WriteString>

    ssd1306_SetCursor(SSD1306_WIDTH - sizeof(value_string) / sizeof(value_string[0]) * NumFont_5x7.FontWidth - 1, (NumFont_5x7.FontHeight + 1) / 2);
 8001e16:	4b67      	ldr	r3, [pc, #412]	; (8001fb4 <ssd1306_WriteKnob+0x294>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	f1c3 0320 	rsb	r3, r3, #32
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	3b01      	subs	r3, #1
 8001e26:	b2d8      	uxtb	r0, r3
 8001e28:	4b62      	ldr	r3, [pc, #392]	; (8001fb4 <ssd1306_WriteKnob+0x294>)
 8001e2a:	785b      	ldrb	r3, [r3, #1]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	0fda      	lsrs	r2, r3, #31
 8001e30:	4413      	add	r3, r2
 8001e32:	105b      	asrs	r3, r3, #1
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	4619      	mov	r1, r3
 8001e38:	f000 f9c6 	bl	80021c8 <ssd1306_SetCursor>
    ssd1306_WriteString(value_string, NumFont_5x7, White);
 8001e3c:	4a5d      	ldr	r2, [pc, #372]	; (8001fb4 <ssd1306_WriteKnob+0x294>)
 8001e3e:	f107 0010 	add.w	r0, r7, #16
 8001e42:	2301      	movs	r3, #1
 8001e44:	ca06      	ldmia	r2, {r1, r2}
 8001e46:	f000 f999 	bl	800217c <ssd1306_WriteString>

    uint8_t len_label = 0;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    uint8_t x = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    uint8_t y = 0;
 8001e56:	2300      	movs	r3, #0
 8001e58:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint8_t y_remaining = SSD1306_WIDTH - (NumFont_5x7.FontHeight + 1);
 8001e5c:	4b55      	ldr	r3, [pc, #340]	; (8001fb4 <ssd1306_WriteKnob+0x294>)
 8001e5e:	785b      	ldrb	r3, [r3, #1]
 8001e60:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8001e64:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Draw main label
    len_label = strlen(k->label);
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	3303      	adds	r3, #3
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7fe f9b7 	bl	80001e0 <strlen>
 8001e72:	4603      	mov	r3, r0
 8001e74:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    x = (SSD1306_WIDTH - len_label * Font_10x18.FontWidth) / 2;
 8001e78:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001e7c:	4a4e      	ldr	r2, [pc, #312]	; (8001fb8 <ssd1306_WriteKnob+0x298>)
 8001e7e:	7812      	ldrb	r2, [r2, #0]
 8001e80:	fb02 f303 	mul.w	r3, r2, r3
 8001e84:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001e88:	0fda      	lsrs	r2, r3, #31
 8001e8a:	4413      	add	r3, r2
 8001e8c:	105b      	asrs	r3, r3, #1
 8001e8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    y = (float) y_remaining / 3;
 8001e92:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e96:	ee07 3a90 	vmov	s15, r3
 8001e9a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e9e:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8001ea2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ea6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001eaa:	edc7 7a01 	vstr	s15, [r7, #4]
 8001eae:	793b      	ldrb	r3, [r7, #4]
 8001eb0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    if (len_label % 2 != 0) x += 5;
 8001eb4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001eb8:	f003 0301 	and.w	r3, r3, #1
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d004      	beq.n	8001ecc <ssd1306_WriteKnob+0x1ac>
 8001ec2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ec6:	3305      	adds	r3, #5
 8001ec8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    ssd1306_SetCursor(x, 16);
 8001ecc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ed0:	2110      	movs	r1, #16
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f000 f978 	bl	80021c8 <ssd1306_SetCursor>
    ssd1306_WriteString(k->label, Font_10x18, White);
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	1cd8      	adds	r0, r3, #3
 8001edc:	4a36      	ldr	r2, [pc, #216]	; (8001fb8 <ssd1306_WriteKnob+0x298>)
 8001ede:	2301      	movs	r3, #1
 8001ee0:	ca06      	ldmia	r2, {r1, r2}
 8001ee2:	f000 f94b 	bl	800217c <ssd1306_WriteString>

    // If the max number of values is restricted, we want to use
    // sub labels for each choice (e.g. osc. wave selection)
    uint8_t sl_index = (k->max_values < MIDI_MAX + 1) ? k->value : 0;
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	7edb      	ldrb	r3, [r3, #27]
 8001eea:	b25b      	sxtb	r3, r3
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	db02      	blt.n	8001ef6 <ssd1306_WriteKnob+0x1d6>
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	7e9b      	ldrb	r3, [r3, #26]
 8001ef4:	e000      	b.n	8001ef8 <ssd1306_WriteKnob+0x1d8>
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    len_label = strlen(k->sub_labels[sl_index]);
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	6959      	ldr	r1, [r3, #20]
 8001f00:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8001f04:	4613      	mov	r3, r2
 8001f06:	011b      	lsls	r3, r3, #4
 8001f08:	1a9b      	subs	r3, r3, r2
 8001f0a:	440b      	add	r3, r1
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7fe f967 	bl	80001e0 <strlen>
 8001f12:	4603      	mov	r3, r0
 8001f14:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    x = (SSD1306_WIDTH - len_label * Font_10x18.FontWidth) / 2;
 8001f18:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001f1c:	4a26      	ldr	r2, [pc, #152]	; (8001fb8 <ssd1306_WriteKnob+0x298>)
 8001f1e:	7812      	ldrb	r2, [r2, #0]
 8001f20:	fb02 f303 	mul.w	r3, r2, r3
 8001f24:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001f28:	0fda      	lsrs	r2, r3, #31
 8001f2a:	4413      	add	r3, r2
 8001f2c:	105b      	asrs	r3, r3, #1
 8001f2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    y = (float) 2 * y_remaining / 3;
 8001f32:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001f36:	ee07 3a90 	vmov	s15, r3
 8001f3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f3e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001f42:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8001f46:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f4e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001f52:	793b      	ldrb	r3, [r7, #4]
 8001f54:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    if (len_label % 2 != 0) x += 5;
 8001f58:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d004      	beq.n	8001f70 <ssd1306_WriteKnob+0x250>
 8001f66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001f6a:	3305      	adds	r3, #5
 8001f6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    ssd1306_SetCursor(x, 40);
 8001f70:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001f74:	2128      	movs	r1, #40	; 0x28
 8001f76:	4618      	mov	r0, r3
 8001f78:	f000 f926 	bl	80021c8 <ssd1306_SetCursor>
    ssd1306_WriteString(k->sub_labels[sl_index], Font_10x18, White);
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	6959      	ldr	r1, [r3, #20]
 8001f80:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8001f84:	4613      	mov	r3, r2
 8001f86:	011b      	lsls	r3, r3, #4
 8001f88:	1a9b      	subs	r3, r3, r2
 8001f8a:	18c8      	adds	r0, r1, r3
 8001f8c:	4a0a      	ldr	r2, [pc, #40]	; (8001fb8 <ssd1306_WriteKnob+0x298>)
 8001f8e:	2301      	movs	r3, #1
 8001f90:	ca06      	ldmia	r2, {r1, r2}
 8001f92:	f000 f8f3 	bl	800217c <ssd1306_WriteString>

    ssd1306_UpdateScreen(hi2c);
 8001f96:	68f8      	ldr	r0, [r7, #12]
 8001f98:	f7ff fe90 	bl	8001cbc <ssd1306_UpdateScreen>
}
 8001f9c:	bf00      	nop
 8001f9e:	3734      	adds	r7, #52	; 0x34
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd90      	pop	{r4, r7, pc}
 8001fa4:	0800a8f8 	.word	0x0800a8f8
 8001fa8:	0800a8e4 	.word	0x0800a8e4
 8001fac:	0800a8ec 	.word	0x0800a8ec
 8001fb0:	0800a8f4 	.word	0x0800a8f4
 8001fb4:	20000000 	.word	0x20000000
 8001fb8:	20000008 	.word	0x20000008

08001fbc <ssd1306_DrawPixel>:

//  Draw one pixel in the screenbuffer
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	71fb      	strb	r3, [r7, #7]
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	71bb      	strb	r3, [r7, #6]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	db48      	blt.n	8002068 <ssd1306_DrawPixel+0xac>
 8001fd6:	79bb      	ldrb	r3, [r7, #6]
 8001fd8:	2b3f      	cmp	r3, #63	; 0x3f
 8001fda:	d845      	bhi.n	8002068 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted) {
 8001fdc:	4b25      	ldr	r3, [pc, #148]	; (8002074 <ssd1306_DrawPixel+0xb8>)
 8001fde:	791b      	ldrb	r3, [r3, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d006      	beq.n	8001ff2 <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR) !color;
 8001fe4:	797b      	ldrb	r3, [r7, #5]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	bf0c      	ite	eq
 8001fea:	2301      	moveq	r3, #1
 8001fec:	2300      	movne	r3, #0
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the correct color
    if (color == White) {
 8001ff2:	797b      	ldrb	r3, [r7, #5]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d11a      	bne.n	800202e <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001ff8:	79fa      	ldrb	r2, [r7, #7]
 8001ffa:	79bb      	ldrb	r3, [r7, #6]
 8001ffc:	08db      	lsrs	r3, r3, #3
 8001ffe:	b2d8      	uxtb	r0, r3
 8002000:	4603      	mov	r3, r0
 8002002:	01db      	lsls	r3, r3, #7
 8002004:	4413      	add	r3, r2
 8002006:	4a1c      	ldr	r2, [pc, #112]	; (8002078 <ssd1306_DrawPixel+0xbc>)
 8002008:	5cd3      	ldrb	r3, [r2, r3]
 800200a:	b25a      	sxtb	r2, r3
 800200c:	79bb      	ldrb	r3, [r7, #6]
 800200e:	f003 0307 	and.w	r3, r3, #7
 8002012:	2101      	movs	r1, #1
 8002014:	fa01 f303 	lsl.w	r3, r1, r3
 8002018:	b25b      	sxtb	r3, r3
 800201a:	4313      	orrs	r3, r2
 800201c:	b259      	sxtb	r1, r3
 800201e:	79fa      	ldrb	r2, [r7, #7]
 8002020:	4603      	mov	r3, r0
 8002022:	01db      	lsls	r3, r3, #7
 8002024:	4413      	add	r3, r2
 8002026:	b2c9      	uxtb	r1, r1
 8002028:	4a13      	ldr	r2, [pc, #76]	; (8002078 <ssd1306_DrawPixel+0xbc>)
 800202a:	54d1      	strb	r1, [r2, r3]
 800202c:	e01d      	b.n	800206a <ssd1306_DrawPixel+0xae>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800202e:	79fa      	ldrb	r2, [r7, #7]
 8002030:	79bb      	ldrb	r3, [r7, #6]
 8002032:	08db      	lsrs	r3, r3, #3
 8002034:	b2d8      	uxtb	r0, r3
 8002036:	4603      	mov	r3, r0
 8002038:	01db      	lsls	r3, r3, #7
 800203a:	4413      	add	r3, r2
 800203c:	4a0e      	ldr	r2, [pc, #56]	; (8002078 <ssd1306_DrawPixel+0xbc>)
 800203e:	5cd3      	ldrb	r3, [r2, r3]
 8002040:	b25a      	sxtb	r2, r3
 8002042:	79bb      	ldrb	r3, [r7, #6]
 8002044:	f003 0307 	and.w	r3, r3, #7
 8002048:	2101      	movs	r1, #1
 800204a:	fa01 f303 	lsl.w	r3, r1, r3
 800204e:	b25b      	sxtb	r3, r3
 8002050:	43db      	mvns	r3, r3
 8002052:	b25b      	sxtb	r3, r3
 8002054:	4013      	ands	r3, r2
 8002056:	b259      	sxtb	r1, r3
 8002058:	79fa      	ldrb	r2, [r7, #7]
 800205a:	4603      	mov	r3, r0
 800205c:	01db      	lsls	r3, r3, #7
 800205e:	4413      	add	r3, r2
 8002060:	b2c9      	uxtb	r1, r1
 8002062:	4a05      	ldr	r2, [pc, #20]	; (8002078 <ssd1306_DrawPixel+0xbc>)
 8002064:	54d1      	strb	r1, [r2, r3]
 8002066:	e000      	b.n	800206a <ssd1306_DrawPixel+0xae>
        return;
 8002068:	bf00      	nop
    }
}
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	200005dc 	.word	0x200005dc
 8002078:	200001dc 	.word	0x200001dc

0800207c <ssd1306_WriteChar>:

//  Draw 1 char to the screen buffer
//  ch      => Character to write
//  Font    => Font to use
//  color   => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 800207c:	b590      	push	{r4, r7, lr}
 800207e:	b089      	sub	sp, #36	; 0x24
 8002080:	af00      	add	r7, sp, #0
 8002082:	4604      	mov	r4, r0
 8002084:	1d38      	adds	r0, r7, #4
 8002086:	e880 0006 	stmia.w	r0, {r1, r2}
 800208a:	461a      	mov	r2, r3
 800208c:	4623      	mov	r3, r4
 800208e:	73fb      	strb	r3, [r7, #15]
 8002090:	4613      	mov	r3, r2
 8002092:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8002094:	4b38      	ldr	r3, [pc, #224]	; (8002178 <ssd1306_WriteChar+0xfc>)
 8002096:	881b      	ldrh	r3, [r3, #0]
 8002098:	461a      	mov	r2, r3
 800209a:	793b      	ldrb	r3, [r7, #4]
 800209c:	4413      	add	r3, r2
 800209e:	2b7f      	cmp	r3, #127	; 0x7f
 80020a0:	dc06      	bgt.n	80020b0 <ssd1306_WriteChar+0x34>
    SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight)) {
 80020a2:	4b35      	ldr	r3, [pc, #212]	; (8002178 <ssd1306_WriteChar+0xfc>)
 80020a4:	885b      	ldrh	r3, [r3, #2]
 80020a6:	461a      	mov	r2, r3
 80020a8:	797b      	ldrb	r3, [r7, #5]
 80020aa:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80020ac:	2b3f      	cmp	r3, #63	; 0x3f
 80020ae:	dd01      	ble.n	80020b4 <ssd1306_WriteChar+0x38>
        // Not enough space on current line
        return 0;
 80020b0:	2300      	movs	r3, #0
 80020b2:	e05d      	b.n	8002170 <ssd1306_WriteChar+0xf4>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++) {
 80020b4:	2300      	movs	r3, #0
 80020b6:	61fb      	str	r3, [r7, #28]
 80020b8:	e04c      	b.n	8002154 <ssd1306_WriteChar+0xd8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
 80020be:	3b20      	subs	r3, #32
 80020c0:	7979      	ldrb	r1, [r7, #5]
 80020c2:	fb01 f303 	mul.w	r3, r1, r3
 80020c6:	4619      	mov	r1, r3
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	440b      	add	r3, r1
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	4413      	add	r3, r2
 80020d0:	881b      	ldrh	r3, [r3, #0]
 80020d2:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++) {
 80020d4:	2300      	movs	r3, #0
 80020d6:	61bb      	str	r3, [r7, #24]
 80020d8:	e034      	b.n	8002144 <ssd1306_WriteChar+0xc8>
            if ((b << j) & 0x8000) {
 80020da:	697a      	ldr	r2, [r7, #20]
 80020dc:	69bb      	ldr	r3, [r7, #24]
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d012      	beq.n	8002110 <ssd1306_WriteChar+0x94>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80020ea:	4b23      	ldr	r3, [pc, #140]	; (8002178 <ssd1306_WriteChar+0xfc>)
 80020ec:	881b      	ldrh	r3, [r3, #0]
 80020ee:	b2da      	uxtb	r2, r3
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	4413      	add	r3, r2
 80020f6:	b2d8      	uxtb	r0, r3
 80020f8:	4b1f      	ldr	r3, [pc, #124]	; (8002178 <ssd1306_WriteChar+0xfc>)
 80020fa:	885b      	ldrh	r3, [r3, #2]
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	b2db      	uxtb	r3, r3
 8002102:	4413      	add	r3, r2
 8002104:	b2db      	uxtb	r3, r3
 8002106:	7bba      	ldrb	r2, [r7, #14]
 8002108:	4619      	mov	r1, r3
 800210a:	f7ff ff57 	bl	8001fbc <ssd1306_DrawPixel>
 800210e:	e016      	b.n	800213e <ssd1306_WriteChar+0xc2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) !color);
 8002110:	4b19      	ldr	r3, [pc, #100]	; (8002178 <ssd1306_WriteChar+0xfc>)
 8002112:	881b      	ldrh	r3, [r3, #0]
 8002114:	b2da      	uxtb	r2, r3
 8002116:	69bb      	ldr	r3, [r7, #24]
 8002118:	b2db      	uxtb	r3, r3
 800211a:	4413      	add	r3, r2
 800211c:	b2d8      	uxtb	r0, r3
 800211e:	4b16      	ldr	r3, [pc, #88]	; (8002178 <ssd1306_WriteChar+0xfc>)
 8002120:	885b      	ldrh	r3, [r3, #2]
 8002122:	b2da      	uxtb	r2, r3
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	b2db      	uxtb	r3, r3
 8002128:	4413      	add	r3, r2
 800212a:	b2d9      	uxtb	r1, r3
 800212c:	7bbb      	ldrb	r3, [r7, #14]
 800212e:	2b00      	cmp	r3, #0
 8002130:	bf0c      	ite	eq
 8002132:	2301      	moveq	r3, #1
 8002134:	2300      	movne	r3, #0
 8002136:	b2db      	uxtb	r3, r3
 8002138:	461a      	mov	r2, r3
 800213a:	f7ff ff3f 	bl	8001fbc <ssd1306_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++) {
 800213e:	69bb      	ldr	r3, [r7, #24]
 8002140:	3301      	adds	r3, #1
 8002142:	61bb      	str	r3, [r7, #24]
 8002144:	793b      	ldrb	r3, [r7, #4]
 8002146:	461a      	mov	r2, r3
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	4293      	cmp	r3, r2
 800214c:	d3c5      	bcc.n	80020da <ssd1306_WriteChar+0x5e>
    for (i = 0; i < Font.FontHeight; i++) {
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	3301      	adds	r3, #1
 8002152:	61fb      	str	r3, [r7, #28]
 8002154:	797b      	ldrb	r3, [r7, #5]
 8002156:	461a      	mov	r2, r3
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	4293      	cmp	r3, r2
 800215c:	d3ad      	bcc.n	80020ba <ssd1306_WriteChar+0x3e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800215e:	4b06      	ldr	r3, [pc, #24]	; (8002178 <ssd1306_WriteChar+0xfc>)
 8002160:	881a      	ldrh	r2, [r3, #0]
 8002162:	793b      	ldrb	r3, [r7, #4]
 8002164:	b29b      	uxth	r3, r3
 8002166:	4413      	add	r3, r2
 8002168:	b29a      	uxth	r2, r3
 800216a:	4b03      	ldr	r3, [pc, #12]	; (8002178 <ssd1306_WriteChar+0xfc>)
 800216c:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 800216e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002170:	4618      	mov	r0, r3
 8002172:	3724      	adds	r7, #36	; 0x24
 8002174:	46bd      	mov	sp, r7
 8002176:	bd90      	pop	{r4, r7, pc}
 8002178:	200005dc 	.word	0x200005dc

0800217c <ssd1306_WriteString>:

//  Write full string to screenbuffer
char ssd1306_WriteString(char *str, FontDef Font, SSD1306_COLOR color) {
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	1d38      	adds	r0, r7, #4
 8002186:	e880 0006 	stmia.w	r0, {r1, r2}
 800218a:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 800218c:	e012      	b.n	80021b4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	7818      	ldrb	r0, [r3, #0]
 8002192:	78fb      	ldrb	r3, [r7, #3]
 8002194:	1d3a      	adds	r2, r7, #4
 8002196:	ca06      	ldmia	r2, {r1, r2}
 8002198:	f7ff ff70 	bl	800207c <ssd1306_WriteChar>
 800219c:	4603      	mov	r3, r0
 800219e:	461a      	mov	r2, r3
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d002      	beq.n	80021ae <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	e008      	b.n	80021c0 <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	3301      	adds	r3, #1
 80021b2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d1e8      	bne.n	800218e <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	781b      	ldrb	r3, [r3, #0]
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3710      	adds	r7, #16
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <ssd1306_SetCursor>:
void ssd1306_InvertColors(void) {
    SSD1306.Inverted = !SSD1306.Inverted;
}

//  Set cursor position
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	4603      	mov	r3, r0
 80021d0:	460a      	mov	r2, r1
 80021d2:	71fb      	strb	r3, [r7, #7]
 80021d4:	4613      	mov	r3, r2
 80021d6:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80021d8:	79fb      	ldrb	r3, [r7, #7]
 80021da:	b29a      	uxth	r2, r3
 80021dc:	4b05      	ldr	r3, [pc, #20]	; (80021f4 <ssd1306_SetCursor+0x2c>)
 80021de:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80021e0:	79bb      	ldrb	r3, [r7, #6]
 80021e2:	b29a      	uxth	r2, r3
 80021e4:	4b03      	ldr	r3, [pc, #12]	; (80021f4 <ssd1306_SetCursor+0x2c>)
 80021e6:	805a      	strh	r2, [r3, #2]
}
 80021e8:	bf00      	nop
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr
 80021f4:	200005dc 	.word	0x200005dc

080021f8 <ssd1306_Select>:

// Select a display
void ssd1306_Select(I2C_HandleTypeDef *hi2c, Knob *k) {
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
    i2c_Select(hi2c, I2C_MUX_MASTER_ADDR, k->row);
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	785b      	ldrb	r3, [r3, #1]
 8002206:	461a      	mov	r2, r3
 8002208:	21e2      	movs	r1, #226	; 0xe2
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f000 f80b 	bl	8002226 <i2c_Select>
    i2c_Select(hi2c, I2C_MUX_SLAVE_ADDR, k->col);
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	789b      	ldrb	r3, [r3, #2]
 8002214:	461a      	mov	r2, r3
 8002216:	21e0      	movs	r1, #224	; 0xe0
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f000 f804 	bl	8002226 <i2c_Select>
}
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}

08002226 <i2c_Select>:

// Select an output in an i2c mux
void i2c_Select(I2C_HandleTypeDef *hi2c, uint8_t mux_addr, uint8_t i) {
 8002226:	b580      	push	{r7, lr}
 8002228:	b086      	sub	sp, #24
 800222a:	af02      	add	r7, sp, #8
 800222c:	6078      	str	r0, [r7, #4]
 800222e:	460b      	mov	r3, r1
 8002230:	70fb      	strb	r3, [r7, #3]
 8002232:	4613      	mov	r3, r2
 8002234:	70bb      	strb	r3, [r7, #2]
    if (i > 7) return;
 8002236:	78bb      	ldrb	r3, [r7, #2]
 8002238:	2b07      	cmp	r3, #7
 800223a:	d810      	bhi.n	800225e <i2c_Select+0x38>
    unsigned char temp[1];
    temp[0] = 1 << i;
 800223c:	78bb      	ldrb	r3, [r7, #2]
 800223e:	2201      	movs	r2, #1
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	b2db      	uxtb	r3, r3
 8002246:	733b      	strb	r3, [r7, #12]
    HAL_I2C_Master_Transmit(hi2c, mux_addr, temp, 1, 100);
 8002248:	78fb      	ldrb	r3, [r7, #3]
 800224a:	b299      	uxth	r1, r3
 800224c:	f107 020c 	add.w	r2, r7, #12
 8002250:	2364      	movs	r3, #100	; 0x64
 8002252:	9300      	str	r3, [sp, #0]
 8002254:	2301      	movs	r3, #1
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f001 fc12 	bl	8003a80 <HAL_I2C_Master_Transmit>
 800225c:	e000      	b.n	8002260 <i2c_Select+0x3a>
    if (i > 7) return;
 800225e:	bf00      	nop
}
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
	...

08002268 <update_init_indicator>:

// Update the init value closeness indicator
char* update_init_indicator(Knob *k) {
 8002268:	b590      	push	{r4, r7, lr}
 800226a:	b085      	sub	sp, #20
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
    int8_t init_diff = KnobMap(k, k->init_value, MIDI_MAX) - KnobMap(k, k->value, MIDI_MAX);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	227f      	movs	r2, #127	; 0x7f
 8002276:	4619      	mov	r1, r3
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f7fe fe4b 	bl	8000f14 <KnobMap>
 800227e:	4603      	mov	r3, r0
 8002280:	461c      	mov	r4, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	7e9b      	ldrb	r3, [r3, #26]
 8002286:	227f      	movs	r2, #127	; 0x7f
 8002288:	4619      	mov	r1, r3
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7fe fe42 	bl	8000f14 <KnobMap>
 8002290:	4603      	mov	r3, r0
 8002292:	1ae3      	subs	r3, r4, r3
 8002294:	b2db      	uxtb	r3, r3
 8002296:	73fb      	strb	r3, [r7, #15]
    uint8_t init_pct = 1.0f * abs(init_diff) / MIDI_MAX * 100;
 8002298:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800229c:	2b00      	cmp	r3, #0
 800229e:	bfb8      	it	lt
 80022a0:	425b      	neglt	r3, r3
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	ee07 3a90 	vmov	s15, r3
 80022a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022ac:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8002398 <update_init_indicator+0x130>
 80022b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022b4:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800239c <update_init_indicator+0x134>
 80022b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022c0:	edc7 7a00 	vstr	s15, [r7]
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	73bb      	strb	r3, [r7, #14]

    if (init_diff == 0) return "       @       ";
 80022c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d101      	bne.n	80022d4 <update_init_indicator+0x6c>
 80022d0:	4b33      	ldr	r3, [pc, #204]	; (80023a0 <update_init_indicator+0x138>)
 80022d2:	e05c      	b.n	800238e <update_init_indicator+0x126>

    if (init_pct < 15) {
 80022d4:	7bbb      	ldrb	r3, [r7, #14]
 80022d6:	2b0e      	cmp	r3, #14
 80022d8:	d807      	bhi.n	80022ea <update_init_indicator+0x82>
        if (init_diff > 0) return "      >        ";
 80022da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	dd01      	ble.n	80022e6 <update_init_indicator+0x7e>
 80022e2:	4b30      	ldr	r3, [pc, #192]	; (80023a4 <update_init_indicator+0x13c>)
 80022e4:	e053      	b.n	800238e <update_init_indicator+0x126>
        else return "        <      ";
 80022e6:	4b30      	ldr	r3, [pc, #192]	; (80023a8 <update_init_indicator+0x140>)
 80022e8:	e051      	b.n	800238e <update_init_indicator+0x126>
    } else if (init_pct >= 15 && init_pct < 30) {
 80022ea:	7bbb      	ldrb	r3, [r7, #14]
 80022ec:	2b0e      	cmp	r3, #14
 80022ee:	d90a      	bls.n	8002306 <update_init_indicator+0x9e>
 80022f0:	7bbb      	ldrb	r3, [r7, #14]
 80022f2:	2b1d      	cmp	r3, #29
 80022f4:	d807      	bhi.n	8002306 <update_init_indicator+0x9e>
        if (init_diff > 0) return "     >>        ";
 80022f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	dd01      	ble.n	8002302 <update_init_indicator+0x9a>
 80022fe:	4b2b      	ldr	r3, [pc, #172]	; (80023ac <update_init_indicator+0x144>)
 8002300:	e045      	b.n	800238e <update_init_indicator+0x126>
        else return "        <<     ";
 8002302:	4b2b      	ldr	r3, [pc, #172]	; (80023b0 <update_init_indicator+0x148>)
 8002304:	e043      	b.n	800238e <update_init_indicator+0x126>
    } else if (init_pct >= 30 && init_pct < 45) {
 8002306:	7bbb      	ldrb	r3, [r7, #14]
 8002308:	2b1d      	cmp	r3, #29
 800230a:	d90a      	bls.n	8002322 <update_init_indicator+0xba>
 800230c:	7bbb      	ldrb	r3, [r7, #14]
 800230e:	2b2c      	cmp	r3, #44	; 0x2c
 8002310:	d807      	bhi.n	8002322 <update_init_indicator+0xba>
        if (init_diff > 0) return "    >>>        ";
 8002312:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002316:	2b00      	cmp	r3, #0
 8002318:	dd01      	ble.n	800231e <update_init_indicator+0xb6>
 800231a:	4b26      	ldr	r3, [pc, #152]	; (80023b4 <update_init_indicator+0x14c>)
 800231c:	e037      	b.n	800238e <update_init_indicator+0x126>
        else return "        <<<    ";
 800231e:	4b26      	ldr	r3, [pc, #152]	; (80023b8 <update_init_indicator+0x150>)
 8002320:	e035      	b.n	800238e <update_init_indicator+0x126>
    } else if (init_pct >= 45 && init_pct < 61) {
 8002322:	7bbb      	ldrb	r3, [r7, #14]
 8002324:	2b2c      	cmp	r3, #44	; 0x2c
 8002326:	d90a      	bls.n	800233e <update_init_indicator+0xd6>
 8002328:	7bbb      	ldrb	r3, [r7, #14]
 800232a:	2b3c      	cmp	r3, #60	; 0x3c
 800232c:	d807      	bhi.n	800233e <update_init_indicator+0xd6>
        if (init_diff > 0) return "   >>>>        ";
 800232e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002332:	2b00      	cmp	r3, #0
 8002334:	dd01      	ble.n	800233a <update_init_indicator+0xd2>
 8002336:	4b21      	ldr	r3, [pc, #132]	; (80023bc <update_init_indicator+0x154>)
 8002338:	e029      	b.n	800238e <update_init_indicator+0x126>
        else return "        <<<<   ";
 800233a:	4b21      	ldr	r3, [pc, #132]	; (80023c0 <update_init_indicator+0x158>)
 800233c:	e027      	b.n	800238e <update_init_indicator+0x126>
    } else if (init_pct >= 61 && init_pct < 77) {
 800233e:	7bbb      	ldrb	r3, [r7, #14]
 8002340:	2b3c      	cmp	r3, #60	; 0x3c
 8002342:	d90a      	bls.n	800235a <update_init_indicator+0xf2>
 8002344:	7bbb      	ldrb	r3, [r7, #14]
 8002346:	2b4c      	cmp	r3, #76	; 0x4c
 8002348:	d807      	bhi.n	800235a <update_init_indicator+0xf2>
        if (init_diff > 0) return "  >>>>>        ";
 800234a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800234e:	2b00      	cmp	r3, #0
 8002350:	dd01      	ble.n	8002356 <update_init_indicator+0xee>
 8002352:	4b1c      	ldr	r3, [pc, #112]	; (80023c4 <update_init_indicator+0x15c>)
 8002354:	e01b      	b.n	800238e <update_init_indicator+0x126>
        else return "        <<<<<  ";
 8002356:	4b1c      	ldr	r3, [pc, #112]	; (80023c8 <update_init_indicator+0x160>)
 8002358:	e019      	b.n	800238e <update_init_indicator+0x126>
    } else if (init_pct >= 77 && init_pct < 93) {
 800235a:	7bbb      	ldrb	r3, [r7, #14]
 800235c:	2b4c      	cmp	r3, #76	; 0x4c
 800235e:	d90a      	bls.n	8002376 <update_init_indicator+0x10e>
 8002360:	7bbb      	ldrb	r3, [r7, #14]
 8002362:	2b5c      	cmp	r3, #92	; 0x5c
 8002364:	d807      	bhi.n	8002376 <update_init_indicator+0x10e>
        if (init_diff > 0) return " >>>>>>        ";
 8002366:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800236a:	2b00      	cmp	r3, #0
 800236c:	dd01      	ble.n	8002372 <update_init_indicator+0x10a>
 800236e:	4b17      	ldr	r3, [pc, #92]	; (80023cc <update_init_indicator+0x164>)
 8002370:	e00d      	b.n	800238e <update_init_indicator+0x126>
        else return "        <<<<<< ";
 8002372:	4b17      	ldr	r3, [pc, #92]	; (80023d0 <update_init_indicator+0x168>)
 8002374:	e00b      	b.n	800238e <update_init_indicator+0x126>
    } else if (init_pct >= 93) {
 8002376:	7bbb      	ldrb	r3, [r7, #14]
 8002378:	2b5c      	cmp	r3, #92	; 0x5c
 800237a:	d907      	bls.n	800238c <update_init_indicator+0x124>
        if (init_diff > 0) return ">>>>>>>        ";
 800237c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002380:	2b00      	cmp	r3, #0
 8002382:	dd01      	ble.n	8002388 <update_init_indicator+0x120>
 8002384:	4b13      	ldr	r3, [pc, #76]	; (80023d4 <update_init_indicator+0x16c>)
 8002386:	e002      	b.n	800238e <update_init_indicator+0x126>
        else return "        <<<<<<<";
 8002388:	4b13      	ldr	r3, [pc, #76]	; (80023d8 <update_init_indicator+0x170>)
 800238a:	e000      	b.n	800238e <update_init_indicator+0x126>
    } else {
        return " ";
 800238c:	4b13      	ldr	r3, [pc, #76]	; (80023dc <update_init_indicator+0x174>)
    }
}
 800238e:	4618      	mov	r0, r3
 8002390:	3714      	adds	r7, #20
 8002392:	46bd      	mov	sp, r7
 8002394:	bd90      	pop	{r4, r7, pc}
 8002396:	bf00      	nop
 8002398:	42fe0000 	.word	0x42fe0000
 800239c:	42c80000 	.word	0x42c80000
 80023a0:	0800a8f8 	.word	0x0800a8f8
 80023a4:	0800a908 	.word	0x0800a908
 80023a8:	0800a918 	.word	0x0800a918
 80023ac:	0800a928 	.word	0x0800a928
 80023b0:	0800a938 	.word	0x0800a938
 80023b4:	0800a948 	.word	0x0800a948
 80023b8:	0800a958 	.word	0x0800a958
 80023bc:	0800a968 	.word	0x0800a968
 80023c0:	0800a978 	.word	0x0800a978
 80023c4:	0800a988 	.word	0x0800a988
 80023c8:	0800a998 	.word	0x0800a998
 80023cc:	0800a9a8 	.word	0x0800a9a8
 80023d0:	0800a9b8 	.word	0x0800a9b8
 80023d4:	0800a9c8 	.word	0x0800a9c8
 80023d8:	0800a9d8 	.word	0x0800a9d8
 80023dc:	0800a9e8 	.word	0x0800a9e8

080023e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023e6:	2300      	movs	r3, #0
 80023e8:	607b      	str	r3, [r7, #4]
 80023ea:	4b10      	ldr	r3, [pc, #64]	; (800242c <HAL_MspInit+0x4c>)
 80023ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ee:	4a0f      	ldr	r2, [pc, #60]	; (800242c <HAL_MspInit+0x4c>)
 80023f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023f4:	6453      	str	r3, [r2, #68]	; 0x44
 80023f6:	4b0d      	ldr	r3, [pc, #52]	; (800242c <HAL_MspInit+0x4c>)
 80023f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023fe:	607b      	str	r3, [r7, #4]
 8002400:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002402:	2300      	movs	r3, #0
 8002404:	603b      	str	r3, [r7, #0]
 8002406:	4b09      	ldr	r3, [pc, #36]	; (800242c <HAL_MspInit+0x4c>)
 8002408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240a:	4a08      	ldr	r2, [pc, #32]	; (800242c <HAL_MspInit+0x4c>)
 800240c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002410:	6413      	str	r3, [r2, #64]	; 0x40
 8002412:	4b06      	ldr	r3, [pc, #24]	; (800242c <HAL_MspInit+0x4c>)
 8002414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800241a:	603b      	str	r3, [r7, #0]
 800241c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800241e:	bf00      	nop
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	40023800 	.word	0x40023800

08002430 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b08a      	sub	sp, #40	; 0x28
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002438:	f107 0314 	add.w	r3, r7, #20
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
 8002440:	605a      	str	r2, [r3, #4]
 8002442:	609a      	str	r2, [r3, #8]
 8002444:	60da      	str	r2, [r3, #12]
 8002446:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a17      	ldr	r2, [pc, #92]	; (80024ac <HAL_ADC_MspInit+0x7c>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d127      	bne.n	80024a2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002452:	2300      	movs	r3, #0
 8002454:	613b      	str	r3, [r7, #16]
 8002456:	4b16      	ldr	r3, [pc, #88]	; (80024b0 <HAL_ADC_MspInit+0x80>)
 8002458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245a:	4a15      	ldr	r2, [pc, #84]	; (80024b0 <HAL_ADC_MspInit+0x80>)
 800245c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002460:	6453      	str	r3, [r2, #68]	; 0x44
 8002462:	4b13      	ldr	r3, [pc, #76]	; (80024b0 <HAL_ADC_MspInit+0x80>)
 8002464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002466:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800246a:	613b      	str	r3, [r7, #16]
 800246c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800246e:	2300      	movs	r3, #0
 8002470:	60fb      	str	r3, [r7, #12]
 8002472:	4b0f      	ldr	r3, [pc, #60]	; (80024b0 <HAL_ADC_MspInit+0x80>)
 8002474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002476:	4a0e      	ldr	r2, [pc, #56]	; (80024b0 <HAL_ADC_MspInit+0x80>)
 8002478:	f043 0301 	orr.w	r3, r3, #1
 800247c:	6313      	str	r3, [r2, #48]	; 0x30
 800247e:	4b0c      	ldr	r3, [pc, #48]	; (80024b0 <HAL_ADC_MspInit+0x80>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002482:	f003 0301 	and.w	r3, r3, #1
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800248a:	230f      	movs	r3, #15
 800248c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800248e:	2303      	movs	r3, #3
 8002490:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002492:	2300      	movs	r3, #0
 8002494:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002496:	f107 0314 	add.w	r3, r7, #20
 800249a:	4619      	mov	r1, r3
 800249c:	4805      	ldr	r0, [pc, #20]	; (80024b4 <HAL_ADC_MspInit+0x84>)
 800249e:	f000 ffdb 	bl	8003458 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80024a2:	bf00      	nop
 80024a4:	3728      	adds	r7, #40	; 0x28
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	40012000 	.word	0x40012000
 80024b0:	40023800 	.word	0x40023800
 80024b4:	40020000 	.word	0x40020000

080024b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08a      	sub	sp, #40	; 0x28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c0:	f107 0314 	add.w	r3, r7, #20
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	609a      	str	r2, [r3, #8]
 80024cc:	60da      	str	r2, [r3, #12]
 80024ce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a19      	ldr	r2, [pc, #100]	; (800253c <HAL_I2C_MspInit+0x84>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d12b      	bne.n	8002532 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	613b      	str	r3, [r7, #16]
 80024de:	4b18      	ldr	r3, [pc, #96]	; (8002540 <HAL_I2C_MspInit+0x88>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e2:	4a17      	ldr	r2, [pc, #92]	; (8002540 <HAL_I2C_MspInit+0x88>)
 80024e4:	f043 0302 	orr.w	r3, r3, #2
 80024e8:	6313      	str	r3, [r2, #48]	; 0x30
 80024ea:	4b15      	ldr	r3, [pc, #84]	; (8002540 <HAL_I2C_MspInit+0x88>)
 80024ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ee:	f003 0302 	and.w	r3, r3, #2
 80024f2:	613b      	str	r3, [r7, #16]
 80024f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024f6:	23c0      	movs	r3, #192	; 0xc0
 80024f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024fa:	2312      	movs	r3, #18
 80024fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024fe:	2301      	movs	r3, #1
 8002500:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002502:	2303      	movs	r3, #3
 8002504:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002506:	2304      	movs	r3, #4
 8002508:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800250a:	f107 0314 	add.w	r3, r7, #20
 800250e:	4619      	mov	r1, r3
 8002510:	480c      	ldr	r0, [pc, #48]	; (8002544 <HAL_I2C_MspInit+0x8c>)
 8002512:	f000 ffa1 	bl	8003458 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002516:	2300      	movs	r3, #0
 8002518:	60fb      	str	r3, [r7, #12]
 800251a:	4b09      	ldr	r3, [pc, #36]	; (8002540 <HAL_I2C_MspInit+0x88>)
 800251c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251e:	4a08      	ldr	r2, [pc, #32]	; (8002540 <HAL_I2C_MspInit+0x88>)
 8002520:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002524:	6413      	str	r3, [r2, #64]	; 0x40
 8002526:	4b06      	ldr	r3, [pc, #24]	; (8002540 <HAL_I2C_MspInit+0x88>)
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800252e:	60fb      	str	r3, [r7, #12]
 8002530:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002532:	bf00      	nop
 8002534:	3728      	adds	r7, #40	; 0x28
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	40005400 	.word	0x40005400
 8002540:	40023800 	.word	0x40023800
 8002544:	40020400 	.word	0x40020400

08002548 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a05      	ldr	r2, [pc, #20]	; (800256c <HAL_RTC_MspInit+0x24>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d102      	bne.n	8002560 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800255a:	4b05      	ldr	r3, [pc, #20]	; (8002570 <HAL_RTC_MspInit+0x28>)
 800255c:	2201      	movs	r2, #1
 800255e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr
 800256c:	40002800 	.word	0x40002800
 8002570:	42470e3c 	.word	0x42470e3c

08002574 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
    while (1)
 8002578:	e7fe      	b.n	8002578 <NMI_Handler+0x4>

0800257a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800257a:	b480      	push	{r7}
 800257c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800257e:	e7fe      	b.n	800257e <HardFault_Handler+0x4>

08002580 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002584:	e7fe      	b.n	8002584 <MemManage_Handler+0x4>

08002586 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002586:	b480      	push	{r7}
 8002588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800258a:	e7fe      	b.n	800258a <BusFault_Handler+0x4>

0800258c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002590:	e7fe      	b.n	8002590 <UsageFault_Handler+0x4>

08002592 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002592:	b480      	push	{r7}
 8002594:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002596:	bf00      	nop
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025a4:	bf00      	nop
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025ae:	b480      	push	{r7}
 80025b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025b2:	bf00      	nop
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
    for (uint8_t i = 0; i < NUM_BUTTONS; i++) {
 80025c2:	2300      	movs	r3, #0
 80025c4:	71fb      	strb	r3, [r7, #7]
 80025c6:	e02d      	b.n	8002624 <SysTick_Handler+0x68>
        uint8_t reading = HAL_GPIO_ReadPin(GPIO_PORT_BUTTONS, btnPins[i]);
 80025c8:	79fb      	ldrb	r3, [r7, #7]
 80025ca:	4a1b      	ldr	r2, [pc, #108]	; (8002638 <SysTick_Handler+0x7c>)
 80025cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025d0:	4619      	mov	r1, r3
 80025d2:	481a      	ldr	r0, [pc, #104]	; (800263c <SysTick_Handler+0x80>)
 80025d4:	f001 f8c4 	bl	8003760 <HAL_GPIO_ReadPin>
 80025d8:	4603      	mov	r3, r0
 80025da:	71bb      	strb	r3, [r7, #6]

        if (reading == btnStatesLast[i] && reading != btnStates[i]) {
 80025dc:	79fb      	ldrb	r3, [r7, #7]
 80025de:	4a18      	ldr	r2, [pc, #96]	; (8002640 <SysTick_Handler+0x84>)
 80025e0:	5cd3      	ldrb	r3, [r2, r3]
 80025e2:	79ba      	ldrb	r2, [r7, #6]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d116      	bne.n	8002616 <SysTick_Handler+0x5a>
 80025e8:	79fb      	ldrb	r3, [r7, #7]
 80025ea:	4a16      	ldr	r2, [pc, #88]	; (8002644 <SysTick_Handler+0x88>)
 80025ec:	5cd3      	ldrb	r3, [r2, r3]
 80025ee:	79ba      	ldrb	r2, [r7, #6]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d010      	beq.n	8002616 <SysTick_Handler+0x5a>
            btnStates[i] = reading;
 80025f4:	79fb      	ldrb	r3, [r7, #7]
 80025f6:	4913      	ldr	r1, [pc, #76]	; (8002644 <SysTick_Handler+0x88>)
 80025f8:	79ba      	ldrb	r2, [r7, #6]
 80025fa:	54ca      	strb	r2, [r1, r3]

            if (btnStates[i] == GPIO_PIN_RESET) {
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	4a11      	ldr	r2, [pc, #68]	; (8002644 <SysTick_Handler+0x88>)
 8002600:	5cd3      	ldrb	r3, [r2, r3]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d107      	bne.n	8002616 <SysTick_Handler+0x5a>
                HAL_GPIO_TogglePin(GPIO_PORT_LEDS, LEDPins[i]);
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	4a0f      	ldr	r2, [pc, #60]	; (8002648 <SysTick_Handler+0x8c>)
 800260a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800260e:	4619      	mov	r1, r3
 8002610:	480e      	ldr	r0, [pc, #56]	; (800264c <SysTick_Handler+0x90>)
 8002612:	f001 f8d6 	bl	80037c2 <HAL_GPIO_TogglePin>
            }
        }

        btnStatesLast[i] = reading;
 8002616:	79fb      	ldrb	r3, [r7, #7]
 8002618:	4909      	ldr	r1, [pc, #36]	; (8002640 <SysTick_Handler+0x84>)
 800261a:	79ba      	ldrb	r2, [r7, #6]
 800261c:	54ca      	strb	r2, [r1, r3]
    for (uint8_t i = 0; i < NUM_BUTTONS; i++) {
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	3301      	adds	r3, #1
 8002622:	71fb      	strb	r3, [r7, #7]
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	2b05      	cmp	r3, #5
 8002628:	d9ce      	bls.n	80025c8 <SysTick_Handler+0xc>
    }
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800262a:	f000 f9cd 	bl	80029c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800262e:	bf00      	nop
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	20000030 	.word	0x20000030
 800263c:	40020000 	.word	0x40020000
 8002640:	20000028 	.word	0x20000028
 8002644:	20000020 	.word	0x20000020
 8002648:	2000003c 	.word	0x2000003c
 800264c:	40020400 	.word	0x40020400

08002650 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002654:	4802      	ldr	r0, [pc, #8]	; (8002660 <OTG_FS_IRQHandler+0x10>)
 8002656:	f001 fffa 	bl	800464e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800265a:	bf00      	nop
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	200027dc 	.word	0x200027dc

08002664 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]
 8002674:	e00a      	b.n	800268c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002676:	f3af 8000 	nop.w
 800267a:	4601      	mov	r1, r0
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	1c5a      	adds	r2, r3, #1
 8002680:	60ba      	str	r2, [r7, #8]
 8002682:	b2ca      	uxtb	r2, r1
 8002684:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	3301      	adds	r3, #1
 800268a:	617b      	str	r3, [r7, #20]
 800268c:	697a      	ldr	r2, [r7, #20]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	429a      	cmp	r2, r3
 8002692:	dbf0      	blt.n	8002676 <_read+0x12>
	}

return len;
 8002694:	687b      	ldr	r3, [r7, #4]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3718      	adds	r7, #24
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b086      	sub	sp, #24
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	60f8      	str	r0, [r7, #12]
 80026a6:	60b9      	str	r1, [r7, #8]
 80026a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
 80026ae:	e009      	b.n	80026c4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	1c5a      	adds	r2, r3, #1
 80026b4:	60ba      	str	r2, [r7, #8]
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	4618      	mov	r0, r3
 80026ba:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	3301      	adds	r3, #1
 80026c2:	617b      	str	r3, [r7, #20]
 80026c4:	697a      	ldr	r2, [r7, #20]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	dbf1      	blt.n	80026b0 <_write+0x12>
	}
	return len;
 80026cc:	687b      	ldr	r3, [r7, #4]
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3718      	adds	r7, #24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <_close>:

int _close(int file)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b083      	sub	sp, #12
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
	return -1;
 80026de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b083      	sub	sp, #12
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
 80026f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026fe:	605a      	str	r2, [r3, #4]
	return 0;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr

0800270e <_isatty>:

int _isatty(int file)
{
 800270e:	b480      	push	{r7}
 8002710:	b083      	sub	sp, #12
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
	return 1;
 8002716:	2301      	movs	r3, #1
}
 8002718:	4618      	mov	r0, r3
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002724:	b480      	push	{r7}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
	return 0;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
	...

08002740 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002748:	4a14      	ldr	r2, [pc, #80]	; (800279c <_sbrk+0x5c>)
 800274a:	4b15      	ldr	r3, [pc, #84]	; (80027a0 <_sbrk+0x60>)
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002754:	4b13      	ldr	r3, [pc, #76]	; (80027a4 <_sbrk+0x64>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d102      	bne.n	8002762 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800275c:	4b11      	ldr	r3, [pc, #68]	; (80027a4 <_sbrk+0x64>)
 800275e:	4a12      	ldr	r2, [pc, #72]	; (80027a8 <_sbrk+0x68>)
 8002760:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002762:	4b10      	ldr	r3, [pc, #64]	; (80027a4 <_sbrk+0x64>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4413      	add	r3, r2
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	429a      	cmp	r2, r3
 800276e:	d207      	bcs.n	8002780 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002770:	f006 ffbe 	bl	80096f0 <__errno>
 8002774:	4603      	mov	r3, r0
 8002776:	220c      	movs	r2, #12
 8002778:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800277a:	f04f 33ff 	mov.w	r3, #4294967295
 800277e:	e009      	b.n	8002794 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002780:	4b08      	ldr	r3, [pc, #32]	; (80027a4 <_sbrk+0x64>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002786:	4b07      	ldr	r3, [pc, #28]	; (80027a4 <_sbrk+0x64>)
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4413      	add	r3, r2
 800278e:	4a05      	ldr	r2, [pc, #20]	; (80027a4 <_sbrk+0x64>)
 8002790:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002792:	68fb      	ldr	r3, [r7, #12]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	20020000 	.word	0x20020000
 80027a0:	00000400 	.word	0x00000400
 80027a4:	200005e4 	.word	0x200005e4
 80027a8:	20002bf8 	.word	0x20002bf8

080027ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027b0:	4b06      	ldr	r3, [pc, #24]	; (80027cc <SystemInit+0x20>)
 80027b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027b6:	4a05      	ldr	r2, [pc, #20]	; (80027cc <SystemInit+0x20>)
 80027b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027c0:	bf00      	nop
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	e000ed00 	.word	0xe000ed00

080027d0 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b087      	sub	sp, #28
 80027d4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80027d6:	2300      	movs	r3, #0
 80027d8:	613b      	str	r3, [r7, #16]
 80027da:	2300      	movs	r3, #0
 80027dc:	617b      	str	r3, [r7, #20]
 80027de:	2302      	movs	r3, #2
 80027e0:	60fb      	str	r3, [r7, #12]
 80027e2:	2300      	movs	r3, #0
 80027e4:	60bb      	str	r3, [r7, #8]
 80027e6:	2302      	movs	r3, #2
 80027e8:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80027ea:	4b34      	ldr	r3, [pc, #208]	; (80028bc <SystemCoreClockUpdate+0xec>)
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	f003 030c 	and.w	r3, r3, #12
 80027f2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	2b08      	cmp	r3, #8
 80027f8:	d011      	beq.n	800281e <SystemCoreClockUpdate+0x4e>
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	2b08      	cmp	r3, #8
 80027fe:	d844      	bhi.n	800288a <SystemCoreClockUpdate+0xba>
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d003      	beq.n	800280e <SystemCoreClockUpdate+0x3e>
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	2b04      	cmp	r3, #4
 800280a:	d004      	beq.n	8002816 <SystemCoreClockUpdate+0x46>
 800280c:	e03d      	b.n	800288a <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800280e:	4b2c      	ldr	r3, [pc, #176]	; (80028c0 <SystemCoreClockUpdate+0xf0>)
 8002810:	4a2c      	ldr	r2, [pc, #176]	; (80028c4 <SystemCoreClockUpdate+0xf4>)
 8002812:	601a      	str	r2, [r3, #0]
      break;
 8002814:	e03d      	b.n	8002892 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8002816:	4b2a      	ldr	r3, [pc, #168]	; (80028c0 <SystemCoreClockUpdate+0xf0>)
 8002818:	4a2b      	ldr	r2, [pc, #172]	; (80028c8 <SystemCoreClockUpdate+0xf8>)
 800281a:	601a      	str	r2, [r3, #0]
      break;
 800281c:	e039      	b.n	8002892 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800281e:	4b27      	ldr	r3, [pc, #156]	; (80028bc <SystemCoreClockUpdate+0xec>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	0d9b      	lsrs	r3, r3, #22
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800282a:	4b24      	ldr	r3, [pc, #144]	; (80028bc <SystemCoreClockUpdate+0xec>)
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002832:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d00c      	beq.n	8002854 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800283a:	4a23      	ldr	r2, [pc, #140]	; (80028c8 <SystemCoreClockUpdate+0xf8>)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002842:	4a1e      	ldr	r2, [pc, #120]	; (80028bc <SystemCoreClockUpdate+0xec>)
 8002844:	6852      	ldr	r2, [r2, #4]
 8002846:	0992      	lsrs	r2, r2, #6
 8002848:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800284c:	fb02 f303 	mul.w	r3, r2, r3
 8002850:	617b      	str	r3, [r7, #20]
 8002852:	e00b      	b.n	800286c <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002854:	4a1b      	ldr	r2, [pc, #108]	; (80028c4 <SystemCoreClockUpdate+0xf4>)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	fbb2 f3f3 	udiv	r3, r2, r3
 800285c:	4a17      	ldr	r2, [pc, #92]	; (80028bc <SystemCoreClockUpdate+0xec>)
 800285e:	6852      	ldr	r2, [r2, #4]
 8002860:	0992      	lsrs	r2, r2, #6
 8002862:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002866:	fb02 f303 	mul.w	r3, r2, r3
 800286a:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800286c:	4b13      	ldr	r3, [pc, #76]	; (80028bc <SystemCoreClockUpdate+0xec>)
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	0c1b      	lsrs	r3, r3, #16
 8002872:	f003 0303 	and.w	r3, r3, #3
 8002876:	3301      	adds	r3, #1
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800287c:	697a      	ldr	r2, [r7, #20]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	fbb2 f3f3 	udiv	r3, r2, r3
 8002884:	4a0e      	ldr	r2, [pc, #56]	; (80028c0 <SystemCoreClockUpdate+0xf0>)
 8002886:	6013      	str	r3, [r2, #0]
      break;
 8002888:	e003      	b.n	8002892 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 800288a:	4b0d      	ldr	r3, [pc, #52]	; (80028c0 <SystemCoreClockUpdate+0xf0>)
 800288c:	4a0d      	ldr	r2, [pc, #52]	; (80028c4 <SystemCoreClockUpdate+0xf4>)
 800288e:	601a      	str	r2, [r3, #0]
      break;
 8002890:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002892:	4b0a      	ldr	r3, [pc, #40]	; (80028bc <SystemCoreClockUpdate+0xec>)
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	091b      	lsrs	r3, r3, #4
 8002898:	f003 030f 	and.w	r3, r3, #15
 800289c:	4a0b      	ldr	r2, [pc, #44]	; (80028cc <SystemCoreClockUpdate+0xfc>)
 800289e:	5cd3      	ldrb	r3, [r2, r3]
 80028a0:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80028a2:	4b07      	ldr	r3, [pc, #28]	; (80028c0 <SystemCoreClockUpdate+0xf0>)
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	fa22 f303 	lsr.w	r3, r2, r3
 80028ac:	4a04      	ldr	r2, [pc, #16]	; (80028c0 <SystemCoreClockUpdate+0xf0>)
 80028ae:	6013      	str	r3, [r2, #0]
}
 80028b0:	bf00      	nop
 80028b2:	371c      	adds	r7, #28
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	40023800 	.word	0x40023800
 80028c0:	20000048 	.word	0x20000048
 80028c4:	00f42400 	.word	0x00f42400
 80028c8:	017d7840 	.word	0x017d7840
 80028cc:	0800bd04 	.word	0x0800bd04

080028d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80028d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002908 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028d4:	480d      	ldr	r0, [pc, #52]	; (800290c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80028d6:	490e      	ldr	r1, [pc, #56]	; (8002910 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80028d8:	4a0e      	ldr	r2, [pc, #56]	; (8002914 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028dc:	e002      	b.n	80028e4 <LoopCopyDataInit>

080028de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028e2:	3304      	adds	r3, #4

080028e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028e8:	d3f9      	bcc.n	80028de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028ea:	4a0b      	ldr	r2, [pc, #44]	; (8002918 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80028ec:	4c0b      	ldr	r4, [pc, #44]	; (800291c <LoopFillZerobss+0x26>)
  movs r3, #0
 80028ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028f0:	e001      	b.n	80028f6 <LoopFillZerobss>

080028f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028f4:	3204      	adds	r2, #4

080028f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028f8:	d3fb      	bcc.n	80028f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80028fa:	f7ff ff57 	bl	80027ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028fe:	f006 fefd 	bl	80096fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002902:	f7fe fca1 	bl	8001248 <main>
  bx  lr    
 8002906:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002908:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800290c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002910:	200001b8 	.word	0x200001b8
  ldr r2, =_sidata
 8002914:	0800bdc4 	.word	0x0800bdc4
  ldr r2, =_sbss
 8002918:	200001b8 	.word	0x200001b8
  ldr r4, =_ebss
 800291c:	20002bf4 	.word	0x20002bf4

08002920 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002920:	e7fe      	b.n	8002920 <ADC_IRQHandler>
	...

08002924 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002928:	4b0e      	ldr	r3, [pc, #56]	; (8002964 <HAL_Init+0x40>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a0d      	ldr	r2, [pc, #52]	; (8002964 <HAL_Init+0x40>)
 800292e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002932:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002934:	4b0b      	ldr	r3, [pc, #44]	; (8002964 <HAL_Init+0x40>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a0a      	ldr	r2, [pc, #40]	; (8002964 <HAL_Init+0x40>)
 800293a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800293e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002940:	4b08      	ldr	r3, [pc, #32]	; (8002964 <HAL_Init+0x40>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a07      	ldr	r2, [pc, #28]	; (8002964 <HAL_Init+0x40>)
 8002946:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800294a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800294c:	2003      	movs	r0, #3
 800294e:	f000 fd41 	bl	80033d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002952:	2000      	movs	r0, #0
 8002954:	f000 f808 	bl	8002968 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002958:	f7ff fd42 	bl	80023e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40023c00 	.word	0x40023c00

08002968 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002970:	4b12      	ldr	r3, [pc, #72]	; (80029bc <HAL_InitTick+0x54>)
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	4b12      	ldr	r3, [pc, #72]	; (80029c0 <HAL_InitTick+0x58>)
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	4619      	mov	r1, r3
 800297a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800297e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002982:	fbb2 f3f3 	udiv	r3, r2, r3
 8002986:	4618      	mov	r0, r3
 8002988:	f000 fd59 	bl	800343e <HAL_SYSTICK_Config>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e00e      	b.n	80029b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2b0f      	cmp	r3, #15
 800299a:	d80a      	bhi.n	80029b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800299c:	2200      	movs	r2, #0
 800299e:	6879      	ldr	r1, [r7, #4]
 80029a0:	f04f 30ff 	mov.w	r0, #4294967295
 80029a4:	f000 fd21 	bl	80033ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029a8:	4a06      	ldr	r2, [pc, #24]	; (80029c4 <HAL_InitTick+0x5c>)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029ae:	2300      	movs	r3, #0
 80029b0:	e000      	b.n	80029b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3708      	adds	r7, #8
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	20000048 	.word	0x20000048
 80029c0:	20000050 	.word	0x20000050
 80029c4:	2000004c 	.word	0x2000004c

080029c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029cc:	4b06      	ldr	r3, [pc, #24]	; (80029e8 <HAL_IncTick+0x20>)
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	461a      	mov	r2, r3
 80029d2:	4b06      	ldr	r3, [pc, #24]	; (80029ec <HAL_IncTick+0x24>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4413      	add	r3, r2
 80029d8:	4a04      	ldr	r2, [pc, #16]	; (80029ec <HAL_IncTick+0x24>)
 80029da:	6013      	str	r3, [r2, #0]
}
 80029dc:	bf00      	nop
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	20000050 	.word	0x20000050
 80029ec:	20002308 	.word	0x20002308

080029f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  return uwTick;
 80029f4:	4b03      	ldr	r3, [pc, #12]	; (8002a04 <HAL_GetTick+0x14>)
 80029f6:	681b      	ldr	r3, [r3, #0]
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	20002308 	.word	0x20002308

08002a08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a10:	f7ff ffee 	bl	80029f0 <HAL_GetTick>
 8002a14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a20:	d005      	beq.n	8002a2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a22:	4b0a      	ldr	r3, [pc, #40]	; (8002a4c <HAL_Delay+0x44>)
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	461a      	mov	r2, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a2e:	bf00      	nop
 8002a30:	f7ff ffde 	bl	80029f0 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d8f7      	bhi.n	8002a30 <HAL_Delay+0x28>
  {
  }
}
 8002a40:	bf00      	nop
 8002a42:	bf00      	nop
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	20000050 	.word	0x20000050

08002a50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e033      	b.n	8002ace <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d109      	bne.n	8002a82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f7ff fcde 	bl	8002430 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	f003 0310 	and.w	r3, r3, #16
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d118      	bne.n	8002ac0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a96:	f023 0302 	bic.w	r3, r3, #2
 8002a9a:	f043 0202 	orr.w	r2, r3, #2
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f000 faca 	bl	800303c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	f023 0303 	bic.w	r3, r3, #3
 8002ab6:	f043 0201 	orr.w	r2, r3, #1
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	641a      	str	r2, [r3, #64]	; 0x40
 8002abe:	e001      	b.n	8002ac4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
	...

08002ad8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d101      	bne.n	8002af2 <HAL_ADC_Start+0x1a>
 8002aee:	2302      	movs	r3, #2
 8002af0:	e097      	b.n	8002c22 <HAL_ADC_Start+0x14a>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2201      	movs	r2, #1
 8002af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f003 0301 	and.w	r3, r3, #1
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d018      	beq.n	8002b3a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689a      	ldr	r2, [r3, #8]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f042 0201 	orr.w	r2, r2, #1
 8002b16:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b18:	4b45      	ldr	r3, [pc, #276]	; (8002c30 <HAL_ADC_Start+0x158>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a45      	ldr	r2, [pc, #276]	; (8002c34 <HAL_ADC_Start+0x15c>)
 8002b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b22:	0c9a      	lsrs	r2, r3, #18
 8002b24:	4613      	mov	r3, r2
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	4413      	add	r3, r2
 8002b2a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002b2c:	e002      	b.n	8002b34 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	3b01      	subs	r3, #1
 8002b32:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1f9      	bne.n	8002b2e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d15f      	bne.n	8002c08 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002b50:	f023 0301 	bic.w	r3, r3, #1
 8002b54:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d007      	beq.n	8002b7a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b72:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b86:	d106      	bne.n	8002b96 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b8c:	f023 0206 	bic.w	r2, r3, #6
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	645a      	str	r2, [r3, #68]	; 0x44
 8002b94:	e002      	b.n	8002b9c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ba4:	4b24      	ldr	r3, [pc, #144]	; (8002c38 <HAL_ADC_Start+0x160>)
 8002ba6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002bb0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f003 031f 	and.w	r3, r3, #31
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10f      	bne.n	8002bde <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d129      	bne.n	8002c20 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	689a      	ldr	r2, [r3, #8]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002bda:	609a      	str	r2, [r3, #8]
 8002bdc:	e020      	b.n	8002c20 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a16      	ldr	r2, [pc, #88]	; (8002c3c <HAL_ADC_Start+0x164>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d11b      	bne.n	8002c20 <HAL_ADC_Start+0x148>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d114      	bne.n	8002c20 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c04:	609a      	str	r2, [r3, #8]
 8002c06:	e00b      	b.n	8002c20 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0c:	f043 0210 	orr.w	r2, r3, #16
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c18:	f043 0201 	orr.w	r2, r3, #1
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3714      	adds	r7, #20
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	20000048 	.word	0x20000048
 8002c34:	431bde83 	.word	0x431bde83
 8002c38:	40012300 	.word	0x40012300
 8002c3c:	40012000 	.word	0x40012000

08002c40 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d101      	bne.n	8002c56 <HAL_ADC_Stop+0x16>
 8002c52:	2302      	movs	r3, #2
 8002c54:	e021      	b.n	8002c9a <HAL_ADC_Stop+0x5a>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f022 0201 	bic.w	r2, r2, #1
 8002c6c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f003 0301 	and.w	r3, r3, #1
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d109      	bne.n	8002c90 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c80:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c84:	f023 0301 	bic.w	r3, r3, #1
 8002c88:	f043 0201 	orr.w	r2, r3, #1
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr

08002ca6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b084      	sub	sp, #16
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
 8002cae:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cc2:	d113      	bne.n	8002cec <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002cce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cd2:	d10b      	bne.n	8002cec <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd8:	f043 0220 	orr.w	r2, r3, #32
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e063      	b.n	8002db4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002cec:	f7ff fe80 	bl	80029f0 <HAL_GetTick>
 8002cf0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002cf2:	e021      	b.n	8002d38 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cfa:	d01d      	beq.n	8002d38 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d007      	beq.n	8002d12 <HAL_ADC_PollForConversion+0x6c>
 8002d02:	f7ff fe75 	bl	80029f0 <HAL_GetTick>
 8002d06:	4602      	mov	r2, r0
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	1ad3      	subs	r3, r2, r3
 8002d0c:	683a      	ldr	r2, [r7, #0]
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d212      	bcs.n	8002d38 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d00b      	beq.n	8002d38 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d24:	f043 0204 	orr.w	r2, r3, #4
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e03d      	b.n	8002db4 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d1d6      	bne.n	8002cf4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f06f 0212 	mvn.w	r2, #18
 8002d4e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d54:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d123      	bne.n	8002db2 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d11f      	bne.n	8002db2 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d78:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d006      	beq.n	8002d8e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d111      	bne.n	8002db2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d105      	bne.n	8002db2 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	f043 0201 	orr.w	r2, r3, #1
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002db2:	2300      	movs	r3, #0
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3710      	adds	r7, #16
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	370c      	adds	r7, #12
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
	...

08002dd8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002de2:	2300      	movs	r3, #0
 8002de4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d101      	bne.n	8002df4 <HAL_ADC_ConfigChannel+0x1c>
 8002df0:	2302      	movs	r3, #2
 8002df2:	e113      	b.n	800301c <HAL_ADC_ConfigChannel+0x244>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2b09      	cmp	r3, #9
 8002e02:	d925      	bls.n	8002e50 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68d9      	ldr	r1, [r3, #12]
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	461a      	mov	r2, r3
 8002e12:	4613      	mov	r3, r2
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	4413      	add	r3, r2
 8002e18:	3b1e      	subs	r3, #30
 8002e1a:	2207      	movs	r2, #7
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	43da      	mvns	r2, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	400a      	ands	r2, r1
 8002e28:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68d9      	ldr	r1, [r3, #12]
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	4403      	add	r3, r0
 8002e42:	3b1e      	subs	r3, #30
 8002e44:	409a      	lsls	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	60da      	str	r2, [r3, #12]
 8002e4e:	e022      	b.n	8002e96 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	6919      	ldr	r1, [r3, #16]
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	4613      	mov	r3, r2
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	4413      	add	r3, r2
 8002e64:	2207      	movs	r2, #7
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	43da      	mvns	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	400a      	ands	r2, r1
 8002e72:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6919      	ldr	r1, [r3, #16]
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	689a      	ldr	r2, [r3, #8]
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	4618      	mov	r0, r3
 8002e86:	4603      	mov	r3, r0
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	4403      	add	r3, r0
 8002e8c:	409a      	lsls	r2, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	430a      	orrs	r2, r1
 8002e94:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b06      	cmp	r3, #6
 8002e9c:	d824      	bhi.n	8002ee8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	3b05      	subs	r3, #5
 8002eb0:	221f      	movs	r2, #31
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	43da      	mvns	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	400a      	ands	r2, r1
 8002ebe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	4618      	mov	r0, r3
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685a      	ldr	r2, [r3, #4]
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	4413      	add	r3, r2
 8002ed8:	3b05      	subs	r3, #5
 8002eda:	fa00 f203 	lsl.w	r2, r0, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	635a      	str	r2, [r3, #52]	; 0x34
 8002ee6:	e04c      	b.n	8002f82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	2b0c      	cmp	r3, #12
 8002eee:	d824      	bhi.n	8002f3a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	3b23      	subs	r3, #35	; 0x23
 8002f02:	221f      	movs	r2, #31
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	43da      	mvns	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	400a      	ands	r2, r1
 8002f10:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	b29b      	uxth	r3, r3
 8002f1e:	4618      	mov	r0, r3
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685a      	ldr	r2, [r3, #4]
 8002f24:	4613      	mov	r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	4413      	add	r3, r2
 8002f2a:	3b23      	subs	r3, #35	; 0x23
 8002f2c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	430a      	orrs	r2, r1
 8002f36:	631a      	str	r2, [r3, #48]	; 0x30
 8002f38:	e023      	b.n	8002f82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	4613      	mov	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	4413      	add	r3, r2
 8002f4a:	3b41      	subs	r3, #65	; 0x41
 8002f4c:	221f      	movs	r2, #31
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43da      	mvns	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	400a      	ands	r2, r1
 8002f5a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	4618      	mov	r0, r3
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685a      	ldr	r2, [r3, #4]
 8002f6e:	4613      	mov	r3, r2
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	4413      	add	r3, r2
 8002f74:	3b41      	subs	r3, #65	; 0x41
 8002f76:	fa00 f203 	lsl.w	r2, r0, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f82:	4b29      	ldr	r3, [pc, #164]	; (8003028 <HAL_ADC_ConfigChannel+0x250>)
 8002f84:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a28      	ldr	r2, [pc, #160]	; (800302c <HAL_ADC_ConfigChannel+0x254>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d10f      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x1d8>
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2b12      	cmp	r3, #18
 8002f96:	d10b      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a1d      	ldr	r2, [pc, #116]	; (800302c <HAL_ADC_ConfigChannel+0x254>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d12b      	bne.n	8003012 <HAL_ADC_ConfigChannel+0x23a>
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a1c      	ldr	r2, [pc, #112]	; (8003030 <HAL_ADC_ConfigChannel+0x258>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d003      	beq.n	8002fcc <HAL_ADC_ConfigChannel+0x1f4>
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2b11      	cmp	r3, #17
 8002fca:	d122      	bne.n	8003012 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a11      	ldr	r2, [pc, #68]	; (8003030 <HAL_ADC_ConfigChannel+0x258>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d111      	bne.n	8003012 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002fee:	4b11      	ldr	r3, [pc, #68]	; (8003034 <HAL_ADC_ConfigChannel+0x25c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a11      	ldr	r2, [pc, #68]	; (8003038 <HAL_ADC_ConfigChannel+0x260>)
 8002ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff8:	0c9a      	lsrs	r2, r3, #18
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4413      	add	r3, r2
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003004:	e002      	b.n	800300c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	3b01      	subs	r3, #1
 800300a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1f9      	bne.n	8003006 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800301a:	2300      	movs	r3, #0
}
 800301c:	4618      	mov	r0, r3
 800301e:	3714      	adds	r7, #20
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	40012300 	.word	0x40012300
 800302c:	40012000 	.word	0x40012000
 8003030:	10000012 	.word	0x10000012
 8003034:	20000048 	.word	0x20000048
 8003038:	431bde83 	.word	0x431bde83

0800303c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003044:	4b79      	ldr	r3, [pc, #484]	; (800322c <ADC_Init+0x1f0>)
 8003046:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	685a      	ldr	r2, [r3, #4]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	431a      	orrs	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	685a      	ldr	r2, [r3, #4]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003070:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	6859      	ldr	r1, [r3, #4]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	691b      	ldr	r3, [r3, #16]
 800307c:	021a      	lsls	r2, r3, #8
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	430a      	orrs	r2, r1
 8003084:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	685a      	ldr	r2, [r3, #4]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003094:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	6859      	ldr	r1, [r3, #4]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	689a      	ldr	r2, [r3, #8]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	6899      	ldr	r1, [r3, #8]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	68da      	ldr	r2, [r3, #12]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	430a      	orrs	r2, r1
 80030c8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ce:	4a58      	ldr	r2, [pc, #352]	; (8003230 <ADC_Init+0x1f4>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d022      	beq.n	800311a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	689a      	ldr	r2, [r3, #8]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030e2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	6899      	ldr	r1, [r3, #8]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	430a      	orrs	r2, r1
 80030f4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003104:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	6899      	ldr	r1, [r3, #8]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	430a      	orrs	r2, r1
 8003116:	609a      	str	r2, [r3, #8]
 8003118:	e00f      	b.n	800313a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689a      	ldr	r2, [r3, #8]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003128:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	689a      	ldr	r2, [r3, #8]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003138:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689a      	ldr	r2, [r3, #8]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f022 0202 	bic.w	r2, r2, #2
 8003148:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	6899      	ldr	r1, [r3, #8]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	7e1b      	ldrb	r3, [r3, #24]
 8003154:	005a      	lsls	r2, r3, #1
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	430a      	orrs	r2, r1
 800315c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d01b      	beq.n	80031a0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	685a      	ldr	r2, [r3, #4]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003176:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003186:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	6859      	ldr	r1, [r3, #4]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003192:	3b01      	subs	r3, #1
 8003194:	035a      	lsls	r2, r3, #13
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	430a      	orrs	r2, r1
 800319c:	605a      	str	r2, [r3, #4]
 800319e:	e007      	b.n	80031b0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	685a      	ldr	r2, [r3, #4]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80031be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	69db      	ldr	r3, [r3, #28]
 80031ca:	3b01      	subs	r3, #1
 80031cc:	051a      	lsls	r2, r3, #20
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	430a      	orrs	r2, r1
 80031d4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	689a      	ldr	r2, [r3, #8]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80031e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	6899      	ldr	r1, [r3, #8]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80031f2:	025a      	lsls	r2, r3, #9
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	430a      	orrs	r2, r1
 80031fa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	689a      	ldr	r2, [r3, #8]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800320a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	6899      	ldr	r1, [r3, #8]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	695b      	ldr	r3, [r3, #20]
 8003216:	029a      	lsls	r2, r3, #10
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	430a      	orrs	r2, r1
 800321e:	609a      	str	r2, [r3, #8]
}
 8003220:	bf00      	nop
 8003222:	3714      	adds	r7, #20
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr
 800322c:	40012300 	.word	0x40012300
 8003230:	0f000001 	.word	0x0f000001

08003234 <__NVIC_SetPriorityGrouping>:
{
 8003234:	b480      	push	{r7}
 8003236:	b085      	sub	sp, #20
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f003 0307 	and.w	r3, r3, #7
 8003242:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003244:	4b0c      	ldr	r3, [pc, #48]	; (8003278 <__NVIC_SetPriorityGrouping+0x44>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800324a:	68ba      	ldr	r2, [r7, #8]
 800324c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003250:	4013      	ands	r3, r2
 8003252:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800325c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003260:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003264:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003266:	4a04      	ldr	r2, [pc, #16]	; (8003278 <__NVIC_SetPriorityGrouping+0x44>)
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	60d3      	str	r3, [r2, #12]
}
 800326c:	bf00      	nop
 800326e:	3714      	adds	r7, #20
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr
 8003278:	e000ed00 	.word	0xe000ed00

0800327c <__NVIC_GetPriorityGrouping>:
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003280:	4b04      	ldr	r3, [pc, #16]	; (8003294 <__NVIC_GetPriorityGrouping+0x18>)
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	0a1b      	lsrs	r3, r3, #8
 8003286:	f003 0307 	and.w	r3, r3, #7
}
 800328a:	4618      	mov	r0, r3
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	e000ed00 	.word	0xe000ed00

08003298 <__NVIC_EnableIRQ>:
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	4603      	mov	r3, r0
 80032a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	db0b      	blt.n	80032c2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032aa:	79fb      	ldrb	r3, [r7, #7]
 80032ac:	f003 021f 	and.w	r2, r3, #31
 80032b0:	4907      	ldr	r1, [pc, #28]	; (80032d0 <__NVIC_EnableIRQ+0x38>)
 80032b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b6:	095b      	lsrs	r3, r3, #5
 80032b8:	2001      	movs	r0, #1
 80032ba:	fa00 f202 	lsl.w	r2, r0, r2
 80032be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80032c2:	bf00      	nop
 80032c4:	370c      	adds	r7, #12
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	e000e100 	.word	0xe000e100

080032d4 <__NVIC_SetPriority>:
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	6039      	str	r1, [r7, #0]
 80032de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	db0a      	blt.n	80032fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	b2da      	uxtb	r2, r3
 80032ec:	490c      	ldr	r1, [pc, #48]	; (8003320 <__NVIC_SetPriority+0x4c>)
 80032ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f2:	0112      	lsls	r2, r2, #4
 80032f4:	b2d2      	uxtb	r2, r2
 80032f6:	440b      	add	r3, r1
 80032f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80032fc:	e00a      	b.n	8003314 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	b2da      	uxtb	r2, r3
 8003302:	4908      	ldr	r1, [pc, #32]	; (8003324 <__NVIC_SetPriority+0x50>)
 8003304:	79fb      	ldrb	r3, [r7, #7]
 8003306:	f003 030f 	and.w	r3, r3, #15
 800330a:	3b04      	subs	r3, #4
 800330c:	0112      	lsls	r2, r2, #4
 800330e:	b2d2      	uxtb	r2, r2
 8003310:	440b      	add	r3, r1
 8003312:	761a      	strb	r2, [r3, #24]
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	e000e100 	.word	0xe000e100
 8003324:	e000ed00 	.word	0xe000ed00

08003328 <NVIC_EncodePriority>:
{
 8003328:	b480      	push	{r7}
 800332a:	b089      	sub	sp, #36	; 0x24
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f003 0307 	and.w	r3, r3, #7
 800333a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	f1c3 0307 	rsb	r3, r3, #7
 8003342:	2b04      	cmp	r3, #4
 8003344:	bf28      	it	cs
 8003346:	2304      	movcs	r3, #4
 8003348:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	3304      	adds	r3, #4
 800334e:	2b06      	cmp	r3, #6
 8003350:	d902      	bls.n	8003358 <NVIC_EncodePriority+0x30>
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	3b03      	subs	r3, #3
 8003356:	e000      	b.n	800335a <NVIC_EncodePriority+0x32>
 8003358:	2300      	movs	r3, #0
 800335a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800335c:	f04f 32ff 	mov.w	r2, #4294967295
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	fa02 f303 	lsl.w	r3, r2, r3
 8003366:	43da      	mvns	r2, r3
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	401a      	ands	r2, r3
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003370:	f04f 31ff 	mov.w	r1, #4294967295
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	fa01 f303 	lsl.w	r3, r1, r3
 800337a:	43d9      	mvns	r1, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003380:	4313      	orrs	r3, r2
}
 8003382:	4618      	mov	r0, r3
 8003384:	3724      	adds	r7, #36	; 0x24
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
	...

08003390 <SysTick_Config>:
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3b01      	subs	r3, #1
 800339c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033a0:	d301      	bcc.n	80033a6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80033a2:	2301      	movs	r3, #1
 80033a4:	e00f      	b.n	80033c6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033a6:	4a0a      	ldr	r2, [pc, #40]	; (80033d0 <SysTick_Config+0x40>)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	3b01      	subs	r3, #1
 80033ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033ae:	210f      	movs	r1, #15
 80033b0:	f04f 30ff 	mov.w	r0, #4294967295
 80033b4:	f7ff ff8e 	bl	80032d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033b8:	4b05      	ldr	r3, [pc, #20]	; (80033d0 <SysTick_Config+0x40>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033be:	4b04      	ldr	r3, [pc, #16]	; (80033d0 <SysTick_Config+0x40>)
 80033c0:	2207      	movs	r2, #7
 80033c2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	e000e010 	.word	0xe000e010

080033d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f7ff ff29 	bl	8003234 <__NVIC_SetPriorityGrouping>
}
 80033e2:	bf00      	nop
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b086      	sub	sp, #24
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	4603      	mov	r3, r0
 80033f2:	60b9      	str	r1, [r7, #8]
 80033f4:	607a      	str	r2, [r7, #4]
 80033f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033f8:	2300      	movs	r3, #0
 80033fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033fc:	f7ff ff3e 	bl	800327c <__NVIC_GetPriorityGrouping>
 8003400:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	68b9      	ldr	r1, [r7, #8]
 8003406:	6978      	ldr	r0, [r7, #20]
 8003408:	f7ff ff8e 	bl	8003328 <NVIC_EncodePriority>
 800340c:	4602      	mov	r2, r0
 800340e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003412:	4611      	mov	r1, r2
 8003414:	4618      	mov	r0, r3
 8003416:	f7ff ff5d 	bl	80032d4 <__NVIC_SetPriority>
}
 800341a:	bf00      	nop
 800341c:	3718      	adds	r7, #24
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}

08003422 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003422:	b580      	push	{r7, lr}
 8003424:	b082      	sub	sp, #8
 8003426:	af00      	add	r7, sp, #0
 8003428:	4603      	mov	r3, r0
 800342a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800342c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003430:	4618      	mov	r0, r3
 8003432:	f7ff ff31 	bl	8003298 <__NVIC_EnableIRQ>
}
 8003436:	bf00      	nop
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}

0800343e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800343e:	b580      	push	{r7, lr}
 8003440:	b082      	sub	sp, #8
 8003442:	af00      	add	r7, sp, #0
 8003444:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f7ff ffa2 	bl	8003390 <SysTick_Config>
 800344c:	4603      	mov	r3, r0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
	...

08003458 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003458:	b480      	push	{r7}
 800345a:	b089      	sub	sp, #36	; 0x24
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003462:	2300      	movs	r3, #0
 8003464:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003466:	2300      	movs	r3, #0
 8003468:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800346a:	2300      	movs	r3, #0
 800346c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800346e:	2300      	movs	r3, #0
 8003470:	61fb      	str	r3, [r7, #28]
 8003472:	e159      	b.n	8003728 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003474:	2201      	movs	r2, #1
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	697a      	ldr	r2, [r7, #20]
 8003484:	4013      	ands	r3, r2
 8003486:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003488:	693a      	ldr	r2, [r7, #16]
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	429a      	cmp	r2, r3
 800348e:	f040 8148 	bne.w	8003722 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f003 0303 	and.w	r3, r3, #3
 800349a:	2b01      	cmp	r3, #1
 800349c:	d005      	beq.n	80034aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d130      	bne.n	800350c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	005b      	lsls	r3, r3, #1
 80034b4:	2203      	movs	r2, #3
 80034b6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ba:	43db      	mvns	r3, r3
 80034bc:	69ba      	ldr	r2, [r7, #24]
 80034be:	4013      	ands	r3, r2
 80034c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	68da      	ldr	r2, [r3, #12]
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	fa02 f303 	lsl.w	r3, r2, r3
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034e0:	2201      	movs	r2, #1
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	fa02 f303 	lsl.w	r3, r2, r3
 80034e8:	43db      	mvns	r3, r3
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	4013      	ands	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	091b      	lsrs	r3, r3, #4
 80034f6:	f003 0201 	and.w	r2, r3, #1
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	4313      	orrs	r3, r2
 8003504:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	69ba      	ldr	r2, [r7, #24]
 800350a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f003 0303 	and.w	r3, r3, #3
 8003514:	2b03      	cmp	r3, #3
 8003516:	d017      	beq.n	8003548 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	2203      	movs	r2, #3
 8003524:	fa02 f303 	lsl.w	r3, r2, r3
 8003528:	43db      	mvns	r3, r3
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	4013      	ands	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	fa02 f303 	lsl.w	r3, r2, r3
 800353c:	69ba      	ldr	r2, [r7, #24]
 800353e:	4313      	orrs	r3, r2
 8003540:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f003 0303 	and.w	r3, r3, #3
 8003550:	2b02      	cmp	r3, #2
 8003552:	d123      	bne.n	800359c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	08da      	lsrs	r2, r3, #3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	3208      	adds	r2, #8
 800355c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003560:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	f003 0307 	and.w	r3, r3, #7
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	220f      	movs	r2, #15
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	43db      	mvns	r3, r3
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	4013      	ands	r3, r2
 8003576:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	691a      	ldr	r2, [r3, #16]
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	f003 0307 	and.w	r3, r3, #7
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	4313      	orrs	r3, r2
 800358c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	08da      	lsrs	r2, r3, #3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	3208      	adds	r2, #8
 8003596:	69b9      	ldr	r1, [r7, #24]
 8003598:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	2203      	movs	r2, #3
 80035a8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ac:	43db      	mvns	r3, r3
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	4013      	ands	r3, r2
 80035b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f003 0203 	and.w	r2, r3, #3
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	fa02 f303 	lsl.w	r3, r2, r3
 80035c4:	69ba      	ldr	r2, [r7, #24]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	f000 80a2 	beq.w	8003722 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035de:	2300      	movs	r3, #0
 80035e0:	60fb      	str	r3, [r7, #12]
 80035e2:	4b57      	ldr	r3, [pc, #348]	; (8003740 <HAL_GPIO_Init+0x2e8>)
 80035e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e6:	4a56      	ldr	r2, [pc, #344]	; (8003740 <HAL_GPIO_Init+0x2e8>)
 80035e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035ec:	6453      	str	r3, [r2, #68]	; 0x44
 80035ee:	4b54      	ldr	r3, [pc, #336]	; (8003740 <HAL_GPIO_Init+0x2e8>)
 80035f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035f6:	60fb      	str	r3, [r7, #12]
 80035f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035fa:	4a52      	ldr	r2, [pc, #328]	; (8003744 <HAL_GPIO_Init+0x2ec>)
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	089b      	lsrs	r3, r3, #2
 8003600:	3302      	adds	r3, #2
 8003602:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003606:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	f003 0303 	and.w	r3, r3, #3
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	220f      	movs	r2, #15
 8003612:	fa02 f303 	lsl.w	r3, r2, r3
 8003616:	43db      	mvns	r3, r3
 8003618:	69ba      	ldr	r2, [r7, #24]
 800361a:	4013      	ands	r3, r2
 800361c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a49      	ldr	r2, [pc, #292]	; (8003748 <HAL_GPIO_Init+0x2f0>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d019      	beq.n	800365a <HAL_GPIO_Init+0x202>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a48      	ldr	r2, [pc, #288]	; (800374c <HAL_GPIO_Init+0x2f4>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d013      	beq.n	8003656 <HAL_GPIO_Init+0x1fe>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a47      	ldr	r2, [pc, #284]	; (8003750 <HAL_GPIO_Init+0x2f8>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d00d      	beq.n	8003652 <HAL_GPIO_Init+0x1fa>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a46      	ldr	r2, [pc, #280]	; (8003754 <HAL_GPIO_Init+0x2fc>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d007      	beq.n	800364e <HAL_GPIO_Init+0x1f6>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a45      	ldr	r2, [pc, #276]	; (8003758 <HAL_GPIO_Init+0x300>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d101      	bne.n	800364a <HAL_GPIO_Init+0x1f2>
 8003646:	2304      	movs	r3, #4
 8003648:	e008      	b.n	800365c <HAL_GPIO_Init+0x204>
 800364a:	2307      	movs	r3, #7
 800364c:	e006      	b.n	800365c <HAL_GPIO_Init+0x204>
 800364e:	2303      	movs	r3, #3
 8003650:	e004      	b.n	800365c <HAL_GPIO_Init+0x204>
 8003652:	2302      	movs	r3, #2
 8003654:	e002      	b.n	800365c <HAL_GPIO_Init+0x204>
 8003656:	2301      	movs	r3, #1
 8003658:	e000      	b.n	800365c <HAL_GPIO_Init+0x204>
 800365a:	2300      	movs	r3, #0
 800365c:	69fa      	ldr	r2, [r7, #28]
 800365e:	f002 0203 	and.w	r2, r2, #3
 8003662:	0092      	lsls	r2, r2, #2
 8003664:	4093      	lsls	r3, r2
 8003666:	69ba      	ldr	r2, [r7, #24]
 8003668:	4313      	orrs	r3, r2
 800366a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800366c:	4935      	ldr	r1, [pc, #212]	; (8003744 <HAL_GPIO_Init+0x2ec>)
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	089b      	lsrs	r3, r3, #2
 8003672:	3302      	adds	r3, #2
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800367a:	4b38      	ldr	r3, [pc, #224]	; (800375c <HAL_GPIO_Init+0x304>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	43db      	mvns	r3, r3
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	4013      	ands	r3, r2
 8003688:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d003      	beq.n	800369e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003696:	69ba      	ldr	r2, [r7, #24]
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	4313      	orrs	r3, r2
 800369c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800369e:	4a2f      	ldr	r2, [pc, #188]	; (800375c <HAL_GPIO_Init+0x304>)
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80036a4:	4b2d      	ldr	r3, [pc, #180]	; (800375c <HAL_GPIO_Init+0x304>)
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	43db      	mvns	r3, r3
 80036ae:	69ba      	ldr	r2, [r7, #24]
 80036b0:	4013      	ands	r3, r2
 80036b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d003      	beq.n	80036c8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036c8:	4a24      	ldr	r2, [pc, #144]	; (800375c <HAL_GPIO_Init+0x304>)
 80036ca:	69bb      	ldr	r3, [r7, #24]
 80036cc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036ce:	4b23      	ldr	r3, [pc, #140]	; (800375c <HAL_GPIO_Init+0x304>)
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	43db      	mvns	r3, r3
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	4013      	ands	r3, r2
 80036dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80036ea:	69ba      	ldr	r2, [r7, #24]
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036f2:	4a1a      	ldr	r2, [pc, #104]	; (800375c <HAL_GPIO_Init+0x304>)
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036f8:	4b18      	ldr	r3, [pc, #96]	; (800375c <HAL_GPIO_Init+0x304>)
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	43db      	mvns	r3, r3
 8003702:	69ba      	ldr	r2, [r7, #24]
 8003704:	4013      	ands	r3, r2
 8003706:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d003      	beq.n	800371c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003714:	69ba      	ldr	r2, [r7, #24]
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	4313      	orrs	r3, r2
 800371a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800371c:	4a0f      	ldr	r2, [pc, #60]	; (800375c <HAL_GPIO_Init+0x304>)
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	3301      	adds	r3, #1
 8003726:	61fb      	str	r3, [r7, #28]
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	2b0f      	cmp	r3, #15
 800372c:	f67f aea2 	bls.w	8003474 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003730:	bf00      	nop
 8003732:	bf00      	nop
 8003734:	3724      	adds	r7, #36	; 0x24
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	40023800 	.word	0x40023800
 8003744:	40013800 	.word	0x40013800
 8003748:	40020000 	.word	0x40020000
 800374c:	40020400 	.word	0x40020400
 8003750:	40020800 	.word	0x40020800
 8003754:	40020c00 	.word	0x40020c00
 8003758:	40021000 	.word	0x40021000
 800375c:	40013c00 	.word	0x40013c00

08003760 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003760:	b480      	push	{r7}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	460b      	mov	r3, r1
 800376a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	691a      	ldr	r2, [r3, #16]
 8003770:	887b      	ldrh	r3, [r7, #2]
 8003772:	4013      	ands	r3, r2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d002      	beq.n	800377e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003778:	2301      	movs	r3, #1
 800377a:	73fb      	strb	r3, [r7, #15]
 800377c:	e001      	b.n	8003782 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800377e:	2300      	movs	r3, #0
 8003780:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003782:	7bfb      	ldrb	r3, [r7, #15]
}
 8003784:	4618      	mov	r0, r3
 8003786:	3714      	adds	r7, #20
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	460b      	mov	r3, r1
 800379a:	807b      	strh	r3, [r7, #2]
 800379c:	4613      	mov	r3, r2
 800379e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037a0:	787b      	ldrb	r3, [r7, #1]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d003      	beq.n	80037ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037a6:	887a      	ldrh	r2, [r7, #2]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037ac:	e003      	b.n	80037b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037ae:	887b      	ldrh	r3, [r7, #2]
 80037b0:	041a      	lsls	r2, r3, #16
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	619a      	str	r2, [r3, #24]
}
 80037b6:	bf00      	nop
 80037b8:	370c      	adds	r7, #12
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr

080037c2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037c2:	b480      	push	{r7}
 80037c4:	b085      	sub	sp, #20
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	6078      	str	r0, [r7, #4]
 80037ca:	460b      	mov	r3, r1
 80037cc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80037d4:	887a      	ldrh	r2, [r7, #2]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	4013      	ands	r3, r2
 80037da:	041a      	lsls	r2, r3, #16
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	43d9      	mvns	r1, r3
 80037e0:	887b      	ldrh	r3, [r7, #2]
 80037e2:	400b      	ands	r3, r1
 80037e4:	431a      	orrs	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	619a      	str	r2, [r3, #24]
}
 80037ea:	bf00      	nop
 80037ec:	3714      	adds	r7, #20
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
	...

080037f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d101      	bne.n	800380a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e12b      	b.n	8003a62 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d106      	bne.n	8003824 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7fe fe4a 	bl	80024b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2224      	movs	r2, #36	; 0x24
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f022 0201 	bic.w	r2, r2, #1
 800383a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800384a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800385a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800385c:	f002 fb4a 	bl	8005ef4 <HAL_RCC_GetPCLK1Freq>
 8003860:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	4a81      	ldr	r2, [pc, #516]	; (8003a6c <HAL_I2C_Init+0x274>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d807      	bhi.n	800387c <HAL_I2C_Init+0x84>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	4a80      	ldr	r2, [pc, #512]	; (8003a70 <HAL_I2C_Init+0x278>)
 8003870:	4293      	cmp	r3, r2
 8003872:	bf94      	ite	ls
 8003874:	2301      	movls	r3, #1
 8003876:	2300      	movhi	r3, #0
 8003878:	b2db      	uxtb	r3, r3
 800387a:	e006      	b.n	800388a <HAL_I2C_Init+0x92>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	4a7d      	ldr	r2, [pc, #500]	; (8003a74 <HAL_I2C_Init+0x27c>)
 8003880:	4293      	cmp	r3, r2
 8003882:	bf94      	ite	ls
 8003884:	2301      	movls	r3, #1
 8003886:	2300      	movhi	r3, #0
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e0e7      	b.n	8003a62 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	4a78      	ldr	r2, [pc, #480]	; (8003a78 <HAL_I2C_Init+0x280>)
 8003896:	fba2 2303 	umull	r2, r3, r2, r3
 800389a:	0c9b      	lsrs	r3, r3, #18
 800389c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	68ba      	ldr	r2, [r7, #8]
 80038ae:	430a      	orrs	r2, r1
 80038b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	6a1b      	ldr	r3, [r3, #32]
 80038b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	4a6a      	ldr	r2, [pc, #424]	; (8003a6c <HAL_I2C_Init+0x274>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d802      	bhi.n	80038cc <HAL_I2C_Init+0xd4>
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	3301      	adds	r3, #1
 80038ca:	e009      	b.n	80038e0 <HAL_I2C_Init+0xe8>
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80038d2:	fb02 f303 	mul.w	r3, r2, r3
 80038d6:	4a69      	ldr	r2, [pc, #420]	; (8003a7c <HAL_I2C_Init+0x284>)
 80038d8:	fba2 2303 	umull	r2, r3, r2, r3
 80038dc:	099b      	lsrs	r3, r3, #6
 80038de:	3301      	adds	r3, #1
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	6812      	ldr	r2, [r2, #0]
 80038e4:	430b      	orrs	r3, r1
 80038e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	69db      	ldr	r3, [r3, #28]
 80038ee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80038f2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	495c      	ldr	r1, [pc, #368]	; (8003a6c <HAL_I2C_Init+0x274>)
 80038fc:	428b      	cmp	r3, r1
 80038fe:	d819      	bhi.n	8003934 <HAL_I2C_Init+0x13c>
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	1e59      	subs	r1, r3, #1
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	005b      	lsls	r3, r3, #1
 800390a:	fbb1 f3f3 	udiv	r3, r1, r3
 800390e:	1c59      	adds	r1, r3, #1
 8003910:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003914:	400b      	ands	r3, r1
 8003916:	2b00      	cmp	r3, #0
 8003918:	d00a      	beq.n	8003930 <HAL_I2C_Init+0x138>
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	1e59      	subs	r1, r3, #1
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	005b      	lsls	r3, r3, #1
 8003924:	fbb1 f3f3 	udiv	r3, r1, r3
 8003928:	3301      	adds	r3, #1
 800392a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800392e:	e051      	b.n	80039d4 <HAL_I2C_Init+0x1dc>
 8003930:	2304      	movs	r3, #4
 8003932:	e04f      	b.n	80039d4 <HAL_I2C_Init+0x1dc>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d111      	bne.n	8003960 <HAL_I2C_Init+0x168>
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	1e58      	subs	r0, r3, #1
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6859      	ldr	r1, [r3, #4]
 8003944:	460b      	mov	r3, r1
 8003946:	005b      	lsls	r3, r3, #1
 8003948:	440b      	add	r3, r1
 800394a:	fbb0 f3f3 	udiv	r3, r0, r3
 800394e:	3301      	adds	r3, #1
 8003950:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003954:	2b00      	cmp	r3, #0
 8003956:	bf0c      	ite	eq
 8003958:	2301      	moveq	r3, #1
 800395a:	2300      	movne	r3, #0
 800395c:	b2db      	uxtb	r3, r3
 800395e:	e012      	b.n	8003986 <HAL_I2C_Init+0x18e>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	1e58      	subs	r0, r3, #1
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6859      	ldr	r1, [r3, #4]
 8003968:	460b      	mov	r3, r1
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	440b      	add	r3, r1
 800396e:	0099      	lsls	r1, r3, #2
 8003970:	440b      	add	r3, r1
 8003972:	fbb0 f3f3 	udiv	r3, r0, r3
 8003976:	3301      	adds	r3, #1
 8003978:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800397c:	2b00      	cmp	r3, #0
 800397e:	bf0c      	ite	eq
 8003980:	2301      	moveq	r3, #1
 8003982:	2300      	movne	r3, #0
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	d001      	beq.n	800398e <HAL_I2C_Init+0x196>
 800398a:	2301      	movs	r3, #1
 800398c:	e022      	b.n	80039d4 <HAL_I2C_Init+0x1dc>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10e      	bne.n	80039b4 <HAL_I2C_Init+0x1bc>
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	1e58      	subs	r0, r3, #1
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6859      	ldr	r1, [r3, #4]
 800399e:	460b      	mov	r3, r1
 80039a0:	005b      	lsls	r3, r3, #1
 80039a2:	440b      	add	r3, r1
 80039a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80039a8:	3301      	adds	r3, #1
 80039aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039b2:	e00f      	b.n	80039d4 <HAL_I2C_Init+0x1dc>
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	1e58      	subs	r0, r3, #1
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6859      	ldr	r1, [r3, #4]
 80039bc:	460b      	mov	r3, r1
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	440b      	add	r3, r1
 80039c2:	0099      	lsls	r1, r3, #2
 80039c4:	440b      	add	r3, r1
 80039c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80039ca:	3301      	adds	r3, #1
 80039cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039d4:	6879      	ldr	r1, [r7, #4]
 80039d6:	6809      	ldr	r1, [r1, #0]
 80039d8:	4313      	orrs	r3, r2
 80039da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	69da      	ldr	r2, [r3, #28]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	431a      	orrs	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	430a      	orrs	r2, r1
 80039f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003a02:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	6911      	ldr	r1, [r2, #16]
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	68d2      	ldr	r2, [r2, #12]
 8003a0e:	4311      	orrs	r1, r2
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	6812      	ldr	r2, [r2, #0]
 8003a14:	430b      	orrs	r3, r1
 8003a16:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	695a      	ldr	r2, [r3, #20]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	699b      	ldr	r3, [r3, #24]
 8003a2a:	431a      	orrs	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f042 0201 	orr.w	r2, r2, #1
 8003a42:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2220      	movs	r2, #32
 8003a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3710      	adds	r7, #16
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	000186a0 	.word	0x000186a0
 8003a70:	001e847f 	.word	0x001e847f
 8003a74:	003d08ff 	.word	0x003d08ff
 8003a78:	431bde83 	.word	0x431bde83
 8003a7c:	10624dd3 	.word	0x10624dd3

08003a80 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b088      	sub	sp, #32
 8003a84:	af02      	add	r7, sp, #8
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	607a      	str	r2, [r7, #4]
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	817b      	strh	r3, [r7, #10]
 8003a90:	4613      	mov	r3, r2
 8003a92:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a94:	f7fe ffac 	bl	80029f0 <HAL_GetTick>
 8003a98:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b20      	cmp	r3, #32
 8003aa4:	f040 80e0 	bne.w	8003c68 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	9300      	str	r3, [sp, #0]
 8003aac:	2319      	movs	r3, #25
 8003aae:	2201      	movs	r2, #1
 8003ab0:	4970      	ldr	r1, [pc, #448]	; (8003c74 <HAL_I2C_Master_Transmit+0x1f4>)
 8003ab2:	68f8      	ldr	r0, [r7, #12]
 8003ab4:	f000 faf4 	bl	80040a0 <I2C_WaitOnFlagUntilTimeout>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d001      	beq.n	8003ac2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003abe:	2302      	movs	r3, #2
 8003ac0:	e0d3      	b.n	8003c6a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d101      	bne.n	8003ad0 <HAL_I2C_Master_Transmit+0x50>
 8003acc:	2302      	movs	r3, #2
 8003ace:	e0cc      	b.n	8003c6a <HAL_I2C_Master_Transmit+0x1ea>
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d007      	beq.n	8003af6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f042 0201 	orr.w	r2, r2, #1
 8003af4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b04:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2221      	movs	r2, #33	; 0x21
 8003b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2210      	movs	r2, #16
 8003b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	893a      	ldrh	r2, [r7, #8]
 8003b26:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b2c:	b29a      	uxth	r2, r3
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	4a50      	ldr	r2, [pc, #320]	; (8003c78 <HAL_I2C_Master_Transmit+0x1f8>)
 8003b36:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003b38:	8979      	ldrh	r1, [r7, #10]
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	6a3a      	ldr	r2, [r7, #32]
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 f996 	bl	8003e70 <I2C_MasterRequestWrite>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e08d      	b.n	8003c6a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b4e:	2300      	movs	r3, #0
 8003b50:	613b      	str	r3, [r7, #16]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	613b      	str	r3, [r7, #16]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	613b      	str	r3, [r7, #16]
 8003b62:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003b64:	e066      	b.n	8003c34 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	6a39      	ldr	r1, [r7, #32]
 8003b6a:	68f8      	ldr	r0, [r7, #12]
 8003b6c:	f000 fb6e 	bl	800424c <I2C_WaitOnTXEFlagUntilTimeout>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00d      	beq.n	8003b92 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7a:	2b04      	cmp	r3, #4
 8003b7c:	d107      	bne.n	8003b8e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b8c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e06b      	b.n	8003c6a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b96:	781a      	ldrb	r2, [r3, #0]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba2:	1c5a      	adds	r2, r3, #1
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	b29a      	uxth	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	695b      	ldr	r3, [r3, #20]
 8003bc8:	f003 0304 	and.w	r3, r3, #4
 8003bcc:	2b04      	cmp	r3, #4
 8003bce:	d11b      	bne.n	8003c08 <HAL_I2C_Master_Transmit+0x188>
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d017      	beq.n	8003c08 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bdc:	781a      	ldrb	r2, [r3, #0]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be8:	1c5a      	adds	r2, r3, #1
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	b29a      	uxth	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c00:	3b01      	subs	r3, #1
 8003c02:	b29a      	uxth	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c08:	697a      	ldr	r2, [r7, #20]
 8003c0a:	6a39      	ldr	r1, [r7, #32]
 8003c0c:	68f8      	ldr	r0, [r7, #12]
 8003c0e:	f000 fb5e 	bl	80042ce <I2C_WaitOnBTFFlagUntilTimeout>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00d      	beq.n	8003c34 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1c:	2b04      	cmp	r3, #4
 8003c1e:	d107      	bne.n	8003c30 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c2e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e01a      	b.n	8003c6a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d194      	bne.n	8003b66 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003c64:	2300      	movs	r3, #0
 8003c66:	e000      	b.n	8003c6a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003c68:	2302      	movs	r3, #2
  }
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3718      	adds	r7, #24
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	bf00      	nop
 8003c74:	00100002 	.word	0x00100002
 8003c78:	ffff0000 	.word	0xffff0000

08003c7c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b088      	sub	sp, #32
 8003c80:	af02      	add	r7, sp, #8
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	4608      	mov	r0, r1
 8003c86:	4611      	mov	r1, r2
 8003c88:	461a      	mov	r2, r3
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	817b      	strh	r3, [r7, #10]
 8003c8e:	460b      	mov	r3, r1
 8003c90:	813b      	strh	r3, [r7, #8]
 8003c92:	4613      	mov	r3, r2
 8003c94:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c96:	f7fe feab 	bl	80029f0 <HAL_GetTick>
 8003c9a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b20      	cmp	r3, #32
 8003ca6:	f040 80d9 	bne.w	8003e5c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	9300      	str	r3, [sp, #0]
 8003cae:	2319      	movs	r3, #25
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	496d      	ldr	r1, [pc, #436]	; (8003e68 <HAL_I2C_Mem_Write+0x1ec>)
 8003cb4:	68f8      	ldr	r0, [r7, #12]
 8003cb6:	f000 f9f3 	bl	80040a0 <I2C_WaitOnFlagUntilTimeout>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d001      	beq.n	8003cc4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003cc0:	2302      	movs	r3, #2
 8003cc2:	e0cc      	b.n	8003e5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d101      	bne.n	8003cd2 <HAL_I2C_Mem_Write+0x56>
 8003cce:	2302      	movs	r3, #2
 8003cd0:	e0c5      	b.n	8003e5e <HAL_I2C_Mem_Write+0x1e2>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0301 	and.w	r3, r3, #1
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d007      	beq.n	8003cf8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f042 0201 	orr.w	r2, r2, #1
 8003cf6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d06:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2221      	movs	r2, #33	; 0x21
 8003d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2240      	movs	r2, #64	; 0x40
 8003d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6a3a      	ldr	r2, [r7, #32]
 8003d22:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003d28:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d2e:	b29a      	uxth	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	4a4d      	ldr	r2, [pc, #308]	; (8003e6c <HAL_I2C_Mem_Write+0x1f0>)
 8003d38:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d3a:	88f8      	ldrh	r0, [r7, #6]
 8003d3c:	893a      	ldrh	r2, [r7, #8]
 8003d3e:	8979      	ldrh	r1, [r7, #10]
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	9301      	str	r3, [sp, #4]
 8003d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d46:	9300      	str	r3, [sp, #0]
 8003d48:	4603      	mov	r3, r0
 8003d4a:	68f8      	ldr	r0, [r7, #12]
 8003d4c:	f000 f912 	bl	8003f74 <I2C_RequestMemoryWrite>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d052      	beq.n	8003dfc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e081      	b.n	8003e5e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d5a:	697a      	ldr	r2, [r7, #20]
 8003d5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 fa74 	bl	800424c <I2C_WaitOnTXEFlagUntilTimeout>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00d      	beq.n	8003d86 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	2b04      	cmp	r3, #4
 8003d70:	d107      	bne.n	8003d82 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e06b      	b.n	8003e5e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8a:	781a      	ldrb	r2, [r3, #0]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d96:	1c5a      	adds	r2, r3, #1
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003da0:	3b01      	subs	r3, #1
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	3b01      	subs	r3, #1
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	f003 0304 	and.w	r3, r3, #4
 8003dc0:	2b04      	cmp	r3, #4
 8003dc2:	d11b      	bne.n	8003dfc <HAL_I2C_Mem_Write+0x180>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d017      	beq.n	8003dfc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd0:	781a      	ldrb	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ddc:	1c5a      	adds	r2, r3, #1
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003de6:	3b01      	subs	r3, #1
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	3b01      	subs	r3, #1
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d1aa      	bne.n	8003d5a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e04:	697a      	ldr	r2, [r7, #20]
 8003e06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e08:	68f8      	ldr	r0, [r7, #12]
 8003e0a:	f000 fa60 	bl	80042ce <I2C_WaitOnBTFFlagUntilTimeout>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00d      	beq.n	8003e30 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e18:	2b04      	cmp	r3, #4
 8003e1a:	d107      	bne.n	8003e2c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e2a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e016      	b.n	8003e5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2220      	movs	r2, #32
 8003e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	e000      	b.n	8003e5e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003e5c:	2302      	movs	r3, #2
  }
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3718      	adds	r7, #24
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	00100002 	.word	0x00100002
 8003e6c:	ffff0000 	.word	0xffff0000

08003e70 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b088      	sub	sp, #32
 8003e74:	af02      	add	r7, sp, #8
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	607a      	str	r2, [r7, #4]
 8003e7a:	603b      	str	r3, [r7, #0]
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e84:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	d006      	beq.n	8003e9a <I2C_MasterRequestWrite+0x2a>
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d003      	beq.n	8003e9a <I2C_MasterRequestWrite+0x2a>
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e98:	d108      	bne.n	8003eac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ea8:	601a      	str	r2, [r3, #0]
 8003eaa:	e00b      	b.n	8003ec4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb0:	2b12      	cmp	r3, #18
 8003eb2:	d107      	bne.n	8003ec4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ec2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	9300      	str	r3, [sp, #0]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f000 f8e5 	bl	80040a0 <I2C_WaitOnFlagUntilTimeout>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00d      	beq.n	8003ef8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eea:	d103      	bne.n	8003ef4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ef2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e035      	b.n	8003f64 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f00:	d108      	bne.n	8003f14 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f02:	897b      	ldrh	r3, [r7, #10]
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	461a      	mov	r2, r3
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f10:	611a      	str	r2, [r3, #16]
 8003f12:	e01b      	b.n	8003f4c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f14:	897b      	ldrh	r3, [r7, #10]
 8003f16:	11db      	asrs	r3, r3, #7
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	f003 0306 	and.w	r3, r3, #6
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	f063 030f 	orn	r3, r3, #15
 8003f24:	b2da      	uxtb	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	490e      	ldr	r1, [pc, #56]	; (8003f6c <I2C_MasterRequestWrite+0xfc>)
 8003f32:	68f8      	ldr	r0, [r7, #12]
 8003f34:	f000 f90b 	bl	800414e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d001      	beq.n	8003f42 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e010      	b.n	8003f64 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f42:	897b      	ldrh	r3, [r7, #10]
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	4907      	ldr	r1, [pc, #28]	; (8003f70 <I2C_MasterRequestWrite+0x100>)
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	f000 f8fb 	bl	800414e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e000      	b.n	8003f64 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3718      	adds	r7, #24
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	00010008 	.word	0x00010008
 8003f70:	00010002 	.word	0x00010002

08003f74 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b088      	sub	sp, #32
 8003f78:	af02      	add	r7, sp, #8
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	4608      	mov	r0, r1
 8003f7e:	4611      	mov	r1, r2
 8003f80:	461a      	mov	r2, r3
 8003f82:	4603      	mov	r3, r0
 8003f84:	817b      	strh	r3, [r7, #10]
 8003f86:	460b      	mov	r3, r1
 8003f88:	813b      	strh	r3, [r7, #8]
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f9c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa0:	9300      	str	r3, [sp, #0]
 8003fa2:	6a3b      	ldr	r3, [r7, #32]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f000 f878 	bl	80040a0 <I2C_WaitOnFlagUntilTimeout>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00d      	beq.n	8003fd2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fc0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fc4:	d103      	bne.n	8003fce <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fcc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e05f      	b.n	8004092 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fd2:	897b      	ldrh	r3, [r7, #10]
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003fe0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe4:	6a3a      	ldr	r2, [r7, #32]
 8003fe6:	492d      	ldr	r1, [pc, #180]	; (800409c <I2C_RequestMemoryWrite+0x128>)
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f000 f8b0 	bl	800414e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d001      	beq.n	8003ff8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e04c      	b.n	8004092 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	617b      	str	r3, [r7, #20]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	617b      	str	r3, [r7, #20]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	699b      	ldr	r3, [r3, #24]
 800400a:	617b      	str	r3, [r7, #20]
 800400c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800400e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004010:	6a39      	ldr	r1, [r7, #32]
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f000 f91a 	bl	800424c <I2C_WaitOnTXEFlagUntilTimeout>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d00d      	beq.n	800403a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004022:	2b04      	cmp	r3, #4
 8004024:	d107      	bne.n	8004036 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004034:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e02b      	b.n	8004092 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800403a:	88fb      	ldrh	r3, [r7, #6]
 800403c:	2b01      	cmp	r3, #1
 800403e:	d105      	bne.n	800404c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004040:	893b      	ldrh	r3, [r7, #8]
 8004042:	b2da      	uxtb	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	611a      	str	r2, [r3, #16]
 800404a:	e021      	b.n	8004090 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800404c:	893b      	ldrh	r3, [r7, #8]
 800404e:	0a1b      	lsrs	r3, r3, #8
 8004050:	b29b      	uxth	r3, r3
 8004052:	b2da      	uxtb	r2, r3
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800405a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800405c:	6a39      	ldr	r1, [r7, #32]
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f000 f8f4 	bl	800424c <I2C_WaitOnTXEFlagUntilTimeout>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00d      	beq.n	8004086 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406e:	2b04      	cmp	r3, #4
 8004070:	d107      	bne.n	8004082 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004080:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e005      	b.n	8004092 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004086:	893b      	ldrh	r3, [r7, #8]
 8004088:	b2da      	uxtb	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3718      	adds	r7, #24
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	00010002 	.word	0x00010002

080040a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	603b      	str	r3, [r7, #0]
 80040ac:	4613      	mov	r3, r2
 80040ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040b0:	e025      	b.n	80040fe <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b8:	d021      	beq.n	80040fe <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040ba:	f7fe fc99 	bl	80029f0 <HAL_GetTick>
 80040be:	4602      	mov	r2, r0
 80040c0:	69bb      	ldr	r3, [r7, #24]
 80040c2:	1ad3      	subs	r3, r2, r3
 80040c4:	683a      	ldr	r2, [r7, #0]
 80040c6:	429a      	cmp	r2, r3
 80040c8:	d302      	bcc.n	80040d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d116      	bne.n	80040fe <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2220      	movs	r2, #32
 80040da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ea:	f043 0220 	orr.w	r2, r3, #32
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e023      	b.n	8004146 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	0c1b      	lsrs	r3, r3, #16
 8004102:	b2db      	uxtb	r3, r3
 8004104:	2b01      	cmp	r3, #1
 8004106:	d10d      	bne.n	8004124 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	695b      	ldr	r3, [r3, #20]
 800410e:	43da      	mvns	r2, r3
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	4013      	ands	r3, r2
 8004114:	b29b      	uxth	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	bf0c      	ite	eq
 800411a:	2301      	moveq	r3, #1
 800411c:	2300      	movne	r3, #0
 800411e:	b2db      	uxtb	r3, r3
 8004120:	461a      	mov	r2, r3
 8004122:	e00c      	b.n	800413e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	43da      	mvns	r2, r3
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	4013      	ands	r3, r2
 8004130:	b29b      	uxth	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	bf0c      	ite	eq
 8004136:	2301      	moveq	r3, #1
 8004138:	2300      	movne	r3, #0
 800413a:	b2db      	uxtb	r3, r3
 800413c:	461a      	mov	r2, r3
 800413e:	79fb      	ldrb	r3, [r7, #7]
 8004140:	429a      	cmp	r2, r3
 8004142:	d0b6      	beq.n	80040b2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	3710      	adds	r7, #16
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}

0800414e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800414e:	b580      	push	{r7, lr}
 8004150:	b084      	sub	sp, #16
 8004152:	af00      	add	r7, sp, #0
 8004154:	60f8      	str	r0, [r7, #12]
 8004156:	60b9      	str	r1, [r7, #8]
 8004158:	607a      	str	r2, [r7, #4]
 800415a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800415c:	e051      	b.n	8004202 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	695b      	ldr	r3, [r3, #20]
 8004164:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004168:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800416c:	d123      	bne.n	80041b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800417c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004186:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2220      	movs	r2, #32
 8004192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a2:	f043 0204 	orr.w	r2, r3, #4
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e046      	b.n	8004244 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041bc:	d021      	beq.n	8004202 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041be:	f7fe fc17 	bl	80029f0 <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d302      	bcc.n	80041d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d116      	bne.n	8004202 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2220      	movs	r2, #32
 80041de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ee:	f043 0220 	orr.w	r2, r3, #32
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e020      	b.n	8004244 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	0c1b      	lsrs	r3, r3, #16
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b01      	cmp	r3, #1
 800420a:	d10c      	bne.n	8004226 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	43da      	mvns	r2, r3
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	4013      	ands	r3, r2
 8004218:	b29b      	uxth	r3, r3
 800421a:	2b00      	cmp	r3, #0
 800421c:	bf14      	ite	ne
 800421e:	2301      	movne	r3, #1
 8004220:	2300      	moveq	r3, #0
 8004222:	b2db      	uxtb	r3, r3
 8004224:	e00b      	b.n	800423e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	43da      	mvns	r2, r3
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	4013      	ands	r3, r2
 8004232:	b29b      	uxth	r3, r3
 8004234:	2b00      	cmp	r3, #0
 8004236:	bf14      	ite	ne
 8004238:	2301      	movne	r3, #1
 800423a:	2300      	moveq	r3, #0
 800423c:	b2db      	uxtb	r3, r3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d18d      	bne.n	800415e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004242:	2300      	movs	r3, #0
}
 8004244:	4618      	mov	r0, r3
 8004246:	3710      	adds	r7, #16
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}

0800424c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004258:	e02d      	b.n	80042b6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800425a:	68f8      	ldr	r0, [r7, #12]
 800425c:	f000 f878 	bl	8004350 <I2C_IsAcknowledgeFailed>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d001      	beq.n	800426a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e02d      	b.n	80042c6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004270:	d021      	beq.n	80042b6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004272:	f7fe fbbd 	bl	80029f0 <HAL_GetTick>
 8004276:	4602      	mov	r2, r0
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	68ba      	ldr	r2, [r7, #8]
 800427e:	429a      	cmp	r2, r3
 8004280:	d302      	bcc.n	8004288 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d116      	bne.n	80042b6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2200      	movs	r2, #0
 800428c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2220      	movs	r2, #32
 8004292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a2:	f043 0220 	orr.w	r2, r3, #32
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e007      	b.n	80042c6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	695b      	ldr	r3, [r3, #20]
 80042bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042c0:	2b80      	cmp	r3, #128	; 0x80
 80042c2:	d1ca      	bne.n	800425a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3710      	adds	r7, #16
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}

080042ce <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042ce:	b580      	push	{r7, lr}
 80042d0:	b084      	sub	sp, #16
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	60f8      	str	r0, [r7, #12]
 80042d6:	60b9      	str	r1, [r7, #8]
 80042d8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042da:	e02d      	b.n	8004338 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80042dc:	68f8      	ldr	r0, [r7, #12]
 80042de:	f000 f837 	bl	8004350 <I2C_IsAcknowledgeFailed>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d001      	beq.n	80042ec <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e02d      	b.n	8004348 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f2:	d021      	beq.n	8004338 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042f4:	f7fe fb7c 	bl	80029f0 <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	68ba      	ldr	r2, [r7, #8]
 8004300:	429a      	cmp	r2, r3
 8004302:	d302      	bcc.n	800430a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d116      	bne.n	8004338 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2220      	movs	r2, #32
 8004314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004324:	f043 0220 	orr.w	r2, r3, #32
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e007      	b.n	8004348 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	f003 0304 	and.w	r3, r3, #4
 8004342:	2b04      	cmp	r3, #4
 8004344:	d1ca      	bne.n	80042dc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	3710      	adds	r7, #16
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004362:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004366:	d11b      	bne.n	80043a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004370:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2200      	movs	r2, #0
 8004376:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2220      	movs	r2, #32
 800437c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438c:	f043 0204 	orr.w	r2, r3, #4
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e000      	b.n	80043a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr

080043ae <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80043ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043b0:	b08f      	sub	sp, #60	; 0x3c
 80043b2:	af0a      	add	r7, sp, #40	; 0x28
 80043b4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d101      	bne.n	80043c0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e10f      	b.n	80045e0 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d106      	bne.n	80043e0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f004 fe88 	bl	80090f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2203      	movs	r2, #3
 80043e4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d102      	bne.n	80043fa <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4618      	mov	r0, r3
 8004400:	f002 f875 	bl	80064ee <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	603b      	str	r3, [r7, #0]
 800440a:	687e      	ldr	r6, [r7, #4]
 800440c:	466d      	mov	r5, sp
 800440e:	f106 0410 	add.w	r4, r6, #16
 8004412:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004414:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004416:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004418:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800441a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800441e:	e885 0003 	stmia.w	r5, {r0, r1}
 8004422:	1d33      	adds	r3, r6, #4
 8004424:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004426:	6838      	ldr	r0, [r7, #0]
 8004428:	f001 ff4d 	bl	80062c6 <USB_CoreInit>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d005      	beq.n	800443e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2202      	movs	r2, #2
 8004436:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e0d0      	b.n	80045e0 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2100      	movs	r1, #0
 8004444:	4618      	mov	r0, r3
 8004446:	f002 f863 	bl	8006510 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800444a:	2300      	movs	r3, #0
 800444c:	73fb      	strb	r3, [r7, #15]
 800444e:	e04a      	b.n	80044e6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004450:	7bfa      	ldrb	r2, [r7, #15]
 8004452:	6879      	ldr	r1, [r7, #4]
 8004454:	4613      	mov	r3, r2
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	1a9b      	subs	r3, r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	440b      	add	r3, r1
 800445e:	333d      	adds	r3, #61	; 0x3d
 8004460:	2201      	movs	r2, #1
 8004462:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004464:	7bfa      	ldrb	r2, [r7, #15]
 8004466:	6879      	ldr	r1, [r7, #4]
 8004468:	4613      	mov	r3, r2
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	1a9b      	subs	r3, r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	440b      	add	r3, r1
 8004472:	333c      	adds	r3, #60	; 0x3c
 8004474:	7bfa      	ldrb	r2, [r7, #15]
 8004476:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004478:	7bfa      	ldrb	r2, [r7, #15]
 800447a:	7bfb      	ldrb	r3, [r7, #15]
 800447c:	b298      	uxth	r0, r3
 800447e:	6879      	ldr	r1, [r7, #4]
 8004480:	4613      	mov	r3, r2
 8004482:	00db      	lsls	r3, r3, #3
 8004484:	1a9b      	subs	r3, r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	440b      	add	r3, r1
 800448a:	3342      	adds	r3, #66	; 0x42
 800448c:	4602      	mov	r2, r0
 800448e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004490:	7bfa      	ldrb	r2, [r7, #15]
 8004492:	6879      	ldr	r1, [r7, #4]
 8004494:	4613      	mov	r3, r2
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	1a9b      	subs	r3, r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	440b      	add	r3, r1
 800449e:	333f      	adds	r3, #63	; 0x3f
 80044a0:	2200      	movs	r2, #0
 80044a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80044a4:	7bfa      	ldrb	r2, [r7, #15]
 80044a6:	6879      	ldr	r1, [r7, #4]
 80044a8:	4613      	mov	r3, r2
 80044aa:	00db      	lsls	r3, r3, #3
 80044ac:	1a9b      	subs	r3, r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	440b      	add	r3, r1
 80044b2:	3344      	adds	r3, #68	; 0x44
 80044b4:	2200      	movs	r2, #0
 80044b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80044b8:	7bfa      	ldrb	r2, [r7, #15]
 80044ba:	6879      	ldr	r1, [r7, #4]
 80044bc:	4613      	mov	r3, r2
 80044be:	00db      	lsls	r3, r3, #3
 80044c0:	1a9b      	subs	r3, r3, r2
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	440b      	add	r3, r1
 80044c6:	3348      	adds	r3, #72	; 0x48
 80044c8:	2200      	movs	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80044cc:	7bfa      	ldrb	r2, [r7, #15]
 80044ce:	6879      	ldr	r1, [r7, #4]
 80044d0:	4613      	mov	r3, r2
 80044d2:	00db      	lsls	r3, r3, #3
 80044d4:	1a9b      	subs	r3, r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	440b      	add	r3, r1
 80044da:	3350      	adds	r3, #80	; 0x50
 80044dc:	2200      	movs	r2, #0
 80044de:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044e0:	7bfb      	ldrb	r3, [r7, #15]
 80044e2:	3301      	adds	r3, #1
 80044e4:	73fb      	strb	r3, [r7, #15]
 80044e6:	7bfa      	ldrb	r2, [r7, #15]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d3af      	bcc.n	8004450 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044f0:	2300      	movs	r3, #0
 80044f2:	73fb      	strb	r3, [r7, #15]
 80044f4:	e044      	b.n	8004580 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80044f6:	7bfa      	ldrb	r2, [r7, #15]
 80044f8:	6879      	ldr	r1, [r7, #4]
 80044fa:	4613      	mov	r3, r2
 80044fc:	00db      	lsls	r3, r3, #3
 80044fe:	1a9b      	subs	r3, r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	440b      	add	r3, r1
 8004504:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004508:	2200      	movs	r2, #0
 800450a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800450c:	7bfa      	ldrb	r2, [r7, #15]
 800450e:	6879      	ldr	r1, [r7, #4]
 8004510:	4613      	mov	r3, r2
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	1a9b      	subs	r3, r3, r2
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	440b      	add	r3, r1
 800451a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800451e:	7bfa      	ldrb	r2, [r7, #15]
 8004520:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004522:	7bfa      	ldrb	r2, [r7, #15]
 8004524:	6879      	ldr	r1, [r7, #4]
 8004526:	4613      	mov	r3, r2
 8004528:	00db      	lsls	r3, r3, #3
 800452a:	1a9b      	subs	r3, r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	440b      	add	r3, r1
 8004530:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004534:	2200      	movs	r2, #0
 8004536:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004538:	7bfa      	ldrb	r2, [r7, #15]
 800453a:	6879      	ldr	r1, [r7, #4]
 800453c:	4613      	mov	r3, r2
 800453e:	00db      	lsls	r3, r3, #3
 8004540:	1a9b      	subs	r3, r3, r2
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	440b      	add	r3, r1
 8004546:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800454a:	2200      	movs	r2, #0
 800454c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800454e:	7bfa      	ldrb	r2, [r7, #15]
 8004550:	6879      	ldr	r1, [r7, #4]
 8004552:	4613      	mov	r3, r2
 8004554:	00db      	lsls	r3, r3, #3
 8004556:	1a9b      	subs	r3, r3, r2
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	440b      	add	r3, r1
 800455c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004560:	2200      	movs	r2, #0
 8004562:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004564:	7bfa      	ldrb	r2, [r7, #15]
 8004566:	6879      	ldr	r1, [r7, #4]
 8004568:	4613      	mov	r3, r2
 800456a:	00db      	lsls	r3, r3, #3
 800456c:	1a9b      	subs	r3, r3, r2
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	440b      	add	r3, r1
 8004572:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004576:	2200      	movs	r2, #0
 8004578:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800457a:	7bfb      	ldrb	r3, [r7, #15]
 800457c:	3301      	adds	r3, #1
 800457e:	73fb      	strb	r3, [r7, #15]
 8004580:	7bfa      	ldrb	r2, [r7, #15]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	429a      	cmp	r2, r3
 8004588:	d3b5      	bcc.n	80044f6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	603b      	str	r3, [r7, #0]
 8004590:	687e      	ldr	r6, [r7, #4]
 8004592:	466d      	mov	r5, sp
 8004594:	f106 0410 	add.w	r4, r6, #16
 8004598:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800459a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800459c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800459e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80045a0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80045a4:	e885 0003 	stmia.w	r5, {r0, r1}
 80045a8:	1d33      	adds	r3, r6, #4
 80045aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045ac:	6838      	ldr	r0, [r7, #0]
 80045ae:	f001 ffd9 	bl	8006564 <USB_DevInit>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d005      	beq.n	80045c4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2202      	movs	r2, #2
 80045bc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e00d      	b.n	80045e0 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4618      	mov	r0, r3
 80045da:	f003 f821 	bl	8007620 <USB_DevDisconnect>

  return HAL_OK;
 80045de:	2300      	movs	r3, #0
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3714      	adds	r7, #20
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080045e8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d101      	bne.n	8004604 <HAL_PCD_Start+0x1c>
 8004600:	2302      	movs	r3, #2
 8004602:	e020      	b.n	8004646 <HAL_PCD_Start+0x5e>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004610:	2b01      	cmp	r3, #1
 8004612:	d109      	bne.n	8004628 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004618:	2b01      	cmp	r3, #1
 800461a:	d005      	beq.n	8004628 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004620:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4618      	mov	r0, r3
 800462e:	f001 ff4d 	bl	80064cc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4618      	mov	r0, r3
 8004638:	f002 ffd1 	bl	80075de <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	4618      	mov	r0, r3
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800464e:	b590      	push	{r4, r7, lr}
 8004650:	b08d      	sub	sp, #52	; 0x34
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800465c:	6a3b      	ldr	r3, [r7, #32]
 800465e:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4618      	mov	r0, r3
 8004666:	f003 f88f 	bl	8007788 <USB_GetMode>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	f040 839d 	bne.w	8004dac <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4618      	mov	r0, r3
 8004678:	f002 fff3 	bl	8007662 <USB_ReadInterrupts>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	f000 8393 	beq.w	8004daa <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4618      	mov	r0, r3
 800468a:	f002 ffea 	bl	8007662 <USB_ReadInterrupts>
 800468e:	4603      	mov	r3, r0
 8004690:	f003 0302 	and.w	r3, r3, #2
 8004694:	2b02      	cmp	r3, #2
 8004696:	d107      	bne.n	80046a8 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	695a      	ldr	r2, [r3, #20]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f002 0202 	and.w	r2, r2, #2
 80046a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4618      	mov	r0, r3
 80046ae:	f002 ffd8 	bl	8007662 <USB_ReadInterrupts>
 80046b2:	4603      	mov	r3, r0
 80046b4:	f003 0310 	and.w	r3, r3, #16
 80046b8:	2b10      	cmp	r3, #16
 80046ba:	d161      	bne.n	8004780 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	699a      	ldr	r2, [r3, #24]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 0210 	bic.w	r2, r2, #16
 80046ca:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80046cc:	6a3b      	ldr	r3, [r7, #32]
 80046ce:	6a1b      	ldr	r3, [r3, #32]
 80046d0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	f003 020f 	and.w	r2, r3, #15
 80046d8:	4613      	mov	r3, r2
 80046da:	00db      	lsls	r3, r3, #3
 80046dc:	1a9b      	subs	r3, r3, r2
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	4413      	add	r3, r2
 80046e8:	3304      	adds	r3, #4
 80046ea:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	0c5b      	lsrs	r3, r3, #17
 80046f0:	f003 030f 	and.w	r3, r3, #15
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d124      	bne.n	8004742 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80046f8:	69ba      	ldr	r2, [r7, #24]
 80046fa:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80046fe:	4013      	ands	r3, r2
 8004700:	2b00      	cmp	r3, #0
 8004702:	d035      	beq.n	8004770 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	091b      	lsrs	r3, r3, #4
 800470c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800470e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004712:	b29b      	uxth	r3, r3
 8004714:	461a      	mov	r2, r3
 8004716:	6a38      	ldr	r0, [r7, #32]
 8004718:	f002 fe3e 	bl	8007398 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	68da      	ldr	r2, [r3, #12]
 8004720:	69bb      	ldr	r3, [r7, #24]
 8004722:	091b      	lsrs	r3, r3, #4
 8004724:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004728:	441a      	add	r2, r3
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	699a      	ldr	r2, [r3, #24]
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	091b      	lsrs	r3, r3, #4
 8004736:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800473a:	441a      	add	r2, r3
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	619a      	str	r2, [r3, #24]
 8004740:	e016      	b.n	8004770 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	0c5b      	lsrs	r3, r3, #17
 8004746:	f003 030f 	and.w	r3, r3, #15
 800474a:	2b06      	cmp	r3, #6
 800474c:	d110      	bne.n	8004770 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004754:	2208      	movs	r2, #8
 8004756:	4619      	mov	r1, r3
 8004758:	6a38      	ldr	r0, [r7, #32]
 800475a:	f002 fe1d 	bl	8007398 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	699a      	ldr	r2, [r3, #24]
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	091b      	lsrs	r3, r3, #4
 8004766:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800476a:	441a      	add	r2, r3
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	699a      	ldr	r2, [r3, #24]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f042 0210 	orr.w	r2, r2, #16
 800477e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4618      	mov	r0, r3
 8004786:	f002 ff6c 	bl	8007662 <USB_ReadInterrupts>
 800478a:	4603      	mov	r3, r0
 800478c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004790:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004794:	d16e      	bne.n	8004874 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8004796:	2300      	movs	r3, #0
 8004798:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4618      	mov	r0, r3
 80047a0:	f002 ff72 	bl	8007688 <USB_ReadDevAllOutEpInterrupt>
 80047a4:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80047a6:	e062      	b.n	800486e <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80047a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047aa:	f003 0301 	and.w	r3, r3, #1
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d057      	beq.n	8004862 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047b8:	b2d2      	uxtb	r2, r2
 80047ba:	4611      	mov	r1, r2
 80047bc:	4618      	mov	r0, r3
 80047be:	f002 ff97 	bl	80076f0 <USB_ReadDevOutEPInterrupt>
 80047c2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d00c      	beq.n	80047e8 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80047ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d0:	015a      	lsls	r2, r3, #5
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	4413      	add	r3, r2
 80047d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047da:	461a      	mov	r2, r3
 80047dc:	2301      	movs	r3, #1
 80047de:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80047e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f000 fdb0 	bl	8005348 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	f003 0308 	and.w	r3, r3, #8
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00c      	beq.n	800480c <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80047f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f4:	015a      	lsls	r2, r3, #5
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	4413      	add	r3, r2
 80047fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047fe:	461a      	mov	r2, r3
 8004800:	2308      	movs	r3, #8
 8004802:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004804:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 feaa 	bl	8005560 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	f003 0310 	and.w	r3, r3, #16
 8004812:	2b00      	cmp	r3, #0
 8004814:	d008      	beq.n	8004828 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004818:	015a      	lsls	r2, r3, #5
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	4413      	add	r3, r2
 800481e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004822:	461a      	mov	r2, r3
 8004824:	2310      	movs	r3, #16
 8004826:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	f003 0320 	and.w	r3, r3, #32
 800482e:	2b00      	cmp	r3, #0
 8004830:	d008      	beq.n	8004844 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004834:	015a      	lsls	r2, r3, #5
 8004836:	69fb      	ldr	r3, [r7, #28]
 8004838:	4413      	add	r3, r2
 800483a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800483e:	461a      	mov	r2, r3
 8004840:	2320      	movs	r3, #32
 8004842:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d009      	beq.n	8004862 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800484e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004850:	015a      	lsls	r2, r3, #5
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	4413      	add	r3, r2
 8004856:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800485a:	461a      	mov	r2, r3
 800485c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004860:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004864:	3301      	adds	r3, #1
 8004866:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800486a:	085b      	lsrs	r3, r3, #1
 800486c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800486e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004870:	2b00      	cmp	r3, #0
 8004872:	d199      	bne.n	80047a8 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4618      	mov	r0, r3
 800487a:	f002 fef2 	bl	8007662 <USB_ReadInterrupts>
 800487e:	4603      	mov	r3, r0
 8004880:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004884:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004888:	f040 80c0 	bne.w	8004a0c <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4618      	mov	r0, r3
 8004892:	f002 ff13 	bl	80076bc <USB_ReadDevAllInEpInterrupt>
 8004896:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004898:	2300      	movs	r3, #0
 800489a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800489c:	e0b2      	b.n	8004a04 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800489e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a0:	f003 0301 	and.w	r3, r3, #1
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f000 80a7 	beq.w	80049f8 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048b0:	b2d2      	uxtb	r2, r2
 80048b2:	4611      	mov	r1, r2
 80048b4:	4618      	mov	r0, r3
 80048b6:	f002 ff39 	bl	800772c <USB_ReadDevInEPInterrupt>
 80048ba:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d057      	beq.n	8004976 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80048c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c8:	f003 030f 	and.w	r3, r3, #15
 80048cc:	2201      	movs	r2, #1
 80048ce:	fa02 f303 	lsl.w	r3, r2, r3
 80048d2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	43db      	mvns	r3, r3
 80048e0:	69f9      	ldr	r1, [r7, #28]
 80048e2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048e6:	4013      	ands	r3, r2
 80048e8:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80048ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ec:	015a      	lsls	r2, r3, #5
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	4413      	add	r3, r2
 80048f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048f6:	461a      	mov	r2, r3
 80048f8:	2301      	movs	r3, #1
 80048fa:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	2b01      	cmp	r3, #1
 8004902:	d132      	bne.n	800496a <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004904:	6879      	ldr	r1, [r7, #4]
 8004906:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004908:	4613      	mov	r3, r2
 800490a:	00db      	lsls	r3, r3, #3
 800490c:	1a9b      	subs	r3, r3, r2
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	440b      	add	r3, r1
 8004912:	3348      	adds	r3, #72	; 0x48
 8004914:	6819      	ldr	r1, [r3, #0]
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800491a:	4613      	mov	r3, r2
 800491c:	00db      	lsls	r3, r3, #3
 800491e:	1a9b      	subs	r3, r3, r2
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	4403      	add	r3, r0
 8004924:	3344      	adds	r3, #68	; 0x44
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4419      	add	r1, r3
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800492e:	4613      	mov	r3, r2
 8004930:	00db      	lsls	r3, r3, #3
 8004932:	1a9b      	subs	r3, r3, r2
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	4403      	add	r3, r0
 8004938:	3348      	adds	r3, #72	; 0x48
 800493a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800493c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800493e:	2b00      	cmp	r3, #0
 8004940:	d113      	bne.n	800496a <HAL_PCD_IRQHandler+0x31c>
 8004942:	6879      	ldr	r1, [r7, #4]
 8004944:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004946:	4613      	mov	r3, r2
 8004948:	00db      	lsls	r3, r3, #3
 800494a:	1a9b      	subs	r3, r3, r2
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	440b      	add	r3, r1
 8004950:	3350      	adds	r3, #80	; 0x50
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d108      	bne.n	800496a <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6818      	ldr	r0, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004962:	461a      	mov	r2, r3
 8004964:	2101      	movs	r1, #1
 8004966:	f002 ff41 	bl	80077ec <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800496a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496c:	b2db      	uxtb	r3, r3
 800496e:	4619      	mov	r1, r3
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f004 fc3e 	bl	80091f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	f003 0308 	and.w	r3, r3, #8
 800497c:	2b00      	cmp	r3, #0
 800497e:	d008      	beq.n	8004992 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004982:	015a      	lsls	r2, r3, #5
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	4413      	add	r3, r2
 8004988:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800498c:	461a      	mov	r2, r3
 800498e:	2308      	movs	r3, #8
 8004990:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	f003 0310 	and.w	r3, r3, #16
 8004998:	2b00      	cmp	r3, #0
 800499a:	d008      	beq.n	80049ae <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800499c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800499e:	015a      	lsls	r2, r3, #5
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	4413      	add	r3, r2
 80049a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049a8:	461a      	mov	r2, r3
 80049aa:	2310      	movs	r3, #16
 80049ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d008      	beq.n	80049ca <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80049b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ba:	015a      	lsls	r2, r3, #5
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	4413      	add	r3, r2
 80049c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049c4:	461a      	mov	r2, r3
 80049c6:	2340      	movs	r3, #64	; 0x40
 80049c8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	f003 0302 	and.w	r3, r3, #2
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d008      	beq.n	80049e6 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80049d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d6:	015a      	lsls	r2, r3, #5
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	4413      	add	r3, r2
 80049dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049e0:	461a      	mov	r2, r3
 80049e2:	2302      	movs	r3, #2
 80049e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d003      	beq.n	80049f8 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80049f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 fc1b 	bl	800522e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80049f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fa:	3301      	adds	r3, #1
 80049fc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80049fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a00:	085b      	lsrs	r3, r3, #1
 8004a02:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	f47f af49 	bne.w	800489e <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4618      	mov	r0, r3
 8004a12:	f002 fe26 	bl	8007662 <USB_ReadInterrupts>
 8004a16:	4603      	mov	r3, r0
 8004a18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004a1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a20:	d122      	bne.n	8004a68 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	69fa      	ldr	r2, [r7, #28]
 8004a2c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a30:	f023 0301 	bic.w	r3, r3, #1
 8004a34:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d108      	bne.n	8004a52 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004a48:	2100      	movs	r1, #0
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 fe26 	bl	800569c <HAL_PCDEx_LPM_Callback>
 8004a50:	e002      	b.n	8004a58 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f004 fc3a 	bl	80092cc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	695a      	ldr	r2, [r3, #20]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004a66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f002 fdf8 	bl	8007662 <USB_ReadInterrupts>
 8004a72:	4603      	mov	r3, r0
 8004a74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a7c:	d112      	bne.n	8004aa4 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f003 0301 	and.w	r3, r3, #1
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d102      	bne.n	8004a94 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f004 fbf6 	bl	8009280 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	695a      	ldr	r2, [r3, #20]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004aa2:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f002 fdda 	bl	8007662 <USB_ReadInterrupts>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ab4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ab8:	f040 80c7 	bne.w	8004c4a <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	69fa      	ldr	r2, [r7, #28]
 8004ac6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004aca:	f023 0301 	bic.w	r3, r3, #1
 8004ace:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2110      	movs	r1, #16
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f001 fea8 	bl	800682c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004adc:	2300      	movs	r3, #0
 8004ade:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ae0:	e056      	b.n	8004b90 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ae4:	015a      	lsls	r2, r3, #5
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	4413      	add	r3, r2
 8004aea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aee:	461a      	mov	r2, r3
 8004af0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004af4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004af8:	015a      	lsls	r2, r3, #5
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	4413      	add	r3, r2
 8004afe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b06:	0151      	lsls	r1, r2, #5
 8004b08:	69fa      	ldr	r2, [r7, #28]
 8004b0a:	440a      	add	r2, r1
 8004b0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b10:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004b14:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b18:	015a      	lsls	r2, r3, #5
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b26:	0151      	lsls	r1, r2, #5
 8004b28:	69fa      	ldr	r2, [r7, #28]
 8004b2a:	440a      	add	r2, r1
 8004b2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b30:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004b34:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b38:	015a      	lsls	r2, r3, #5
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b42:	461a      	mov	r2, r3
 8004b44:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b48:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b4c:	015a      	lsls	r2, r3, #5
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	4413      	add	r3, r2
 8004b52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b5a:	0151      	lsls	r1, r2, #5
 8004b5c:	69fa      	ldr	r2, [r7, #28]
 8004b5e:	440a      	add	r2, r1
 8004b60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b64:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004b68:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b6c:	015a      	lsls	r2, r3, #5
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	4413      	add	r3, r2
 8004b72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b7a:	0151      	lsls	r1, r2, #5
 8004b7c:	69fa      	ldr	r2, [r7, #28]
 8004b7e:	440a      	add	r2, r1
 8004b80:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b84:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004b88:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d3a3      	bcc.n	8004ae2 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ba0:	69db      	ldr	r3, [r3, #28]
 8004ba2:	69fa      	ldr	r2, [r7, #28]
 8004ba4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004ba8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004bac:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d016      	beq.n	8004be4 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bc0:	69fa      	ldr	r2, [r7, #28]
 8004bc2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bc6:	f043 030b 	orr.w	r3, r3, #11
 8004bca:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bd6:	69fa      	ldr	r2, [r7, #28]
 8004bd8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bdc:	f043 030b 	orr.w	r3, r3, #11
 8004be0:	6453      	str	r3, [r2, #68]	; 0x44
 8004be2:	e015      	b.n	8004c10 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bea:	695b      	ldr	r3, [r3, #20]
 8004bec:	69fa      	ldr	r2, [r7, #28]
 8004bee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bf2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004bf6:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004bfa:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	69fa      	ldr	r2, [r7, #28]
 8004c06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c0a:	f043 030b 	orr.w	r3, r3, #11
 8004c0e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	69fa      	ldr	r2, [r7, #28]
 8004c1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c1e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004c22:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6818      	ldr	r0, [r3, #0]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004c34:	461a      	mov	r2, r3
 8004c36:	f002 fdd9 	bl	80077ec <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	695a      	ldr	r2, [r3, #20]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004c48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f002 fd07 	bl	8007662 <USB_ReadInterrupts>
 8004c54:	4603      	mov	r3, r0
 8004c56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c5e:	d124      	bne.n	8004caa <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4618      	mov	r0, r3
 8004c66:	f002 fd9d 	bl	80077a4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f001 fe3d 	bl	80068ee <USB_GetDevSpeed>
 8004c74:	4603      	mov	r3, r0
 8004c76:	461a      	mov	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681c      	ldr	r4, [r3, #0]
 8004c80:	f001 f92c 	bl	8005edc <HAL_RCC_GetHCLKFreq>
 8004c84:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	4620      	mov	r0, r4
 8004c90:	f001 fb7a 	bl	8006388 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f004 fad4 	bl	8009242 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	695a      	ldr	r2, [r3, #20]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004ca8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f002 fcd7 	bl	8007662 <USB_ReadInterrupts>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	f003 0308 	and.w	r3, r3, #8
 8004cba:	2b08      	cmp	r3, #8
 8004cbc:	d10a      	bne.n	8004cd4 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f004 fab1 	bl	8009226 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	695a      	ldr	r2, [r3, #20]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f002 0208 	and.w	r2, r2, #8
 8004cd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f002 fcc2 	bl	8007662 <USB_ReadInterrupts>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ce4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ce8:	d10f      	bne.n	8004d0a <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004cea:	2300      	movs	r3, #0
 8004cec:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f004 fb09 	bl	800930c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	695a      	ldr	r2, [r3, #20]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004d08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f002 fca7 	bl	8007662 <USB_ReadInterrupts>
 8004d14:	4603      	mov	r3, r0
 8004d16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d1a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004d1e:	d10f      	bne.n	8004d40 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004d20:	2300      	movs	r3, #0
 8004d22:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	4619      	mov	r1, r3
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f004 fadc 	bl	80092e8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	695a      	ldr	r2, [r3, #20]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004d3e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4618      	mov	r0, r3
 8004d46:	f002 fc8c 	bl	8007662 <USB_ReadInterrupts>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004d50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d54:	d10a      	bne.n	8004d6c <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f004 faea 	bl	8009330 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	695a      	ldr	r2, [r3, #20]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004d6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4618      	mov	r0, r3
 8004d72:	f002 fc76 	bl	8007662 <USB_ReadInterrupts>
 8004d76:	4603      	mov	r3, r0
 8004d78:	f003 0304 	and.w	r3, r3, #4
 8004d7c:	2b04      	cmp	r3, #4
 8004d7e:	d115      	bne.n	8004dac <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	f003 0304 	and.w	r3, r3, #4
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d002      	beq.n	8004d98 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f004 fada 	bl	800934c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6859      	ldr	r1, [r3, #4]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	69ba      	ldr	r2, [r7, #24]
 8004da4:	430a      	orrs	r2, r1
 8004da6:	605a      	str	r2, [r3, #4]
 8004da8:	e000      	b.n	8004dac <HAL_PCD_IRQHandler+0x75e>
      return;
 8004daa:	bf00      	nop
    }
  }
}
 8004dac:	3734      	adds	r7, #52	; 0x34
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd90      	pop	{r4, r7, pc}

08004db2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b082      	sub	sp, #8
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
 8004dba:	460b      	mov	r3, r1
 8004dbc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d101      	bne.n	8004dcc <HAL_PCD_SetAddress+0x1a>
 8004dc8:	2302      	movs	r3, #2
 8004dca:	e013      	b.n	8004df4 <HAL_PCD_SetAddress+0x42>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	78fa      	ldrb	r2, [r7, #3]
 8004dd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	78fa      	ldrb	r2, [r7, #3]
 8004de2:	4611      	mov	r1, r2
 8004de4:	4618      	mov	r0, r3
 8004de6:	f002 fbd4 	bl	8007592 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004df2:	2300      	movs	r3, #0
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3708      	adds	r7, #8
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}

08004dfc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b084      	sub	sp, #16
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	4608      	mov	r0, r1
 8004e06:	4611      	mov	r1, r2
 8004e08:	461a      	mov	r2, r3
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	70fb      	strb	r3, [r7, #3]
 8004e0e:	460b      	mov	r3, r1
 8004e10:	803b      	strh	r3, [r7, #0]
 8004e12:	4613      	mov	r3, r2
 8004e14:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004e16:	2300      	movs	r3, #0
 8004e18:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004e1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	da0f      	bge.n	8004e42 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e22:	78fb      	ldrb	r3, [r7, #3]
 8004e24:	f003 020f 	and.w	r2, r3, #15
 8004e28:	4613      	mov	r3, r2
 8004e2a:	00db      	lsls	r3, r3, #3
 8004e2c:	1a9b      	subs	r3, r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	3338      	adds	r3, #56	; 0x38
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	4413      	add	r3, r2
 8004e36:	3304      	adds	r3, #4
 8004e38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	705a      	strb	r2, [r3, #1]
 8004e40:	e00f      	b.n	8004e62 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e42:	78fb      	ldrb	r3, [r7, #3]
 8004e44:	f003 020f 	and.w	r2, r3, #15
 8004e48:	4613      	mov	r3, r2
 8004e4a:	00db      	lsls	r3, r3, #3
 8004e4c:	1a9b      	subs	r3, r3, r2
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	4413      	add	r3, r2
 8004e58:	3304      	adds	r3, #4
 8004e5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004e62:	78fb      	ldrb	r3, [r7, #3]
 8004e64:	f003 030f 	and.w	r3, r3, #15
 8004e68:	b2da      	uxtb	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004e6e:	883a      	ldrh	r2, [r7, #0]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	78ba      	ldrb	r2, [r7, #2]
 8004e78:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	785b      	ldrb	r3, [r3, #1]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d004      	beq.n	8004e8c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	781b      	ldrb	r3, [r3, #0]
 8004e86:	b29a      	uxth	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004e8c:	78bb      	ldrb	r3, [r7, #2]
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d102      	bne.n	8004e98 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2200      	movs	r2, #0
 8004e96:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d101      	bne.n	8004ea6 <HAL_PCD_EP_Open+0xaa>
 8004ea2:	2302      	movs	r3, #2
 8004ea4:	e00e      	b.n	8004ec4 <HAL_PCD_EP_Open+0xc8>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68f9      	ldr	r1, [r7, #12]
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f001 fd3f 	bl	8006938 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004ec2:	7afb      	ldrb	r3, [r7, #11]
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3710      	adds	r7, #16
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	460b      	mov	r3, r1
 8004ed6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004ed8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	da0f      	bge.n	8004f00 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ee0:	78fb      	ldrb	r3, [r7, #3]
 8004ee2:	f003 020f 	and.w	r2, r3, #15
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	00db      	lsls	r3, r3, #3
 8004eea:	1a9b      	subs	r3, r3, r2
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	3338      	adds	r3, #56	; 0x38
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	4413      	add	r3, r2
 8004ef4:	3304      	adds	r3, #4
 8004ef6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2201      	movs	r2, #1
 8004efc:	705a      	strb	r2, [r3, #1]
 8004efe:	e00f      	b.n	8004f20 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f00:	78fb      	ldrb	r3, [r7, #3]
 8004f02:	f003 020f 	and.w	r2, r3, #15
 8004f06:	4613      	mov	r3, r2
 8004f08:	00db      	lsls	r3, r3, #3
 8004f0a:	1a9b      	subs	r3, r3, r2
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	4413      	add	r3, r2
 8004f16:	3304      	adds	r3, #4
 8004f18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004f20:	78fb      	ldrb	r3, [r7, #3]
 8004f22:	f003 030f 	and.w	r3, r3, #15
 8004f26:	b2da      	uxtb	r2, r3
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d101      	bne.n	8004f3a <HAL_PCD_EP_Close+0x6e>
 8004f36:	2302      	movs	r3, #2
 8004f38:	e00e      	b.n	8004f58 <HAL_PCD_EP_Close+0x8c>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68f9      	ldr	r1, [r7, #12]
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f001 fd7d 	bl	8006a48 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3710      	adds	r7, #16
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b086      	sub	sp, #24
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	607a      	str	r2, [r7, #4]
 8004f6a:	603b      	str	r3, [r7, #0]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f70:	7afb      	ldrb	r3, [r7, #11]
 8004f72:	f003 020f 	and.w	r2, r3, #15
 8004f76:	4613      	mov	r3, r2
 8004f78:	00db      	lsls	r3, r3, #3
 8004f7a:	1a9b      	subs	r3, r3, r2
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004f82:	68fa      	ldr	r2, [r7, #12]
 8004f84:	4413      	add	r3, r2
 8004f86:	3304      	adds	r3, #4
 8004f88:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	683a      	ldr	r2, [r7, #0]
 8004f94:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004fa2:	7afb      	ldrb	r3, [r7, #11]
 8004fa4:	f003 030f 	and.w	r3, r3, #15
 8004fa8:	b2da      	uxtb	r2, r3
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	691b      	ldr	r3, [r3, #16]
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d102      	bne.n	8004fbc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004fbc:	7afb      	ldrb	r3, [r7, #11]
 8004fbe:	f003 030f 	and.w	r3, r3, #15
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d109      	bne.n	8004fda <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6818      	ldr	r0, [r3, #0]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	6979      	ldr	r1, [r7, #20]
 8004fd4:	f002 f858 	bl	8007088 <USB_EP0StartXfer>
 8004fd8:	e008      	b.n	8004fec <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6818      	ldr	r0, [r3, #0]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	691b      	ldr	r3, [r3, #16]
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	461a      	mov	r2, r3
 8004fe6:	6979      	ldr	r1, [r7, #20]
 8004fe8:	f001 fe0a 	bl	8006c00 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3718      	adds	r7, #24
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}

08004ff6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ff6:	b480      	push	{r7}
 8004ff8:	b083      	sub	sp, #12
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
 8004ffe:	460b      	mov	r3, r1
 8005000:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005002:	78fb      	ldrb	r3, [r7, #3]
 8005004:	f003 020f 	and.w	r2, r3, #15
 8005008:	6879      	ldr	r1, [r7, #4]
 800500a:	4613      	mov	r3, r2
 800500c:	00db      	lsls	r3, r3, #3
 800500e:	1a9b      	subs	r3, r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	440b      	add	r3, r1
 8005014:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005018:	681b      	ldr	r3, [r3, #0]
}
 800501a:	4618      	mov	r0, r3
 800501c:	370c      	adds	r7, #12
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr

08005026 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005026:	b580      	push	{r7, lr}
 8005028:	b086      	sub	sp, #24
 800502a:	af00      	add	r7, sp, #0
 800502c:	60f8      	str	r0, [r7, #12]
 800502e:	607a      	str	r2, [r7, #4]
 8005030:	603b      	str	r3, [r7, #0]
 8005032:	460b      	mov	r3, r1
 8005034:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005036:	7afb      	ldrb	r3, [r7, #11]
 8005038:	f003 020f 	and.w	r2, r3, #15
 800503c:	4613      	mov	r3, r2
 800503e:	00db      	lsls	r3, r3, #3
 8005040:	1a9b      	subs	r3, r3, r2
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	3338      	adds	r3, #56	; 0x38
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	4413      	add	r3, r2
 800504a:	3304      	adds	r3, #4
 800504c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	683a      	ldr	r2, [r7, #0]
 8005058:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	2200      	movs	r2, #0
 800505e:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	2201      	movs	r2, #1
 8005064:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005066:	7afb      	ldrb	r3, [r7, #11]
 8005068:	f003 030f 	and.w	r3, r3, #15
 800506c:	b2da      	uxtb	r2, r3
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	2b01      	cmp	r3, #1
 8005078:	d102      	bne.n	8005080 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005080:	7afb      	ldrb	r3, [r7, #11]
 8005082:	f003 030f 	and.w	r3, r3, #15
 8005086:	2b00      	cmp	r3, #0
 8005088:	d109      	bne.n	800509e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6818      	ldr	r0, [r3, #0]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	b2db      	uxtb	r3, r3
 8005094:	461a      	mov	r2, r3
 8005096:	6979      	ldr	r1, [r7, #20]
 8005098:	f001 fff6 	bl	8007088 <USB_EP0StartXfer>
 800509c:	e008      	b.n	80050b0 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6818      	ldr	r0, [r3, #0]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	691b      	ldr	r3, [r3, #16]
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	461a      	mov	r2, r3
 80050aa:	6979      	ldr	r1, [r7, #20]
 80050ac:	f001 fda8 	bl	8006c00 <USB_EPStartXfer>
  }

  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3718      	adds	r7, #24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}

080050ba <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050ba:	b580      	push	{r7, lr}
 80050bc:	b084      	sub	sp, #16
 80050be:	af00      	add	r7, sp, #0
 80050c0:	6078      	str	r0, [r7, #4]
 80050c2:	460b      	mov	r3, r1
 80050c4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80050c6:	78fb      	ldrb	r3, [r7, #3]
 80050c8:	f003 020f 	and.w	r2, r3, #15
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d901      	bls.n	80050d8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e050      	b.n	800517a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80050d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	da0f      	bge.n	8005100 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050e0:	78fb      	ldrb	r3, [r7, #3]
 80050e2:	f003 020f 	and.w	r2, r3, #15
 80050e6:	4613      	mov	r3, r2
 80050e8:	00db      	lsls	r3, r3, #3
 80050ea:	1a9b      	subs	r3, r3, r2
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	3338      	adds	r3, #56	; 0x38
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	4413      	add	r3, r2
 80050f4:	3304      	adds	r3, #4
 80050f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2201      	movs	r2, #1
 80050fc:	705a      	strb	r2, [r3, #1]
 80050fe:	e00d      	b.n	800511c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005100:	78fa      	ldrb	r2, [r7, #3]
 8005102:	4613      	mov	r3, r2
 8005104:	00db      	lsls	r3, r3, #3
 8005106:	1a9b      	subs	r3, r3, r2
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	4413      	add	r3, r2
 8005112:	3304      	adds	r3, #4
 8005114:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2200      	movs	r2, #0
 800511a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2201      	movs	r2, #1
 8005120:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005122:	78fb      	ldrb	r3, [r7, #3]
 8005124:	f003 030f 	and.w	r3, r3, #15
 8005128:	b2da      	uxtb	r2, r3
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005134:	2b01      	cmp	r3, #1
 8005136:	d101      	bne.n	800513c <HAL_PCD_EP_SetStall+0x82>
 8005138:	2302      	movs	r3, #2
 800513a:	e01e      	b.n	800517a <HAL_PCD_EP_SetStall+0xc0>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68f9      	ldr	r1, [r7, #12]
 800514a:	4618      	mov	r0, r3
 800514c:	f002 f94d 	bl	80073ea <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005150:	78fb      	ldrb	r3, [r7, #3]
 8005152:	f003 030f 	and.w	r3, r3, #15
 8005156:	2b00      	cmp	r3, #0
 8005158:	d10a      	bne.n	8005170 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6818      	ldr	r0, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	691b      	ldr	r3, [r3, #16]
 8005162:	b2d9      	uxtb	r1, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800516a:	461a      	mov	r2, r3
 800516c:	f002 fb3e 	bl	80077ec <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	3710      	adds	r7, #16
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}

08005182 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005182:	b580      	push	{r7, lr}
 8005184:	b084      	sub	sp, #16
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
 800518a:	460b      	mov	r3, r1
 800518c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800518e:	78fb      	ldrb	r3, [r7, #3]
 8005190:	f003 020f 	and.w	r2, r3, #15
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	429a      	cmp	r2, r3
 800519a:	d901      	bls.n	80051a0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e042      	b.n	8005226 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80051a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	da0f      	bge.n	80051c8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80051a8:	78fb      	ldrb	r3, [r7, #3]
 80051aa:	f003 020f 	and.w	r2, r3, #15
 80051ae:	4613      	mov	r3, r2
 80051b0:	00db      	lsls	r3, r3, #3
 80051b2:	1a9b      	subs	r3, r3, r2
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	3338      	adds	r3, #56	; 0x38
 80051b8:	687a      	ldr	r2, [r7, #4]
 80051ba:	4413      	add	r3, r2
 80051bc:	3304      	adds	r3, #4
 80051be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2201      	movs	r2, #1
 80051c4:	705a      	strb	r2, [r3, #1]
 80051c6:	e00f      	b.n	80051e8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80051c8:	78fb      	ldrb	r3, [r7, #3]
 80051ca:	f003 020f 	and.w	r2, r3, #15
 80051ce:	4613      	mov	r3, r2
 80051d0:	00db      	lsls	r3, r3, #3
 80051d2:	1a9b      	subs	r3, r3, r2
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	4413      	add	r3, r2
 80051de:	3304      	adds	r3, #4
 80051e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2200      	movs	r2, #0
 80051ec:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80051ee:	78fb      	ldrb	r3, [r7, #3]
 80051f0:	f003 030f 	and.w	r3, r3, #15
 80051f4:	b2da      	uxtb	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005200:	2b01      	cmp	r3, #1
 8005202:	d101      	bne.n	8005208 <HAL_PCD_EP_ClrStall+0x86>
 8005204:	2302      	movs	r3, #2
 8005206:	e00e      	b.n	8005226 <HAL_PCD_EP_ClrStall+0xa4>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68f9      	ldr	r1, [r7, #12]
 8005216:	4618      	mov	r0, r3
 8005218:	f002 f955 	bl	80074c6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005224:	2300      	movs	r3, #0
}
 8005226:	4618      	mov	r0, r3
 8005228:	3710      	adds	r7, #16
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}

0800522e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800522e:	b580      	push	{r7, lr}
 8005230:	b08a      	sub	sp, #40	; 0x28
 8005232:	af02      	add	r7, sp, #8
 8005234:	6078      	str	r0, [r7, #4]
 8005236:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005242:	683a      	ldr	r2, [r7, #0]
 8005244:	4613      	mov	r3, r2
 8005246:	00db      	lsls	r3, r3, #3
 8005248:	1a9b      	subs	r3, r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	3338      	adds	r3, #56	; 0x38
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	4413      	add	r3, r2
 8005252:	3304      	adds	r3, #4
 8005254:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	699a      	ldr	r2, [r3, #24]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	429a      	cmp	r2, r3
 8005260:	d901      	bls.n	8005266 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e06c      	b.n	8005340 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	695a      	ldr	r2, [r3, #20]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	699b      	ldr	r3, [r3, #24]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	69fa      	ldr	r2, [r7, #28]
 8005278:	429a      	cmp	r2, r3
 800527a:	d902      	bls.n	8005282 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	3303      	adds	r3, #3
 8005286:	089b      	lsrs	r3, r3, #2
 8005288:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800528a:	e02b      	b.n	80052e4 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	695a      	ldr	r2, [r3, #20]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	699b      	ldr	r3, [r3, #24]
 8005294:	1ad3      	subs	r3, r2, r3
 8005296:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	69fa      	ldr	r2, [r7, #28]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d902      	bls.n	80052a8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	3303      	adds	r3, #3
 80052ac:	089b      	lsrs	r3, r3, #2
 80052ae:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	68d9      	ldr	r1, [r3, #12]
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	b2da      	uxtb	r2, r3
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	9300      	str	r3, [sp, #0]
 80052c4:	4603      	mov	r3, r0
 80052c6:	6978      	ldr	r0, [r7, #20]
 80052c8:	f002 f831 	bl	800732e <USB_WritePacket>

    ep->xfer_buff  += len;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	68da      	ldr	r2, [r3, #12]
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	441a      	add	r2, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	699a      	ldr	r2, [r3, #24]
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	441a      	add	r2, r3
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	015a      	lsls	r2, r3, #5
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	4413      	add	r3, r2
 80052ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052f0:	699b      	ldr	r3, [r3, #24]
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	69ba      	ldr	r2, [r7, #24]
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d809      	bhi.n	800530e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	699a      	ldr	r2, [r3, #24]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005302:	429a      	cmp	r2, r3
 8005304:	d203      	bcs.n	800530e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	695b      	ldr	r3, [r3, #20]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1be      	bne.n	800528c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	695a      	ldr	r2, [r3, #20]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	429a      	cmp	r2, r3
 8005318:	d811      	bhi.n	800533e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	f003 030f 	and.w	r3, r3, #15
 8005320:	2201      	movs	r2, #1
 8005322:	fa02 f303 	lsl.w	r3, r2, r3
 8005326:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800532e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	43db      	mvns	r3, r3
 8005334:	6939      	ldr	r1, [r7, #16]
 8005336:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800533a:	4013      	ands	r3, r2
 800533c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	3720      	adds	r7, #32
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}

08005348 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b086      	sub	sp, #24
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	333c      	adds	r3, #60	; 0x3c
 8005360:	3304      	adds	r3, #4
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	015a      	lsls	r2, r3, #5
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	4413      	add	r3, r2
 800536e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	2b01      	cmp	r3, #1
 800537c:	f040 80a0 	bne.w	80054c0 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	f003 0308 	and.w	r3, r3, #8
 8005386:	2b00      	cmp	r3, #0
 8005388:	d015      	beq.n	80053b6 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	4a72      	ldr	r2, [pc, #456]	; (8005558 <PCD_EP_OutXfrComplete_int+0x210>)
 800538e:	4293      	cmp	r3, r2
 8005390:	f240 80dd 	bls.w	800554e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800539a:	2b00      	cmp	r3, #0
 800539c:	f000 80d7 	beq.w	800554e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	015a      	lsls	r2, r3, #5
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	4413      	add	r3, r2
 80053a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053ac:	461a      	mov	r2, r3
 80053ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053b2:	6093      	str	r3, [r2, #8]
 80053b4:	e0cb      	b.n	800554e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	f003 0320 	and.w	r3, r3, #32
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d009      	beq.n	80053d4 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	015a      	lsls	r2, r3, #5
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	4413      	add	r3, r2
 80053c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053cc:	461a      	mov	r2, r3
 80053ce:	2320      	movs	r3, #32
 80053d0:	6093      	str	r3, [r2, #8]
 80053d2:	e0bc      	b.n	800554e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80053da:	2b00      	cmp	r3, #0
 80053dc:	f040 80b7 	bne.w	800554e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	4a5d      	ldr	r2, [pc, #372]	; (8005558 <PCD_EP_OutXfrComplete_int+0x210>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d90f      	bls.n	8005408 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00a      	beq.n	8005408 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	015a      	lsls	r2, r3, #5
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	4413      	add	r3, r2
 80053fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053fe:	461a      	mov	r2, r3
 8005400:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005404:	6093      	str	r3, [r2, #8]
 8005406:	e0a2      	b.n	800554e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8005408:	6879      	ldr	r1, [r7, #4]
 800540a:	683a      	ldr	r2, [r7, #0]
 800540c:	4613      	mov	r3, r2
 800540e:	00db      	lsls	r3, r3, #3
 8005410:	1a9b      	subs	r3, r3, r2
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	440b      	add	r3, r1
 8005416:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800541a:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	0159      	lsls	r1, r3, #5
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	440b      	add	r3, r1
 8005424:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005428:	691b      	ldr	r3, [r3, #16]
 800542a:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800542e:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	683a      	ldr	r2, [r7, #0]
 8005434:	4613      	mov	r3, r2
 8005436:	00db      	lsls	r3, r3, #3
 8005438:	1a9b      	subs	r3, r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	4403      	add	r3, r0
 800543e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005442:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8005444:	6879      	ldr	r1, [r7, #4]
 8005446:	683a      	ldr	r2, [r7, #0]
 8005448:	4613      	mov	r3, r2
 800544a:	00db      	lsls	r3, r3, #3
 800544c:	1a9b      	subs	r3, r3, r2
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	440b      	add	r3, r1
 8005452:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005456:	6819      	ldr	r1, [r3, #0]
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	683a      	ldr	r2, [r7, #0]
 800545c:	4613      	mov	r3, r2
 800545e:	00db      	lsls	r3, r3, #3
 8005460:	1a9b      	subs	r3, r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	4403      	add	r3, r0
 8005466:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4419      	add	r1, r3
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	683a      	ldr	r2, [r7, #0]
 8005472:	4613      	mov	r3, r2
 8005474:	00db      	lsls	r3, r3, #3
 8005476:	1a9b      	subs	r3, r3, r2
 8005478:	009b      	lsls	r3, r3, #2
 800547a:	4403      	add	r3, r0
 800547c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005480:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d114      	bne.n	80054b2 <PCD_EP_OutXfrComplete_int+0x16a>
 8005488:	6879      	ldr	r1, [r7, #4]
 800548a:	683a      	ldr	r2, [r7, #0]
 800548c:	4613      	mov	r3, r2
 800548e:	00db      	lsls	r3, r3, #3
 8005490:	1a9b      	subs	r3, r3, r2
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	440b      	add	r3, r1
 8005496:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d108      	bne.n	80054b2 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6818      	ldr	r0, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80054aa:	461a      	mov	r2, r3
 80054ac:	2101      	movs	r1, #1
 80054ae:	f002 f99d 	bl	80077ec <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	4619      	mov	r1, r3
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f003 fe7f 	bl	80091bc <HAL_PCD_DataOutStageCallback>
 80054be:	e046      	b.n	800554e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	4a26      	ldr	r2, [pc, #152]	; (800555c <PCD_EP_OutXfrComplete_int+0x214>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d124      	bne.n	8005512 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00a      	beq.n	80054e8 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	015a      	lsls	r2, r3, #5
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	4413      	add	r3, r2
 80054da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054de:	461a      	mov	r2, r3
 80054e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054e4:	6093      	str	r3, [r2, #8]
 80054e6:	e032      	b.n	800554e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	f003 0320 	and.w	r3, r3, #32
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d008      	beq.n	8005504 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	015a      	lsls	r2, r3, #5
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	4413      	add	r3, r2
 80054fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054fe:	461a      	mov	r2, r3
 8005500:	2320      	movs	r3, #32
 8005502:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	b2db      	uxtb	r3, r3
 8005508:	4619      	mov	r1, r3
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f003 fe56 	bl	80091bc <HAL_PCD_DataOutStageCallback>
 8005510:	e01d      	b.n	800554e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d114      	bne.n	8005542 <PCD_EP_OutXfrComplete_int+0x1fa>
 8005518:	6879      	ldr	r1, [r7, #4]
 800551a:	683a      	ldr	r2, [r7, #0]
 800551c:	4613      	mov	r3, r2
 800551e:	00db      	lsls	r3, r3, #3
 8005520:	1a9b      	subs	r3, r3, r2
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	440b      	add	r3, r1
 8005526:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d108      	bne.n	8005542 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6818      	ldr	r0, [r3, #0]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800553a:	461a      	mov	r2, r3
 800553c:	2100      	movs	r1, #0
 800553e:	f002 f955 	bl	80077ec <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	b2db      	uxtb	r3, r3
 8005546:	4619      	mov	r1, r3
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f003 fe37 	bl	80091bc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800554e:	2300      	movs	r3, #0
}
 8005550:	4618      	mov	r0, r3
 8005552:	3718      	adds	r7, #24
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	4f54300a 	.word	0x4f54300a
 800555c:	4f54310a 	.word	0x4f54310a

08005560 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b086      	sub	sp, #24
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
 8005568:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	333c      	adds	r3, #60	; 0x3c
 8005578:	3304      	adds	r3, #4
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	015a      	lsls	r2, r3, #5
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	4413      	add	r3, r2
 8005586:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	4a15      	ldr	r2, [pc, #84]	; (80055e8 <PCD_EP_OutSetupPacket_int+0x88>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d90e      	bls.n	80055b4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800559c:	2b00      	cmp	r3, #0
 800559e:	d009      	beq.n	80055b4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	015a      	lsls	r2, r3, #5
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	4413      	add	r3, r2
 80055a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055ac:	461a      	mov	r2, r3
 80055ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055b2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	f003 fdef 	bl	8009198 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	4a0a      	ldr	r2, [pc, #40]	; (80055e8 <PCD_EP_OutSetupPacket_int+0x88>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d90c      	bls.n	80055dc <PCD_EP_OutSetupPacket_int+0x7c>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d108      	bne.n	80055dc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6818      	ldr	r0, [r3, #0]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80055d4:	461a      	mov	r2, r3
 80055d6:	2101      	movs	r1, #1
 80055d8:	f002 f908 	bl	80077ec <USB_EP0_OutStart>
  }

  return HAL_OK;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3718      	adds	r7, #24
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}
 80055e6:	bf00      	nop
 80055e8:	4f54300a 	.word	0x4f54300a

080055ec <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	460b      	mov	r3, r1
 80055f6:	70fb      	strb	r3, [r7, #3]
 80055f8:	4613      	mov	r3, r2
 80055fa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005602:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005604:	78fb      	ldrb	r3, [r7, #3]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d107      	bne.n	800561a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800560a:	883b      	ldrh	r3, [r7, #0]
 800560c:	0419      	lsls	r1, r3, #16
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68ba      	ldr	r2, [r7, #8]
 8005614:	430a      	orrs	r2, r1
 8005616:	629a      	str	r2, [r3, #40]	; 0x28
 8005618:	e028      	b.n	800566c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005620:	0c1b      	lsrs	r3, r3, #16
 8005622:	68ba      	ldr	r2, [r7, #8]
 8005624:	4413      	add	r3, r2
 8005626:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005628:	2300      	movs	r3, #0
 800562a:	73fb      	strb	r3, [r7, #15]
 800562c:	e00d      	b.n	800564a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	7bfb      	ldrb	r3, [r7, #15]
 8005634:	3340      	adds	r3, #64	; 0x40
 8005636:	009b      	lsls	r3, r3, #2
 8005638:	4413      	add	r3, r2
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	0c1b      	lsrs	r3, r3, #16
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	4413      	add	r3, r2
 8005642:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005644:	7bfb      	ldrb	r3, [r7, #15]
 8005646:	3301      	adds	r3, #1
 8005648:	73fb      	strb	r3, [r7, #15]
 800564a:	7bfa      	ldrb	r2, [r7, #15]
 800564c:	78fb      	ldrb	r3, [r7, #3]
 800564e:	3b01      	subs	r3, #1
 8005650:	429a      	cmp	r2, r3
 8005652:	d3ec      	bcc.n	800562e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005654:	883b      	ldrh	r3, [r7, #0]
 8005656:	0418      	lsls	r0, r3, #16
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6819      	ldr	r1, [r3, #0]
 800565c:	78fb      	ldrb	r3, [r7, #3]
 800565e:	3b01      	subs	r3, #1
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	4302      	orrs	r2, r0
 8005664:	3340      	adds	r3, #64	; 0x40
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	440b      	add	r3, r1
 800566a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800566c:	2300      	movs	r3, #0
}
 800566e:	4618      	mov	r0, r3
 8005670:	3714      	adds	r7, #20
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr

0800567a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800567a:	b480      	push	{r7}
 800567c:	b083      	sub	sp, #12
 800567e:	af00      	add	r7, sp, #0
 8005680:	6078      	str	r0, [r7, #4]
 8005682:	460b      	mov	r3, r1
 8005684:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	887a      	ldrh	r2, [r7, #2]
 800568c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	4618      	mov	r0, r3
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	460b      	mov	r3, r1
 80056a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80056a8:	bf00      	nop
 80056aa:	370c      	adds	r7, #12
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr

080056b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b086      	sub	sp, #24
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e264      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 0301 	and.w	r3, r3, #1
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d075      	beq.n	80057be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056d2:	4ba3      	ldr	r3, [pc, #652]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f003 030c 	and.w	r3, r3, #12
 80056da:	2b04      	cmp	r3, #4
 80056dc:	d00c      	beq.n	80056f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056de:	4ba0      	ldr	r3, [pc, #640]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056e6:	2b08      	cmp	r3, #8
 80056e8:	d112      	bne.n	8005710 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056ea:	4b9d      	ldr	r3, [pc, #628]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056f6:	d10b      	bne.n	8005710 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056f8:	4b99      	ldr	r3, [pc, #612]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005700:	2b00      	cmp	r3, #0
 8005702:	d05b      	beq.n	80057bc <HAL_RCC_OscConfig+0x108>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d157      	bne.n	80057bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e23f      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005718:	d106      	bne.n	8005728 <HAL_RCC_OscConfig+0x74>
 800571a:	4b91      	ldr	r3, [pc, #580]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a90      	ldr	r2, [pc, #576]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005720:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005724:	6013      	str	r3, [r2, #0]
 8005726:	e01d      	b.n	8005764 <HAL_RCC_OscConfig+0xb0>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005730:	d10c      	bne.n	800574c <HAL_RCC_OscConfig+0x98>
 8005732:	4b8b      	ldr	r3, [pc, #556]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a8a      	ldr	r2, [pc, #552]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005738:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	4b88      	ldr	r3, [pc, #544]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a87      	ldr	r2, [pc, #540]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005744:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005748:	6013      	str	r3, [r2, #0]
 800574a:	e00b      	b.n	8005764 <HAL_RCC_OscConfig+0xb0>
 800574c:	4b84      	ldr	r3, [pc, #528]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a83      	ldr	r2, [pc, #524]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005752:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005756:	6013      	str	r3, [r2, #0]
 8005758:	4b81      	ldr	r3, [pc, #516]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a80      	ldr	r2, [pc, #512]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 800575e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005762:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d013      	beq.n	8005794 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800576c:	f7fd f940 	bl	80029f0 <HAL_GetTick>
 8005770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005772:	e008      	b.n	8005786 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005774:	f7fd f93c 	bl	80029f0 <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	2b64      	cmp	r3, #100	; 0x64
 8005780:	d901      	bls.n	8005786 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e204      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005786:	4b76      	ldr	r3, [pc, #472]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d0f0      	beq.n	8005774 <HAL_RCC_OscConfig+0xc0>
 8005792:	e014      	b.n	80057be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005794:	f7fd f92c 	bl	80029f0 <HAL_GetTick>
 8005798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800579a:	e008      	b.n	80057ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800579c:	f7fd f928 	bl	80029f0 <HAL_GetTick>
 80057a0:	4602      	mov	r2, r0
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	2b64      	cmp	r3, #100	; 0x64
 80057a8:	d901      	bls.n	80057ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e1f0      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057ae:	4b6c      	ldr	r3, [pc, #432]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1f0      	bne.n	800579c <HAL_RCC_OscConfig+0xe8>
 80057ba:	e000      	b.n	80057be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 0302 	and.w	r3, r3, #2
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d063      	beq.n	8005892 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057ca:	4b65      	ldr	r3, [pc, #404]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	f003 030c 	and.w	r3, r3, #12
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d00b      	beq.n	80057ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057d6:	4b62      	ldr	r3, [pc, #392]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057de:	2b08      	cmp	r3, #8
 80057e0:	d11c      	bne.n	800581c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057e2:	4b5f      	ldr	r3, [pc, #380]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d116      	bne.n	800581c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057ee:	4b5c      	ldr	r3, [pc, #368]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0302 	and.w	r3, r3, #2
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d005      	beq.n	8005806 <HAL_RCC_OscConfig+0x152>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d001      	beq.n	8005806 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e1c4      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005806:	4b56      	ldr	r3, [pc, #344]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	00db      	lsls	r3, r3, #3
 8005814:	4952      	ldr	r1, [pc, #328]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005816:	4313      	orrs	r3, r2
 8005818:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800581a:	e03a      	b.n	8005892 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d020      	beq.n	8005866 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005824:	4b4f      	ldr	r3, [pc, #316]	; (8005964 <HAL_RCC_OscConfig+0x2b0>)
 8005826:	2201      	movs	r2, #1
 8005828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800582a:	f7fd f8e1 	bl	80029f0 <HAL_GetTick>
 800582e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005830:	e008      	b.n	8005844 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005832:	f7fd f8dd 	bl	80029f0 <HAL_GetTick>
 8005836:	4602      	mov	r2, r0
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	2b02      	cmp	r3, #2
 800583e:	d901      	bls.n	8005844 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e1a5      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005844:	4b46      	ldr	r3, [pc, #280]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 0302 	and.w	r3, r3, #2
 800584c:	2b00      	cmp	r3, #0
 800584e:	d0f0      	beq.n	8005832 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005850:	4b43      	ldr	r3, [pc, #268]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	691b      	ldr	r3, [r3, #16]
 800585c:	00db      	lsls	r3, r3, #3
 800585e:	4940      	ldr	r1, [pc, #256]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005860:	4313      	orrs	r3, r2
 8005862:	600b      	str	r3, [r1, #0]
 8005864:	e015      	b.n	8005892 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005866:	4b3f      	ldr	r3, [pc, #252]	; (8005964 <HAL_RCC_OscConfig+0x2b0>)
 8005868:	2200      	movs	r2, #0
 800586a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800586c:	f7fd f8c0 	bl	80029f0 <HAL_GetTick>
 8005870:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005872:	e008      	b.n	8005886 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005874:	f7fd f8bc 	bl	80029f0 <HAL_GetTick>
 8005878:	4602      	mov	r2, r0
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	1ad3      	subs	r3, r2, r3
 800587e:	2b02      	cmp	r3, #2
 8005880:	d901      	bls.n	8005886 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005882:	2303      	movs	r3, #3
 8005884:	e184      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005886:	4b36      	ldr	r3, [pc, #216]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0302 	and.w	r3, r3, #2
 800588e:	2b00      	cmp	r3, #0
 8005890:	d1f0      	bne.n	8005874 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0308 	and.w	r3, r3, #8
 800589a:	2b00      	cmp	r3, #0
 800589c:	d030      	beq.n	8005900 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	695b      	ldr	r3, [r3, #20]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d016      	beq.n	80058d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058a6:	4b30      	ldr	r3, [pc, #192]	; (8005968 <HAL_RCC_OscConfig+0x2b4>)
 80058a8:	2201      	movs	r2, #1
 80058aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ac:	f7fd f8a0 	bl	80029f0 <HAL_GetTick>
 80058b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058b2:	e008      	b.n	80058c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058b4:	f7fd f89c 	bl	80029f0 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	2b02      	cmp	r3, #2
 80058c0:	d901      	bls.n	80058c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e164      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058c6:	4b26      	ldr	r3, [pc, #152]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 80058c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058ca:	f003 0302 	and.w	r3, r3, #2
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d0f0      	beq.n	80058b4 <HAL_RCC_OscConfig+0x200>
 80058d2:	e015      	b.n	8005900 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058d4:	4b24      	ldr	r3, [pc, #144]	; (8005968 <HAL_RCC_OscConfig+0x2b4>)
 80058d6:	2200      	movs	r2, #0
 80058d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058da:	f7fd f889 	bl	80029f0 <HAL_GetTick>
 80058de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058e0:	e008      	b.n	80058f4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058e2:	f7fd f885 	bl	80029f0 <HAL_GetTick>
 80058e6:	4602      	mov	r2, r0
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	2b02      	cmp	r3, #2
 80058ee:	d901      	bls.n	80058f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80058f0:	2303      	movs	r3, #3
 80058f2:	e14d      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058f4:	4b1a      	ldr	r3, [pc, #104]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 80058f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058f8:	f003 0302 	and.w	r3, r3, #2
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d1f0      	bne.n	80058e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 0304 	and.w	r3, r3, #4
 8005908:	2b00      	cmp	r3, #0
 800590a:	f000 80a0 	beq.w	8005a4e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800590e:	2300      	movs	r3, #0
 8005910:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005912:	4b13      	ldr	r3, [pc, #76]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800591a:	2b00      	cmp	r3, #0
 800591c:	d10f      	bne.n	800593e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800591e:	2300      	movs	r3, #0
 8005920:	60bb      	str	r3, [r7, #8]
 8005922:	4b0f      	ldr	r3, [pc, #60]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005926:	4a0e      	ldr	r2, [pc, #56]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005928:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800592c:	6413      	str	r3, [r2, #64]	; 0x40
 800592e:	4b0c      	ldr	r3, [pc, #48]	; (8005960 <HAL_RCC_OscConfig+0x2ac>)
 8005930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005936:	60bb      	str	r3, [r7, #8]
 8005938:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800593a:	2301      	movs	r3, #1
 800593c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800593e:	4b0b      	ldr	r3, [pc, #44]	; (800596c <HAL_RCC_OscConfig+0x2b8>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005946:	2b00      	cmp	r3, #0
 8005948:	d121      	bne.n	800598e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800594a:	4b08      	ldr	r3, [pc, #32]	; (800596c <HAL_RCC_OscConfig+0x2b8>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a07      	ldr	r2, [pc, #28]	; (800596c <HAL_RCC_OscConfig+0x2b8>)
 8005950:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005954:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005956:	f7fd f84b 	bl	80029f0 <HAL_GetTick>
 800595a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800595c:	e011      	b.n	8005982 <HAL_RCC_OscConfig+0x2ce>
 800595e:	bf00      	nop
 8005960:	40023800 	.word	0x40023800
 8005964:	42470000 	.word	0x42470000
 8005968:	42470e80 	.word	0x42470e80
 800596c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005970:	f7fd f83e 	bl	80029f0 <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	2b02      	cmp	r3, #2
 800597c:	d901      	bls.n	8005982 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e106      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005982:	4b85      	ldr	r3, [pc, #532]	; (8005b98 <HAL_RCC_OscConfig+0x4e4>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800598a:	2b00      	cmp	r3, #0
 800598c:	d0f0      	beq.n	8005970 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	2b01      	cmp	r3, #1
 8005994:	d106      	bne.n	80059a4 <HAL_RCC_OscConfig+0x2f0>
 8005996:	4b81      	ldr	r3, [pc, #516]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 8005998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800599a:	4a80      	ldr	r2, [pc, #512]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 800599c:	f043 0301 	orr.w	r3, r3, #1
 80059a0:	6713      	str	r3, [r2, #112]	; 0x70
 80059a2:	e01c      	b.n	80059de <HAL_RCC_OscConfig+0x32a>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	2b05      	cmp	r3, #5
 80059aa:	d10c      	bne.n	80059c6 <HAL_RCC_OscConfig+0x312>
 80059ac:	4b7b      	ldr	r3, [pc, #492]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 80059ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059b0:	4a7a      	ldr	r2, [pc, #488]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 80059b2:	f043 0304 	orr.w	r3, r3, #4
 80059b6:	6713      	str	r3, [r2, #112]	; 0x70
 80059b8:	4b78      	ldr	r3, [pc, #480]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 80059ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059bc:	4a77      	ldr	r2, [pc, #476]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 80059be:	f043 0301 	orr.w	r3, r3, #1
 80059c2:	6713      	str	r3, [r2, #112]	; 0x70
 80059c4:	e00b      	b.n	80059de <HAL_RCC_OscConfig+0x32a>
 80059c6:	4b75      	ldr	r3, [pc, #468]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 80059c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ca:	4a74      	ldr	r2, [pc, #464]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 80059cc:	f023 0301 	bic.w	r3, r3, #1
 80059d0:	6713      	str	r3, [r2, #112]	; 0x70
 80059d2:	4b72      	ldr	r3, [pc, #456]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 80059d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059d6:	4a71      	ldr	r2, [pc, #452]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 80059d8:	f023 0304 	bic.w	r3, r3, #4
 80059dc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d015      	beq.n	8005a12 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059e6:	f7fd f803 	bl	80029f0 <HAL_GetTick>
 80059ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059ec:	e00a      	b.n	8005a04 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059ee:	f7fc ffff 	bl	80029f0 <HAL_GetTick>
 80059f2:	4602      	mov	r2, r0
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d901      	bls.n	8005a04 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e0c5      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a04:	4b65      	ldr	r3, [pc, #404]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 8005a06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a08:	f003 0302 	and.w	r3, r3, #2
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d0ee      	beq.n	80059ee <HAL_RCC_OscConfig+0x33a>
 8005a10:	e014      	b.n	8005a3c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a12:	f7fc ffed 	bl	80029f0 <HAL_GetTick>
 8005a16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a18:	e00a      	b.n	8005a30 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a1a:	f7fc ffe9 	bl	80029f0 <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d901      	bls.n	8005a30 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	e0af      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a30:	4b5a      	ldr	r3, [pc, #360]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 8005a32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a34:	f003 0302 	and.w	r3, r3, #2
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1ee      	bne.n	8005a1a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a3c:	7dfb      	ldrb	r3, [r7, #23]
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d105      	bne.n	8005a4e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a42:	4b56      	ldr	r3, [pc, #344]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 8005a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a46:	4a55      	ldr	r2, [pc, #340]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 8005a48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a4c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	699b      	ldr	r3, [r3, #24]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	f000 809b 	beq.w	8005b8e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a58:	4b50      	ldr	r3, [pc, #320]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	f003 030c 	and.w	r3, r3, #12
 8005a60:	2b08      	cmp	r3, #8
 8005a62:	d05c      	beq.n	8005b1e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	699b      	ldr	r3, [r3, #24]
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	d141      	bne.n	8005af0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a6c:	4b4c      	ldr	r3, [pc, #304]	; (8005ba0 <HAL_RCC_OscConfig+0x4ec>)
 8005a6e:	2200      	movs	r2, #0
 8005a70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a72:	f7fc ffbd 	bl	80029f0 <HAL_GetTick>
 8005a76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a78:	e008      	b.n	8005a8c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a7a:	f7fc ffb9 	bl	80029f0 <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d901      	bls.n	8005a8c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e081      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a8c:	4b43      	ldr	r3, [pc, #268]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d1f0      	bne.n	8005a7a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	69da      	ldr	r2, [r3, #28]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a1b      	ldr	r3, [r3, #32]
 8005aa0:	431a      	orrs	r2, r3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa6:	019b      	lsls	r3, r3, #6
 8005aa8:	431a      	orrs	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aae:	085b      	lsrs	r3, r3, #1
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	041b      	lsls	r3, r3, #16
 8005ab4:	431a      	orrs	r2, r3
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aba:	061b      	lsls	r3, r3, #24
 8005abc:	4937      	ldr	r1, [pc, #220]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ac2:	4b37      	ldr	r3, [pc, #220]	; (8005ba0 <HAL_RCC_OscConfig+0x4ec>)
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ac8:	f7fc ff92 	bl	80029f0 <HAL_GetTick>
 8005acc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ace:	e008      	b.n	8005ae2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ad0:	f7fc ff8e 	bl	80029f0 <HAL_GetTick>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	2b02      	cmp	r3, #2
 8005adc:	d901      	bls.n	8005ae2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e056      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ae2:	4b2e      	ldr	r3, [pc, #184]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d0f0      	beq.n	8005ad0 <HAL_RCC_OscConfig+0x41c>
 8005aee:	e04e      	b.n	8005b8e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005af0:	4b2b      	ldr	r3, [pc, #172]	; (8005ba0 <HAL_RCC_OscConfig+0x4ec>)
 8005af2:	2200      	movs	r2, #0
 8005af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005af6:	f7fc ff7b 	bl	80029f0 <HAL_GetTick>
 8005afa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005afc:	e008      	b.n	8005b10 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005afe:	f7fc ff77 	bl	80029f0 <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	2b02      	cmp	r3, #2
 8005b0a:	d901      	bls.n	8005b10 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	e03f      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b10:	4b22      	ldr	r3, [pc, #136]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d1f0      	bne.n	8005afe <HAL_RCC_OscConfig+0x44a>
 8005b1c:	e037      	b.n	8005b8e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d101      	bne.n	8005b2a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e032      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b2a:	4b1c      	ldr	r3, [pc, #112]	; (8005b9c <HAL_RCC_OscConfig+0x4e8>)
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d028      	beq.n	8005b8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d121      	bne.n	8005b8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d11a      	bne.n	8005b8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b60:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d111      	bne.n	8005b8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b70:	085b      	lsrs	r3, r3, #1
 8005b72:	3b01      	subs	r3, #1
 8005b74:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d107      	bne.n	8005b8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b84:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d001      	beq.n	8005b8e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e000      	b.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005b8e:	2300      	movs	r3, #0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3718      	adds	r7, #24
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}
 8005b98:	40007000 	.word	0x40007000
 8005b9c:	40023800 	.word	0x40023800
 8005ba0:	42470060 	.word	0x42470060

08005ba4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
 8005bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d101      	bne.n	8005bb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e0cc      	b.n	8005d52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005bb8:	4b68      	ldr	r3, [pc, #416]	; (8005d5c <HAL_RCC_ClockConfig+0x1b8>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0307 	and.w	r3, r3, #7
 8005bc0:	683a      	ldr	r2, [r7, #0]
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d90c      	bls.n	8005be0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bc6:	4b65      	ldr	r3, [pc, #404]	; (8005d5c <HAL_RCC_ClockConfig+0x1b8>)
 8005bc8:	683a      	ldr	r2, [r7, #0]
 8005bca:	b2d2      	uxtb	r2, r2
 8005bcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bce:	4b63      	ldr	r3, [pc, #396]	; (8005d5c <HAL_RCC_ClockConfig+0x1b8>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 0307 	and.w	r3, r3, #7
 8005bd6:	683a      	ldr	r2, [r7, #0]
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d001      	beq.n	8005be0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e0b8      	b.n	8005d52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f003 0302 	and.w	r3, r3, #2
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d020      	beq.n	8005c2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 0304 	and.w	r3, r3, #4
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d005      	beq.n	8005c04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bf8:	4b59      	ldr	r3, [pc, #356]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	4a58      	ldr	r2, [pc, #352]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005bfe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005c02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0308 	and.w	r3, r3, #8
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d005      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c10:	4b53      	ldr	r3, [pc, #332]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	4a52      	ldr	r2, [pc, #328]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005c1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c1c:	4b50      	ldr	r3, [pc, #320]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	494d      	ldr	r1, [pc, #308]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0301 	and.w	r3, r3, #1
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d044      	beq.n	8005cc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d107      	bne.n	8005c52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c42:	4b47      	ldr	r3, [pc, #284]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d119      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e07f      	b.n	8005d52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d003      	beq.n	8005c62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c5e:	2b03      	cmp	r3, #3
 8005c60:	d107      	bne.n	8005c72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c62:	4b3f      	ldr	r3, [pc, #252]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d109      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e06f      	b.n	8005d52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c72:	4b3b      	ldr	r3, [pc, #236]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0302 	and.w	r3, r3, #2
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d101      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e067      	b.n	8005d52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c82:	4b37      	ldr	r3, [pc, #220]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	f023 0203 	bic.w	r2, r3, #3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	4934      	ldr	r1, [pc, #208]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c90:	4313      	orrs	r3, r2
 8005c92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c94:	f7fc feac 	bl	80029f0 <HAL_GetTick>
 8005c98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c9a:	e00a      	b.n	8005cb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c9c:	f7fc fea8 	bl	80029f0 <HAL_GetTick>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	1ad3      	subs	r3, r2, r3
 8005ca6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e04f      	b.n	8005d52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cb2:	4b2b      	ldr	r3, [pc, #172]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	f003 020c 	and.w	r2, r3, #12
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d1eb      	bne.n	8005c9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cc4:	4b25      	ldr	r3, [pc, #148]	; (8005d5c <HAL_RCC_ClockConfig+0x1b8>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f003 0307 	and.w	r3, r3, #7
 8005ccc:	683a      	ldr	r2, [r7, #0]
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d20c      	bcs.n	8005cec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cd2:	4b22      	ldr	r3, [pc, #136]	; (8005d5c <HAL_RCC_ClockConfig+0x1b8>)
 8005cd4:	683a      	ldr	r2, [r7, #0]
 8005cd6:	b2d2      	uxtb	r2, r2
 8005cd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cda:	4b20      	ldr	r3, [pc, #128]	; (8005d5c <HAL_RCC_ClockConfig+0x1b8>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 0307 	and.w	r3, r3, #7
 8005ce2:	683a      	ldr	r2, [r7, #0]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d001      	beq.n	8005cec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e032      	b.n	8005d52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 0304 	and.w	r3, r3, #4
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d008      	beq.n	8005d0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cf8:	4b19      	ldr	r3, [pc, #100]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	4916      	ldr	r1, [pc, #88]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 0308 	and.w	r3, r3, #8
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d009      	beq.n	8005d2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d16:	4b12      	ldr	r3, [pc, #72]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	691b      	ldr	r3, [r3, #16]
 8005d22:	00db      	lsls	r3, r3, #3
 8005d24:	490e      	ldr	r1, [pc, #56]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d2a:	f000 f821 	bl	8005d70 <HAL_RCC_GetSysClockFreq>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	4b0b      	ldr	r3, [pc, #44]	; (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	091b      	lsrs	r3, r3, #4
 8005d36:	f003 030f 	and.w	r3, r3, #15
 8005d3a:	490a      	ldr	r1, [pc, #40]	; (8005d64 <HAL_RCC_ClockConfig+0x1c0>)
 8005d3c:	5ccb      	ldrb	r3, [r1, r3]
 8005d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8005d42:	4a09      	ldr	r2, [pc, #36]	; (8005d68 <HAL_RCC_ClockConfig+0x1c4>)
 8005d44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005d46:	4b09      	ldr	r3, [pc, #36]	; (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f7fc fe0c 	bl	8002968 <HAL_InitTick>

  return HAL_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3710      	adds	r7, #16
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	bf00      	nop
 8005d5c:	40023c00 	.word	0x40023c00
 8005d60:	40023800 	.word	0x40023800
 8005d64:	0800bd04 	.word	0x0800bd04
 8005d68:	20000048 	.word	0x20000048
 8005d6c:	2000004c 	.word	0x2000004c

08005d70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d70:	b5b0      	push	{r4, r5, r7, lr}
 8005d72:	b084      	sub	sp, #16
 8005d74:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005d76:	2100      	movs	r1, #0
 8005d78:	6079      	str	r1, [r7, #4]
 8005d7a:	2100      	movs	r1, #0
 8005d7c:	60f9      	str	r1, [r7, #12]
 8005d7e:	2100      	movs	r1, #0
 8005d80:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005d82:	2100      	movs	r1, #0
 8005d84:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d86:	4952      	ldr	r1, [pc, #328]	; (8005ed0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005d88:	6889      	ldr	r1, [r1, #8]
 8005d8a:	f001 010c 	and.w	r1, r1, #12
 8005d8e:	2908      	cmp	r1, #8
 8005d90:	d00d      	beq.n	8005dae <HAL_RCC_GetSysClockFreq+0x3e>
 8005d92:	2908      	cmp	r1, #8
 8005d94:	f200 8094 	bhi.w	8005ec0 <HAL_RCC_GetSysClockFreq+0x150>
 8005d98:	2900      	cmp	r1, #0
 8005d9a:	d002      	beq.n	8005da2 <HAL_RCC_GetSysClockFreq+0x32>
 8005d9c:	2904      	cmp	r1, #4
 8005d9e:	d003      	beq.n	8005da8 <HAL_RCC_GetSysClockFreq+0x38>
 8005da0:	e08e      	b.n	8005ec0 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005da2:	4b4c      	ldr	r3, [pc, #304]	; (8005ed4 <HAL_RCC_GetSysClockFreq+0x164>)
 8005da4:	60bb      	str	r3, [r7, #8]
       break;
 8005da6:	e08e      	b.n	8005ec6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005da8:	4b4b      	ldr	r3, [pc, #300]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x168>)
 8005daa:	60bb      	str	r3, [r7, #8]
      break;
 8005dac:	e08b      	b.n	8005ec6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005dae:	4948      	ldr	r1, [pc, #288]	; (8005ed0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005db0:	6849      	ldr	r1, [r1, #4]
 8005db2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005db6:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005db8:	4945      	ldr	r1, [pc, #276]	; (8005ed0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005dba:	6849      	ldr	r1, [r1, #4]
 8005dbc:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005dc0:	2900      	cmp	r1, #0
 8005dc2:	d024      	beq.n	8005e0e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005dc4:	4942      	ldr	r1, [pc, #264]	; (8005ed0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005dc6:	6849      	ldr	r1, [r1, #4]
 8005dc8:	0989      	lsrs	r1, r1, #6
 8005dca:	4608      	mov	r0, r1
 8005dcc:	f04f 0100 	mov.w	r1, #0
 8005dd0:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005dd4:	f04f 0500 	mov.w	r5, #0
 8005dd8:	ea00 0204 	and.w	r2, r0, r4
 8005ddc:	ea01 0305 	and.w	r3, r1, r5
 8005de0:	493d      	ldr	r1, [pc, #244]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x168>)
 8005de2:	fb01 f003 	mul.w	r0, r1, r3
 8005de6:	2100      	movs	r1, #0
 8005de8:	fb01 f102 	mul.w	r1, r1, r2
 8005dec:	1844      	adds	r4, r0, r1
 8005dee:	493a      	ldr	r1, [pc, #232]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x168>)
 8005df0:	fba2 0101 	umull	r0, r1, r2, r1
 8005df4:	1863      	adds	r3, r4, r1
 8005df6:	4619      	mov	r1, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	f04f 0300 	mov.w	r3, #0
 8005e00:	f7fa ff0c 	bl	8000c1c <__aeabi_uldivmod>
 8005e04:	4602      	mov	r2, r0
 8005e06:	460b      	mov	r3, r1
 8005e08:	4613      	mov	r3, r2
 8005e0a:	60fb      	str	r3, [r7, #12]
 8005e0c:	e04a      	b.n	8005ea4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e0e:	4b30      	ldr	r3, [pc, #192]	; (8005ed0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	099b      	lsrs	r3, r3, #6
 8005e14:	461a      	mov	r2, r3
 8005e16:	f04f 0300 	mov.w	r3, #0
 8005e1a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005e1e:	f04f 0100 	mov.w	r1, #0
 8005e22:	ea02 0400 	and.w	r4, r2, r0
 8005e26:	ea03 0501 	and.w	r5, r3, r1
 8005e2a:	4620      	mov	r0, r4
 8005e2c:	4629      	mov	r1, r5
 8005e2e:	f04f 0200 	mov.w	r2, #0
 8005e32:	f04f 0300 	mov.w	r3, #0
 8005e36:	014b      	lsls	r3, r1, #5
 8005e38:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005e3c:	0142      	lsls	r2, r0, #5
 8005e3e:	4610      	mov	r0, r2
 8005e40:	4619      	mov	r1, r3
 8005e42:	1b00      	subs	r0, r0, r4
 8005e44:	eb61 0105 	sbc.w	r1, r1, r5
 8005e48:	f04f 0200 	mov.w	r2, #0
 8005e4c:	f04f 0300 	mov.w	r3, #0
 8005e50:	018b      	lsls	r3, r1, #6
 8005e52:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005e56:	0182      	lsls	r2, r0, #6
 8005e58:	1a12      	subs	r2, r2, r0
 8005e5a:	eb63 0301 	sbc.w	r3, r3, r1
 8005e5e:	f04f 0000 	mov.w	r0, #0
 8005e62:	f04f 0100 	mov.w	r1, #0
 8005e66:	00d9      	lsls	r1, r3, #3
 8005e68:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005e6c:	00d0      	lsls	r0, r2, #3
 8005e6e:	4602      	mov	r2, r0
 8005e70:	460b      	mov	r3, r1
 8005e72:	1912      	adds	r2, r2, r4
 8005e74:	eb45 0303 	adc.w	r3, r5, r3
 8005e78:	f04f 0000 	mov.w	r0, #0
 8005e7c:	f04f 0100 	mov.w	r1, #0
 8005e80:	0299      	lsls	r1, r3, #10
 8005e82:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005e86:	0290      	lsls	r0, r2, #10
 8005e88:	4602      	mov	r2, r0
 8005e8a:	460b      	mov	r3, r1
 8005e8c:	4610      	mov	r0, r2
 8005e8e:	4619      	mov	r1, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	461a      	mov	r2, r3
 8005e94:	f04f 0300 	mov.w	r3, #0
 8005e98:	f7fa fec0 	bl	8000c1c <__aeabi_uldivmod>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ea4:	4b0a      	ldr	r3, [pc, #40]	; (8005ed0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	0c1b      	lsrs	r3, r3, #16
 8005eaa:	f003 0303 	and.w	r3, r3, #3
 8005eae:	3301      	adds	r3, #1
 8005eb0:	005b      	lsls	r3, r3, #1
 8005eb2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005eb4:	68fa      	ldr	r2, [r7, #12]
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ebc:	60bb      	str	r3, [r7, #8]
      break;
 8005ebe:	e002      	b.n	8005ec6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ec0:	4b04      	ldr	r3, [pc, #16]	; (8005ed4 <HAL_RCC_GetSysClockFreq+0x164>)
 8005ec2:	60bb      	str	r3, [r7, #8]
      break;
 8005ec4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ec6:	68bb      	ldr	r3, [r7, #8]
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3710      	adds	r7, #16
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bdb0      	pop	{r4, r5, r7, pc}
 8005ed0:	40023800 	.word	0x40023800
 8005ed4:	00f42400 	.word	0x00f42400
 8005ed8:	017d7840 	.word	0x017d7840

08005edc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005edc:	b480      	push	{r7}
 8005ede:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ee0:	4b03      	ldr	r3, [pc, #12]	; (8005ef0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr
 8005eee:	bf00      	nop
 8005ef0:	20000048 	.word	0x20000048

08005ef4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005ef8:	f7ff fff0 	bl	8005edc <HAL_RCC_GetHCLKFreq>
 8005efc:	4602      	mov	r2, r0
 8005efe:	4b05      	ldr	r3, [pc, #20]	; (8005f14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	0a9b      	lsrs	r3, r3, #10
 8005f04:	f003 0307 	and.w	r3, r3, #7
 8005f08:	4903      	ldr	r1, [pc, #12]	; (8005f18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f0a:	5ccb      	ldrb	r3, [r1, r3]
 8005f0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	40023800 	.word	0x40023800
 8005f18:	0800bd14 	.word	0x0800bd14

08005f1c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b086      	sub	sp, #24
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f24:	2300      	movs	r3, #0
 8005f26:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 0301 	and.w	r3, r3, #1
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d105      	bne.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d038      	beq.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005f44:	4b68      	ldr	r3, [pc, #416]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005f46:	2200      	movs	r2, #0
 8005f48:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005f4a:	f7fc fd51 	bl	80029f0 <HAL_GetTick>
 8005f4e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005f50:	e008      	b.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005f52:	f7fc fd4d 	bl	80029f0 <HAL_GetTick>
 8005f56:	4602      	mov	r2, r0
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	2b02      	cmp	r3, #2
 8005f5e:	d901      	bls.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e0bd      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005f64:	4b61      	ldr	r3, [pc, #388]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1f0      	bne.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	685a      	ldr	r2, [r3, #4]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	019b      	lsls	r3, r3, #6
 8005f7a:	431a      	orrs	r2, r3
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	68db      	ldr	r3, [r3, #12]
 8005f80:	071b      	lsls	r3, r3, #28
 8005f82:	495a      	ldr	r1, [pc, #360]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005f8a:	4b57      	ldr	r3, [pc, #348]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005f90:	f7fc fd2e 	bl	80029f0 <HAL_GetTick>
 8005f94:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f96:	e008      	b.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005f98:	f7fc fd2a 	bl	80029f0 <HAL_GetTick>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d901      	bls.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e09a      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005faa:	4b50      	ldr	r3, [pc, #320]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d0f0      	beq.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0302 	and.w	r3, r3, #2
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	f000 8083 	beq.w	80060ca <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	60fb      	str	r3, [r7, #12]
 8005fc8:	4b48      	ldr	r3, [pc, #288]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fcc:	4a47      	ldr	r2, [pc, #284]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fd2:	6413      	str	r3, [r2, #64]	; 0x40
 8005fd4:	4b45      	ldr	r3, [pc, #276]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fdc:	60fb      	str	r3, [r7, #12]
 8005fde:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005fe0:	4b43      	ldr	r3, [pc, #268]	; (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a42      	ldr	r2, [pc, #264]	; (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005fe6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fea:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005fec:	f7fc fd00 	bl	80029f0 <HAL_GetTick>
 8005ff0:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005ff2:	e008      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005ff4:	f7fc fcfc 	bl	80029f0 <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	1ad3      	subs	r3, r2, r3
 8005ffe:	2b02      	cmp	r3, #2
 8006000:	d901      	bls.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8006002:	2303      	movs	r3, #3
 8006004:	e06c      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006006:	4b3a      	ldr	r3, [pc, #232]	; (80060f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800600e:	2b00      	cmp	r3, #0
 8006010:	d0f0      	beq.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006012:	4b36      	ldr	r3, [pc, #216]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800601a:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d02f      	beq.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	691b      	ldr	r3, [r3, #16]
 8006026:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800602a:	693a      	ldr	r2, [r7, #16]
 800602c:	429a      	cmp	r2, r3
 800602e:	d028      	beq.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006030:	4b2e      	ldr	r3, [pc, #184]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006032:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006034:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006038:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800603a:	4b2e      	ldr	r3, [pc, #184]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800603c:	2201      	movs	r2, #1
 800603e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006040:	4b2c      	ldr	r3, [pc, #176]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006042:	2200      	movs	r2, #0
 8006044:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006046:	4a29      	ldr	r2, [pc, #164]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800604c:	4b27      	ldr	r3, [pc, #156]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800604e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006050:	f003 0301 	and.w	r3, r3, #1
 8006054:	2b01      	cmp	r3, #1
 8006056:	d114      	bne.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006058:	f7fc fcca 	bl	80029f0 <HAL_GetTick>
 800605c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800605e:	e00a      	b.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006060:	f7fc fcc6 	bl	80029f0 <HAL_GetTick>
 8006064:	4602      	mov	r2, r0
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	1ad3      	subs	r3, r2, r3
 800606a:	f241 3288 	movw	r2, #5000	; 0x1388
 800606e:	4293      	cmp	r3, r2
 8006070:	d901      	bls.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8006072:	2303      	movs	r3, #3
 8006074:	e034      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006076:	4b1d      	ldr	r3, [pc, #116]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800607a:	f003 0302 	and.w	r3, r3, #2
 800607e:	2b00      	cmp	r3, #0
 8006080:	d0ee      	beq.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800608a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800608e:	d10d      	bne.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x190>
 8006090:	4b16      	ldr	r3, [pc, #88]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	691b      	ldr	r3, [r3, #16]
 800609c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80060a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060a4:	4911      	ldr	r1, [pc, #68]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	608b      	str	r3, [r1, #8]
 80060aa:	e005      	b.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80060ac:	4b0f      	ldr	r3, [pc, #60]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	4a0e      	ldr	r2, [pc, #56]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060b2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80060b6:	6093      	str	r3, [r2, #8]
 80060b8:	4b0c      	ldr	r3, [pc, #48]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060ba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	691b      	ldr	r3, [r3, #16]
 80060c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060c4:	4909      	ldr	r1, [pc, #36]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060c6:	4313      	orrs	r3, r2
 80060c8:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f003 0308 	and.w	r3, r3, #8
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d003      	beq.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	7d1a      	ldrb	r2, [r3, #20]
 80060da:	4b07      	ldr	r3, [pc, #28]	; (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80060dc:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80060de:	2300      	movs	r3, #0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3718      	adds	r7, #24
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	42470068 	.word	0x42470068
 80060ec:	40023800 	.word	0x40023800
 80060f0:	40007000 	.word	0x40007000
 80060f4:	42470e40 	.word	0x42470e40
 80060f8:	424711e0 	.word	0x424711e0

080060fc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d101      	bne.n	800610e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e083      	b.n	8006216 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	7f5b      	ldrb	r3, [r3, #29]
 8006112:	b2db      	uxtb	r3, r3
 8006114:	2b00      	cmp	r3, #0
 8006116:	d105      	bne.n	8006124 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f7fc fa12 	bl	8002548 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2202      	movs	r2, #2
 8006128:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	22ca      	movs	r2, #202	; 0xca
 8006130:	625a      	str	r2, [r3, #36]	; 0x24
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	2253      	movs	r2, #83	; 0x53
 8006138:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 f897 	bl	800626e <RTC_EnterInitMode>
 8006140:	4603      	mov	r3, r0
 8006142:	2b00      	cmp	r3, #0
 8006144:	d008      	beq.n	8006158 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	22ff      	movs	r2, #255	; 0xff
 800614c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2204      	movs	r2, #4
 8006152:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	e05e      	b.n	8006216 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	6812      	ldr	r2, [r2, #0]
 8006162:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006166:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800616a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	6899      	ldr	r1, [r3, #8]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	685a      	ldr	r2, [r3, #4]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	431a      	orrs	r2, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	695b      	ldr	r3, [r3, #20]
 8006180:	431a      	orrs	r2, r3
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	430a      	orrs	r2, r1
 8006188:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	68d2      	ldr	r2, [r2, #12]
 8006192:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	6919      	ldr	r1, [r3, #16]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	041a      	lsls	r2, r3, #16
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	430a      	orrs	r2, r1
 80061a6:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	68da      	ldr	r2, [r3, #12]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80061b6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f003 0320 	and.w	r3, r3, #32
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d10e      	bne.n	80061e4 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 f829 	bl	800621e <HAL_RTC_WaitForSynchro>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d008      	beq.n	80061e4 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	22ff      	movs	r2, #255	; 0xff
 80061d8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2204      	movs	r2, #4
 80061de:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	e018      	b.n	8006216 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80061f2:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	699a      	ldr	r2, [r3, #24]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	430a      	orrs	r2, r1
 8006204:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	22ff      	movs	r2, #255	; 0xff
 800620c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2201      	movs	r2, #1
 8006212:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8006214:	2300      	movs	r3, #0
  }
}
 8006216:	4618      	mov	r0, r3
 8006218:	3708      	adds	r7, #8
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}

0800621e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800621e:	b580      	push	{r7, lr}
 8006220:	b084      	sub	sp, #16
 8006222:	af00      	add	r7, sp, #0
 8006224:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006226:	2300      	movs	r3, #0
 8006228:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68da      	ldr	r2, [r3, #12]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006238:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800623a:	f7fc fbd9 	bl	80029f0 <HAL_GetTick>
 800623e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006240:	e009      	b.n	8006256 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006242:	f7fc fbd5 	bl	80029f0 <HAL_GetTick>
 8006246:	4602      	mov	r2, r0
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	1ad3      	subs	r3, r2, r3
 800624c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006250:	d901      	bls.n	8006256 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006252:	2303      	movs	r3, #3
 8006254:	e007      	b.n	8006266 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	f003 0320 	and.w	r3, r3, #32
 8006260:	2b00      	cmp	r3, #0
 8006262:	d0ee      	beq.n	8006242 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006264:	2300      	movs	r3, #0
}
 8006266:	4618      	mov	r0, r3
 8006268:	3710      	adds	r7, #16
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}

0800626e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800626e:	b580      	push	{r7, lr}
 8006270:	b084      	sub	sp, #16
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006276:	2300      	movs	r3, #0
 8006278:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006284:	2b00      	cmp	r3, #0
 8006286:	d119      	bne.n	80062bc <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f04f 32ff 	mov.w	r2, #4294967295
 8006290:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006292:	f7fc fbad 	bl	80029f0 <HAL_GetTick>
 8006296:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006298:	e009      	b.n	80062ae <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800629a:	f7fc fba9 	bl	80029f0 <HAL_GetTick>
 800629e:	4602      	mov	r2, r0
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062a8:	d901      	bls.n	80062ae <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	e007      	b.n	80062be <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68db      	ldr	r3, [r3, #12]
 80062b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d0ee      	beq.n	800629a <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80062bc:	2300      	movs	r3, #0
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3710      	adds	r7, #16
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}

080062c6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80062c6:	b084      	sub	sp, #16
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b084      	sub	sp, #16
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
 80062d0:	f107 001c 	add.w	r0, r7, #28
 80062d4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80062d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d122      	bne.n	8006324 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062e2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	68db      	ldr	r3, [r3, #12]
 80062ee:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80062f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062f6:	687a      	ldr	r2, [r7, #4]
 80062f8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006306:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006308:	2b01      	cmp	r3, #1
 800630a:	d105      	bne.n	8006318 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f001 fac5 	bl	80078a8 <USB_CoreReset>
 800631e:	4603      	mov	r3, r0
 8006320:	73fb      	strb	r3, [r7, #15]
 8006322:	e01a      	b.n	800635a <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f001 fab9 	bl	80078a8 <USB_CoreReset>
 8006336:	4603      	mov	r3, r0
 8006338:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800633a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800633c:	2b00      	cmp	r3, #0
 800633e:	d106      	bne.n	800634e <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006344:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	639a      	str	r2, [r3, #56]	; 0x38
 800634c:	e005      	b.n	800635a <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006352:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800635a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800635c:	2b01      	cmp	r3, #1
 800635e:	d10b      	bne.n	8006378 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	f043 0206 	orr.w	r2, r3, #6
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	f043 0220 	orr.w	r2, r3, #32
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006378:	7bfb      	ldrb	r3, [r7, #15]
}
 800637a:	4618      	mov	r0, r3
 800637c:	3710      	adds	r7, #16
 800637e:	46bd      	mov	sp, r7
 8006380:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006384:	b004      	add	sp, #16
 8006386:	4770      	bx	lr

08006388 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006388:	b480      	push	{r7}
 800638a:	b087      	sub	sp, #28
 800638c:	af00      	add	r7, sp, #0
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	4613      	mov	r3, r2
 8006394:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006396:	79fb      	ldrb	r3, [r7, #7]
 8006398:	2b02      	cmp	r3, #2
 800639a:	d165      	bne.n	8006468 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	4a41      	ldr	r2, [pc, #260]	; (80064a4 <USB_SetTurnaroundTime+0x11c>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d906      	bls.n	80063b2 <USB_SetTurnaroundTime+0x2a>
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	4a40      	ldr	r2, [pc, #256]	; (80064a8 <USB_SetTurnaroundTime+0x120>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d202      	bcs.n	80063b2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80063ac:	230f      	movs	r3, #15
 80063ae:	617b      	str	r3, [r7, #20]
 80063b0:	e062      	b.n	8006478 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	4a3c      	ldr	r2, [pc, #240]	; (80064a8 <USB_SetTurnaroundTime+0x120>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d306      	bcc.n	80063c8 <USB_SetTurnaroundTime+0x40>
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	4a3b      	ldr	r2, [pc, #236]	; (80064ac <USB_SetTurnaroundTime+0x124>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d202      	bcs.n	80063c8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80063c2:	230e      	movs	r3, #14
 80063c4:	617b      	str	r3, [r7, #20]
 80063c6:	e057      	b.n	8006478 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	4a38      	ldr	r2, [pc, #224]	; (80064ac <USB_SetTurnaroundTime+0x124>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d306      	bcc.n	80063de <USB_SetTurnaroundTime+0x56>
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	4a37      	ldr	r2, [pc, #220]	; (80064b0 <USB_SetTurnaroundTime+0x128>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d202      	bcs.n	80063de <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80063d8:	230d      	movs	r3, #13
 80063da:	617b      	str	r3, [r7, #20]
 80063dc:	e04c      	b.n	8006478 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	4a33      	ldr	r2, [pc, #204]	; (80064b0 <USB_SetTurnaroundTime+0x128>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d306      	bcc.n	80063f4 <USB_SetTurnaroundTime+0x6c>
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	4a32      	ldr	r2, [pc, #200]	; (80064b4 <USB_SetTurnaroundTime+0x12c>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d802      	bhi.n	80063f4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80063ee:	230c      	movs	r3, #12
 80063f0:	617b      	str	r3, [r7, #20]
 80063f2:	e041      	b.n	8006478 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	4a2f      	ldr	r2, [pc, #188]	; (80064b4 <USB_SetTurnaroundTime+0x12c>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d906      	bls.n	800640a <USB_SetTurnaroundTime+0x82>
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	4a2e      	ldr	r2, [pc, #184]	; (80064b8 <USB_SetTurnaroundTime+0x130>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d802      	bhi.n	800640a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006404:	230b      	movs	r3, #11
 8006406:	617b      	str	r3, [r7, #20]
 8006408:	e036      	b.n	8006478 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	4a2a      	ldr	r2, [pc, #168]	; (80064b8 <USB_SetTurnaroundTime+0x130>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d906      	bls.n	8006420 <USB_SetTurnaroundTime+0x98>
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	4a29      	ldr	r2, [pc, #164]	; (80064bc <USB_SetTurnaroundTime+0x134>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d802      	bhi.n	8006420 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800641a:	230a      	movs	r3, #10
 800641c:	617b      	str	r3, [r7, #20]
 800641e:	e02b      	b.n	8006478 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	4a26      	ldr	r2, [pc, #152]	; (80064bc <USB_SetTurnaroundTime+0x134>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d906      	bls.n	8006436 <USB_SetTurnaroundTime+0xae>
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	4a25      	ldr	r2, [pc, #148]	; (80064c0 <USB_SetTurnaroundTime+0x138>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d202      	bcs.n	8006436 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006430:	2309      	movs	r3, #9
 8006432:	617b      	str	r3, [r7, #20]
 8006434:	e020      	b.n	8006478 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	4a21      	ldr	r2, [pc, #132]	; (80064c0 <USB_SetTurnaroundTime+0x138>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d306      	bcc.n	800644c <USB_SetTurnaroundTime+0xc4>
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	4a20      	ldr	r2, [pc, #128]	; (80064c4 <USB_SetTurnaroundTime+0x13c>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d802      	bhi.n	800644c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006446:	2308      	movs	r3, #8
 8006448:	617b      	str	r3, [r7, #20]
 800644a:	e015      	b.n	8006478 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	4a1d      	ldr	r2, [pc, #116]	; (80064c4 <USB_SetTurnaroundTime+0x13c>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d906      	bls.n	8006462 <USB_SetTurnaroundTime+0xda>
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	4a1c      	ldr	r2, [pc, #112]	; (80064c8 <USB_SetTurnaroundTime+0x140>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d202      	bcs.n	8006462 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800645c:	2307      	movs	r3, #7
 800645e:	617b      	str	r3, [r7, #20]
 8006460:	e00a      	b.n	8006478 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006462:	2306      	movs	r3, #6
 8006464:	617b      	str	r3, [r7, #20]
 8006466:	e007      	b.n	8006478 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006468:	79fb      	ldrb	r3, [r7, #7]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d102      	bne.n	8006474 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800646e:	2309      	movs	r3, #9
 8006470:	617b      	str	r3, [r7, #20]
 8006472:	e001      	b.n	8006478 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006474:	2309      	movs	r3, #9
 8006476:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	68da      	ldr	r2, [r3, #12]
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	029b      	lsls	r3, r3, #10
 800648c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006490:	431a      	orrs	r2, r3
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006496:	2300      	movs	r3, #0
}
 8006498:	4618      	mov	r0, r3
 800649a:	371c      	adds	r7, #28
 800649c:	46bd      	mov	sp, r7
 800649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a2:	4770      	bx	lr
 80064a4:	00d8acbf 	.word	0x00d8acbf
 80064a8:	00e4e1c0 	.word	0x00e4e1c0
 80064ac:	00f42400 	.word	0x00f42400
 80064b0:	01067380 	.word	0x01067380
 80064b4:	011a499f 	.word	0x011a499f
 80064b8:	01312cff 	.word	0x01312cff
 80064bc:	014ca43f 	.word	0x014ca43f
 80064c0:	016e3600 	.word	0x016e3600
 80064c4:	01a6ab1f 	.word	0x01a6ab1f
 80064c8:	01e84800 	.word	0x01e84800

080064cc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	689b      	ldr	r3, [r3, #8]
 80064d8:	f043 0201 	orr.w	r2, r3, #1
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80064e0:	2300      	movs	r3, #0
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	370c      	adds	r7, #12
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr

080064ee <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80064ee:	b480      	push	{r7}
 80064f0:	b083      	sub	sp, #12
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	f023 0201 	bic.w	r2, r3, #1
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006502:	2300      	movs	r3, #0
}
 8006504:	4618      	mov	r0, r3
 8006506:	370c      	adds	r7, #12
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b082      	sub	sp, #8
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
 8006518:	460b      	mov	r3, r1
 800651a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006528:	78fb      	ldrb	r3, [r7, #3]
 800652a:	2b01      	cmp	r3, #1
 800652c:	d106      	bne.n	800653c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	60da      	str	r2, [r3, #12]
 800653a:	e00b      	b.n	8006554 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800653c:	78fb      	ldrb	r3, [r7, #3]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d106      	bne.n	8006550 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	60da      	str	r2, [r3, #12]
 800654e:	e001      	b.n	8006554 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e003      	b.n	800655c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006554:	2032      	movs	r0, #50	; 0x32
 8006556:	f7fc fa57 	bl	8002a08 <HAL_Delay>

  return HAL_OK;
 800655a:	2300      	movs	r3, #0
}
 800655c:	4618      	mov	r0, r3
 800655e:	3708      	adds	r7, #8
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}

08006564 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006564:	b084      	sub	sp, #16
 8006566:	b580      	push	{r7, lr}
 8006568:	b086      	sub	sp, #24
 800656a:	af00      	add	r7, sp, #0
 800656c:	6078      	str	r0, [r7, #4]
 800656e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006572:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006576:	2300      	movs	r3, #0
 8006578:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800657e:	2300      	movs	r3, #0
 8006580:	613b      	str	r3, [r7, #16]
 8006582:	e009      	b.n	8006598 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	3340      	adds	r3, #64	; 0x40
 800658a:	009b      	lsls	r3, r3, #2
 800658c:	4413      	add	r3, r2
 800658e:	2200      	movs	r2, #0
 8006590:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	3301      	adds	r3, #1
 8006596:	613b      	str	r3, [r7, #16]
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	2b0e      	cmp	r3, #14
 800659c:	d9f2      	bls.n	8006584 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800659e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d11c      	bne.n	80065de <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065b2:	f043 0302 	orr.w	r3, r3, #2
 80065b6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065bc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	639a      	str	r2, [r3, #56]	; 0x38
 80065dc:	e00b      	b.n	80065f6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065e2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ee:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80065fc:	461a      	mov	r2, r3
 80065fe:	2300      	movs	r3, #0
 8006600:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006608:	4619      	mov	r1, r3
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006610:	461a      	mov	r2, r3
 8006612:	680b      	ldr	r3, [r1, #0]
 8006614:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006618:	2b01      	cmp	r3, #1
 800661a:	d10c      	bne.n	8006636 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800661c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800661e:	2b00      	cmp	r3, #0
 8006620:	d104      	bne.n	800662c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006622:	2100      	movs	r1, #0
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 f949 	bl	80068bc <USB_SetDevSpeed>
 800662a:	e008      	b.n	800663e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800662c:	2101      	movs	r1, #1
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 f944 	bl	80068bc <USB_SetDevSpeed>
 8006634:	e003      	b.n	800663e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006636:	2103      	movs	r1, #3
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f000 f93f 	bl	80068bc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800663e:	2110      	movs	r1, #16
 8006640:	6878      	ldr	r0, [r7, #4]
 8006642:	f000 f8f3 	bl	800682c <USB_FlushTxFifo>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d001      	beq.n	8006650 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 f911 	bl	8006878 <USB_FlushRxFifo>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d001      	beq.n	8006660 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006666:	461a      	mov	r2, r3
 8006668:	2300      	movs	r3, #0
 800666a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006672:	461a      	mov	r2, r3
 8006674:	2300      	movs	r3, #0
 8006676:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800667e:	461a      	mov	r2, r3
 8006680:	2300      	movs	r3, #0
 8006682:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006684:	2300      	movs	r3, #0
 8006686:	613b      	str	r3, [r7, #16]
 8006688:	e043      	b.n	8006712 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	015a      	lsls	r2, r3, #5
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	4413      	add	r3, r2
 8006692:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800669c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80066a0:	d118      	bne.n	80066d4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d10a      	bne.n	80066be <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	015a      	lsls	r2, r3, #5
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	4413      	add	r3, r2
 80066b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066b4:	461a      	mov	r2, r3
 80066b6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80066ba:	6013      	str	r3, [r2, #0]
 80066bc:	e013      	b.n	80066e6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	015a      	lsls	r2, r3, #5
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	4413      	add	r3, r2
 80066c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066ca:	461a      	mov	r2, r3
 80066cc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80066d0:	6013      	str	r3, [r2, #0]
 80066d2:	e008      	b.n	80066e6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	015a      	lsls	r2, r3, #5
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	4413      	add	r3, r2
 80066dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066e0:	461a      	mov	r2, r3
 80066e2:	2300      	movs	r3, #0
 80066e4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	015a      	lsls	r2, r3, #5
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	4413      	add	r3, r2
 80066ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066f2:	461a      	mov	r2, r3
 80066f4:	2300      	movs	r3, #0
 80066f6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	015a      	lsls	r2, r3, #5
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	4413      	add	r3, r2
 8006700:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006704:	461a      	mov	r2, r3
 8006706:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800670a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	3301      	adds	r3, #1
 8006710:	613b      	str	r3, [r7, #16]
 8006712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006714:	693a      	ldr	r2, [r7, #16]
 8006716:	429a      	cmp	r2, r3
 8006718:	d3b7      	bcc.n	800668a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800671a:	2300      	movs	r3, #0
 800671c:	613b      	str	r3, [r7, #16]
 800671e:	e043      	b.n	80067a8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	015a      	lsls	r2, r3, #5
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	4413      	add	r3, r2
 8006728:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006732:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006736:	d118      	bne.n	800676a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d10a      	bne.n	8006754 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	015a      	lsls	r2, r3, #5
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	4413      	add	r3, r2
 8006746:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800674a:	461a      	mov	r2, r3
 800674c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006750:	6013      	str	r3, [r2, #0]
 8006752:	e013      	b.n	800677c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	015a      	lsls	r2, r3, #5
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	4413      	add	r3, r2
 800675c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006760:	461a      	mov	r2, r3
 8006762:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006766:	6013      	str	r3, [r2, #0]
 8006768:	e008      	b.n	800677c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	015a      	lsls	r2, r3, #5
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	4413      	add	r3, r2
 8006772:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006776:	461a      	mov	r2, r3
 8006778:	2300      	movs	r3, #0
 800677a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	015a      	lsls	r2, r3, #5
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	4413      	add	r3, r2
 8006784:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006788:	461a      	mov	r2, r3
 800678a:	2300      	movs	r3, #0
 800678c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	015a      	lsls	r2, r3, #5
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	4413      	add	r3, r2
 8006796:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800679a:	461a      	mov	r2, r3
 800679c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80067a0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	3301      	adds	r3, #1
 80067a6:	613b      	str	r3, [r7, #16]
 80067a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067aa:	693a      	ldr	r2, [r7, #16]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d3b7      	bcc.n	8006720 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067b6:	691b      	ldr	r3, [r3, #16]
 80067b8:	68fa      	ldr	r2, [r7, #12]
 80067ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067c2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80067d0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80067d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d105      	bne.n	80067e4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	699b      	ldr	r3, [r3, #24]
 80067dc:	f043 0210 	orr.w	r2, r3, #16
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	699a      	ldr	r2, [r3, #24]
 80067e8:	4b0f      	ldr	r3, [pc, #60]	; (8006828 <USB_DevInit+0x2c4>)
 80067ea:	4313      	orrs	r3, r2
 80067ec:	687a      	ldr	r2, [r7, #4]
 80067ee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80067f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d005      	beq.n	8006802 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	699b      	ldr	r3, [r3, #24]
 80067fa:	f043 0208 	orr.w	r2, r3, #8
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006802:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006804:	2b01      	cmp	r3, #1
 8006806:	d107      	bne.n	8006818 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	699b      	ldr	r3, [r3, #24]
 800680c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006810:	f043 0304 	orr.w	r3, r3, #4
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006818:	7dfb      	ldrb	r3, [r7, #23]
}
 800681a:	4618      	mov	r0, r3
 800681c:	3718      	adds	r7, #24
 800681e:	46bd      	mov	sp, r7
 8006820:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006824:	b004      	add	sp, #16
 8006826:	4770      	bx	lr
 8006828:	803c3800 	.word	0x803c3800

0800682c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800682c:	b480      	push	{r7}
 800682e:	b085      	sub	sp, #20
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006836:	2300      	movs	r3, #0
 8006838:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	019b      	lsls	r3, r3, #6
 800683e:	f043 0220 	orr.w	r2, r3, #32
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	3301      	adds	r3, #1
 800684a:	60fb      	str	r3, [r7, #12]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	4a09      	ldr	r2, [pc, #36]	; (8006874 <USB_FlushTxFifo+0x48>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d901      	bls.n	8006858 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006854:	2303      	movs	r3, #3
 8006856:	e006      	b.n	8006866 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	691b      	ldr	r3, [r3, #16]
 800685c:	f003 0320 	and.w	r3, r3, #32
 8006860:	2b20      	cmp	r3, #32
 8006862:	d0f0      	beq.n	8006846 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006864:	2300      	movs	r3, #0
}
 8006866:	4618      	mov	r0, r3
 8006868:	3714      	adds	r7, #20
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop
 8006874:	00030d40 	.word	0x00030d40

08006878 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006878:	b480      	push	{r7}
 800687a:	b085      	sub	sp, #20
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006880:	2300      	movs	r3, #0
 8006882:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2210      	movs	r2, #16
 8006888:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	3301      	adds	r3, #1
 800688e:	60fb      	str	r3, [r7, #12]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	4a09      	ldr	r2, [pc, #36]	; (80068b8 <USB_FlushRxFifo+0x40>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d901      	bls.n	800689c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006898:	2303      	movs	r3, #3
 800689a:	e006      	b.n	80068aa <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	691b      	ldr	r3, [r3, #16]
 80068a0:	f003 0310 	and.w	r3, r3, #16
 80068a4:	2b10      	cmp	r3, #16
 80068a6:	d0f0      	beq.n	800688a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3714      	adds	r7, #20
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr
 80068b6:	bf00      	nop
 80068b8:	00030d40 	.word	0x00030d40

080068bc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80068bc:	b480      	push	{r7}
 80068be:	b085      	sub	sp, #20
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
 80068c4:	460b      	mov	r3, r1
 80068c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	78fb      	ldrb	r3, [r7, #3]
 80068d6:	68f9      	ldr	r1, [r7, #12]
 80068d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80068dc:	4313      	orrs	r3, r2
 80068de:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3714      	adds	r7, #20
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr

080068ee <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80068ee:	b480      	push	{r7}
 80068f0:	b087      	sub	sp, #28
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	f003 0306 	and.w	r3, r3, #6
 8006906:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d102      	bne.n	8006914 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800690e:	2300      	movs	r3, #0
 8006910:	75fb      	strb	r3, [r7, #23]
 8006912:	e00a      	b.n	800692a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2b02      	cmp	r3, #2
 8006918:	d002      	beq.n	8006920 <USB_GetDevSpeed+0x32>
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2b06      	cmp	r3, #6
 800691e:	d102      	bne.n	8006926 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006920:	2302      	movs	r3, #2
 8006922:	75fb      	strb	r3, [r7, #23]
 8006924:	e001      	b.n	800692a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006926:	230f      	movs	r3, #15
 8006928:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800692a:	7dfb      	ldrb	r3, [r7, #23]
}
 800692c:	4618      	mov	r0, r3
 800692e:	371c      	adds	r7, #28
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr

08006938 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006938:	b480      	push	{r7}
 800693a:	b085      	sub	sp, #20
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	785b      	ldrb	r3, [r3, #1]
 8006950:	2b01      	cmp	r3, #1
 8006952:	d13a      	bne.n	80069ca <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800695a:	69da      	ldr	r2, [r3, #28]
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	781b      	ldrb	r3, [r3, #0]
 8006960:	f003 030f 	and.w	r3, r3, #15
 8006964:	2101      	movs	r1, #1
 8006966:	fa01 f303 	lsl.w	r3, r1, r3
 800696a:	b29b      	uxth	r3, r3
 800696c:	68f9      	ldr	r1, [r7, #12]
 800696e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006972:	4313      	orrs	r3, r2
 8006974:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	015a      	lsls	r2, r3, #5
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	4413      	add	r3, r2
 800697e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006988:	2b00      	cmp	r3, #0
 800698a:	d155      	bne.n	8006a38 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	015a      	lsls	r2, r3, #5
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	4413      	add	r3, r2
 8006994:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	78db      	ldrb	r3, [r3, #3]
 80069a6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80069a8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	059b      	lsls	r3, r3, #22
 80069ae:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80069b0:	4313      	orrs	r3, r2
 80069b2:	68ba      	ldr	r2, [r7, #8]
 80069b4:	0151      	lsls	r1, r2, #5
 80069b6:	68fa      	ldr	r2, [r7, #12]
 80069b8:	440a      	add	r2, r1
 80069ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069c6:	6013      	str	r3, [r2, #0]
 80069c8:	e036      	b.n	8006a38 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80069d0:	69da      	ldr	r2, [r3, #28]
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	f003 030f 	and.w	r3, r3, #15
 80069da:	2101      	movs	r1, #1
 80069dc:	fa01 f303 	lsl.w	r3, r1, r3
 80069e0:	041b      	lsls	r3, r3, #16
 80069e2:	68f9      	ldr	r1, [r7, #12]
 80069e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80069e8:	4313      	orrs	r3, r2
 80069ea:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	015a      	lsls	r2, r3, #5
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	4413      	add	r3, r2
 80069f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d11a      	bne.n	8006a38 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	015a      	lsls	r2, r3, #5
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	4413      	add	r3, r2
 8006a0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a0e:	681a      	ldr	r2, [r3, #0]
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	78db      	ldrb	r3, [r3, #3]
 8006a1c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006a1e:	430b      	orrs	r3, r1
 8006a20:	4313      	orrs	r3, r2
 8006a22:	68ba      	ldr	r2, [r7, #8]
 8006a24:	0151      	lsls	r1, r2, #5
 8006a26:	68fa      	ldr	r2, [r7, #12]
 8006a28:	440a      	add	r2, r1
 8006a2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a36:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006a38:	2300      	movs	r3, #0
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3714      	adds	r7, #20
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr
	...

08006a48 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b085      	sub	sp, #20
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	781b      	ldrb	r3, [r3, #0]
 8006a5a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	785b      	ldrb	r3, [r3, #1]
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d161      	bne.n	8006b28 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	015a      	lsls	r2, r3, #5
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	4413      	add	r3, r2
 8006a6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006a76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006a7a:	d11f      	bne.n	8006abc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	015a      	lsls	r2, r3, #5
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	4413      	add	r3, r2
 8006a84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	68ba      	ldr	r2, [r7, #8]
 8006a8c:	0151      	lsls	r1, r2, #5
 8006a8e:	68fa      	ldr	r2, [r7, #12]
 8006a90:	440a      	add	r2, r1
 8006a92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a96:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006a9a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	015a      	lsls	r2, r3, #5
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	4413      	add	r3, r2
 8006aa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	68ba      	ldr	r2, [r7, #8]
 8006aac:	0151      	lsls	r1, r2, #5
 8006aae:	68fa      	ldr	r2, [r7, #12]
 8006ab0:	440a      	add	r2, r1
 8006ab2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ab6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006aba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ac2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	781b      	ldrb	r3, [r3, #0]
 8006ac8:	f003 030f 	and.w	r3, r3, #15
 8006acc:	2101      	movs	r1, #1
 8006ace:	fa01 f303 	lsl.w	r3, r1, r3
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	43db      	mvns	r3, r3
 8006ad6:	68f9      	ldr	r1, [r7, #12]
 8006ad8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006adc:	4013      	ands	r3, r2
 8006ade:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ae6:	69da      	ldr	r2, [r3, #28]
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	781b      	ldrb	r3, [r3, #0]
 8006aec:	f003 030f 	and.w	r3, r3, #15
 8006af0:	2101      	movs	r1, #1
 8006af2:	fa01 f303 	lsl.w	r3, r1, r3
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	43db      	mvns	r3, r3
 8006afa:	68f9      	ldr	r1, [r7, #12]
 8006afc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b00:	4013      	ands	r3, r2
 8006b02:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	015a      	lsls	r2, r3, #5
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	4413      	add	r3, r2
 8006b0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	0159      	lsls	r1, r3, #5
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	440b      	add	r3, r1
 8006b1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b1e:	4619      	mov	r1, r3
 8006b20:	4b35      	ldr	r3, [pc, #212]	; (8006bf8 <USB_DeactivateEndpoint+0x1b0>)
 8006b22:	4013      	ands	r3, r2
 8006b24:	600b      	str	r3, [r1, #0]
 8006b26:	e060      	b.n	8006bea <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	015a      	lsls	r2, r3, #5
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	4413      	add	r3, r2
 8006b30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006b3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006b3e:	d11f      	bne.n	8006b80 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	015a      	lsls	r2, r3, #5
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	4413      	add	r3, r2
 8006b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	68ba      	ldr	r2, [r7, #8]
 8006b50:	0151      	lsls	r1, r2, #5
 8006b52:	68fa      	ldr	r2, [r7, #12]
 8006b54:	440a      	add	r2, r1
 8006b56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b5a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006b5e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	015a      	lsls	r2, r3, #5
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	4413      	add	r3, r2
 8006b68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	68ba      	ldr	r2, [r7, #8]
 8006b70:	0151      	lsls	r1, r2, #5
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	440a      	add	r2, r1
 8006b76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b7a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006b7e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	f003 030f 	and.w	r3, r3, #15
 8006b90:	2101      	movs	r1, #1
 8006b92:	fa01 f303 	lsl.w	r3, r1, r3
 8006b96:	041b      	lsls	r3, r3, #16
 8006b98:	43db      	mvns	r3, r3
 8006b9a:	68f9      	ldr	r1, [r7, #12]
 8006b9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006baa:	69da      	ldr	r2, [r3, #28]
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	781b      	ldrb	r3, [r3, #0]
 8006bb0:	f003 030f 	and.w	r3, r3, #15
 8006bb4:	2101      	movs	r1, #1
 8006bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8006bba:	041b      	lsls	r3, r3, #16
 8006bbc:	43db      	mvns	r3, r3
 8006bbe:	68f9      	ldr	r1, [r7, #12]
 8006bc0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	015a      	lsls	r2, r3, #5
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	4413      	add	r3, r2
 8006bd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	0159      	lsls	r1, r3, #5
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	440b      	add	r3, r1
 8006bde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006be2:	4619      	mov	r1, r3
 8006be4:	4b05      	ldr	r3, [pc, #20]	; (8006bfc <USB_DeactivateEndpoint+0x1b4>)
 8006be6:	4013      	ands	r3, r2
 8006be8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006bea:	2300      	movs	r3, #0
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3714      	adds	r7, #20
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr
 8006bf8:	ec337800 	.word	0xec337800
 8006bfc:	eff37800 	.word	0xeff37800

08006c00 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b08a      	sub	sp, #40	; 0x28
 8006c04:	af02      	add	r7, sp, #8
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	4613      	mov	r3, r2
 8006c0c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	785b      	ldrb	r3, [r3, #1]
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	f040 815c 	bne.w	8006eda <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d132      	bne.n	8006c90 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006c2a:	69bb      	ldr	r3, [r7, #24]
 8006c2c:	015a      	lsls	r2, r3, #5
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	4413      	add	r3, r2
 8006c32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c36:	691b      	ldr	r3, [r3, #16]
 8006c38:	69ba      	ldr	r2, [r7, #24]
 8006c3a:	0151      	lsls	r1, r2, #5
 8006c3c:	69fa      	ldr	r2, [r7, #28]
 8006c3e:	440a      	add	r2, r1
 8006c40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c44:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006c48:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006c4c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	015a      	lsls	r2, r3, #5
 8006c52:	69fb      	ldr	r3, [r7, #28]
 8006c54:	4413      	add	r3, r2
 8006c56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c5a:	691b      	ldr	r3, [r3, #16]
 8006c5c:	69ba      	ldr	r2, [r7, #24]
 8006c5e:	0151      	lsls	r1, r2, #5
 8006c60:	69fa      	ldr	r2, [r7, #28]
 8006c62:	440a      	add	r2, r1
 8006c64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c68:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006c6c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006c6e:	69bb      	ldr	r3, [r7, #24]
 8006c70:	015a      	lsls	r2, r3, #5
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	4413      	add	r3, r2
 8006c76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c7a:	691b      	ldr	r3, [r3, #16]
 8006c7c:	69ba      	ldr	r2, [r7, #24]
 8006c7e:	0151      	lsls	r1, r2, #5
 8006c80:	69fa      	ldr	r2, [r7, #28]
 8006c82:	440a      	add	r2, r1
 8006c84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c88:	0cdb      	lsrs	r3, r3, #19
 8006c8a:	04db      	lsls	r3, r3, #19
 8006c8c:	6113      	str	r3, [r2, #16]
 8006c8e:	e074      	b.n	8006d7a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006c90:	69bb      	ldr	r3, [r7, #24]
 8006c92:	015a      	lsls	r2, r3, #5
 8006c94:	69fb      	ldr	r3, [r7, #28]
 8006c96:	4413      	add	r3, r2
 8006c98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c9c:	691b      	ldr	r3, [r3, #16]
 8006c9e:	69ba      	ldr	r2, [r7, #24]
 8006ca0:	0151      	lsls	r1, r2, #5
 8006ca2:	69fa      	ldr	r2, [r7, #28]
 8006ca4:	440a      	add	r2, r1
 8006ca6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006caa:	0cdb      	lsrs	r3, r3, #19
 8006cac:	04db      	lsls	r3, r3, #19
 8006cae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	015a      	lsls	r2, r3, #5
 8006cb4:	69fb      	ldr	r3, [r7, #28]
 8006cb6:	4413      	add	r3, r2
 8006cb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cbc:	691b      	ldr	r3, [r3, #16]
 8006cbe:	69ba      	ldr	r2, [r7, #24]
 8006cc0:	0151      	lsls	r1, r2, #5
 8006cc2:	69fa      	ldr	r2, [r7, #28]
 8006cc4:	440a      	add	r2, r1
 8006cc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cca:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006cce:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006cd2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006cd4:	69bb      	ldr	r3, [r7, #24]
 8006cd6:	015a      	lsls	r2, r3, #5
 8006cd8:	69fb      	ldr	r3, [r7, #28]
 8006cda:	4413      	add	r3, r2
 8006cdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ce0:	691a      	ldr	r2, [r3, #16]
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	6959      	ldr	r1, [r3, #20]
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	440b      	add	r3, r1
 8006cec:	1e59      	subs	r1, r3, #1
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	689b      	ldr	r3, [r3, #8]
 8006cf2:	fbb1 f3f3 	udiv	r3, r1, r3
 8006cf6:	04d9      	lsls	r1, r3, #19
 8006cf8:	4b9d      	ldr	r3, [pc, #628]	; (8006f70 <USB_EPStartXfer+0x370>)
 8006cfa:	400b      	ands	r3, r1
 8006cfc:	69b9      	ldr	r1, [r7, #24]
 8006cfe:	0148      	lsls	r0, r1, #5
 8006d00:	69f9      	ldr	r1, [r7, #28]
 8006d02:	4401      	add	r1, r0
 8006d04:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	015a      	lsls	r2, r3, #5
 8006d10:	69fb      	ldr	r3, [r7, #28]
 8006d12:	4413      	add	r3, r2
 8006d14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d18:	691a      	ldr	r2, [r3, #16]
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	695b      	ldr	r3, [r3, #20]
 8006d1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d22:	69b9      	ldr	r1, [r7, #24]
 8006d24:	0148      	lsls	r0, r1, #5
 8006d26:	69f9      	ldr	r1, [r7, #28]
 8006d28:	4401      	add	r1, r0
 8006d2a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	78db      	ldrb	r3, [r3, #3]
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d11f      	bne.n	8006d7a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006d3a:	69bb      	ldr	r3, [r7, #24]
 8006d3c:	015a      	lsls	r2, r3, #5
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	4413      	add	r3, r2
 8006d42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d46:	691b      	ldr	r3, [r3, #16]
 8006d48:	69ba      	ldr	r2, [r7, #24]
 8006d4a:	0151      	lsls	r1, r2, #5
 8006d4c:	69fa      	ldr	r2, [r7, #28]
 8006d4e:	440a      	add	r2, r1
 8006d50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d54:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006d58:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006d5a:	69bb      	ldr	r3, [r7, #24]
 8006d5c:	015a      	lsls	r2, r3, #5
 8006d5e:	69fb      	ldr	r3, [r7, #28]
 8006d60:	4413      	add	r3, r2
 8006d62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d66:	691b      	ldr	r3, [r3, #16]
 8006d68:	69ba      	ldr	r2, [r7, #24]
 8006d6a:	0151      	lsls	r1, r2, #5
 8006d6c:	69fa      	ldr	r2, [r7, #28]
 8006d6e:	440a      	add	r2, r1
 8006d70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d74:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006d78:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006d7a:	79fb      	ldrb	r3, [r7, #7]
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d14b      	bne.n	8006e18 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	691b      	ldr	r3, [r3, #16]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d009      	beq.n	8006d9c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006d88:	69bb      	ldr	r3, [r7, #24]
 8006d8a:	015a      	lsls	r2, r3, #5
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	4413      	add	r3, r2
 8006d90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d94:	461a      	mov	r2, r3
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	691b      	ldr	r3, [r3, #16]
 8006d9a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	78db      	ldrb	r3, [r3, #3]
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d128      	bne.n	8006df6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006daa:	689b      	ldr	r3, [r3, #8]
 8006dac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d110      	bne.n	8006dd6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006db4:	69bb      	ldr	r3, [r7, #24]
 8006db6:	015a      	lsls	r2, r3, #5
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	4413      	add	r3, r2
 8006dbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	69ba      	ldr	r2, [r7, #24]
 8006dc4:	0151      	lsls	r1, r2, #5
 8006dc6:	69fa      	ldr	r2, [r7, #28]
 8006dc8:	440a      	add	r2, r1
 8006dca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006dd2:	6013      	str	r3, [r2, #0]
 8006dd4:	e00f      	b.n	8006df6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	015a      	lsls	r2, r3, #5
 8006dda:	69fb      	ldr	r3, [r7, #28]
 8006ddc:	4413      	add	r3, r2
 8006dde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	69ba      	ldr	r2, [r7, #24]
 8006de6:	0151      	lsls	r1, r2, #5
 8006de8:	69fa      	ldr	r2, [r7, #28]
 8006dea:	440a      	add	r2, r1
 8006dec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006df0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006df4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006df6:	69bb      	ldr	r3, [r7, #24]
 8006df8:	015a      	lsls	r2, r3, #5
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	4413      	add	r3, r2
 8006dfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	69ba      	ldr	r2, [r7, #24]
 8006e06:	0151      	lsls	r1, r2, #5
 8006e08:	69fa      	ldr	r2, [r7, #28]
 8006e0a:	440a      	add	r2, r1
 8006e0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e10:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006e14:	6013      	str	r3, [r2, #0]
 8006e16:	e12f      	b.n	8007078 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006e18:	69bb      	ldr	r3, [r7, #24]
 8006e1a:	015a      	lsls	r2, r3, #5
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	4413      	add	r3, r2
 8006e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	69ba      	ldr	r2, [r7, #24]
 8006e28:	0151      	lsls	r1, r2, #5
 8006e2a:	69fa      	ldr	r2, [r7, #28]
 8006e2c:	440a      	add	r2, r1
 8006e2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e32:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006e36:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	78db      	ldrb	r3, [r3, #3]
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d015      	beq.n	8006e6c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	695b      	ldr	r3, [r3, #20]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	f000 8117 	beq.w	8007078 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006e4a:	69fb      	ldr	r3, [r7, #28]
 8006e4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	f003 030f 	and.w	r3, r3, #15
 8006e5a:	2101      	movs	r1, #1
 8006e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8006e60:	69f9      	ldr	r1, [r7, #28]
 8006e62:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006e66:	4313      	orrs	r3, r2
 8006e68:	634b      	str	r3, [r1, #52]	; 0x34
 8006e6a:	e105      	b.n	8007078 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d110      	bne.n	8006e9e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006e7c:	69bb      	ldr	r3, [r7, #24]
 8006e7e:	015a      	lsls	r2, r3, #5
 8006e80:	69fb      	ldr	r3, [r7, #28]
 8006e82:	4413      	add	r3, r2
 8006e84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	69ba      	ldr	r2, [r7, #24]
 8006e8c:	0151      	lsls	r1, r2, #5
 8006e8e:	69fa      	ldr	r2, [r7, #28]
 8006e90:	440a      	add	r2, r1
 8006e92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e96:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006e9a:	6013      	str	r3, [r2, #0]
 8006e9c:	e00f      	b.n	8006ebe <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	015a      	lsls	r2, r3, #5
 8006ea2:	69fb      	ldr	r3, [r7, #28]
 8006ea4:	4413      	add	r3, r2
 8006ea6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	69ba      	ldr	r2, [r7, #24]
 8006eae:	0151      	lsls	r1, r2, #5
 8006eb0:	69fa      	ldr	r2, [r7, #28]
 8006eb2:	440a      	add	r2, r1
 8006eb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006eb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ebc:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	68d9      	ldr	r1, [r3, #12]
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	781a      	ldrb	r2, [r3, #0]
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	695b      	ldr	r3, [r3, #20]
 8006eca:	b298      	uxth	r0, r3
 8006ecc:	79fb      	ldrb	r3, [r7, #7]
 8006ece:	9300      	str	r3, [sp, #0]
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f000 fa2b 	bl	800732e <USB_WritePacket>
 8006ed8:	e0ce      	b.n	8007078 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	015a      	lsls	r2, r3, #5
 8006ede:	69fb      	ldr	r3, [r7, #28]
 8006ee0:	4413      	add	r3, r2
 8006ee2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ee6:	691b      	ldr	r3, [r3, #16]
 8006ee8:	69ba      	ldr	r2, [r7, #24]
 8006eea:	0151      	lsls	r1, r2, #5
 8006eec:	69fa      	ldr	r2, [r7, #28]
 8006eee:	440a      	add	r2, r1
 8006ef0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ef4:	0cdb      	lsrs	r3, r3, #19
 8006ef6:	04db      	lsls	r3, r3, #19
 8006ef8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006efa:	69bb      	ldr	r3, [r7, #24]
 8006efc:	015a      	lsls	r2, r3, #5
 8006efe:	69fb      	ldr	r3, [r7, #28]
 8006f00:	4413      	add	r3, r2
 8006f02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f06:	691b      	ldr	r3, [r3, #16]
 8006f08:	69ba      	ldr	r2, [r7, #24]
 8006f0a:	0151      	lsls	r1, r2, #5
 8006f0c:	69fa      	ldr	r2, [r7, #28]
 8006f0e:	440a      	add	r2, r1
 8006f10:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f14:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006f18:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006f1c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	695b      	ldr	r3, [r3, #20]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d126      	bne.n	8006f74 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	015a      	lsls	r2, r3, #5
 8006f2a:	69fb      	ldr	r3, [r7, #28]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f32:	691a      	ldr	r2, [r3, #16]
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f3c:	69b9      	ldr	r1, [r7, #24]
 8006f3e:	0148      	lsls	r0, r1, #5
 8006f40:	69f9      	ldr	r1, [r7, #28]
 8006f42:	4401      	add	r1, r0
 8006f44:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006f4c:	69bb      	ldr	r3, [r7, #24]
 8006f4e:	015a      	lsls	r2, r3, #5
 8006f50:	69fb      	ldr	r3, [r7, #28]
 8006f52:	4413      	add	r3, r2
 8006f54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f58:	691b      	ldr	r3, [r3, #16]
 8006f5a:	69ba      	ldr	r2, [r7, #24]
 8006f5c:	0151      	lsls	r1, r2, #5
 8006f5e:	69fa      	ldr	r2, [r7, #28]
 8006f60:	440a      	add	r2, r1
 8006f62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f66:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006f6a:	6113      	str	r3, [r2, #16]
 8006f6c:	e036      	b.n	8006fdc <USB_EPStartXfer+0x3dc>
 8006f6e:	bf00      	nop
 8006f70:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	695a      	ldr	r2, [r3, #20]
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	4413      	add	r3, r2
 8006f7e:	1e5a      	subs	r2, r3, #1
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f88:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006f8a:	69bb      	ldr	r3, [r7, #24]
 8006f8c:	015a      	lsls	r2, r3, #5
 8006f8e:	69fb      	ldr	r3, [r7, #28]
 8006f90:	4413      	add	r3, r2
 8006f92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f96:	691a      	ldr	r2, [r3, #16]
 8006f98:	8afb      	ldrh	r3, [r7, #22]
 8006f9a:	04d9      	lsls	r1, r3, #19
 8006f9c:	4b39      	ldr	r3, [pc, #228]	; (8007084 <USB_EPStartXfer+0x484>)
 8006f9e:	400b      	ands	r3, r1
 8006fa0:	69b9      	ldr	r1, [r7, #24]
 8006fa2:	0148      	lsls	r0, r1, #5
 8006fa4:	69f9      	ldr	r1, [r7, #28]
 8006fa6:	4401      	add	r1, r0
 8006fa8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006fac:	4313      	orrs	r3, r2
 8006fae:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	015a      	lsls	r2, r3, #5
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	4413      	add	r3, r2
 8006fb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fbc:	691a      	ldr	r2, [r3, #16]
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	8af9      	ldrh	r1, [r7, #22]
 8006fc4:	fb01 f303 	mul.w	r3, r1, r3
 8006fc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fcc:	69b9      	ldr	r1, [r7, #24]
 8006fce:	0148      	lsls	r0, r1, #5
 8006fd0:	69f9      	ldr	r1, [r7, #28]
 8006fd2:	4401      	add	r1, r0
 8006fd4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006fdc:	79fb      	ldrb	r3, [r7, #7]
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d10d      	bne.n	8006ffe <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d009      	beq.n	8006ffe <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	68d9      	ldr	r1, [r3, #12]
 8006fee:	69bb      	ldr	r3, [r7, #24]
 8006ff0:	015a      	lsls	r2, r3, #5
 8006ff2:	69fb      	ldr	r3, [r7, #28]
 8006ff4:	4413      	add	r3, r2
 8006ff6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ffa:	460a      	mov	r2, r1
 8006ffc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	78db      	ldrb	r3, [r3, #3]
 8007002:	2b01      	cmp	r3, #1
 8007004:	d128      	bne.n	8007058 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007006:	69fb      	ldr	r3, [r7, #28]
 8007008:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007012:	2b00      	cmp	r3, #0
 8007014:	d110      	bne.n	8007038 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007016:	69bb      	ldr	r3, [r7, #24]
 8007018:	015a      	lsls	r2, r3, #5
 800701a:	69fb      	ldr	r3, [r7, #28]
 800701c:	4413      	add	r3, r2
 800701e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	69ba      	ldr	r2, [r7, #24]
 8007026:	0151      	lsls	r1, r2, #5
 8007028:	69fa      	ldr	r2, [r7, #28]
 800702a:	440a      	add	r2, r1
 800702c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007030:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007034:	6013      	str	r3, [r2, #0]
 8007036:	e00f      	b.n	8007058 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007038:	69bb      	ldr	r3, [r7, #24]
 800703a:	015a      	lsls	r2, r3, #5
 800703c:	69fb      	ldr	r3, [r7, #28]
 800703e:	4413      	add	r3, r2
 8007040:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	69ba      	ldr	r2, [r7, #24]
 8007048:	0151      	lsls	r1, r2, #5
 800704a:	69fa      	ldr	r2, [r7, #28]
 800704c:	440a      	add	r2, r1
 800704e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007052:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007056:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	015a      	lsls	r2, r3, #5
 800705c:	69fb      	ldr	r3, [r7, #28]
 800705e:	4413      	add	r3, r2
 8007060:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	69ba      	ldr	r2, [r7, #24]
 8007068:	0151      	lsls	r1, r2, #5
 800706a:	69fa      	ldr	r2, [r7, #28]
 800706c:	440a      	add	r2, r1
 800706e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007072:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007076:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007078:	2300      	movs	r3, #0
}
 800707a:	4618      	mov	r0, r3
 800707c:	3720      	adds	r7, #32
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
 8007082:	bf00      	nop
 8007084:	1ff80000 	.word	0x1ff80000

08007088 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007088:	b480      	push	{r7}
 800708a:	b087      	sub	sp, #28
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	60b9      	str	r1, [r7, #8]
 8007092:	4613      	mov	r3, r2
 8007094:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	781b      	ldrb	r3, [r3, #0]
 800709e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	785b      	ldrb	r3, [r3, #1]
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	f040 80cd 	bne.w	8007244 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	695b      	ldr	r3, [r3, #20]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d132      	bne.n	8007118 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	015a      	lsls	r2, r3, #5
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	4413      	add	r3, r2
 80070ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070be:	691b      	ldr	r3, [r3, #16]
 80070c0:	693a      	ldr	r2, [r7, #16]
 80070c2:	0151      	lsls	r1, r2, #5
 80070c4:	697a      	ldr	r2, [r7, #20]
 80070c6:	440a      	add	r2, r1
 80070c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070cc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80070d0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80070d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	015a      	lsls	r2, r3, #5
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	4413      	add	r3, r2
 80070de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070e2:	691b      	ldr	r3, [r3, #16]
 80070e4:	693a      	ldr	r2, [r7, #16]
 80070e6:	0151      	lsls	r1, r2, #5
 80070e8:	697a      	ldr	r2, [r7, #20]
 80070ea:	440a      	add	r2, r1
 80070ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80070f4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	015a      	lsls	r2, r3, #5
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	4413      	add	r3, r2
 80070fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007102:	691b      	ldr	r3, [r3, #16]
 8007104:	693a      	ldr	r2, [r7, #16]
 8007106:	0151      	lsls	r1, r2, #5
 8007108:	697a      	ldr	r2, [r7, #20]
 800710a:	440a      	add	r2, r1
 800710c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007110:	0cdb      	lsrs	r3, r3, #19
 8007112:	04db      	lsls	r3, r3, #19
 8007114:	6113      	str	r3, [r2, #16]
 8007116:	e04e      	b.n	80071b6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	015a      	lsls	r2, r3, #5
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	4413      	add	r3, r2
 8007120:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007124:	691b      	ldr	r3, [r3, #16]
 8007126:	693a      	ldr	r2, [r7, #16]
 8007128:	0151      	lsls	r1, r2, #5
 800712a:	697a      	ldr	r2, [r7, #20]
 800712c:	440a      	add	r2, r1
 800712e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007132:	0cdb      	lsrs	r3, r3, #19
 8007134:	04db      	lsls	r3, r3, #19
 8007136:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007138:	693b      	ldr	r3, [r7, #16]
 800713a:	015a      	lsls	r2, r3, #5
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	4413      	add	r3, r2
 8007140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	693a      	ldr	r2, [r7, #16]
 8007148:	0151      	lsls	r1, r2, #5
 800714a:	697a      	ldr	r2, [r7, #20]
 800714c:	440a      	add	r2, r1
 800714e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007152:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007156:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800715a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	695a      	ldr	r2, [r3, #20]
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	429a      	cmp	r2, r3
 8007166:	d903      	bls.n	8007170 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	689a      	ldr	r2, [r3, #8]
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	015a      	lsls	r2, r3, #5
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	4413      	add	r3, r2
 8007178:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800717c:	691b      	ldr	r3, [r3, #16]
 800717e:	693a      	ldr	r2, [r7, #16]
 8007180:	0151      	lsls	r1, r2, #5
 8007182:	697a      	ldr	r2, [r7, #20]
 8007184:	440a      	add	r2, r1
 8007186:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800718a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800718e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	015a      	lsls	r2, r3, #5
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	4413      	add	r3, r2
 8007198:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800719c:	691a      	ldr	r2, [r3, #16]
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	695b      	ldr	r3, [r3, #20]
 80071a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071a6:	6939      	ldr	r1, [r7, #16]
 80071a8:	0148      	lsls	r0, r1, #5
 80071aa:	6979      	ldr	r1, [r7, #20]
 80071ac:	4401      	add	r1, r0
 80071ae:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80071b2:	4313      	orrs	r3, r2
 80071b4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80071b6:	79fb      	ldrb	r3, [r7, #7]
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	d11e      	bne.n	80071fa <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	691b      	ldr	r3, [r3, #16]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d009      	beq.n	80071d8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	015a      	lsls	r2, r3, #5
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	4413      	add	r3, r2
 80071cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071d0:	461a      	mov	r2, r3
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	691b      	ldr	r3, [r3, #16]
 80071d6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	015a      	lsls	r2, r3, #5
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	4413      	add	r3, r2
 80071e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	693a      	ldr	r2, [r7, #16]
 80071e8:	0151      	lsls	r1, r2, #5
 80071ea:	697a      	ldr	r2, [r7, #20]
 80071ec:	440a      	add	r2, r1
 80071ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071f2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80071f6:	6013      	str	r3, [r2, #0]
 80071f8:	e092      	b.n	8007320 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	015a      	lsls	r2, r3, #5
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	4413      	add	r3, r2
 8007202:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	693a      	ldr	r2, [r7, #16]
 800720a:	0151      	lsls	r1, r2, #5
 800720c:	697a      	ldr	r2, [r7, #20]
 800720e:	440a      	add	r2, r1
 8007210:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007214:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007218:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	695b      	ldr	r3, [r3, #20]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d07e      	beq.n	8007320 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007228:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	781b      	ldrb	r3, [r3, #0]
 800722e:	f003 030f 	and.w	r3, r3, #15
 8007232:	2101      	movs	r1, #1
 8007234:	fa01 f303 	lsl.w	r3, r1, r3
 8007238:	6979      	ldr	r1, [r7, #20]
 800723a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800723e:	4313      	orrs	r3, r2
 8007240:	634b      	str	r3, [r1, #52]	; 0x34
 8007242:	e06d      	b.n	8007320 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	015a      	lsls	r2, r3, #5
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	4413      	add	r3, r2
 800724c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007250:	691b      	ldr	r3, [r3, #16]
 8007252:	693a      	ldr	r2, [r7, #16]
 8007254:	0151      	lsls	r1, r2, #5
 8007256:	697a      	ldr	r2, [r7, #20]
 8007258:	440a      	add	r2, r1
 800725a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800725e:	0cdb      	lsrs	r3, r3, #19
 8007260:	04db      	lsls	r3, r3, #19
 8007262:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	015a      	lsls	r2, r3, #5
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	4413      	add	r3, r2
 800726c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	693a      	ldr	r2, [r7, #16]
 8007274:	0151      	lsls	r1, r2, #5
 8007276:	697a      	ldr	r2, [r7, #20]
 8007278:	440a      	add	r2, r1
 800727a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800727e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007282:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007286:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	695b      	ldr	r3, [r3, #20]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d003      	beq.n	8007298 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	689a      	ldr	r2, [r3, #8]
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	015a      	lsls	r2, r3, #5
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	4413      	add	r3, r2
 80072a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072a4:	691b      	ldr	r3, [r3, #16]
 80072a6:	693a      	ldr	r2, [r7, #16]
 80072a8:	0151      	lsls	r1, r2, #5
 80072aa:	697a      	ldr	r2, [r7, #20]
 80072ac:	440a      	add	r2, r1
 80072ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80072b6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	015a      	lsls	r2, r3, #5
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	4413      	add	r3, r2
 80072c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072c4:	691a      	ldr	r2, [r3, #16]
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	689b      	ldr	r3, [r3, #8]
 80072ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072ce:	6939      	ldr	r1, [r7, #16]
 80072d0:	0148      	lsls	r0, r1, #5
 80072d2:	6979      	ldr	r1, [r7, #20]
 80072d4:	4401      	add	r1, r0
 80072d6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80072da:	4313      	orrs	r3, r2
 80072dc:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80072de:	79fb      	ldrb	r3, [r7, #7]
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d10d      	bne.n	8007300 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d009      	beq.n	8007300 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	68d9      	ldr	r1, [r3, #12]
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	015a      	lsls	r2, r3, #5
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	4413      	add	r3, r2
 80072f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072fc:	460a      	mov	r2, r1
 80072fe:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	015a      	lsls	r2, r3, #5
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	4413      	add	r3, r2
 8007308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	693a      	ldr	r2, [r7, #16]
 8007310:	0151      	lsls	r1, r2, #5
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	440a      	add	r2, r1
 8007316:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800731a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800731e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007320:	2300      	movs	r3, #0
}
 8007322:	4618      	mov	r0, r3
 8007324:	371c      	adds	r7, #28
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr

0800732e <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800732e:	b480      	push	{r7}
 8007330:	b089      	sub	sp, #36	; 0x24
 8007332:	af00      	add	r7, sp, #0
 8007334:	60f8      	str	r0, [r7, #12]
 8007336:	60b9      	str	r1, [r7, #8]
 8007338:	4611      	mov	r1, r2
 800733a:	461a      	mov	r2, r3
 800733c:	460b      	mov	r3, r1
 800733e:	71fb      	strb	r3, [r7, #7]
 8007340:	4613      	mov	r3, r2
 8007342:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800734c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007350:	2b00      	cmp	r3, #0
 8007352:	d11a      	bne.n	800738a <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007354:	88bb      	ldrh	r3, [r7, #4]
 8007356:	3303      	adds	r3, #3
 8007358:	089b      	lsrs	r3, r3, #2
 800735a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800735c:	2300      	movs	r3, #0
 800735e:	61bb      	str	r3, [r7, #24]
 8007360:	e00f      	b.n	8007382 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007362:	79fb      	ldrb	r3, [r7, #7]
 8007364:	031a      	lsls	r2, r3, #12
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	4413      	add	r3, r2
 800736a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800736e:	461a      	mov	r2, r3
 8007370:	69fb      	ldr	r3, [r7, #28]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007376:	69fb      	ldr	r3, [r7, #28]
 8007378:	3304      	adds	r3, #4
 800737a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800737c:	69bb      	ldr	r3, [r7, #24]
 800737e:	3301      	adds	r3, #1
 8007380:	61bb      	str	r3, [r7, #24]
 8007382:	69ba      	ldr	r2, [r7, #24]
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	429a      	cmp	r2, r3
 8007388:	d3eb      	bcc.n	8007362 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800738a:	2300      	movs	r3, #0
}
 800738c:	4618      	mov	r0, r3
 800738e:	3724      	adds	r7, #36	; 0x24
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr

08007398 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007398:	b480      	push	{r7}
 800739a:	b089      	sub	sp, #36	; 0x24
 800739c:	af00      	add	r7, sp, #0
 800739e:	60f8      	str	r0, [r7, #12]
 80073a0:	60b9      	str	r1, [r7, #8]
 80073a2:	4613      	mov	r3, r2
 80073a4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80073ae:	88fb      	ldrh	r3, [r7, #6]
 80073b0:	3303      	adds	r3, #3
 80073b2:	089b      	lsrs	r3, r3, #2
 80073b4:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80073b6:	2300      	movs	r3, #0
 80073b8:	61bb      	str	r3, [r7, #24]
 80073ba:	e00b      	b.n	80073d4 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	601a      	str	r2, [r3, #0]
    pDest++;
 80073c8:	69fb      	ldr	r3, [r7, #28]
 80073ca:	3304      	adds	r3, #4
 80073cc:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80073ce:	69bb      	ldr	r3, [r7, #24]
 80073d0:	3301      	adds	r3, #1
 80073d2:	61bb      	str	r3, [r7, #24]
 80073d4:	69ba      	ldr	r2, [r7, #24]
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d3ef      	bcc.n	80073bc <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80073dc:	69fb      	ldr	r3, [r7, #28]
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3724      	adds	r7, #36	; 0x24
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr

080073ea <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80073ea:	b480      	push	{r7}
 80073ec:	b085      	sub	sp, #20
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	6078      	str	r0, [r7, #4]
 80073f2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	785b      	ldrb	r3, [r3, #1]
 8007402:	2b01      	cmp	r3, #1
 8007404:	d12c      	bne.n	8007460 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	015a      	lsls	r2, r3, #5
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	4413      	add	r3, r2
 800740e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2b00      	cmp	r3, #0
 8007416:	db12      	blt.n	800743e <USB_EPSetStall+0x54>
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d00f      	beq.n	800743e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	015a      	lsls	r2, r3, #5
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	4413      	add	r3, r2
 8007426:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	68ba      	ldr	r2, [r7, #8]
 800742e:	0151      	lsls	r1, r2, #5
 8007430:	68fa      	ldr	r2, [r7, #12]
 8007432:	440a      	add	r2, r1
 8007434:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007438:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800743c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	015a      	lsls	r2, r3, #5
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	4413      	add	r3, r2
 8007446:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	68ba      	ldr	r2, [r7, #8]
 800744e:	0151      	lsls	r1, r2, #5
 8007450:	68fa      	ldr	r2, [r7, #12]
 8007452:	440a      	add	r2, r1
 8007454:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007458:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800745c:	6013      	str	r3, [r2, #0]
 800745e:	e02b      	b.n	80074b8 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	015a      	lsls	r2, r3, #5
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	4413      	add	r3, r2
 8007468:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2b00      	cmp	r3, #0
 8007470:	db12      	blt.n	8007498 <USB_EPSetStall+0xae>
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d00f      	beq.n	8007498 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	015a      	lsls	r2, r3, #5
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	4413      	add	r3, r2
 8007480:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	68ba      	ldr	r2, [r7, #8]
 8007488:	0151      	lsls	r1, r2, #5
 800748a:	68fa      	ldr	r2, [r7, #12]
 800748c:	440a      	add	r2, r1
 800748e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007492:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007496:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	015a      	lsls	r2, r3, #5
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	4413      	add	r3, r2
 80074a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68ba      	ldr	r2, [r7, #8]
 80074a8:	0151      	lsls	r1, r2, #5
 80074aa:	68fa      	ldr	r2, [r7, #12]
 80074ac:	440a      	add	r2, r1
 80074ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80074b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80074b6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80074b8:	2300      	movs	r3, #0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3714      	adds	r7, #20
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr

080074c6 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80074c6:	b480      	push	{r7}
 80074c8:	b085      	sub	sp, #20
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
 80074ce:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	781b      	ldrb	r3, [r3, #0]
 80074d8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	785b      	ldrb	r3, [r3, #1]
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d128      	bne.n	8007534 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	015a      	lsls	r2, r3, #5
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	4413      	add	r3, r2
 80074ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	68ba      	ldr	r2, [r7, #8]
 80074f2:	0151      	lsls	r1, r2, #5
 80074f4:	68fa      	ldr	r2, [r7, #12]
 80074f6:	440a      	add	r2, r1
 80074f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074fc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007500:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	78db      	ldrb	r3, [r3, #3]
 8007506:	2b03      	cmp	r3, #3
 8007508:	d003      	beq.n	8007512 <USB_EPClearStall+0x4c>
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	78db      	ldrb	r3, [r3, #3]
 800750e:	2b02      	cmp	r3, #2
 8007510:	d138      	bne.n	8007584 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	015a      	lsls	r2, r3, #5
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	4413      	add	r3, r2
 800751a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68ba      	ldr	r2, [r7, #8]
 8007522:	0151      	lsls	r1, r2, #5
 8007524:	68fa      	ldr	r2, [r7, #12]
 8007526:	440a      	add	r2, r1
 8007528:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800752c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007530:	6013      	str	r3, [r2, #0]
 8007532:	e027      	b.n	8007584 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	015a      	lsls	r2, r3, #5
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	4413      	add	r3, r2
 800753c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	68ba      	ldr	r2, [r7, #8]
 8007544:	0151      	lsls	r1, r2, #5
 8007546:	68fa      	ldr	r2, [r7, #12]
 8007548:	440a      	add	r2, r1
 800754a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800754e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007552:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	78db      	ldrb	r3, [r3, #3]
 8007558:	2b03      	cmp	r3, #3
 800755a:	d003      	beq.n	8007564 <USB_EPClearStall+0x9e>
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	78db      	ldrb	r3, [r3, #3]
 8007560:	2b02      	cmp	r3, #2
 8007562:	d10f      	bne.n	8007584 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	015a      	lsls	r2, r3, #5
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	4413      	add	r3, r2
 800756c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	68ba      	ldr	r2, [r7, #8]
 8007574:	0151      	lsls	r1, r2, #5
 8007576:	68fa      	ldr	r2, [r7, #12]
 8007578:	440a      	add	r2, r1
 800757a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800757e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007582:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007584:	2300      	movs	r3, #0
}
 8007586:	4618      	mov	r0, r3
 8007588:	3714      	adds	r7, #20
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr

08007592 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007592:	b480      	push	{r7}
 8007594:	b085      	sub	sp, #20
 8007596:	af00      	add	r7, sp, #0
 8007598:	6078      	str	r0, [r7, #4]
 800759a:	460b      	mov	r3, r1
 800759c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	68fa      	ldr	r2, [r7, #12]
 80075ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80075b0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80075b4:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075bc:	681a      	ldr	r2, [r3, #0]
 80075be:	78fb      	ldrb	r3, [r7, #3]
 80075c0:	011b      	lsls	r3, r3, #4
 80075c2:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80075c6:	68f9      	ldr	r1, [r7, #12]
 80075c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80075cc:	4313      	orrs	r3, r2
 80075ce:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3714      	adds	r7, #20
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr

080075de <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80075de:	b480      	push	{r7}
 80075e0:	b085      	sub	sp, #20
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	68fa      	ldr	r2, [r7, #12]
 80075f4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80075f8:	f023 0303 	bic.w	r3, r3, #3
 80075fc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800760c:	f023 0302 	bic.w	r3, r3, #2
 8007610:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007612:	2300      	movs	r3, #0
}
 8007614:	4618      	mov	r0, r3
 8007616:	3714      	adds	r7, #20
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007620:	b480      	push	{r7}
 8007622:	b085      	sub	sp, #20
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	68fa      	ldr	r2, [r7, #12]
 8007636:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800763a:	f023 0303 	bic.w	r3, r3, #3
 800763e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007646:	685b      	ldr	r3, [r3, #4]
 8007648:	68fa      	ldr	r2, [r7, #12]
 800764a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800764e:	f043 0302 	orr.w	r3, r3, #2
 8007652:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007654:	2300      	movs	r3, #0
}
 8007656:	4618      	mov	r0, r3
 8007658:	3714      	adds	r7, #20
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr

08007662 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007662:	b480      	push	{r7}
 8007664:	b085      	sub	sp, #20
 8007666:	af00      	add	r7, sp, #0
 8007668:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	695b      	ldr	r3, [r3, #20]
 800766e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	699b      	ldr	r3, [r3, #24]
 8007674:	68fa      	ldr	r2, [r7, #12]
 8007676:	4013      	ands	r3, r2
 8007678:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800767a:	68fb      	ldr	r3, [r7, #12]
}
 800767c:	4618      	mov	r0, r3
 800767e:	3714      	adds	r7, #20
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007688:	b480      	push	{r7}
 800768a:	b085      	sub	sp, #20
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800769a:	699b      	ldr	r3, [r3, #24]
 800769c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076a4:	69db      	ldr	r3, [r3, #28]
 80076a6:	68ba      	ldr	r2, [r7, #8]
 80076a8:	4013      	ands	r3, r2
 80076aa:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	0c1b      	lsrs	r3, r3, #16
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	3714      	adds	r7, #20
 80076b4:	46bd      	mov	sp, r7
 80076b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ba:	4770      	bx	lr

080076bc <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80076bc:	b480      	push	{r7}
 80076be:	b085      	sub	sp, #20
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076ce:	699b      	ldr	r3, [r3, #24]
 80076d0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076d8:	69db      	ldr	r3, [r3, #28]
 80076da:	68ba      	ldr	r2, [r7, #8]
 80076dc:	4013      	ands	r3, r2
 80076de:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	b29b      	uxth	r3, r3
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3714      	adds	r7, #20
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b085      	sub	sp, #20
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	460b      	mov	r3, r1
 80076fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007700:	78fb      	ldrb	r3, [r7, #3]
 8007702:	015a      	lsls	r2, r3, #5
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	4413      	add	r3, r2
 8007708:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007716:	695b      	ldr	r3, [r3, #20]
 8007718:	68ba      	ldr	r2, [r7, #8]
 800771a:	4013      	ands	r3, r2
 800771c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800771e:	68bb      	ldr	r3, [r7, #8]
}
 8007720:	4618      	mov	r0, r3
 8007722:	3714      	adds	r7, #20
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr

0800772c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800772c:	b480      	push	{r7}
 800772e:	b087      	sub	sp, #28
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	460b      	mov	r3, r1
 8007736:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007742:	691b      	ldr	r3, [r3, #16]
 8007744:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800774c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800774e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007750:	78fb      	ldrb	r3, [r7, #3]
 8007752:	f003 030f 	and.w	r3, r3, #15
 8007756:	68fa      	ldr	r2, [r7, #12]
 8007758:	fa22 f303 	lsr.w	r3, r2, r3
 800775c:	01db      	lsls	r3, r3, #7
 800775e:	b2db      	uxtb	r3, r3
 8007760:	693a      	ldr	r2, [r7, #16]
 8007762:	4313      	orrs	r3, r2
 8007764:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007766:	78fb      	ldrb	r3, [r7, #3]
 8007768:	015a      	lsls	r2, r3, #5
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	4413      	add	r3, r2
 800776e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	693a      	ldr	r2, [r7, #16]
 8007776:	4013      	ands	r3, r2
 8007778:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800777a:	68bb      	ldr	r3, [r7, #8]
}
 800777c:	4618      	mov	r0, r3
 800777e:	371c      	adds	r7, #28
 8007780:	46bd      	mov	sp, r7
 8007782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007786:	4770      	bx	lr

08007788 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007788:	b480      	push	{r7}
 800778a:	b083      	sub	sp, #12
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	695b      	ldr	r3, [r3, #20]
 8007794:	f003 0301 	and.w	r3, r3, #1
}
 8007798:	4618      	mov	r0, r3
 800779a:	370c      	adds	r7, #12
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b085      	sub	sp, #20
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	68fa      	ldr	r2, [r7, #12]
 80077ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077be:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80077c2:	f023 0307 	bic.w	r3, r3, #7
 80077c6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	68fa      	ldr	r2, [r7, #12]
 80077d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80077d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80077da:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80077dc:	2300      	movs	r3, #0
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3714      	adds	r7, #20
 80077e2:	46bd      	mov	sp, r7
 80077e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e8:	4770      	bx	lr
	...

080077ec <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b087      	sub	sp, #28
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	60f8      	str	r0, [r7, #12]
 80077f4:	460b      	mov	r3, r1
 80077f6:	607a      	str	r2, [r7, #4]
 80077f8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	333c      	adds	r3, #60	; 0x3c
 8007802:	3304      	adds	r3, #4
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	4a26      	ldr	r2, [pc, #152]	; (80078a4 <USB_EP0_OutStart+0xb8>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d90a      	bls.n	8007826 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800781c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007820:	d101      	bne.n	8007826 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007822:	2300      	movs	r3, #0
 8007824:	e037      	b.n	8007896 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800782c:	461a      	mov	r2, r3
 800782e:	2300      	movs	r3, #0
 8007830:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007838:	691b      	ldr	r3, [r3, #16]
 800783a:	697a      	ldr	r2, [r7, #20]
 800783c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007840:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007844:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	697a      	ldr	r2, [r7, #20]
 8007850:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007854:	f043 0318 	orr.w	r3, r3, #24
 8007858:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007860:	691b      	ldr	r3, [r3, #16]
 8007862:	697a      	ldr	r2, [r7, #20]
 8007864:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007868:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800786c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800786e:	7afb      	ldrb	r3, [r7, #11]
 8007870:	2b01      	cmp	r3, #1
 8007872:	d10f      	bne.n	8007894 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800787a:	461a      	mov	r2, r3
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	697a      	ldr	r2, [r7, #20]
 800788a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800788e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007892:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007894:	2300      	movs	r3, #0
}
 8007896:	4618      	mov	r0, r3
 8007898:	371c      	adds	r7, #28
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr
 80078a2:	bf00      	nop
 80078a4:	4f54300a 	.word	0x4f54300a

080078a8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b085      	sub	sp, #20
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80078b0:	2300      	movs	r3, #0
 80078b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	3301      	adds	r3, #1
 80078b8:	60fb      	str	r3, [r7, #12]
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	4a13      	ldr	r2, [pc, #76]	; (800790c <USB_CoreReset+0x64>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d901      	bls.n	80078c6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80078c2:	2303      	movs	r3, #3
 80078c4:	e01b      	b.n	80078fe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	691b      	ldr	r3, [r3, #16]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	daf2      	bge.n	80078b4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80078ce:	2300      	movs	r3, #0
 80078d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	691b      	ldr	r3, [r3, #16]
 80078d6:	f043 0201 	orr.w	r2, r3, #1
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	3301      	adds	r3, #1
 80078e2:	60fb      	str	r3, [r7, #12]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	4a09      	ldr	r2, [pc, #36]	; (800790c <USB_CoreReset+0x64>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d901      	bls.n	80078f0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80078ec:	2303      	movs	r3, #3
 80078ee:	e006      	b.n	80078fe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	691b      	ldr	r3, [r3, #16]
 80078f4:	f003 0301 	and.w	r3, r3, #1
 80078f8:	2b01      	cmp	r3, #1
 80078fa:	d0f0      	beq.n	80078de <USB_CoreReset+0x36>

  return HAL_OK;
 80078fc:	2300      	movs	r3, #0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3714      	adds	r7, #20
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr
 800790a:	bf00      	nop
 800790c:	00030d40 	.word	0x00030d40

08007910 <USBD_Midi_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_Midi_Init (USBD_HandleTypeDef *pdev,
                               uint8_t cfgidx)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b084      	sub	sp, #16
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	460b      	mov	r3, r1
 800791a:	70fb      	strb	r3, [r7, #3]

  pdev->pClassData = USBD_malloc(sizeof (USBD_Midi_HandleTypeDef));
 800791c:	2044      	movs	r0, #68	; 0x44
 800791e:	f001 fead 	bl	800967c <USBD_static_malloc>
 8007922:	4602      	mov	r2, r0
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->pClassData == NULL)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007930:	2b00      	cmp	r3, #0
 8007932:	d101      	bne.n	8007938 <USBD_Midi_Init+0x28>
  {
    return USBD_FAIL;
 8007934:	2303      	movs	r3, #3
 8007936:	e016      	b.n	8007966 <USBD_Midi_Init+0x56>
  }
  else
  {
   USBD_Midi_HandleTypeDef *hmidi = (USBD_Midi_HandleTypeDef*) pdev->pClassData;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800793e:	60fb      	str	r3, [r7, #12]

  /* Open the in EP */
  USBD_LL_OpenEP(pdev,
 8007940:	2340      	movs	r3, #64	; 0x40
 8007942:	2202      	movs	r2, #2
 8007944:	2181      	movs	r1, #129	; 0x81
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f001 fd75 	bl	8009436 <USBD_LL_OpenEP>
                USBD_EP_TYPE_BULK,
                MIDI_DATA_IN_PACKET_SIZE
                );

  /* Open the out EP */
  USBD_LL_OpenEP(pdev,
 800794c:	2340      	movs	r3, #64	; 0x40
 800794e:	2202      	movs	r2, #2
 8007950:	2101      	movs	r1, #1
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f001 fd6f 	bl	8009436 <USBD_LL_OpenEP>
          );

  /* Prepare Out endpoint to receive next packet */
  USBD_LL_PrepareReceive(pdev,
                     MIDI_OUT_EP,
                     hmidi->rxBuffer,
 8007958:	68fa      	ldr	r2, [r7, #12]
  USBD_LL_PrepareReceive(pdev,
 800795a:	2340      	movs	r3, #64	; 0x40
 800795c:	2101      	movs	r1, #1
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f001 fe58 	bl	8009614 <USBD_LL_PrepareReceive>
                     MIDI_DATA_OUT_PACKET_SIZE);

  return USBD_OK;
 8007964:	2300      	movs	r3, #0
  }
}
 8007966:	4618      	mov	r0, r3
 8007968:	3710      	adds	r7, #16
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}

0800796e <USBD_Midi_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_Midi_DeInit (USBD_HandleTypeDef *pdev,
                                 uint8_t cfgidx)
{
 800796e:	b580      	push	{r7, lr}
 8007970:	b082      	sub	sp, #8
 8007972:	af00      	add	r7, sp, #0
 8007974:	6078      	str	r0, [r7, #4]
 8007976:	460b      	mov	r3, r1
 8007978:	70fb      	strb	r3, [r7, #3]
  USBD_LL_CloseEP(pdev,
 800797a:	2181      	movs	r1, #129	; 0x81
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f001 fd80 	bl	8009482 <USBD_LL_CloseEP>
      MIDI_IN_EP);
  USBD_LL_CloseEP(pdev,
 8007982:	2101      	movs	r1, #1
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f001 fd7c 	bl	8009482 <USBD_LL_CloseEP>
      MIDI_OUT_EP);
  return USBD_OK;
 800798a:	2300      	movs	r3, #0
}
 800798c:	4618      	mov	r0, r3
 800798e:	3708      	adds	r7, #8
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}

08007994 <USBD_Midi_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_Midi_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b082      	sub	sp, #8
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
 800799c:	6039      	str	r1, [r7, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	781b      	ldrb	r3, [r3, #0]
 80079a2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d007      	beq.n	80079ba <USBD_Midi_Setup+0x26>
 80079aa:	2b20      	cmp	r3, #32
 80079ac:	d10b      	bne.n	80079c6 <USBD_Midi_Setup+0x32>
  case USB_REQ_TYPE_CLASS :
    switch (req->bRequest)
    {

    default:
      USBD_CtlError (pdev, req);
 80079ae:	6839      	ldr	r1, [r7, #0]
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f001 f937 	bl	8008c24 <USBD_CtlError>
      return USBD_FAIL;
 80079b6:	2303      	movs	r3, #3
 80079b8:	e006      	b.n	80079c8 <USBD_Midi_Setup+0x34>
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
    {

    default:
      USBD_CtlError (pdev, req);
 80079ba:	6839      	ldr	r1, [r7, #0]
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f001 f931 	bl	8008c24 <USBD_CtlError>
      return USBD_FAIL;
 80079c2:	2303      	movs	r3, #3
 80079c4:	e000      	b.n	80079c8 <USBD_Midi_Setup+0x34>
    }
  }
  return USBD_OK;
 80079c6:	2300      	movs	r3, #0
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3708      	adds	r7, #8
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <USBD_Midi_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_Midi_GetCfgDesc (uint16_t *length)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_Midi_CfgDesc);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2265      	movs	r2, #101	; 0x65
 80079dc:	801a      	strh	r2, [r3, #0]
  return USBD_Midi_CfgDesc;
 80079de:	4b03      	ldr	r3, [pc, #12]	; (80079ec <USBD_Midi_GetCfgDesc+0x1c>)
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	370c      	adds	r7, #12
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr
 80079ec:	2000008c 	.word	0x2000008c

080079f0 <USBD_Midi_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_Midi_DataIn (USBD_HandleTypeDef *pdev,
                              uint8_t epnum)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	460b      	mov	r3, r1
 80079fa:	70fb      	strb	r3, [r7, #3]

  return USBD_OK;
 80079fc:	2300      	movs	r3, #0
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	370c      	adds	r7, #12
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr

08007a0a <USBD_Midi_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_Midi_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 8007a0a:	b480      	push	{r7}
 8007a0c:	b083      	sub	sp, #12
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	6078      	str	r0, [r7, #4]

  return USBD_OK;
 8007a12:	2300      	movs	r3, #0
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <USBD_Midi_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_Midi_EP0_TxReady (USBD_HandleTypeDef *pdev)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b083      	sub	sp, #12
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]

  return USBD_OK;
 8007a28:	2300      	movs	r3, #0
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	370c      	adds	r7, #12
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr

08007a36 <USBD_Midi_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_Midi_SOF (USBD_HandleTypeDef *pdev)
{
 8007a36:	b480      	push	{r7}
 8007a38:	b083      	sub	sp, #12
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	6078      	str	r0, [r7, #4]

  return USBD_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <USBD_Midi_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_Midi_IsoINIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b083      	sub	sp, #12
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	460b      	mov	r3, r1
 8007a56:	70fb      	strb	r3, [r7, #3]

  return USBD_OK;
 8007a58:	2300      	movs	r3, #0
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	370c      	adds	r7, #12
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr

08007a66 <USBD_Midi_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_Midi_IsoOutIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007a66:	b480      	push	{r7}
 8007a68:	b083      	sub	sp, #12
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
 8007a6e:	460b      	mov	r3, r1
 8007a70:	70fb      	strb	r3, [r7, #3]

  return USBD_OK;
 8007a72:	2300      	movs	r3, #0
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <USBD_Midi_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_Midi_DataOut (USBD_HandleTypeDef *pdev,
                              uint8_t epnum)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b086      	sub	sp, #24
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	460b      	mov	r3, r1
 8007a8a:	70fb      	strb	r3, [r7, #3]
   USBD_Midi_HandleTypeDef *hmidi = (USBD_Midi_HandleTypeDef*) pdev->pClassData;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a92:	613b      	str	r3, [r7, #16]

  /* Get the received data buffer and update the counter */

//  USB_Rx_Cnt = ((USB_OTG_CORE_HANDLE*)pdev)->dev.out_ep[epnum].xfer_count;
   hmidi->rxLen = USBD_LL_GetRxDataSize (pdev, epnum);
 8007a94:	78fb      	ldrb	r3, [r7, #3]
 8007a96:	4619      	mov	r1, r3
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f001 fddc 	bl	8009656 <USBD_LL_GetRxDataSize>
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	641a      	str	r2, [r3, #64]	; 0x40
      ((USBD_Midi_ItfTypeDef *)pdev->pUserData)->Receive(hmidi->rxBuffer, hmidi->rxLen);
      break;
  }
  */

uint8_t *buf = hmidi->rxBuffer;
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	60fb      	str	r3, [r7, #12]

for (uint32_t i=0; i<hmidi->rxLen; i+=4) {
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	617b      	str	r3, [r7, #20]
 8007aac:	e00c      	b.n	8007ac8 <USBD_Midi_DataOut+0x48>
  ((USBD_Midi_ItfTypeDef *)pdev->pUserData)->Receive(buf+i, 4);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	68f9      	ldr	r1, [r7, #12]
 8007ab8:	697a      	ldr	r2, [r7, #20]
 8007aba:	440a      	add	r2, r1
 8007abc:	2104      	movs	r1, #4
 8007abe:	4610      	mov	r0, r2
 8007ac0:	4798      	blx	r3
for (uint32_t i=0; i<hmidi->rxLen; i+=4) {
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	3304      	adds	r3, #4
 8007ac6:	617b      	str	r3, [r7, #20]
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007acc:	697a      	ldr	r2, [r7, #20]
 8007ace:	429a      	cmp	r2, r3
 8007ad0:	d3ed      	bcc.n	8007aae <USBD_Midi_DataOut+0x2e>

//  ((USBD_Midi_ItfTypeDef *)pdev->pUserData)->Receive(hmidi->rxBuffer,hmidi->rxLen);

  USBD_LL_PrepareReceive(pdev,
                       MIDI_OUT_EP,
                       hmidi->rxBuffer,
 8007ad2:	693a      	ldr	r2, [r7, #16]
  USBD_LL_PrepareReceive(pdev,
 8007ad4:	2340      	movs	r3, #64	; 0x40
 8007ad6:	2101      	movs	r1, #1
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f001 fd9b 	bl	8009614 <USBD_LL_PrepareReceive>
                       MIDI_DATA_OUT_PACKET_SIZE);

  return USBD_OK;
 8007ade:	2300      	movs	r3, #0
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3718      	adds	r7, #24
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}

08007ae8 <USBD_Midi_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_Midi_GetDeviceQualifierDesc (uint16_t *length)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_Midi_DeviceQualifierDesc);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	220a      	movs	r2, #10
 8007af4:	801a      	strh	r2, [r3, #0]
  return USBD_Midi_DeviceQualifierDesc;
 8007af6:	4b03      	ldr	r3, [pc, #12]	; (8007b04 <USBD_Midi_GetDeviceQualifierDesc+0x1c>)
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	370c      	adds	r7, #12
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr
 8007b04:	200000f4 	.word	0x200000f4

08007b08 <USBD_Midi_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_Midi_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_Midi_ItfTypeDef *fops)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b085      	sub	sp, #20
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
 8007b10:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007b12:	2303      	movs	r3, #3
 8007b14:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d005      	beq.n	8007b28 <USBD_Midi_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	683a      	ldr	r2, [r7, #0]
 8007b20:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
    ret = USBD_OK;
 8007b24:	2300      	movs	r3, #0
 8007b26:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3714      	adds	r7, #20
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b34:	4770      	bx	lr

08007b36 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007b36:	b580      	push	{r7, lr}
 8007b38:	b086      	sub	sp, #24
 8007b3a:	af00      	add	r7, sp, #0
 8007b3c:	60f8      	str	r0, [r7, #12]
 8007b3e:	60b9      	str	r1, [r7, #8]
 8007b40:	4613      	mov	r3, r2
 8007b42:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d101      	bne.n	8007b4e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007b4a:	2303      	movs	r3, #3
 8007b4c:	e01f      	b.n	8007b8e <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2200      	movs	r2, #0
 8007b52:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2200      	movs	r2, #0
 8007b62:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d003      	beq.n	8007b74 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	68ba      	ldr	r2, [r7, #8]
 8007b70:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2201      	movs	r2, #1
 8007b78:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	79fa      	ldrb	r2, [r7, #7]
 8007b80:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007b82:	68f8      	ldr	r0, [r7, #12]
 8007b84:	f001 fbf0 	bl	8009368 <USBD_LL_Init>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007b8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3718      	adds	r7, #24
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}

08007b96 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007b96:	b580      	push	{r7, lr}
 8007b98:	b084      	sub	sp, #16
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
 8007b9e:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d101      	bne.n	8007bae <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8007baa:	2303      	movs	r3, #3
 8007bac:	e016      	b.n	8007bdc <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	683a      	ldr	r2, [r7, #0]
 8007bb2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d00b      	beq.n	8007bda <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bca:	f107 020e 	add.w	r2, r7, #14
 8007bce:	4610      	mov	r0, r2
 8007bd0:	4798      	blx	r3
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8007bda:	2300      	movs	r3, #0
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3710      	adds	r7, #16
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b082      	sub	sp, #8
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f001 fc07 	bl	8009400 <USBD_LL_Start>
 8007bf2:	4603      	mov	r3, r0
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3708      	adds	r7, #8
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}

08007bfc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007c04:	2300      	movs	r3, #0
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	370c      	adds	r7, #12
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c10:	4770      	bx	lr

08007c12 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007c12:	b580      	push	{r7, lr}
 8007c14:	b084      	sub	sp, #16
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
 8007c1a:	460b      	mov	r3, r1
 8007c1c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007c1e:	2303      	movs	r3, #3
 8007c20:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d009      	beq.n	8007c40 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	78fa      	ldrb	r2, [r7, #3]
 8007c36:	4611      	mov	r1, r2
 8007c38:	6878      	ldr	r0, [r7, #4]
 8007c3a:	4798      	blx	r3
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3710      	adds	r7, #16
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}

08007c4a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007c4a:	b580      	push	{r7, lr}
 8007c4c:	b082      	sub	sp, #8
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	6078      	str	r0, [r7, #4]
 8007c52:	460b      	mov	r3, r1
 8007c54:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d007      	beq.n	8007c70 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	78fa      	ldrb	r2, [r7, #3]
 8007c6a:	4611      	mov	r1, r2
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	4798      	blx	r3
  }

  return USBD_OK;
 8007c70:	2300      	movs	r3, #0
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	3708      	adds	r7, #8
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}

08007c7a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007c7a:	b580      	push	{r7, lr}
 8007c7c:	b084      	sub	sp, #16
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	6078      	str	r0, [r7, #4]
 8007c82:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007c8a:	6839      	ldr	r1, [r7, #0]
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	f000 ff8f 	bl	8008bb0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2201      	movs	r2, #1
 8007c96:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8007ca0:	461a      	mov	r2, r3
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007cae:	f003 031f 	and.w	r3, r3, #31
 8007cb2:	2b02      	cmp	r3, #2
 8007cb4:	d01a      	beq.n	8007cec <USBD_LL_SetupStage+0x72>
 8007cb6:	2b02      	cmp	r3, #2
 8007cb8:	d822      	bhi.n	8007d00 <USBD_LL_SetupStage+0x86>
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d002      	beq.n	8007cc4 <USBD_LL_SetupStage+0x4a>
 8007cbe:	2b01      	cmp	r3, #1
 8007cc0:	d00a      	beq.n	8007cd8 <USBD_LL_SetupStage+0x5e>
 8007cc2:	e01d      	b.n	8007d00 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007cca:	4619      	mov	r1, r3
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f000 fa61 	bl	8008194 <USBD_StdDevReq>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	73fb      	strb	r3, [r7, #15]
      break;
 8007cd6:	e020      	b.n	8007d1a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007cde:	4619      	mov	r1, r3
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f000 fac5 	bl	8008270 <USBD_StdItfReq>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	73fb      	strb	r3, [r7, #15]
      break;
 8007cea:	e016      	b.n	8007d1a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007cf2:	4619      	mov	r1, r3
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 fb04 	bl	8008302 <USBD_StdEPReq>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	73fb      	strb	r3, [r7, #15]
      break;
 8007cfe:	e00c      	b.n	8007d1a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007d06:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	4619      	mov	r1, r3
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f001 fbd6 	bl	80094c0 <USBD_LL_StallEP>
 8007d14:	4603      	mov	r3, r0
 8007d16:	73fb      	strb	r3, [r7, #15]
      break;
 8007d18:	bf00      	nop
  }

  return ret;
 8007d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3710      	adds	r7, #16
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd80      	pop	{r7, pc}

08007d24 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b086      	sub	sp, #24
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	60f8      	str	r0, [r7, #12]
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	607a      	str	r2, [r7, #4]
 8007d30:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007d32:	7afb      	ldrb	r3, [r7, #11]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d138      	bne.n	8007daa <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007d3e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007d46:	2b03      	cmp	r3, #3
 8007d48:	d14a      	bne.n	8007de0 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	689a      	ldr	r2, [r3, #8]
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d913      	bls.n	8007d7e <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	689a      	ldr	r2, [r3, #8]
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	1ad2      	subs	r2, r2, r3
 8007d60:	693b      	ldr	r3, [r7, #16]
 8007d62:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007d64:	693b      	ldr	r3, [r7, #16]
 8007d66:	68da      	ldr	r2, [r3, #12]
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	bf28      	it	cs
 8007d70:	4613      	movcs	r3, r2
 8007d72:	461a      	mov	r2, r3
 8007d74:	6879      	ldr	r1, [r7, #4]
 8007d76:	68f8      	ldr	r0, [r7, #12]
 8007d78:	f000 fff1 	bl	8008d5e <USBD_CtlContinueRx>
 8007d7c:	e030      	b.n	8007de0 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d84:	b2db      	uxtb	r3, r3
 8007d86:	2b03      	cmp	r3, #3
 8007d88:	d10b      	bne.n	8007da2 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d90:	691b      	ldr	r3, [r3, #16]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d005      	beq.n	8007da2 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d9c:	691b      	ldr	r3, [r3, #16]
 8007d9e:	68f8      	ldr	r0, [r7, #12]
 8007da0:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007da2:	68f8      	ldr	r0, [r7, #12]
 8007da4:	f000 ffec 	bl	8008d80 <USBD_CtlSendStatus>
 8007da8:	e01a      	b.n	8007de0 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007db0:	b2db      	uxtb	r3, r3
 8007db2:	2b03      	cmp	r3, #3
 8007db4:	d114      	bne.n	8007de0 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007dbc:	699b      	ldr	r3, [r3, #24]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d00e      	beq.n	8007de0 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007dc8:	699b      	ldr	r3, [r3, #24]
 8007dca:	7afa      	ldrb	r2, [r7, #11]
 8007dcc:	4611      	mov	r1, r2
 8007dce:	68f8      	ldr	r0, [r7, #12]
 8007dd0:	4798      	blx	r3
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8007dd6:	7dfb      	ldrb	r3, [r7, #23]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d001      	beq.n	8007de0 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8007ddc:	7dfb      	ldrb	r3, [r7, #23]
 8007dde:	e000      	b.n	8007de2 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3718      	adds	r7, #24
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}

08007dea <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007dea:	b580      	push	{r7, lr}
 8007dec:	b086      	sub	sp, #24
 8007dee:	af00      	add	r7, sp, #0
 8007df0:	60f8      	str	r0, [r7, #12]
 8007df2:	460b      	mov	r3, r1
 8007df4:	607a      	str	r2, [r7, #4]
 8007df6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007df8:	7afb      	ldrb	r3, [r7, #11]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d16b      	bne.n	8007ed6 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	3314      	adds	r3, #20
 8007e02:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007e0a:	2b02      	cmp	r3, #2
 8007e0c:	d156      	bne.n	8007ebc <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	689a      	ldr	r2, [r3, #8]
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	68db      	ldr	r3, [r3, #12]
 8007e16:	429a      	cmp	r2, r3
 8007e18:	d914      	bls.n	8007e44 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	689a      	ldr	r2, [r3, #8]
 8007e1e:	693b      	ldr	r3, [r7, #16]
 8007e20:	68db      	ldr	r3, [r3, #12]
 8007e22:	1ad2      	subs	r2, r2, r3
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	689b      	ldr	r3, [r3, #8]
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	6879      	ldr	r1, [r7, #4]
 8007e30:	68f8      	ldr	r0, [r7, #12]
 8007e32:	f000 ff83 	bl	8008d3c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007e36:	2300      	movs	r3, #0
 8007e38:	2200      	movs	r2, #0
 8007e3a:	2100      	movs	r1, #0
 8007e3c:	68f8      	ldr	r0, [r7, #12]
 8007e3e:	f001 fbe9 	bl	8009614 <USBD_LL_PrepareReceive>
 8007e42:	e03b      	b.n	8007ebc <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	68da      	ldr	r2, [r3, #12]
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	689b      	ldr	r3, [r3, #8]
 8007e4c:	429a      	cmp	r2, r3
 8007e4e:	d11c      	bne.n	8007e8a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007e50:	693b      	ldr	r3, [r7, #16]
 8007e52:	685a      	ldr	r2, [r3, #4]
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007e58:	429a      	cmp	r2, r3
 8007e5a:	d316      	bcc.n	8007e8a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	685a      	ldr	r2, [r3, #4]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d20f      	bcs.n	8007e8a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	2100      	movs	r1, #0
 8007e6e:	68f8      	ldr	r0, [r7, #12]
 8007e70:	f000 ff64 	bl	8008d3c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2200      	movs	r2, #0
 8007e78:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	2200      	movs	r2, #0
 8007e80:	2100      	movs	r1, #0
 8007e82:	68f8      	ldr	r0, [r7, #12]
 8007e84:	f001 fbc6 	bl	8009614 <USBD_LL_PrepareReceive>
 8007e88:	e018      	b.n	8007ebc <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	2b03      	cmp	r3, #3
 8007e94:	d10b      	bne.n	8007eae <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e9c:	68db      	ldr	r3, [r3, #12]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d005      	beq.n	8007eae <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ea8:	68db      	ldr	r3, [r3, #12]
 8007eaa:	68f8      	ldr	r0, [r7, #12]
 8007eac:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007eae:	2180      	movs	r1, #128	; 0x80
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	f001 fb05 	bl	80094c0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007eb6:	68f8      	ldr	r0, [r7, #12]
 8007eb8:	f000 ff75 	bl	8008da6 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d122      	bne.n	8007f0c <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8007ec6:	68f8      	ldr	r0, [r7, #12]
 8007ec8:	f7ff fe98 	bl	8007bfc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007ed4:	e01a      	b.n	8007f0c <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	2b03      	cmp	r3, #3
 8007ee0:	d114      	bne.n	8007f0c <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ee8:	695b      	ldr	r3, [r3, #20]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00e      	beq.n	8007f0c <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ef4:	695b      	ldr	r3, [r3, #20]
 8007ef6:	7afa      	ldrb	r2, [r7, #11]
 8007ef8:	4611      	mov	r1, r2
 8007efa:	68f8      	ldr	r0, [r7, #12]
 8007efc:	4798      	blx	r3
 8007efe:	4603      	mov	r3, r0
 8007f00:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8007f02:	7dfb      	ldrb	r3, [r7, #23]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d001      	beq.n	8007f0c <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8007f08:	7dfb      	ldrb	r3, [r7, #23]
 8007f0a:	e000      	b.n	8007f0e <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8007f0c:	2300      	movs	r3, #0
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3718      	adds	r7, #24
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007f16:	b580      	push	{r7, lr}
 8007f18:	b082      	sub	sp, #8
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2201      	movs	r2, #1
 8007f22:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2200      	movs	r2, #0
 8007f32:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2200      	movs	r2, #0
 8007f38:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d101      	bne.n	8007f4a <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8007f46:	2303      	movs	r3, #3
 8007f48:	e02f      	b.n	8007faa <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d00f      	beq.n	8007f74 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d009      	beq.n	8007f74 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f66:	685b      	ldr	r3, [r3, #4]
 8007f68:	687a      	ldr	r2, [r7, #4]
 8007f6a:	6852      	ldr	r2, [r2, #4]
 8007f6c:	b2d2      	uxtb	r2, r2
 8007f6e:	4611      	mov	r1, r2
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f74:	2340      	movs	r3, #64	; 0x40
 8007f76:	2200      	movs	r2, #0
 8007f78:	2100      	movs	r1, #0
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f001 fa5b 	bl	8009436 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2201      	movs	r2, #1
 8007f84:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2240      	movs	r2, #64	; 0x40
 8007f8c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f90:	2340      	movs	r3, #64	; 0x40
 8007f92:	2200      	movs	r2, #0
 8007f94:	2180      	movs	r1, #128	; 0x80
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f001 fa4d 	bl	8009436 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2240      	movs	r2, #64	; 0x40
 8007fa6:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8007fa8:	2300      	movs	r3, #0
}
 8007faa:	4618      	mov	r0, r3
 8007fac:	3708      	adds	r7, #8
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bd80      	pop	{r7, pc}

08007fb2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007fb2:	b480      	push	{r7}
 8007fb4:	b083      	sub	sp, #12
 8007fb6:	af00      	add	r7, sp, #0
 8007fb8:	6078      	str	r0, [r7, #4]
 8007fba:	460b      	mov	r3, r1
 8007fbc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	78fa      	ldrb	r2, [r7, #3]
 8007fc2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007fc4:	2300      	movs	r3, #0
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	370c      	adds	r7, #12
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd0:	4770      	bx	lr

08007fd2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007fd2:	b480      	push	{r7}
 8007fd4:	b083      	sub	sp, #12
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007fe0:	b2da      	uxtb	r2, r3
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2204      	movs	r2, #4
 8007fec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007ff0:	2300      	movs	r3, #0
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	370c      	adds	r7, #12
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr

08007ffe <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007ffe:	b480      	push	{r7}
 8008000:	b083      	sub	sp, #12
 8008002:	af00      	add	r7, sp, #0
 8008004:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800800c:	b2db      	uxtb	r3, r3
 800800e:	2b04      	cmp	r3, #4
 8008010:	d106      	bne.n	8008020 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8008018:	b2da      	uxtb	r2, r3
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008020:	2300      	movs	r3, #0
}
 8008022:	4618      	mov	r0, r3
 8008024:	370c      	adds	r7, #12
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr

0800802e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800802e:	b580      	push	{r7, lr}
 8008030:	b082      	sub	sp, #8
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800803c:	2b00      	cmp	r3, #0
 800803e:	d101      	bne.n	8008044 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8008040:	2303      	movs	r3, #3
 8008042:	e012      	b.n	800806a <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800804a:	b2db      	uxtb	r3, r3
 800804c:	2b03      	cmp	r3, #3
 800804e:	d10b      	bne.n	8008068 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008056:	69db      	ldr	r3, [r3, #28]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d005      	beq.n	8008068 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008062:	69db      	ldr	r3, [r3, #28]
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008068:	2300      	movs	r3, #0
}
 800806a:	4618      	mov	r0, r3
 800806c:	3708      	adds	r7, #8
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}

08008072 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008072:	b580      	push	{r7, lr}
 8008074:	b082      	sub	sp, #8
 8008076:	af00      	add	r7, sp, #0
 8008078:	6078      	str	r0, [r7, #4]
 800807a:	460b      	mov	r3, r1
 800807c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008084:	2b00      	cmp	r3, #0
 8008086:	d101      	bne.n	800808c <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8008088:	2303      	movs	r3, #3
 800808a:	e014      	b.n	80080b6 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008092:	b2db      	uxtb	r3, r3
 8008094:	2b03      	cmp	r3, #3
 8008096:	d10d      	bne.n	80080b4 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800809e:	6a1b      	ldr	r3, [r3, #32]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d007      	beq.n	80080b4 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080aa:	6a1b      	ldr	r3, [r3, #32]
 80080ac:	78fa      	ldrb	r2, [r7, #3]
 80080ae:	4611      	mov	r1, r2
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80080b4:	2300      	movs	r3, #0
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	3708      	adds	r7, #8
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd80      	pop	{r7, pc}

080080be <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80080be:	b580      	push	{r7, lr}
 80080c0:	b082      	sub	sp, #8
 80080c2:	af00      	add	r7, sp, #0
 80080c4:	6078      	str	r0, [r7, #4]
 80080c6:	460b      	mov	r3, r1
 80080c8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d101      	bne.n	80080d8 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 80080d4:	2303      	movs	r3, #3
 80080d6:	e014      	b.n	8008102 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080de:	b2db      	uxtb	r3, r3
 80080e0:	2b03      	cmp	r3, #3
 80080e2:	d10d      	bne.n	8008100 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d007      	beq.n	8008100 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080f8:	78fa      	ldrb	r2, [r7, #3]
 80080fa:	4611      	mov	r1, r2
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008100:	2300      	movs	r3, #0
}
 8008102:	4618      	mov	r0, r3
 8008104:	3708      	adds	r7, #8
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}

0800810a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800810a:	b480      	push	{r7}
 800810c:	b083      	sub	sp, #12
 800810e:	af00      	add	r7, sp, #0
 8008110:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008112:	2300      	movs	r3, #0
}
 8008114:	4618      	mov	r0, r3
 8008116:	370c      	adds	r7, #12
 8008118:	46bd      	mov	sp, r7
 800811a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811e:	4770      	bx	lr

08008120 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b082      	sub	sp, #8
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2201      	movs	r2, #1
 800812c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008136:	2b00      	cmp	r3, #0
 8008138:	d009      	beq.n	800814e <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	6852      	ldr	r2, [r2, #4]
 8008146:	b2d2      	uxtb	r2, r2
 8008148:	4611      	mov	r1, r2
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	4798      	blx	r3
  }

  return USBD_OK;
 800814e:	2300      	movs	r3, #0
}
 8008150:	4618      	mov	r0, r3
 8008152:	3708      	adds	r7, #8
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}

08008158 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008158:	b480      	push	{r7}
 800815a:	b087      	sub	sp, #28
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	781b      	ldrb	r3, [r3, #0]
 8008168:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	3301      	adds	r3, #1
 800816e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008176:	8a3b      	ldrh	r3, [r7, #16]
 8008178:	021b      	lsls	r3, r3, #8
 800817a:	b21a      	sxth	r2, r3
 800817c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008180:	4313      	orrs	r3, r2
 8008182:	b21b      	sxth	r3, r3
 8008184:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008186:	89fb      	ldrh	r3, [r7, #14]
}
 8008188:	4618      	mov	r0, r3
 800818a:	371c      	adds	r7, #28
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr

08008194 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b084      	sub	sp, #16
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800819e:	2300      	movs	r3, #0
 80081a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	781b      	ldrb	r3, [r3, #0]
 80081a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80081aa:	2b40      	cmp	r3, #64	; 0x40
 80081ac:	d005      	beq.n	80081ba <USBD_StdDevReq+0x26>
 80081ae:	2b40      	cmp	r3, #64	; 0x40
 80081b0:	d853      	bhi.n	800825a <USBD_StdDevReq+0xc6>
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d00b      	beq.n	80081ce <USBD_StdDevReq+0x3a>
 80081b6:	2b20      	cmp	r3, #32
 80081b8:	d14f      	bne.n	800825a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80081c0:	689b      	ldr	r3, [r3, #8]
 80081c2:	6839      	ldr	r1, [r7, #0]
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	4798      	blx	r3
 80081c8:	4603      	mov	r3, r0
 80081ca:	73fb      	strb	r3, [r7, #15]
      break;
 80081cc:	e04a      	b.n	8008264 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	785b      	ldrb	r3, [r3, #1]
 80081d2:	2b09      	cmp	r3, #9
 80081d4:	d83b      	bhi.n	800824e <USBD_StdDevReq+0xba>
 80081d6:	a201      	add	r2, pc, #4	; (adr r2, 80081dc <USBD_StdDevReq+0x48>)
 80081d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081dc:	08008231 	.word	0x08008231
 80081e0:	08008245 	.word	0x08008245
 80081e4:	0800824f 	.word	0x0800824f
 80081e8:	0800823b 	.word	0x0800823b
 80081ec:	0800824f 	.word	0x0800824f
 80081f0:	0800820f 	.word	0x0800820f
 80081f4:	08008205 	.word	0x08008205
 80081f8:	0800824f 	.word	0x0800824f
 80081fc:	08008227 	.word	0x08008227
 8008200:	08008219 	.word	0x08008219
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008204:	6839      	ldr	r1, [r7, #0]
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f000 f9de 	bl	80085c8 <USBD_GetDescriptor>
          break;
 800820c:	e024      	b.n	8008258 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800820e:	6839      	ldr	r1, [r7, #0]
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f000 fb43 	bl	800889c <USBD_SetAddress>
          break;
 8008216:	e01f      	b.n	8008258 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008218:	6839      	ldr	r1, [r7, #0]
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 fb82 	bl	8008924 <USBD_SetConfig>
 8008220:	4603      	mov	r3, r0
 8008222:	73fb      	strb	r3, [r7, #15]
          break;
 8008224:	e018      	b.n	8008258 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008226:	6839      	ldr	r1, [r7, #0]
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f000 fc21 	bl	8008a70 <USBD_GetConfig>
          break;
 800822e:	e013      	b.n	8008258 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008230:	6839      	ldr	r1, [r7, #0]
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f000 fc52 	bl	8008adc <USBD_GetStatus>
          break;
 8008238:	e00e      	b.n	8008258 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800823a:	6839      	ldr	r1, [r7, #0]
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	f000 fc81 	bl	8008b44 <USBD_SetFeature>
          break;
 8008242:	e009      	b.n	8008258 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008244:	6839      	ldr	r1, [r7, #0]
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f000 fc90 	bl	8008b6c <USBD_ClrFeature>
          break;
 800824c:	e004      	b.n	8008258 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800824e:	6839      	ldr	r1, [r7, #0]
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 fce7 	bl	8008c24 <USBD_CtlError>
          break;
 8008256:	bf00      	nop
      }
      break;
 8008258:	e004      	b.n	8008264 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800825a:	6839      	ldr	r1, [r7, #0]
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f000 fce1 	bl	8008c24 <USBD_CtlError>
      break;
 8008262:	bf00      	nop
  }

  return ret;
 8008264:	7bfb      	ldrb	r3, [r7, #15]
}
 8008266:	4618      	mov	r0, r3
 8008268:	3710      	adds	r7, #16
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
 800826e:	bf00      	nop

08008270 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b084      	sub	sp, #16
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
 8008278:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800827a:	2300      	movs	r3, #0
 800827c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	781b      	ldrb	r3, [r3, #0]
 8008282:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008286:	2b40      	cmp	r3, #64	; 0x40
 8008288:	d005      	beq.n	8008296 <USBD_StdItfReq+0x26>
 800828a:	2b40      	cmp	r3, #64	; 0x40
 800828c:	d82f      	bhi.n	80082ee <USBD_StdItfReq+0x7e>
 800828e:	2b00      	cmp	r3, #0
 8008290:	d001      	beq.n	8008296 <USBD_StdItfReq+0x26>
 8008292:	2b20      	cmp	r3, #32
 8008294:	d12b      	bne.n	80082ee <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800829c:	b2db      	uxtb	r3, r3
 800829e:	3b01      	subs	r3, #1
 80082a0:	2b02      	cmp	r3, #2
 80082a2:	d81d      	bhi.n	80082e0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	889b      	ldrh	r3, [r3, #4]
 80082a8:	b2db      	uxtb	r3, r3
 80082aa:	2b01      	cmp	r3, #1
 80082ac:	d813      	bhi.n	80082d6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	6839      	ldr	r1, [r7, #0]
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	4798      	blx	r3
 80082bc:	4603      	mov	r3, r0
 80082be:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	88db      	ldrh	r3, [r3, #6]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d110      	bne.n	80082ea <USBD_StdItfReq+0x7a>
 80082c8:	7bfb      	ldrb	r3, [r7, #15]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d10d      	bne.n	80082ea <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 fd56 	bl	8008d80 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80082d4:	e009      	b.n	80082ea <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80082d6:	6839      	ldr	r1, [r7, #0]
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f000 fca3 	bl	8008c24 <USBD_CtlError>
          break;
 80082de:	e004      	b.n	80082ea <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80082e0:	6839      	ldr	r1, [r7, #0]
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 fc9e 	bl	8008c24 <USBD_CtlError>
          break;
 80082e8:	e000      	b.n	80082ec <USBD_StdItfReq+0x7c>
          break;
 80082ea:	bf00      	nop
      }
      break;
 80082ec:	e004      	b.n	80082f8 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80082ee:	6839      	ldr	r1, [r7, #0]
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f000 fc97 	bl	8008c24 <USBD_CtlError>
      break;
 80082f6:	bf00      	nop
  }

  return ret;
 80082f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3710      	adds	r7, #16
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}

08008302 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008302:	b580      	push	{r7, lr}
 8008304:	b084      	sub	sp, #16
 8008306:	af00      	add	r7, sp, #0
 8008308:	6078      	str	r0, [r7, #4]
 800830a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800830c:	2300      	movs	r3, #0
 800830e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	889b      	ldrh	r3, [r3, #4]
 8008314:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	781b      	ldrb	r3, [r3, #0]
 800831a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800831e:	2b40      	cmp	r3, #64	; 0x40
 8008320:	d007      	beq.n	8008332 <USBD_StdEPReq+0x30>
 8008322:	2b40      	cmp	r3, #64	; 0x40
 8008324:	f200 8145 	bhi.w	80085b2 <USBD_StdEPReq+0x2b0>
 8008328:	2b00      	cmp	r3, #0
 800832a:	d00c      	beq.n	8008346 <USBD_StdEPReq+0x44>
 800832c:	2b20      	cmp	r3, #32
 800832e:	f040 8140 	bne.w	80085b2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008338:	689b      	ldr	r3, [r3, #8]
 800833a:	6839      	ldr	r1, [r7, #0]
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	4798      	blx	r3
 8008340:	4603      	mov	r3, r0
 8008342:	73fb      	strb	r3, [r7, #15]
      break;
 8008344:	e13a      	b.n	80085bc <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	785b      	ldrb	r3, [r3, #1]
 800834a:	2b03      	cmp	r3, #3
 800834c:	d007      	beq.n	800835e <USBD_StdEPReq+0x5c>
 800834e:	2b03      	cmp	r3, #3
 8008350:	f300 8129 	bgt.w	80085a6 <USBD_StdEPReq+0x2a4>
 8008354:	2b00      	cmp	r3, #0
 8008356:	d07f      	beq.n	8008458 <USBD_StdEPReq+0x156>
 8008358:	2b01      	cmp	r3, #1
 800835a:	d03c      	beq.n	80083d6 <USBD_StdEPReq+0xd4>
 800835c:	e123      	b.n	80085a6 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008364:	b2db      	uxtb	r3, r3
 8008366:	2b02      	cmp	r3, #2
 8008368:	d002      	beq.n	8008370 <USBD_StdEPReq+0x6e>
 800836a:	2b03      	cmp	r3, #3
 800836c:	d016      	beq.n	800839c <USBD_StdEPReq+0x9a>
 800836e:	e02c      	b.n	80083ca <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008370:	7bbb      	ldrb	r3, [r7, #14]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00d      	beq.n	8008392 <USBD_StdEPReq+0x90>
 8008376:	7bbb      	ldrb	r3, [r7, #14]
 8008378:	2b80      	cmp	r3, #128	; 0x80
 800837a:	d00a      	beq.n	8008392 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800837c:	7bbb      	ldrb	r3, [r7, #14]
 800837e:	4619      	mov	r1, r3
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f001 f89d 	bl	80094c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008386:	2180      	movs	r1, #128	; 0x80
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f001 f899 	bl	80094c0 <USBD_LL_StallEP>
 800838e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008390:	e020      	b.n	80083d4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8008392:	6839      	ldr	r1, [r7, #0]
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f000 fc45 	bl	8008c24 <USBD_CtlError>
              break;
 800839a:	e01b      	b.n	80083d4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	885b      	ldrh	r3, [r3, #2]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d10e      	bne.n	80083c2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80083a4:	7bbb      	ldrb	r3, [r7, #14]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d00b      	beq.n	80083c2 <USBD_StdEPReq+0xc0>
 80083aa:	7bbb      	ldrb	r3, [r7, #14]
 80083ac:	2b80      	cmp	r3, #128	; 0x80
 80083ae:	d008      	beq.n	80083c2 <USBD_StdEPReq+0xc0>
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	88db      	ldrh	r3, [r3, #6]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d104      	bne.n	80083c2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80083b8:	7bbb      	ldrb	r3, [r7, #14]
 80083ba:	4619      	mov	r1, r3
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f001 f87f 	bl	80094c0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f000 fcdc 	bl	8008d80 <USBD_CtlSendStatus>

              break;
 80083c8:	e004      	b.n	80083d4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 80083ca:	6839      	ldr	r1, [r7, #0]
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f000 fc29 	bl	8008c24 <USBD_CtlError>
              break;
 80083d2:	bf00      	nop
          }
          break;
 80083d4:	e0ec      	b.n	80085b0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	2b02      	cmp	r3, #2
 80083e0:	d002      	beq.n	80083e8 <USBD_StdEPReq+0xe6>
 80083e2:	2b03      	cmp	r3, #3
 80083e4:	d016      	beq.n	8008414 <USBD_StdEPReq+0x112>
 80083e6:	e030      	b.n	800844a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80083e8:	7bbb      	ldrb	r3, [r7, #14]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d00d      	beq.n	800840a <USBD_StdEPReq+0x108>
 80083ee:	7bbb      	ldrb	r3, [r7, #14]
 80083f0:	2b80      	cmp	r3, #128	; 0x80
 80083f2:	d00a      	beq.n	800840a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80083f4:	7bbb      	ldrb	r3, [r7, #14]
 80083f6:	4619      	mov	r1, r3
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f001 f861 	bl	80094c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80083fe:	2180      	movs	r1, #128	; 0x80
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f001 f85d 	bl	80094c0 <USBD_LL_StallEP>
 8008406:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008408:	e025      	b.n	8008456 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800840a:	6839      	ldr	r1, [r7, #0]
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	f000 fc09 	bl	8008c24 <USBD_CtlError>
              break;
 8008412:	e020      	b.n	8008456 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	885b      	ldrh	r3, [r3, #2]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d11b      	bne.n	8008454 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800841c:	7bbb      	ldrb	r3, [r7, #14]
 800841e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008422:	2b00      	cmp	r3, #0
 8008424:	d004      	beq.n	8008430 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008426:	7bbb      	ldrb	r3, [r7, #14]
 8008428:	4619      	mov	r1, r3
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f001 f867 	bl	80094fe <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 fca5 	bl	8008d80 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800843c:	689b      	ldr	r3, [r3, #8]
 800843e:	6839      	ldr	r1, [r7, #0]
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	4798      	blx	r3
 8008444:	4603      	mov	r3, r0
 8008446:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8008448:	e004      	b.n	8008454 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800844a:	6839      	ldr	r1, [r7, #0]
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 fbe9 	bl	8008c24 <USBD_CtlError>
              break;
 8008452:	e000      	b.n	8008456 <USBD_StdEPReq+0x154>
              break;
 8008454:	bf00      	nop
          }
          break;
 8008456:	e0ab      	b.n	80085b0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800845e:	b2db      	uxtb	r3, r3
 8008460:	2b02      	cmp	r3, #2
 8008462:	d002      	beq.n	800846a <USBD_StdEPReq+0x168>
 8008464:	2b03      	cmp	r3, #3
 8008466:	d032      	beq.n	80084ce <USBD_StdEPReq+0x1cc>
 8008468:	e097      	b.n	800859a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800846a:	7bbb      	ldrb	r3, [r7, #14]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d007      	beq.n	8008480 <USBD_StdEPReq+0x17e>
 8008470:	7bbb      	ldrb	r3, [r7, #14]
 8008472:	2b80      	cmp	r3, #128	; 0x80
 8008474:	d004      	beq.n	8008480 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8008476:	6839      	ldr	r1, [r7, #0]
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f000 fbd3 	bl	8008c24 <USBD_CtlError>
                break;
 800847e:	e091      	b.n	80085a4 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008480:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008484:	2b00      	cmp	r3, #0
 8008486:	da0b      	bge.n	80084a0 <USBD_StdEPReq+0x19e>
 8008488:	7bbb      	ldrb	r3, [r7, #14]
 800848a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800848e:	4613      	mov	r3, r2
 8008490:	009b      	lsls	r3, r3, #2
 8008492:	4413      	add	r3, r2
 8008494:	009b      	lsls	r3, r3, #2
 8008496:	3310      	adds	r3, #16
 8008498:	687a      	ldr	r2, [r7, #4]
 800849a:	4413      	add	r3, r2
 800849c:	3304      	adds	r3, #4
 800849e:	e00b      	b.n	80084b8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80084a0:	7bbb      	ldrb	r3, [r7, #14]
 80084a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80084a6:	4613      	mov	r3, r2
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	4413      	add	r3, r2
 80084ac:	009b      	lsls	r3, r3, #2
 80084ae:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	4413      	add	r3, r2
 80084b6:	3304      	adds	r3, #4
 80084b8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	2200      	movs	r2, #0
 80084be:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	2202      	movs	r2, #2
 80084c4:	4619      	mov	r1, r3
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 fc1d 	bl	8008d06 <USBD_CtlSendData>
              break;
 80084cc:	e06a      	b.n	80085a4 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80084ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	da11      	bge.n	80084fa <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80084d6:	7bbb      	ldrb	r3, [r7, #14]
 80084d8:	f003 020f 	and.w	r2, r3, #15
 80084dc:	6879      	ldr	r1, [r7, #4]
 80084de:	4613      	mov	r3, r2
 80084e0:	009b      	lsls	r3, r3, #2
 80084e2:	4413      	add	r3, r2
 80084e4:	009b      	lsls	r3, r3, #2
 80084e6:	440b      	add	r3, r1
 80084e8:	3324      	adds	r3, #36	; 0x24
 80084ea:	881b      	ldrh	r3, [r3, #0]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d117      	bne.n	8008520 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80084f0:	6839      	ldr	r1, [r7, #0]
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f000 fb96 	bl	8008c24 <USBD_CtlError>
                  break;
 80084f8:	e054      	b.n	80085a4 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80084fa:	7bbb      	ldrb	r3, [r7, #14]
 80084fc:	f003 020f 	and.w	r2, r3, #15
 8008500:	6879      	ldr	r1, [r7, #4]
 8008502:	4613      	mov	r3, r2
 8008504:	009b      	lsls	r3, r3, #2
 8008506:	4413      	add	r3, r2
 8008508:	009b      	lsls	r3, r3, #2
 800850a:	440b      	add	r3, r1
 800850c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008510:	881b      	ldrh	r3, [r3, #0]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d104      	bne.n	8008520 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008516:	6839      	ldr	r1, [r7, #0]
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f000 fb83 	bl	8008c24 <USBD_CtlError>
                  break;
 800851e:	e041      	b.n	80085a4 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008520:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008524:	2b00      	cmp	r3, #0
 8008526:	da0b      	bge.n	8008540 <USBD_StdEPReq+0x23e>
 8008528:	7bbb      	ldrb	r3, [r7, #14]
 800852a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800852e:	4613      	mov	r3, r2
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	4413      	add	r3, r2
 8008534:	009b      	lsls	r3, r3, #2
 8008536:	3310      	adds	r3, #16
 8008538:	687a      	ldr	r2, [r7, #4]
 800853a:	4413      	add	r3, r2
 800853c:	3304      	adds	r3, #4
 800853e:	e00b      	b.n	8008558 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008540:	7bbb      	ldrb	r3, [r7, #14]
 8008542:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008546:	4613      	mov	r3, r2
 8008548:	009b      	lsls	r3, r3, #2
 800854a:	4413      	add	r3, r2
 800854c:	009b      	lsls	r3, r3, #2
 800854e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008552:	687a      	ldr	r2, [r7, #4]
 8008554:	4413      	add	r3, r2
 8008556:	3304      	adds	r3, #4
 8008558:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800855a:	7bbb      	ldrb	r3, [r7, #14]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d002      	beq.n	8008566 <USBD_StdEPReq+0x264>
 8008560:	7bbb      	ldrb	r3, [r7, #14]
 8008562:	2b80      	cmp	r3, #128	; 0x80
 8008564:	d103      	bne.n	800856e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	2200      	movs	r2, #0
 800856a:	601a      	str	r2, [r3, #0]
 800856c:	e00e      	b.n	800858c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800856e:	7bbb      	ldrb	r3, [r7, #14]
 8008570:	4619      	mov	r1, r3
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 ffe2 	bl	800953c <USBD_LL_IsStallEP>
 8008578:	4603      	mov	r3, r0
 800857a:	2b00      	cmp	r3, #0
 800857c:	d003      	beq.n	8008586 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	2201      	movs	r2, #1
 8008582:	601a      	str	r2, [r3, #0]
 8008584:	e002      	b.n	800858c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	2200      	movs	r2, #0
 800858a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	2202      	movs	r2, #2
 8008590:	4619      	mov	r1, r3
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 fbb7 	bl	8008d06 <USBD_CtlSendData>
              break;
 8008598:	e004      	b.n	80085a4 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800859a:	6839      	ldr	r1, [r7, #0]
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f000 fb41 	bl	8008c24 <USBD_CtlError>
              break;
 80085a2:	bf00      	nop
          }
          break;
 80085a4:	e004      	b.n	80085b0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80085a6:	6839      	ldr	r1, [r7, #0]
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f000 fb3b 	bl	8008c24 <USBD_CtlError>
          break;
 80085ae:	bf00      	nop
      }
      break;
 80085b0:	e004      	b.n	80085bc <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80085b2:	6839      	ldr	r1, [r7, #0]
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f000 fb35 	bl	8008c24 <USBD_CtlError>
      break;
 80085ba:	bf00      	nop
  }

  return ret;
 80085bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80085be:	4618      	mov	r0, r3
 80085c0:	3710      	adds	r7, #16
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}
	...

080085c8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
 80085d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80085d2:	2300      	movs	r3, #0
 80085d4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80085d6:	2300      	movs	r3, #0
 80085d8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80085da:	2300      	movs	r3, #0
 80085dc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	885b      	ldrh	r3, [r3, #2]
 80085e2:	0a1b      	lsrs	r3, r3, #8
 80085e4:	b29b      	uxth	r3, r3
 80085e6:	3b01      	subs	r3, #1
 80085e8:	2b06      	cmp	r3, #6
 80085ea:	f200 8128 	bhi.w	800883e <USBD_GetDescriptor+0x276>
 80085ee:	a201      	add	r2, pc, #4	; (adr r2, 80085f4 <USBD_GetDescriptor+0x2c>)
 80085f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085f4:	08008611 	.word	0x08008611
 80085f8:	08008629 	.word	0x08008629
 80085fc:	08008669 	.word	0x08008669
 8008600:	0800883f 	.word	0x0800883f
 8008604:	0800883f 	.word	0x0800883f
 8008608:	080087df 	.word	0x080087df
 800860c:	0800880b 	.word	0x0800880b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	687a      	ldr	r2, [r7, #4]
 800861a:	7c12      	ldrb	r2, [r2, #16]
 800861c:	f107 0108 	add.w	r1, r7, #8
 8008620:	4610      	mov	r0, r2
 8008622:	4798      	blx	r3
 8008624:	60f8      	str	r0, [r7, #12]
      break;
 8008626:	e112      	b.n	800884e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	7c1b      	ldrb	r3, [r3, #16]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d10d      	bne.n	800864c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008638:	f107 0208 	add.w	r2, r7, #8
 800863c:	4610      	mov	r0, r2
 800863e:	4798      	blx	r3
 8008640:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	3301      	adds	r3, #1
 8008646:	2202      	movs	r2, #2
 8008648:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800864a:	e100      	b.n	800884e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008654:	f107 0208 	add.w	r2, r7, #8
 8008658:	4610      	mov	r0, r2
 800865a:	4798      	blx	r3
 800865c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	3301      	adds	r3, #1
 8008662:	2202      	movs	r2, #2
 8008664:	701a      	strb	r2, [r3, #0]
      break;
 8008666:	e0f2      	b.n	800884e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	885b      	ldrh	r3, [r3, #2]
 800866c:	b2db      	uxtb	r3, r3
 800866e:	2b05      	cmp	r3, #5
 8008670:	f200 80ac 	bhi.w	80087cc <USBD_GetDescriptor+0x204>
 8008674:	a201      	add	r2, pc, #4	; (adr r2, 800867c <USBD_GetDescriptor+0xb4>)
 8008676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800867a:	bf00      	nop
 800867c:	08008695 	.word	0x08008695
 8008680:	080086c9 	.word	0x080086c9
 8008684:	080086fd 	.word	0x080086fd
 8008688:	08008731 	.word	0x08008731
 800868c:	08008765 	.word	0x08008765
 8008690:	08008799 	.word	0x08008799
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d00b      	beq.n	80086b8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	687a      	ldr	r2, [r7, #4]
 80086aa:	7c12      	ldrb	r2, [r2, #16]
 80086ac:	f107 0108 	add.w	r1, r7, #8
 80086b0:	4610      	mov	r0, r2
 80086b2:	4798      	blx	r3
 80086b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086b6:	e091      	b.n	80087dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80086b8:	6839      	ldr	r1, [r7, #0]
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f000 fab2 	bl	8008c24 <USBD_CtlError>
            err++;
 80086c0:	7afb      	ldrb	r3, [r7, #11]
 80086c2:	3301      	adds	r3, #1
 80086c4:	72fb      	strb	r3, [r7, #11]
          break;
 80086c6:	e089      	b.n	80087dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d00b      	beq.n	80086ec <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086da:	689b      	ldr	r3, [r3, #8]
 80086dc:	687a      	ldr	r2, [r7, #4]
 80086de:	7c12      	ldrb	r2, [r2, #16]
 80086e0:	f107 0108 	add.w	r1, r7, #8
 80086e4:	4610      	mov	r0, r2
 80086e6:	4798      	blx	r3
 80086e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086ea:	e077      	b.n	80087dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80086ec:	6839      	ldr	r1, [r7, #0]
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 fa98 	bl	8008c24 <USBD_CtlError>
            err++;
 80086f4:	7afb      	ldrb	r3, [r7, #11]
 80086f6:	3301      	adds	r3, #1
 80086f8:	72fb      	strb	r3, [r7, #11]
          break;
 80086fa:	e06f      	b.n	80087dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008702:	68db      	ldr	r3, [r3, #12]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d00b      	beq.n	8008720 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800870e:	68db      	ldr	r3, [r3, #12]
 8008710:	687a      	ldr	r2, [r7, #4]
 8008712:	7c12      	ldrb	r2, [r2, #16]
 8008714:	f107 0108 	add.w	r1, r7, #8
 8008718:	4610      	mov	r0, r2
 800871a:	4798      	blx	r3
 800871c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800871e:	e05d      	b.n	80087dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008720:	6839      	ldr	r1, [r7, #0]
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f000 fa7e 	bl	8008c24 <USBD_CtlError>
            err++;
 8008728:	7afb      	ldrb	r3, [r7, #11]
 800872a:	3301      	adds	r3, #1
 800872c:	72fb      	strb	r3, [r7, #11]
          break;
 800872e:	e055      	b.n	80087dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008736:	691b      	ldr	r3, [r3, #16]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d00b      	beq.n	8008754 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008742:	691b      	ldr	r3, [r3, #16]
 8008744:	687a      	ldr	r2, [r7, #4]
 8008746:	7c12      	ldrb	r2, [r2, #16]
 8008748:	f107 0108 	add.w	r1, r7, #8
 800874c:	4610      	mov	r0, r2
 800874e:	4798      	blx	r3
 8008750:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008752:	e043      	b.n	80087dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008754:	6839      	ldr	r1, [r7, #0]
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f000 fa64 	bl	8008c24 <USBD_CtlError>
            err++;
 800875c:	7afb      	ldrb	r3, [r7, #11]
 800875e:	3301      	adds	r3, #1
 8008760:	72fb      	strb	r3, [r7, #11]
          break;
 8008762:	e03b      	b.n	80087dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800876a:	695b      	ldr	r3, [r3, #20]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d00b      	beq.n	8008788 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008776:	695b      	ldr	r3, [r3, #20]
 8008778:	687a      	ldr	r2, [r7, #4]
 800877a:	7c12      	ldrb	r2, [r2, #16]
 800877c:	f107 0108 	add.w	r1, r7, #8
 8008780:	4610      	mov	r0, r2
 8008782:	4798      	blx	r3
 8008784:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008786:	e029      	b.n	80087dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008788:	6839      	ldr	r1, [r7, #0]
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 fa4a 	bl	8008c24 <USBD_CtlError>
            err++;
 8008790:	7afb      	ldrb	r3, [r7, #11]
 8008792:	3301      	adds	r3, #1
 8008794:	72fb      	strb	r3, [r7, #11]
          break;
 8008796:	e021      	b.n	80087dc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800879e:	699b      	ldr	r3, [r3, #24]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d00b      	beq.n	80087bc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087aa:	699b      	ldr	r3, [r3, #24]
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	7c12      	ldrb	r2, [r2, #16]
 80087b0:	f107 0108 	add.w	r1, r7, #8
 80087b4:	4610      	mov	r0, r2
 80087b6:	4798      	blx	r3
 80087b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80087ba:	e00f      	b.n	80087dc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80087bc:	6839      	ldr	r1, [r7, #0]
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f000 fa30 	bl	8008c24 <USBD_CtlError>
            err++;
 80087c4:	7afb      	ldrb	r3, [r7, #11]
 80087c6:	3301      	adds	r3, #1
 80087c8:	72fb      	strb	r3, [r7, #11]
          break;
 80087ca:	e007      	b.n	80087dc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80087cc:	6839      	ldr	r1, [r7, #0]
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f000 fa28 	bl	8008c24 <USBD_CtlError>
          err++;
 80087d4:	7afb      	ldrb	r3, [r7, #11]
 80087d6:	3301      	adds	r3, #1
 80087d8:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 80087da:	bf00      	nop
      }
      break;
 80087dc:	e037      	b.n	800884e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	7c1b      	ldrb	r3, [r3, #16]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d109      	bne.n	80087fa <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087ee:	f107 0208 	add.w	r2, r7, #8
 80087f2:	4610      	mov	r0, r2
 80087f4:	4798      	blx	r3
 80087f6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80087f8:	e029      	b.n	800884e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80087fa:	6839      	ldr	r1, [r7, #0]
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f000 fa11 	bl	8008c24 <USBD_CtlError>
        err++;
 8008802:	7afb      	ldrb	r3, [r7, #11]
 8008804:	3301      	adds	r3, #1
 8008806:	72fb      	strb	r3, [r7, #11]
      break;
 8008808:	e021      	b.n	800884e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	7c1b      	ldrb	r3, [r3, #16]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d10d      	bne.n	800882e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800881a:	f107 0208 	add.w	r2, r7, #8
 800881e:	4610      	mov	r0, r2
 8008820:	4798      	blx	r3
 8008822:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	3301      	adds	r3, #1
 8008828:	2207      	movs	r2, #7
 800882a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800882c:	e00f      	b.n	800884e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800882e:	6839      	ldr	r1, [r7, #0]
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f000 f9f7 	bl	8008c24 <USBD_CtlError>
        err++;
 8008836:	7afb      	ldrb	r3, [r7, #11]
 8008838:	3301      	adds	r3, #1
 800883a:	72fb      	strb	r3, [r7, #11]
      break;
 800883c:	e007      	b.n	800884e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800883e:	6839      	ldr	r1, [r7, #0]
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f000 f9ef 	bl	8008c24 <USBD_CtlError>
      err++;
 8008846:	7afb      	ldrb	r3, [r7, #11]
 8008848:	3301      	adds	r3, #1
 800884a:	72fb      	strb	r3, [r7, #11]
      break;
 800884c:	bf00      	nop
  }

  if (err != 0U)
 800884e:	7afb      	ldrb	r3, [r7, #11]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d11e      	bne.n	8008892 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	88db      	ldrh	r3, [r3, #6]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d016      	beq.n	800888a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800885c:	893b      	ldrh	r3, [r7, #8]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00e      	beq.n	8008880 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	88da      	ldrh	r2, [r3, #6]
 8008866:	893b      	ldrh	r3, [r7, #8]
 8008868:	4293      	cmp	r3, r2
 800886a:	bf28      	it	cs
 800886c:	4613      	movcs	r3, r2
 800886e:	b29b      	uxth	r3, r3
 8008870:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008872:	893b      	ldrh	r3, [r7, #8]
 8008874:	461a      	mov	r2, r3
 8008876:	68f9      	ldr	r1, [r7, #12]
 8008878:	6878      	ldr	r0, [r7, #4]
 800887a:	f000 fa44 	bl	8008d06 <USBD_CtlSendData>
 800887e:	e009      	b.n	8008894 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008880:	6839      	ldr	r1, [r7, #0]
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f000 f9ce 	bl	8008c24 <USBD_CtlError>
 8008888:	e004      	b.n	8008894 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 fa78 	bl	8008d80 <USBD_CtlSendStatus>
 8008890:	e000      	b.n	8008894 <USBD_GetDescriptor+0x2cc>
    return;
 8008892:	bf00      	nop
  }
}
 8008894:	3710      	adds	r7, #16
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
 800889a:	bf00      	nop

0800889c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b084      	sub	sp, #16
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
 80088a4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	889b      	ldrh	r3, [r3, #4]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d131      	bne.n	8008912 <USBD_SetAddress+0x76>
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	88db      	ldrh	r3, [r3, #6]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d12d      	bne.n	8008912 <USBD_SetAddress+0x76>
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	885b      	ldrh	r3, [r3, #2]
 80088ba:	2b7f      	cmp	r3, #127	; 0x7f
 80088bc:	d829      	bhi.n	8008912 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	885b      	ldrh	r3, [r3, #2]
 80088c2:	b2db      	uxtb	r3, r3
 80088c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80088c8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	2b03      	cmp	r3, #3
 80088d4:	d104      	bne.n	80088e0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80088d6:	6839      	ldr	r1, [r7, #0]
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f000 f9a3 	bl	8008c24 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088de:	e01d      	b.n	800891c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	7bfa      	ldrb	r2, [r7, #15]
 80088e4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80088e8:	7bfb      	ldrb	r3, [r7, #15]
 80088ea:	4619      	mov	r1, r3
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 fe51 	bl	8009594 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f000 fa44 	bl	8008d80 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80088f8:	7bfb      	ldrb	r3, [r7, #15]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d004      	beq.n	8008908 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2202      	movs	r2, #2
 8008902:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008906:	e009      	b.n	800891c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2201      	movs	r2, #1
 800890c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008910:	e004      	b.n	800891c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008912:	6839      	ldr	r1, [r7, #0]
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f000 f985 	bl	8008c24 <USBD_CtlError>
  }
}
 800891a:	bf00      	nop
 800891c:	bf00      	nop
 800891e:	3710      	adds	r7, #16
 8008920:	46bd      	mov	sp, r7
 8008922:	bd80      	pop	{r7, pc}

08008924 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
 800892c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800892e:	2300      	movs	r3, #0
 8008930:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	885b      	ldrh	r3, [r3, #2]
 8008936:	b2da      	uxtb	r2, r3
 8008938:	4b4c      	ldr	r3, [pc, #304]	; (8008a6c <USBD_SetConfig+0x148>)
 800893a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800893c:	4b4b      	ldr	r3, [pc, #300]	; (8008a6c <USBD_SetConfig+0x148>)
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	2b01      	cmp	r3, #1
 8008942:	d905      	bls.n	8008950 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008944:	6839      	ldr	r1, [r7, #0]
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 f96c 	bl	8008c24 <USBD_CtlError>
    return USBD_FAIL;
 800894c:	2303      	movs	r3, #3
 800894e:	e088      	b.n	8008a62 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008956:	b2db      	uxtb	r3, r3
 8008958:	2b02      	cmp	r3, #2
 800895a:	d002      	beq.n	8008962 <USBD_SetConfig+0x3e>
 800895c:	2b03      	cmp	r3, #3
 800895e:	d025      	beq.n	80089ac <USBD_SetConfig+0x88>
 8008960:	e071      	b.n	8008a46 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008962:	4b42      	ldr	r3, [pc, #264]	; (8008a6c <USBD_SetConfig+0x148>)
 8008964:	781b      	ldrb	r3, [r3, #0]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d01c      	beq.n	80089a4 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800896a:	4b40      	ldr	r3, [pc, #256]	; (8008a6c <USBD_SetConfig+0x148>)
 800896c:	781b      	ldrb	r3, [r3, #0]
 800896e:	461a      	mov	r2, r3
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008974:	4b3d      	ldr	r3, [pc, #244]	; (8008a6c <USBD_SetConfig+0x148>)
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	4619      	mov	r1, r3
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f7ff f949 	bl	8007c12 <USBD_SetClassConfig>
 8008980:	4603      	mov	r3, r0
 8008982:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008984:	7bfb      	ldrb	r3, [r7, #15]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d004      	beq.n	8008994 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800898a:	6839      	ldr	r1, [r7, #0]
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f000 f949 	bl	8008c24 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008992:	e065      	b.n	8008a60 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 f9f3 	bl	8008d80 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2203      	movs	r2, #3
 800899e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80089a2:	e05d      	b.n	8008a60 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f000 f9eb 	bl	8008d80 <USBD_CtlSendStatus>
      break;
 80089aa:	e059      	b.n	8008a60 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80089ac:	4b2f      	ldr	r3, [pc, #188]	; (8008a6c <USBD_SetConfig+0x148>)
 80089ae:	781b      	ldrb	r3, [r3, #0]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d112      	bne.n	80089da <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2202      	movs	r2, #2
 80089b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80089bc:	4b2b      	ldr	r3, [pc, #172]	; (8008a6c <USBD_SetConfig+0x148>)
 80089be:	781b      	ldrb	r3, [r3, #0]
 80089c0:	461a      	mov	r2, r3
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80089c6:	4b29      	ldr	r3, [pc, #164]	; (8008a6c <USBD_SetConfig+0x148>)
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	4619      	mov	r1, r3
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f7ff f93c 	bl	8007c4a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f000 f9d4 	bl	8008d80 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80089d8:	e042      	b.n	8008a60 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80089da:	4b24      	ldr	r3, [pc, #144]	; (8008a6c <USBD_SetConfig+0x148>)
 80089dc:	781b      	ldrb	r3, [r3, #0]
 80089de:	461a      	mov	r2, r3
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	429a      	cmp	r2, r3
 80089e6:	d02a      	beq.n	8008a3e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	b2db      	uxtb	r3, r3
 80089ee:	4619      	mov	r1, r3
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f7ff f92a 	bl	8007c4a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80089f6:	4b1d      	ldr	r3, [pc, #116]	; (8008a6c <USBD_SetConfig+0x148>)
 80089f8:	781b      	ldrb	r3, [r3, #0]
 80089fa:	461a      	mov	r2, r3
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008a00:	4b1a      	ldr	r3, [pc, #104]	; (8008a6c <USBD_SetConfig+0x148>)
 8008a02:	781b      	ldrb	r3, [r3, #0]
 8008a04:	4619      	mov	r1, r3
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f7ff f903 	bl	8007c12 <USBD_SetClassConfig>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008a10:	7bfb      	ldrb	r3, [r7, #15]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d00f      	beq.n	8008a36 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8008a16:	6839      	ldr	r1, [r7, #0]
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f000 f903 	bl	8008c24 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	b2db      	uxtb	r3, r3
 8008a24:	4619      	mov	r1, r3
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f7ff f90f 	bl	8007c4a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2202      	movs	r2, #2
 8008a30:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008a34:	e014      	b.n	8008a60 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f000 f9a2 	bl	8008d80 <USBD_CtlSendStatus>
      break;
 8008a3c:	e010      	b.n	8008a60 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f000 f99e 	bl	8008d80 <USBD_CtlSendStatus>
      break;
 8008a44:	e00c      	b.n	8008a60 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008a46:	6839      	ldr	r1, [r7, #0]
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f000 f8eb 	bl	8008c24 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008a4e:	4b07      	ldr	r3, [pc, #28]	; (8008a6c <USBD_SetConfig+0x148>)
 8008a50:	781b      	ldrb	r3, [r3, #0]
 8008a52:	4619      	mov	r1, r3
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f7ff f8f8 	bl	8007c4a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008a5a:	2303      	movs	r3, #3
 8008a5c:	73fb      	strb	r3, [r7, #15]
      break;
 8008a5e:	bf00      	nop
  }

  return ret;
 8008a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3710      	adds	r7, #16
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	bf00      	nop
 8008a6c:	200005e8 	.word	0x200005e8

08008a70 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b082      	sub	sp, #8
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
 8008a78:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	88db      	ldrh	r3, [r3, #6]
 8008a7e:	2b01      	cmp	r3, #1
 8008a80:	d004      	beq.n	8008a8c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008a82:	6839      	ldr	r1, [r7, #0]
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f000 f8cd 	bl	8008c24 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008a8a:	e023      	b.n	8008ad4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a92:	b2db      	uxtb	r3, r3
 8008a94:	2b02      	cmp	r3, #2
 8008a96:	dc02      	bgt.n	8008a9e <USBD_GetConfig+0x2e>
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	dc03      	bgt.n	8008aa4 <USBD_GetConfig+0x34>
 8008a9c:	e015      	b.n	8008aca <USBD_GetConfig+0x5a>
 8008a9e:	2b03      	cmp	r3, #3
 8008aa0:	d00b      	beq.n	8008aba <USBD_GetConfig+0x4a>
 8008aa2:	e012      	b.n	8008aca <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	3308      	adds	r3, #8
 8008aae:	2201      	movs	r2, #1
 8008ab0:	4619      	mov	r1, r3
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f000 f927 	bl	8008d06 <USBD_CtlSendData>
        break;
 8008ab8:	e00c      	b.n	8008ad4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	3304      	adds	r3, #4
 8008abe:	2201      	movs	r2, #1
 8008ac0:	4619      	mov	r1, r3
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f000 f91f 	bl	8008d06 <USBD_CtlSendData>
        break;
 8008ac8:	e004      	b.n	8008ad4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008aca:	6839      	ldr	r1, [r7, #0]
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f000 f8a9 	bl	8008c24 <USBD_CtlError>
        break;
 8008ad2:	bf00      	nop
}
 8008ad4:	bf00      	nop
 8008ad6:	3708      	adds	r7, #8
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bd80      	pop	{r7, pc}

08008adc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b082      	sub	sp, #8
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
 8008ae4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008aec:	b2db      	uxtb	r3, r3
 8008aee:	3b01      	subs	r3, #1
 8008af0:	2b02      	cmp	r3, #2
 8008af2:	d81e      	bhi.n	8008b32 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	88db      	ldrh	r3, [r3, #6]
 8008af8:	2b02      	cmp	r3, #2
 8008afa:	d004      	beq.n	8008b06 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008afc:	6839      	ldr	r1, [r7, #0]
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f000 f890 	bl	8008c24 <USBD_CtlError>
        break;
 8008b04:	e01a      	b.n	8008b3c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d005      	beq.n	8008b22 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	68db      	ldr	r3, [r3, #12]
 8008b1a:	f043 0202 	orr.w	r2, r3, #2
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	330c      	adds	r3, #12
 8008b26:	2202      	movs	r2, #2
 8008b28:	4619      	mov	r1, r3
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f000 f8eb 	bl	8008d06 <USBD_CtlSendData>
      break;
 8008b30:	e004      	b.n	8008b3c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008b32:	6839      	ldr	r1, [r7, #0]
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f000 f875 	bl	8008c24 <USBD_CtlError>
      break;
 8008b3a:	bf00      	nop
  }
}
 8008b3c:	bf00      	nop
 8008b3e:	3708      	adds	r7, #8
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}

08008b44 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b082      	sub	sp, #8
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
 8008b4c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	885b      	ldrh	r3, [r3, #2]
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	d106      	bne.n	8008b64 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2201      	movs	r2, #1
 8008b5a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f000 f90e 	bl	8008d80 <USBD_CtlSendStatus>
  }
}
 8008b64:	bf00      	nop
 8008b66:	3708      	adds	r7, #8
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}

08008b6c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b082      	sub	sp, #8
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b7c:	b2db      	uxtb	r3, r3
 8008b7e:	3b01      	subs	r3, #1
 8008b80:	2b02      	cmp	r3, #2
 8008b82:	d80b      	bhi.n	8008b9c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	885b      	ldrh	r3, [r3, #2]
 8008b88:	2b01      	cmp	r3, #1
 8008b8a:	d10c      	bne.n	8008ba6 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2200      	movs	r2, #0
 8008b90:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 f8f3 	bl	8008d80 <USBD_CtlSendStatus>
      }
      break;
 8008b9a:	e004      	b.n	8008ba6 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008b9c:	6839      	ldr	r1, [r7, #0]
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f000 f840 	bl	8008c24 <USBD_CtlError>
      break;
 8008ba4:	e000      	b.n	8008ba8 <USBD_ClrFeature+0x3c>
      break;
 8008ba6:	bf00      	nop
  }
}
 8008ba8:	bf00      	nop
 8008baa:	3708      	adds	r7, #8
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bd80      	pop	{r7, pc}

08008bb0 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b084      	sub	sp, #16
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	781a      	ldrb	r2, [r3, #0]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	3301      	adds	r3, #1
 8008bca:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	781a      	ldrb	r2, [r3, #0]
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008bda:	68f8      	ldr	r0, [r7, #12]
 8008bdc:	f7ff fabc 	bl	8008158 <SWAPBYTE>
 8008be0:	4603      	mov	r3, r0
 8008be2:	461a      	mov	r2, r3
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	3301      	adds	r3, #1
 8008bec:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	3301      	adds	r3, #1
 8008bf2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008bf4:	68f8      	ldr	r0, [r7, #12]
 8008bf6:	f7ff faaf 	bl	8008158 <SWAPBYTE>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	461a      	mov	r2, r3
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	3301      	adds	r3, #1
 8008c06:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008c0e:	68f8      	ldr	r0, [r7, #12]
 8008c10:	f7ff faa2 	bl	8008158 <SWAPBYTE>
 8008c14:	4603      	mov	r3, r0
 8008c16:	461a      	mov	r2, r3
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	80da      	strh	r2, [r3, #6]
}
 8008c1c:	bf00      	nop
 8008c1e:	3710      	adds	r7, #16
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}

08008c24 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b082      	sub	sp, #8
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
 8008c2c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c2e:	2180      	movs	r1, #128	; 0x80
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f000 fc45 	bl	80094c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008c36:	2100      	movs	r1, #0
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f000 fc41 	bl	80094c0 <USBD_LL_StallEP>
}
 8008c3e:	bf00      	nop
 8008c40:	3708      	adds	r7, #8
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}

08008c46 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008c46:	b580      	push	{r7, lr}
 8008c48:	b086      	sub	sp, #24
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	60f8      	str	r0, [r7, #12]
 8008c4e:	60b9      	str	r1, [r7, #8]
 8008c50:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008c52:	2300      	movs	r3, #0
 8008c54:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d036      	beq.n	8008cca <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008c60:	6938      	ldr	r0, [r7, #16]
 8008c62:	f000 f836 	bl	8008cd2 <USBD_GetLen>
 8008c66:	4603      	mov	r3, r0
 8008c68:	3301      	adds	r3, #1
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	005b      	lsls	r3, r3, #1
 8008c6e:	b29a      	uxth	r2, r3
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008c74:	7dfb      	ldrb	r3, [r7, #23]
 8008c76:	68ba      	ldr	r2, [r7, #8]
 8008c78:	4413      	add	r3, r2
 8008c7a:	687a      	ldr	r2, [r7, #4]
 8008c7c:	7812      	ldrb	r2, [r2, #0]
 8008c7e:	701a      	strb	r2, [r3, #0]
  idx++;
 8008c80:	7dfb      	ldrb	r3, [r7, #23]
 8008c82:	3301      	adds	r3, #1
 8008c84:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008c86:	7dfb      	ldrb	r3, [r7, #23]
 8008c88:	68ba      	ldr	r2, [r7, #8]
 8008c8a:	4413      	add	r3, r2
 8008c8c:	2203      	movs	r2, #3
 8008c8e:	701a      	strb	r2, [r3, #0]
  idx++;
 8008c90:	7dfb      	ldrb	r3, [r7, #23]
 8008c92:	3301      	adds	r3, #1
 8008c94:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008c96:	e013      	b.n	8008cc0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008c98:	7dfb      	ldrb	r3, [r7, #23]
 8008c9a:	68ba      	ldr	r2, [r7, #8]
 8008c9c:	4413      	add	r3, r2
 8008c9e:	693a      	ldr	r2, [r7, #16]
 8008ca0:	7812      	ldrb	r2, [r2, #0]
 8008ca2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	3301      	adds	r3, #1
 8008ca8:	613b      	str	r3, [r7, #16]
    idx++;
 8008caa:	7dfb      	ldrb	r3, [r7, #23]
 8008cac:	3301      	adds	r3, #1
 8008cae:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008cb0:	7dfb      	ldrb	r3, [r7, #23]
 8008cb2:	68ba      	ldr	r2, [r7, #8]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	701a      	strb	r2, [r3, #0]
    idx++;
 8008cba:	7dfb      	ldrb	r3, [r7, #23]
 8008cbc:	3301      	adds	r3, #1
 8008cbe:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	781b      	ldrb	r3, [r3, #0]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d1e7      	bne.n	8008c98 <USBD_GetString+0x52>
 8008cc8:	e000      	b.n	8008ccc <USBD_GetString+0x86>
    return;
 8008cca:	bf00      	nop
  }
}
 8008ccc:	3718      	adds	r7, #24
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd80      	pop	{r7, pc}

08008cd2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008cd2:	b480      	push	{r7}
 8008cd4:	b085      	sub	sp, #20
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008ce2:	e005      	b.n	8008cf0 <USBD_GetLen+0x1e>
  {
    len++;
 8008ce4:	7bfb      	ldrb	r3, [r7, #15]
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	3301      	adds	r3, #1
 8008cee:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	781b      	ldrb	r3, [r3, #0]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d1f5      	bne.n	8008ce4 <USBD_GetLen+0x12>
  }

  return len;
 8008cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3714      	adds	r7, #20
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d04:	4770      	bx	lr

08008d06 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008d06:	b580      	push	{r7, lr}
 8008d08:	b084      	sub	sp, #16
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	60f8      	str	r0, [r7, #12]
 8008d0e:	60b9      	str	r1, [r7, #8]
 8008d10:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	2202      	movs	r2, #2
 8008d16:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	687a      	ldr	r2, [r7, #4]
 8008d1e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	687a      	ldr	r2, [r7, #4]
 8008d24:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	68ba      	ldr	r2, [r7, #8]
 8008d2a:	2100      	movs	r1, #0
 8008d2c:	68f8      	ldr	r0, [r7, #12]
 8008d2e:	f000 fc50 	bl	80095d2 <USBD_LL_Transmit>

  return USBD_OK;
 8008d32:	2300      	movs	r3, #0
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	3710      	adds	r7, #16
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}

08008d3c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b084      	sub	sp, #16
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	60f8      	str	r0, [r7, #12]
 8008d44:	60b9      	str	r1, [r7, #8]
 8008d46:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	68ba      	ldr	r2, [r7, #8]
 8008d4c:	2100      	movs	r1, #0
 8008d4e:	68f8      	ldr	r0, [r7, #12]
 8008d50:	f000 fc3f 	bl	80095d2 <USBD_LL_Transmit>

  return USBD_OK;
 8008d54:	2300      	movs	r3, #0
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3710      	adds	r7, #16
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}

08008d5e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008d5e:	b580      	push	{r7, lr}
 8008d60:	b084      	sub	sp, #16
 8008d62:	af00      	add	r7, sp, #0
 8008d64:	60f8      	str	r0, [r7, #12]
 8008d66:	60b9      	str	r1, [r7, #8]
 8008d68:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	68ba      	ldr	r2, [r7, #8]
 8008d6e:	2100      	movs	r1, #0
 8008d70:	68f8      	ldr	r0, [r7, #12]
 8008d72:	f000 fc4f 	bl	8009614 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008d76:	2300      	movs	r3, #0
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	3710      	adds	r7, #16
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}

08008d80 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b082      	sub	sp, #8
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2204      	movs	r2, #4
 8008d8c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008d90:	2300      	movs	r3, #0
 8008d92:	2200      	movs	r2, #0
 8008d94:	2100      	movs	r1, #0
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f000 fc1b 	bl	80095d2 <USBD_LL_Transmit>

  return USBD_OK;
 8008d9c:	2300      	movs	r3, #0
}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	3708      	adds	r7, #8
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bd80      	pop	{r7, pc}

08008da6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008da6:	b580      	push	{r7, lr}
 8008da8:	b082      	sub	sp, #8
 8008daa:	af00      	add	r7, sp, #0
 8008dac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2205      	movs	r2, #5
 8008db2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008db6:	2300      	movs	r3, #0
 8008db8:	2200      	movs	r2, #0
 8008dba:	2100      	movs	r1, #0
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f000 fc29 	bl	8009614 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008dc2:	2300      	movs	r3, #0
}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	3708      	adds	r7, #8
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}

08008dcc <MX_USB_DEVICE_Init>:

/*
 * -- Insert your external function declaration here --
 */
/* USER CODE BEGIN 1 */
void MX_USB_DEVICE_Init(void) {
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

    /* USER CODE END USB_DEVICE_Init_PreTreatment */

    /* Init Device Library, add supported class and start the library. */
    if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK) {
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	4912      	ldr	r1, [pc, #72]	; (8008e1c <MX_USB_DEVICE_Init+0x50>)
 8008dd4:	4812      	ldr	r0, [pc, #72]	; (8008e20 <MX_USB_DEVICE_Init+0x54>)
 8008dd6:	f7fe feae 	bl	8007b36 <USBD_Init>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d001      	beq.n	8008de4 <MX_USB_DEVICE_Init+0x18>
        Error_Handler();
 8008de0:	f7f8 fe06 	bl	80019f0 <Error_Handler>
    }
    if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_Midi_ClassDriver) != USBD_OK) {
 8008de4:	490f      	ldr	r1, [pc, #60]	; (8008e24 <MX_USB_DEVICE_Init+0x58>)
 8008de6:	480e      	ldr	r0, [pc, #56]	; (8008e20 <MX_USB_DEVICE_Init+0x54>)
 8008de8:	f7fe fed5 	bl	8007b96 <USBD_RegisterClass>
 8008dec:	4603      	mov	r3, r0
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d001      	beq.n	8008df6 <MX_USB_DEVICE_Init+0x2a>
        Error_Handler();
 8008df2:	f7f8 fdfd 	bl	80019f0 <Error_Handler>
    }
    if (USBD_Midi_RegisterInterface(&hUsbDeviceFS, &USBD_Midi_fops) != USBD_OK) {
 8008df6:	490c      	ldr	r1, [pc, #48]	; (8008e28 <MX_USB_DEVICE_Init+0x5c>)
 8008df8:	4809      	ldr	r0, [pc, #36]	; (8008e20 <MX_USB_DEVICE_Init+0x54>)
 8008dfa:	f7fe fe85 	bl	8007b08 <USBD_Midi_RegisterInterface>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d001      	beq.n	8008e08 <MX_USB_DEVICE_Init+0x3c>
        Error_Handler();
 8008e04:	f7f8 fdf4 	bl	80019f0 <Error_Handler>
    }
    if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8008e08:	4805      	ldr	r0, [pc, #20]	; (8008e20 <MX_USB_DEVICE_Init+0x54>)
 8008e0a:	f7fe feeb 	bl	8007be4 <USBD_Start>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d001      	beq.n	8008e18 <MX_USB_DEVICE_Init+0x4c>
        Error_Handler();
 8008e14:	f7f8 fdec 	bl	80019f0 <Error_Handler>
    }

    /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

    /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008e18:	bf00      	nop
 8008e1a:	bd80      	pop	{r7, pc}
 8008e1c:	20000100 	.word	0x20000100
 8008e20:	2000230c 	.word	0x2000230c
 8008e24:	20000054 	.word	0x20000054
 8008e28:	20000150 	.word	0x20000150

08008e2c <MX_USB_Send_Midi>:

void MX_USB_Send_Midi(uint8_t channel, uint8_t cc, uint8_t value) {
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b084      	sub	sp, #16
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	4603      	mov	r3, r0
 8008e34:	71fb      	strb	r3, [r7, #7]
 8008e36:	460b      	mov	r3, r1
 8008e38:	71bb      	strb	r3, [r7, #6]
 8008e3a:	4613      	mov	r3, r2
 8008e3c:	717b      	strb	r3, [r7, #5]
    uint8_t buffer[4];
    const uint8_t usbFrame = (0 << 4) | 0x0B;
 8008e3e:	230b      	movs	r3, #11
 8008e40:	73fb      	strb	r3, [r7, #15]
    const uint8_t midiCommand = 0xB0 | channel;
 8008e42:	79fb      	ldrb	r3, [r7, #7]
 8008e44:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8008e48:	73bb      	strb	r3, [r7, #14]

    buffer[0] = usbFrame;
 8008e4a:	7bfb      	ldrb	r3, [r7, #15]
 8008e4c:	723b      	strb	r3, [r7, #8]
    buffer[1] = midiCommand;
 8008e4e:	7bbb      	ldrb	r3, [r7, #14]
 8008e50:	727b      	strb	r3, [r7, #9]
    buffer[2] = cc;
 8008e52:	79bb      	ldrb	r3, [r7, #6]
 8008e54:	72bb      	strb	r3, [r7, #10]
    buffer[3] = value;
 8008e56:	797b      	ldrb	r3, [r7, #5]
 8008e58:	72fb      	strb	r3, [r7, #11]

    switch (USBD_LL_Transmit(&hUsbDeviceFS, MIDI_IN_EP, buffer, 4)) {
 8008e5a:	f107 0208 	add.w	r2, r7, #8
 8008e5e:	2304      	movs	r3, #4
 8008e60:	2181      	movs	r1, #129	; 0x81
 8008e62:	4810      	ldr	r0, [pc, #64]	; (8008ea4 <MX_USB_Send_Midi+0x78>)
 8008e64:	f000 fbb5 	bl	80095d2 <USBD_LL_Transmit>
 8008e68:	4603      	mov	r3, r0
 8008e6a:	2b03      	cmp	r3, #3
 8008e6c:	d00a      	beq.n	8008e84 <MX_USB_Send_Midi+0x58>
 8008e6e:	2b03      	cmp	r3, #3
 8008e70:	dc10      	bgt.n	8008e94 <MX_USB_Send_Midi+0x68>
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d002      	beq.n	8008e7c <MX_USB_Send_Midi+0x50>
 8008e76:	2b01      	cmp	r3, #1
 8008e78:	d008      	beq.n	8008e8c <MX_USB_Send_Midi+0x60>
 8008e7a:	e00b      	b.n	8008e94 <MX_USB_Send_Midi+0x68>
    //FIXME use errorhandler!
    case USBD_OK:
        printf("ok\n");
 8008e7c:	480a      	ldr	r0, [pc, #40]	; (8008ea8 <MX_USB_Send_Midi+0x7c>)
 8008e7e:	f000 fd89 	bl	8009994 <puts>
        break;
 8008e82:	e00b      	b.n	8008e9c <MX_USB_Send_Midi+0x70>
    case USBD_FAIL:
        printf("USB SEND FAIL\n");
 8008e84:	4809      	ldr	r0, [pc, #36]	; (8008eac <MX_USB_Send_Midi+0x80>)
 8008e86:	f000 fd85 	bl	8009994 <puts>
        break;
 8008e8a:	e007      	b.n	8008e9c <MX_USB_Send_Midi+0x70>
    case USBD_BUSY:
        printf("USB SEND BUS\n");
 8008e8c:	4808      	ldr	r0, [pc, #32]	; (8008eb0 <MX_USB_Send_Midi+0x84>)
 8008e8e:	f000 fd81 	bl	8009994 <puts>
        break;
 8008e92:	e003      	b.n	8008e9c <MX_USB_Send_Midi+0x70>
    default:
        printf("USB SEND ERROR DEFAULT CASE\n");
 8008e94:	4807      	ldr	r0, [pc, #28]	; (8008eb4 <MX_USB_Send_Midi+0x88>)
 8008e96:	f000 fd7d 	bl	8009994 <puts>
    }
}
 8008e9a:	bf00      	nop
 8008e9c:	bf00      	nop
 8008e9e:	3710      	adds	r7, #16
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}
 8008ea4:	2000230c 	.word	0x2000230c
 8008ea8:	0800a9ec 	.word	0x0800a9ec
 8008eac:	0800a9f0 	.word	0x0800a9f0
 8008eb0:	0800aa00 	.word	0x0800aa00
 8008eb4:	0800aa10 	.word	0x0800aa10

08008eb8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b083      	sub	sp, #12
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	6039      	str	r1, [r7, #0]
 8008ec2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	2212      	movs	r2, #18
 8008ec8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008eca:	4b03      	ldr	r3, [pc, #12]	; (8008ed8 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	370c      	adds	r7, #12
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed6:	4770      	bx	lr
 8008ed8:	2000011c 	.word	0x2000011c

08008edc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	6039      	str	r1, [r7, #0]
 8008ee6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	2204      	movs	r2, #4
 8008eec:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008eee:	4b03      	ldr	r3, [pc, #12]	; (8008efc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	370c      	adds	r7, #12
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr
 8008efc:	20000130 	.word	0x20000130

08008f00 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b082      	sub	sp, #8
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	4603      	mov	r3, r0
 8008f08:	6039      	str	r1, [r7, #0]
 8008f0a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008f0c:	79fb      	ldrb	r3, [r7, #7]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d105      	bne.n	8008f1e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008f12:	683a      	ldr	r2, [r7, #0]
 8008f14:	4907      	ldr	r1, [pc, #28]	; (8008f34 <USBD_FS_ProductStrDescriptor+0x34>)
 8008f16:	4808      	ldr	r0, [pc, #32]	; (8008f38 <USBD_FS_ProductStrDescriptor+0x38>)
 8008f18:	f7ff fe95 	bl	8008c46 <USBD_GetString>
 8008f1c:	e004      	b.n	8008f28 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008f1e:	683a      	ldr	r2, [r7, #0]
 8008f20:	4904      	ldr	r1, [pc, #16]	; (8008f34 <USBD_FS_ProductStrDescriptor+0x34>)
 8008f22:	4805      	ldr	r0, [pc, #20]	; (8008f38 <USBD_FS_ProductStrDescriptor+0x38>)
 8008f24:	f7ff fe8f 	bl	8008c46 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008f28:	4b02      	ldr	r3, [pc, #8]	; (8008f34 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	3708      	adds	r7, #8
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}
 8008f32:	bf00      	nop
 8008f34:	200025dc 	.word	0x200025dc
 8008f38:	0800aa2c 	.word	0x0800aa2c

08008f3c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b082      	sub	sp, #8
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	4603      	mov	r3, r0
 8008f44:	6039      	str	r1, [r7, #0]
 8008f46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008f48:	683a      	ldr	r2, [r7, #0]
 8008f4a:	4904      	ldr	r1, [pc, #16]	; (8008f5c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008f4c:	4804      	ldr	r0, [pc, #16]	; (8008f60 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008f4e:	f7ff fe7a 	bl	8008c46 <USBD_GetString>
  return USBD_StrDesc;
 8008f52:	4b02      	ldr	r3, [pc, #8]	; (8008f5c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3708      	adds	r7, #8
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}
 8008f5c:	200025dc 	.word	0x200025dc
 8008f60:	0800aa40 	.word	0x0800aa40

08008f64 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b082      	sub	sp, #8
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	6039      	str	r1, [r7, #0]
 8008f6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	221a      	movs	r2, #26
 8008f74:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008f76:	f000 f843 	bl	8009000 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008f7a:	4b02      	ldr	r3, [pc, #8]	; (8008f84 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	3708      	adds	r7, #8
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bd80      	pop	{r7, pc}
 8008f84:	20000134 	.word	0x20000134

08008f88 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b082      	sub	sp, #8
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	4603      	mov	r3, r0
 8008f90:	6039      	str	r1, [r7, #0]
 8008f92:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008f94:	79fb      	ldrb	r3, [r7, #7]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d105      	bne.n	8008fa6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008f9a:	683a      	ldr	r2, [r7, #0]
 8008f9c:	4907      	ldr	r1, [pc, #28]	; (8008fbc <USBD_FS_ConfigStrDescriptor+0x34>)
 8008f9e:	4808      	ldr	r0, [pc, #32]	; (8008fc0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008fa0:	f7ff fe51 	bl	8008c46 <USBD_GetString>
 8008fa4:	e004      	b.n	8008fb0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008fa6:	683a      	ldr	r2, [r7, #0]
 8008fa8:	4904      	ldr	r1, [pc, #16]	; (8008fbc <USBD_FS_ConfigStrDescriptor+0x34>)
 8008faa:	4805      	ldr	r0, [pc, #20]	; (8008fc0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008fac:	f7ff fe4b 	bl	8008c46 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008fb0:	4b02      	ldr	r3, [pc, #8]	; (8008fbc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3708      	adds	r7, #8
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}
 8008fba:	bf00      	nop
 8008fbc:	200025dc 	.word	0x200025dc
 8008fc0:	0800aa54 	.word	0x0800aa54

08008fc4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b082      	sub	sp, #8
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	4603      	mov	r3, r0
 8008fcc:	6039      	str	r1, [r7, #0]
 8008fce:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008fd0:	79fb      	ldrb	r3, [r7, #7]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d105      	bne.n	8008fe2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008fd6:	683a      	ldr	r2, [r7, #0]
 8008fd8:	4907      	ldr	r1, [pc, #28]	; (8008ff8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008fda:	4808      	ldr	r0, [pc, #32]	; (8008ffc <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008fdc:	f7ff fe33 	bl	8008c46 <USBD_GetString>
 8008fe0:	e004      	b.n	8008fec <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008fe2:	683a      	ldr	r2, [r7, #0]
 8008fe4:	4904      	ldr	r1, [pc, #16]	; (8008ff8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008fe6:	4805      	ldr	r0, [pc, #20]	; (8008ffc <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008fe8:	f7ff fe2d 	bl	8008c46 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008fec:	4b02      	ldr	r3, [pc, #8]	; (8008ff8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3708      	adds	r7, #8
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
 8008ff6:	bf00      	nop
 8008ff8:	200025dc 	.word	0x200025dc
 8008ffc:	0800aa64 	.word	0x0800aa64

08009000 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b084      	sub	sp, #16
 8009004:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009006:	4b0f      	ldr	r3, [pc, #60]	; (8009044 <Get_SerialNum+0x44>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800900c:	4b0e      	ldr	r3, [pc, #56]	; (8009048 <Get_SerialNum+0x48>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009012:	4b0e      	ldr	r3, [pc, #56]	; (800904c <Get_SerialNum+0x4c>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009018:	68fa      	ldr	r2, [r7, #12]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	4413      	add	r3, r2
 800901e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d009      	beq.n	800903a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009026:	2208      	movs	r2, #8
 8009028:	4909      	ldr	r1, [pc, #36]	; (8009050 <Get_SerialNum+0x50>)
 800902a:	68f8      	ldr	r0, [r7, #12]
 800902c:	f000 f814 	bl	8009058 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009030:	2204      	movs	r2, #4
 8009032:	4908      	ldr	r1, [pc, #32]	; (8009054 <Get_SerialNum+0x54>)
 8009034:	68b8      	ldr	r0, [r7, #8]
 8009036:	f000 f80f 	bl	8009058 <IntToUnicode>
  }
}
 800903a:	bf00      	nop
 800903c:	3710      	adds	r7, #16
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}
 8009042:	bf00      	nop
 8009044:	1fff7a10 	.word	0x1fff7a10
 8009048:	1fff7a14 	.word	0x1fff7a14
 800904c:	1fff7a18 	.word	0x1fff7a18
 8009050:	20000136 	.word	0x20000136
 8009054:	20000146 	.word	0x20000146

08009058 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009058:	b480      	push	{r7}
 800905a:	b087      	sub	sp, #28
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	4613      	mov	r3, r2
 8009064:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009066:	2300      	movs	r3, #0
 8009068:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800906a:	2300      	movs	r3, #0
 800906c:	75fb      	strb	r3, [r7, #23]
 800906e:	e027      	b.n	80090c0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	0f1b      	lsrs	r3, r3, #28
 8009074:	2b09      	cmp	r3, #9
 8009076:	d80b      	bhi.n	8009090 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	0f1b      	lsrs	r3, r3, #28
 800907c:	b2da      	uxtb	r2, r3
 800907e:	7dfb      	ldrb	r3, [r7, #23]
 8009080:	005b      	lsls	r3, r3, #1
 8009082:	4619      	mov	r1, r3
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	440b      	add	r3, r1
 8009088:	3230      	adds	r2, #48	; 0x30
 800908a:	b2d2      	uxtb	r2, r2
 800908c:	701a      	strb	r2, [r3, #0]
 800908e:	e00a      	b.n	80090a6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	0f1b      	lsrs	r3, r3, #28
 8009094:	b2da      	uxtb	r2, r3
 8009096:	7dfb      	ldrb	r3, [r7, #23]
 8009098:	005b      	lsls	r3, r3, #1
 800909a:	4619      	mov	r1, r3
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	440b      	add	r3, r1
 80090a0:	3237      	adds	r2, #55	; 0x37
 80090a2:	b2d2      	uxtb	r2, r2
 80090a4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	011b      	lsls	r3, r3, #4
 80090aa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80090ac:	7dfb      	ldrb	r3, [r7, #23]
 80090ae:	005b      	lsls	r3, r3, #1
 80090b0:	3301      	adds	r3, #1
 80090b2:	68ba      	ldr	r2, [r7, #8]
 80090b4:	4413      	add	r3, r2
 80090b6:	2200      	movs	r2, #0
 80090b8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80090ba:	7dfb      	ldrb	r3, [r7, #23]
 80090bc:	3301      	adds	r3, #1
 80090be:	75fb      	strb	r3, [r7, #23]
 80090c0:	7dfa      	ldrb	r2, [r7, #23]
 80090c2:	79fb      	ldrb	r3, [r7, #7]
 80090c4:	429a      	cmp	r2, r3
 80090c6:	d3d3      	bcc.n	8009070 <IntToUnicode+0x18>
  }
}
 80090c8:	bf00      	nop
 80090ca:	bf00      	nop
 80090cc:	371c      	adds	r7, #28
 80090ce:	46bd      	mov	sp, r7
 80090d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d4:	4770      	bx	lr

080090d6 <Midi_Receive>:
extern USBD_HandleTypeDef USBD_Device;
USBD_Midi_ItfTypeDef USBD_Midi_fops = {
	Midi_Receive,
};

static int8_t Midi_Receive(uint8_t *msg, uint32_t len) {
 80090d6:	b480      	push	{r7}
 80090d8:	b083      	sub	sp, #12
 80090da:	af00      	add	r7, sp, #0
 80090dc:	6078      	str	r0, [r7, #4]
 80090de:	6039      	str	r1, [r7, #0]
		break;
	default:
		break;
	}
*/
	return 0;
 80090e0:	2300      	movs	r3, #0
}
 80090e2:	4618      	mov	r0, r3
 80090e4:	370c      	adds	r7, #12
 80090e6:	46bd      	mov	sp, r7
 80090e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ec:	4770      	bx	lr
	...

080090f0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b08a      	sub	sp, #40	; 0x28
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80090f8:	f107 0314 	add.w	r3, r7, #20
 80090fc:	2200      	movs	r2, #0
 80090fe:	601a      	str	r2, [r3, #0]
 8009100:	605a      	str	r2, [r3, #4]
 8009102:	609a      	str	r2, [r3, #8]
 8009104:	60da      	str	r2, [r3, #12]
 8009106:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009110:	d13a      	bne.n	8009188 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009112:	2300      	movs	r3, #0
 8009114:	613b      	str	r3, [r7, #16]
 8009116:	4b1e      	ldr	r3, [pc, #120]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 8009118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800911a:	4a1d      	ldr	r2, [pc, #116]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 800911c:	f043 0301 	orr.w	r3, r3, #1
 8009120:	6313      	str	r3, [r2, #48]	; 0x30
 8009122:	4b1b      	ldr	r3, [pc, #108]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 8009124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009126:	f003 0301 	and.w	r3, r3, #1
 800912a:	613b      	str	r3, [r7, #16]
 800912c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800912e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009132:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009134:	2302      	movs	r3, #2
 8009136:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009138:	2300      	movs	r3, #0
 800913a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800913c:	2300      	movs	r3, #0
 800913e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009140:	230a      	movs	r3, #10
 8009142:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009144:	f107 0314 	add.w	r3, r7, #20
 8009148:	4619      	mov	r1, r3
 800914a:	4812      	ldr	r0, [pc, #72]	; (8009194 <HAL_PCD_MspInit+0xa4>)
 800914c:	f7fa f984 	bl	8003458 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009150:	4b0f      	ldr	r3, [pc, #60]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 8009152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009154:	4a0e      	ldr	r2, [pc, #56]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 8009156:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800915a:	6353      	str	r3, [r2, #52]	; 0x34
 800915c:	2300      	movs	r3, #0
 800915e:	60fb      	str	r3, [r7, #12]
 8009160:	4b0b      	ldr	r3, [pc, #44]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 8009162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009164:	4a0a      	ldr	r2, [pc, #40]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 8009166:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800916a:	6453      	str	r3, [r2, #68]	; 0x44
 800916c:	4b08      	ldr	r3, [pc, #32]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 800916e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009170:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009174:	60fb      	str	r3, [r7, #12]
 8009176:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009178:	2200      	movs	r2, #0
 800917a:	2100      	movs	r1, #0
 800917c:	2043      	movs	r0, #67	; 0x43
 800917e:	f7fa f934 	bl	80033ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009182:	2043      	movs	r0, #67	; 0x43
 8009184:	f7fa f94d 	bl	8003422 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009188:	bf00      	nop
 800918a:	3728      	adds	r7, #40	; 0x28
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}
 8009190:	40023800 	.word	0x40023800
 8009194:	40020000 	.word	0x40020000

08009198 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b082      	sub	sp, #8
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80091ac:	4619      	mov	r1, r3
 80091ae:	4610      	mov	r0, r2
 80091b0:	f7fe fd63 	bl	8007c7a <USBD_LL_SetupStage>
}
 80091b4:	bf00      	nop
 80091b6:	3708      	adds	r7, #8
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}

080091bc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b082      	sub	sp, #8
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
 80091c4:	460b      	mov	r3, r1
 80091c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80091ce:	78fa      	ldrb	r2, [r7, #3]
 80091d0:	6879      	ldr	r1, [r7, #4]
 80091d2:	4613      	mov	r3, r2
 80091d4:	00db      	lsls	r3, r3, #3
 80091d6:	1a9b      	subs	r3, r3, r2
 80091d8:	009b      	lsls	r3, r3, #2
 80091da:	440b      	add	r3, r1
 80091dc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80091e0:	681a      	ldr	r2, [r3, #0]
 80091e2:	78fb      	ldrb	r3, [r7, #3]
 80091e4:	4619      	mov	r1, r3
 80091e6:	f7fe fd9d 	bl	8007d24 <USBD_LL_DataOutStage>
}
 80091ea:	bf00      	nop
 80091ec:	3708      	adds	r7, #8
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}

080091f2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091f2:	b580      	push	{r7, lr}
 80091f4:	b082      	sub	sp, #8
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	6078      	str	r0, [r7, #4]
 80091fa:	460b      	mov	r3, r1
 80091fc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009204:	78fa      	ldrb	r2, [r7, #3]
 8009206:	6879      	ldr	r1, [r7, #4]
 8009208:	4613      	mov	r3, r2
 800920a:	00db      	lsls	r3, r3, #3
 800920c:	1a9b      	subs	r3, r3, r2
 800920e:	009b      	lsls	r3, r3, #2
 8009210:	440b      	add	r3, r1
 8009212:	3348      	adds	r3, #72	; 0x48
 8009214:	681a      	ldr	r2, [r3, #0]
 8009216:	78fb      	ldrb	r3, [r7, #3]
 8009218:	4619      	mov	r1, r3
 800921a:	f7fe fde6 	bl	8007dea <USBD_LL_DataInStage>
}
 800921e:	bf00      	nop
 8009220:	3708      	adds	r7, #8
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009226:	b580      	push	{r7, lr}
 8009228:	b082      	sub	sp, #8
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009234:	4618      	mov	r0, r3
 8009236:	f7fe fefa 	bl	800802e <USBD_LL_SOF>
}
 800923a:	bf00      	nop
 800923c:	3708      	adds	r7, #8
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}

08009242 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009242:	b580      	push	{r7, lr}
 8009244:	b084      	sub	sp, #16
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800924a:	2301      	movs	r3, #1
 800924c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	68db      	ldr	r3, [r3, #12]
 8009252:	2b02      	cmp	r3, #2
 8009254:	d001      	beq.n	800925a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009256:	f7f8 fbcb 	bl	80019f0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009260:	7bfa      	ldrb	r2, [r7, #15]
 8009262:	4611      	mov	r1, r2
 8009264:	4618      	mov	r0, r3
 8009266:	f7fe fea4 	bl	8007fb2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009270:	4618      	mov	r0, r3
 8009272:	f7fe fe50 	bl	8007f16 <USBD_LL_Reset>
}
 8009276:	bf00      	nop
 8009278:	3710      	adds	r7, #16
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}
	...

08009280 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b082      	sub	sp, #8
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800928e:	4618      	mov	r0, r3
 8009290:	f7fe fe9f 	bl	8007fd2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	687a      	ldr	r2, [r7, #4]
 80092a0:	6812      	ldr	r2, [r2, #0]
 80092a2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80092a6:	f043 0301 	orr.w	r3, r3, #1
 80092aa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6a1b      	ldr	r3, [r3, #32]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d005      	beq.n	80092c0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80092b4:	4b04      	ldr	r3, [pc, #16]	; (80092c8 <HAL_PCD_SuspendCallback+0x48>)
 80092b6:	691b      	ldr	r3, [r3, #16]
 80092b8:	4a03      	ldr	r2, [pc, #12]	; (80092c8 <HAL_PCD_SuspendCallback+0x48>)
 80092ba:	f043 0306 	orr.w	r3, r3, #6
 80092be:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80092c0:	bf00      	nop
 80092c2:	3708      	adds	r7, #8
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}
 80092c8:	e000ed00 	.word	0xe000ed00

080092cc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b082      	sub	sp, #8
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80092da:	4618      	mov	r0, r3
 80092dc:	f7fe fe8f 	bl	8007ffe <USBD_LL_Resume>
}
 80092e0:	bf00      	nop
 80092e2:	3708      	adds	r7, #8
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}

080092e8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b082      	sub	sp, #8
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
 80092f0:	460b      	mov	r3, r1
 80092f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80092fa:	78fa      	ldrb	r2, [r7, #3]
 80092fc:	4611      	mov	r1, r2
 80092fe:	4618      	mov	r0, r3
 8009300:	f7fe fedd 	bl	80080be <USBD_LL_IsoOUTIncomplete>
}
 8009304:	bf00      	nop
 8009306:	3708      	adds	r7, #8
 8009308:	46bd      	mov	sp, r7
 800930a:	bd80      	pop	{r7, pc}

0800930c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b082      	sub	sp, #8
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
 8009314:	460b      	mov	r3, r1
 8009316:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800931e:	78fa      	ldrb	r2, [r7, #3]
 8009320:	4611      	mov	r1, r2
 8009322:	4618      	mov	r0, r3
 8009324:	f7fe fea5 	bl	8008072 <USBD_LL_IsoINIncomplete>
}
 8009328:	bf00      	nop
 800932a:	3708      	adds	r7, #8
 800932c:	46bd      	mov	sp, r7
 800932e:	bd80      	pop	{r7, pc}

08009330 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b082      	sub	sp, #8
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800933e:	4618      	mov	r0, r3
 8009340:	f7fe fee3 	bl	800810a <USBD_LL_DevConnected>
}
 8009344:	bf00      	nop
 8009346:	3708      	adds	r7, #8
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}

0800934c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b082      	sub	sp, #8
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800935a:	4618      	mov	r0, r3
 800935c:	f7fe fee0 	bl	8008120 <USBD_LL_DevDisconnected>
}
 8009360:	bf00      	nop
 8009362:	3708      	adds	r7, #8
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}

08009368 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	781b      	ldrb	r3, [r3, #0]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d13c      	bne.n	80093f2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009378:	4a20      	ldr	r2, [pc, #128]	; (80093fc <USBD_LL_Init+0x94>)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	4a1e      	ldr	r2, [pc, #120]	; (80093fc <USBD_LL_Init+0x94>)
 8009384:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009388:	4b1c      	ldr	r3, [pc, #112]	; (80093fc <USBD_LL_Init+0x94>)
 800938a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800938e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009390:	4b1a      	ldr	r3, [pc, #104]	; (80093fc <USBD_LL_Init+0x94>)
 8009392:	2204      	movs	r2, #4
 8009394:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009396:	4b19      	ldr	r3, [pc, #100]	; (80093fc <USBD_LL_Init+0x94>)
 8009398:	2202      	movs	r2, #2
 800939a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800939c:	4b17      	ldr	r3, [pc, #92]	; (80093fc <USBD_LL_Init+0x94>)
 800939e:	2200      	movs	r2, #0
 80093a0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80093a2:	4b16      	ldr	r3, [pc, #88]	; (80093fc <USBD_LL_Init+0x94>)
 80093a4:	2202      	movs	r2, #2
 80093a6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80093a8:	4b14      	ldr	r3, [pc, #80]	; (80093fc <USBD_LL_Init+0x94>)
 80093aa:	2200      	movs	r2, #0
 80093ac:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80093ae:	4b13      	ldr	r3, [pc, #76]	; (80093fc <USBD_LL_Init+0x94>)
 80093b0:	2200      	movs	r2, #0
 80093b2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80093b4:	4b11      	ldr	r3, [pc, #68]	; (80093fc <USBD_LL_Init+0x94>)
 80093b6:	2200      	movs	r2, #0
 80093b8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80093ba:	4b10      	ldr	r3, [pc, #64]	; (80093fc <USBD_LL_Init+0x94>)
 80093bc:	2200      	movs	r2, #0
 80093be:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80093c0:	4b0e      	ldr	r3, [pc, #56]	; (80093fc <USBD_LL_Init+0x94>)
 80093c2:	2200      	movs	r2, #0
 80093c4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80093c6:	480d      	ldr	r0, [pc, #52]	; (80093fc <USBD_LL_Init+0x94>)
 80093c8:	f7fa fff1 	bl	80043ae <HAL_PCD_Init>
 80093cc:	4603      	mov	r3, r0
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d001      	beq.n	80093d6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80093d2:	f7f8 fb0d 	bl	80019f0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80093d6:	2180      	movs	r1, #128	; 0x80
 80093d8:	4808      	ldr	r0, [pc, #32]	; (80093fc <USBD_LL_Init+0x94>)
 80093da:	f7fc f94e 	bl	800567a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80093de:	2240      	movs	r2, #64	; 0x40
 80093e0:	2100      	movs	r1, #0
 80093e2:	4806      	ldr	r0, [pc, #24]	; (80093fc <USBD_LL_Init+0x94>)
 80093e4:	f7fc f902 	bl	80055ec <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80093e8:	2280      	movs	r2, #128	; 0x80
 80093ea:	2101      	movs	r1, #1
 80093ec:	4803      	ldr	r0, [pc, #12]	; (80093fc <USBD_LL_Init+0x94>)
 80093ee:	f7fc f8fd 	bl	80055ec <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80093f2:	2300      	movs	r3, #0
}
 80093f4:	4618      	mov	r0, r3
 80093f6:	3708      	adds	r7, #8
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bd80      	pop	{r7, pc}
 80093fc:	200027dc 	.word	0x200027dc

08009400 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b084      	sub	sp, #16
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009408:	2300      	movs	r3, #0
 800940a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800940c:	2300      	movs	r3, #0
 800940e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009416:	4618      	mov	r0, r3
 8009418:	f7fb f8e6 	bl	80045e8 <HAL_PCD_Start>
 800941c:	4603      	mov	r3, r0
 800941e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009420:	7bfb      	ldrb	r3, [r7, #15]
 8009422:	4618      	mov	r0, r3
 8009424:	f000 f938 	bl	8009698 <USBD_Get_USB_Status>
 8009428:	4603      	mov	r3, r0
 800942a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800942c:	7bbb      	ldrb	r3, [r7, #14]
}
 800942e:	4618      	mov	r0, r3
 8009430:	3710      	adds	r7, #16
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}

08009436 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009436:	b580      	push	{r7, lr}
 8009438:	b084      	sub	sp, #16
 800943a:	af00      	add	r7, sp, #0
 800943c:	6078      	str	r0, [r7, #4]
 800943e:	4608      	mov	r0, r1
 8009440:	4611      	mov	r1, r2
 8009442:	461a      	mov	r2, r3
 8009444:	4603      	mov	r3, r0
 8009446:	70fb      	strb	r3, [r7, #3]
 8009448:	460b      	mov	r3, r1
 800944a:	70bb      	strb	r3, [r7, #2]
 800944c:	4613      	mov	r3, r2
 800944e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009450:	2300      	movs	r3, #0
 8009452:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009454:	2300      	movs	r3, #0
 8009456:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800945e:	78bb      	ldrb	r3, [r7, #2]
 8009460:	883a      	ldrh	r2, [r7, #0]
 8009462:	78f9      	ldrb	r1, [r7, #3]
 8009464:	f7fb fcca 	bl	8004dfc <HAL_PCD_EP_Open>
 8009468:	4603      	mov	r3, r0
 800946a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800946c:	7bfb      	ldrb	r3, [r7, #15]
 800946e:	4618      	mov	r0, r3
 8009470:	f000 f912 	bl	8009698 <USBD_Get_USB_Status>
 8009474:	4603      	mov	r3, r0
 8009476:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009478:	7bbb      	ldrb	r3, [r7, #14]
}
 800947a:	4618      	mov	r0, r3
 800947c:	3710      	adds	r7, #16
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}

08009482 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009482:	b580      	push	{r7, lr}
 8009484:	b084      	sub	sp, #16
 8009486:	af00      	add	r7, sp, #0
 8009488:	6078      	str	r0, [r7, #4]
 800948a:	460b      	mov	r3, r1
 800948c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800948e:	2300      	movs	r3, #0
 8009490:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009492:	2300      	movs	r3, #0
 8009494:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800949c:	78fa      	ldrb	r2, [r7, #3]
 800949e:	4611      	mov	r1, r2
 80094a0:	4618      	mov	r0, r3
 80094a2:	f7fb fd13 	bl	8004ecc <HAL_PCD_EP_Close>
 80094a6:	4603      	mov	r3, r0
 80094a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094aa:	7bfb      	ldrb	r3, [r7, #15]
 80094ac:	4618      	mov	r0, r3
 80094ae:	f000 f8f3 	bl	8009698 <USBD_Get_USB_Status>
 80094b2:	4603      	mov	r3, r0
 80094b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3710      	adds	r7, #16
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}

080094c0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
 80094c8:	460b      	mov	r3, r1
 80094ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094cc:	2300      	movs	r3, #0
 80094ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094d0:	2300      	movs	r3, #0
 80094d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80094da:	78fa      	ldrb	r2, [r7, #3]
 80094dc:	4611      	mov	r1, r2
 80094de:	4618      	mov	r0, r3
 80094e0:	f7fb fdeb 	bl	80050ba <HAL_PCD_EP_SetStall>
 80094e4:	4603      	mov	r3, r0
 80094e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094e8:	7bfb      	ldrb	r3, [r7, #15]
 80094ea:	4618      	mov	r0, r3
 80094ec:	f000 f8d4 	bl	8009698 <USBD_Get_USB_Status>
 80094f0:	4603      	mov	r3, r0
 80094f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	3710      	adds	r7, #16
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}

080094fe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80094fe:	b580      	push	{r7, lr}
 8009500:	b084      	sub	sp, #16
 8009502:	af00      	add	r7, sp, #0
 8009504:	6078      	str	r0, [r7, #4]
 8009506:	460b      	mov	r3, r1
 8009508:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800950a:	2300      	movs	r3, #0
 800950c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800950e:	2300      	movs	r3, #0
 8009510:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009518:	78fa      	ldrb	r2, [r7, #3]
 800951a:	4611      	mov	r1, r2
 800951c:	4618      	mov	r0, r3
 800951e:	f7fb fe30 	bl	8005182 <HAL_PCD_EP_ClrStall>
 8009522:	4603      	mov	r3, r0
 8009524:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009526:	7bfb      	ldrb	r3, [r7, #15]
 8009528:	4618      	mov	r0, r3
 800952a:	f000 f8b5 	bl	8009698 <USBD_Get_USB_Status>
 800952e:	4603      	mov	r3, r0
 8009530:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009532:	7bbb      	ldrb	r3, [r7, #14]
}
 8009534:	4618      	mov	r0, r3
 8009536:	3710      	adds	r7, #16
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}

0800953c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800953c:	b480      	push	{r7}
 800953e:	b085      	sub	sp, #20
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
 8009544:	460b      	mov	r3, r1
 8009546:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800954e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009550:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009554:	2b00      	cmp	r3, #0
 8009556:	da0b      	bge.n	8009570 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009558:	78fb      	ldrb	r3, [r7, #3]
 800955a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800955e:	68f9      	ldr	r1, [r7, #12]
 8009560:	4613      	mov	r3, r2
 8009562:	00db      	lsls	r3, r3, #3
 8009564:	1a9b      	subs	r3, r3, r2
 8009566:	009b      	lsls	r3, r3, #2
 8009568:	440b      	add	r3, r1
 800956a:	333e      	adds	r3, #62	; 0x3e
 800956c:	781b      	ldrb	r3, [r3, #0]
 800956e:	e00b      	b.n	8009588 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009570:	78fb      	ldrb	r3, [r7, #3]
 8009572:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009576:	68f9      	ldr	r1, [r7, #12]
 8009578:	4613      	mov	r3, r2
 800957a:	00db      	lsls	r3, r3, #3
 800957c:	1a9b      	subs	r3, r3, r2
 800957e:	009b      	lsls	r3, r3, #2
 8009580:	440b      	add	r3, r1
 8009582:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009586:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009588:	4618      	mov	r0, r3
 800958a:	3714      	adds	r7, #20
 800958c:	46bd      	mov	sp, r7
 800958e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009592:	4770      	bx	lr

08009594 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	460b      	mov	r3, r1
 800959e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095a0:	2300      	movs	r3, #0
 80095a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095a4:	2300      	movs	r3, #0
 80095a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80095ae:	78fa      	ldrb	r2, [r7, #3]
 80095b0:	4611      	mov	r1, r2
 80095b2:	4618      	mov	r0, r3
 80095b4:	f7fb fbfd 	bl	8004db2 <HAL_PCD_SetAddress>
 80095b8:	4603      	mov	r3, r0
 80095ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095bc:	7bfb      	ldrb	r3, [r7, #15]
 80095be:	4618      	mov	r0, r3
 80095c0:	f000 f86a 	bl	8009698 <USBD_Get_USB_Status>
 80095c4:	4603      	mov	r3, r0
 80095c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3710      	adds	r7, #16
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}

080095d2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80095d2:	b580      	push	{r7, lr}
 80095d4:	b086      	sub	sp, #24
 80095d6:	af00      	add	r7, sp, #0
 80095d8:	60f8      	str	r0, [r7, #12]
 80095da:	607a      	str	r2, [r7, #4]
 80095dc:	603b      	str	r3, [r7, #0]
 80095de:	460b      	mov	r3, r1
 80095e0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095e2:	2300      	movs	r3, #0
 80095e4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095e6:	2300      	movs	r3, #0
 80095e8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80095f0:	7af9      	ldrb	r1, [r7, #11]
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	687a      	ldr	r2, [r7, #4]
 80095f6:	f7fb fd16 	bl	8005026 <HAL_PCD_EP_Transmit>
 80095fa:	4603      	mov	r3, r0
 80095fc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095fe:	7dfb      	ldrb	r3, [r7, #23]
 8009600:	4618      	mov	r0, r3
 8009602:	f000 f849 	bl	8009698 <USBD_Get_USB_Status>
 8009606:	4603      	mov	r3, r0
 8009608:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800960a:	7dbb      	ldrb	r3, [r7, #22]
}
 800960c:	4618      	mov	r0, r3
 800960e:	3718      	adds	r7, #24
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}

08009614 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b086      	sub	sp, #24
 8009618:	af00      	add	r7, sp, #0
 800961a:	60f8      	str	r0, [r7, #12]
 800961c:	607a      	str	r2, [r7, #4]
 800961e:	603b      	str	r3, [r7, #0]
 8009620:	460b      	mov	r3, r1
 8009622:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009624:	2300      	movs	r3, #0
 8009626:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009628:	2300      	movs	r3, #0
 800962a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009632:	7af9      	ldrb	r1, [r7, #11]
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	687a      	ldr	r2, [r7, #4]
 8009638:	f7fb fc92 	bl	8004f60 <HAL_PCD_EP_Receive>
 800963c:	4603      	mov	r3, r0
 800963e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009640:	7dfb      	ldrb	r3, [r7, #23]
 8009642:	4618      	mov	r0, r3
 8009644:	f000 f828 	bl	8009698 <USBD_Get_USB_Status>
 8009648:	4603      	mov	r3, r0
 800964a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800964c:	7dbb      	ldrb	r3, [r7, #22]
}
 800964e:	4618      	mov	r0, r3
 8009650:	3718      	adds	r7, #24
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}

08009656 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009656:	b580      	push	{r7, lr}
 8009658:	b082      	sub	sp, #8
 800965a:	af00      	add	r7, sp, #0
 800965c:	6078      	str	r0, [r7, #4]
 800965e:	460b      	mov	r3, r1
 8009660:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009668:	78fa      	ldrb	r2, [r7, #3]
 800966a:	4611      	mov	r1, r2
 800966c:	4618      	mov	r0, r3
 800966e:	f7fb fcc2 	bl	8004ff6 <HAL_PCD_EP_GetRxCount>
 8009672:	4603      	mov	r3, r0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3708      	adds	r7, #8
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800967c:	b480      	push	{r7}
 800967e:	b083      	sub	sp, #12
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009684:	4b03      	ldr	r3, [pc, #12]	; (8009694 <USBD_static_malloc+0x18>)
}
 8009686:	4618      	mov	r0, r3
 8009688:	370c      	adds	r7, #12
 800968a:	46bd      	mov	sp, r7
 800968c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009690:	4770      	bx	lr
 8009692:	bf00      	nop
 8009694:	200005ec 	.word	0x200005ec

08009698 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009698:	b480      	push	{r7}
 800969a:	b085      	sub	sp, #20
 800969c:	af00      	add	r7, sp, #0
 800969e:	4603      	mov	r3, r0
 80096a0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096a2:	2300      	movs	r3, #0
 80096a4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80096a6:	79fb      	ldrb	r3, [r7, #7]
 80096a8:	2b03      	cmp	r3, #3
 80096aa:	d817      	bhi.n	80096dc <USBD_Get_USB_Status+0x44>
 80096ac:	a201      	add	r2, pc, #4	; (adr r2, 80096b4 <USBD_Get_USB_Status+0x1c>)
 80096ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096b2:	bf00      	nop
 80096b4:	080096c5 	.word	0x080096c5
 80096b8:	080096cb 	.word	0x080096cb
 80096bc:	080096d1 	.word	0x080096d1
 80096c0:	080096d7 	.word	0x080096d7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80096c4:	2300      	movs	r3, #0
 80096c6:	73fb      	strb	r3, [r7, #15]
    break;
 80096c8:	e00b      	b.n	80096e2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80096ca:	2303      	movs	r3, #3
 80096cc:	73fb      	strb	r3, [r7, #15]
    break;
 80096ce:	e008      	b.n	80096e2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80096d0:	2301      	movs	r3, #1
 80096d2:	73fb      	strb	r3, [r7, #15]
    break;
 80096d4:	e005      	b.n	80096e2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80096d6:	2303      	movs	r3, #3
 80096d8:	73fb      	strb	r3, [r7, #15]
    break;
 80096da:	e002      	b.n	80096e2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80096dc:	2303      	movs	r3, #3
 80096de:	73fb      	strb	r3, [r7, #15]
    break;
 80096e0:	bf00      	nop
  }
  return usb_status;
 80096e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3714      	adds	r7, #20
 80096e8:	46bd      	mov	sp, r7
 80096ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ee:	4770      	bx	lr

080096f0 <__errno>:
 80096f0:	4b01      	ldr	r3, [pc, #4]	; (80096f8 <__errno+0x8>)
 80096f2:	6818      	ldr	r0, [r3, #0]
 80096f4:	4770      	bx	lr
 80096f6:	bf00      	nop
 80096f8:	20000154 	.word	0x20000154

080096fc <__libc_init_array>:
 80096fc:	b570      	push	{r4, r5, r6, lr}
 80096fe:	4d0d      	ldr	r5, [pc, #52]	; (8009734 <__libc_init_array+0x38>)
 8009700:	4c0d      	ldr	r4, [pc, #52]	; (8009738 <__libc_init_array+0x3c>)
 8009702:	1b64      	subs	r4, r4, r5
 8009704:	10a4      	asrs	r4, r4, #2
 8009706:	2600      	movs	r6, #0
 8009708:	42a6      	cmp	r6, r4
 800970a:	d109      	bne.n	8009720 <__libc_init_array+0x24>
 800970c:	4d0b      	ldr	r5, [pc, #44]	; (800973c <__libc_init_array+0x40>)
 800970e:	4c0c      	ldr	r4, [pc, #48]	; (8009740 <__libc_init_array+0x44>)
 8009710:	f001 f87c 	bl	800a80c <_init>
 8009714:	1b64      	subs	r4, r4, r5
 8009716:	10a4      	asrs	r4, r4, #2
 8009718:	2600      	movs	r6, #0
 800971a:	42a6      	cmp	r6, r4
 800971c:	d105      	bne.n	800972a <__libc_init_array+0x2e>
 800971e:	bd70      	pop	{r4, r5, r6, pc}
 8009720:	f855 3b04 	ldr.w	r3, [r5], #4
 8009724:	4798      	blx	r3
 8009726:	3601      	adds	r6, #1
 8009728:	e7ee      	b.n	8009708 <__libc_init_array+0xc>
 800972a:	f855 3b04 	ldr.w	r3, [r5], #4
 800972e:	4798      	blx	r3
 8009730:	3601      	adds	r6, #1
 8009732:	e7f2      	b.n	800971a <__libc_init_array+0x1e>
 8009734:	0800bdbc 	.word	0x0800bdbc
 8009738:	0800bdbc 	.word	0x0800bdbc
 800973c:	0800bdbc 	.word	0x0800bdbc
 8009740:	0800bdc0 	.word	0x0800bdc0

08009744 <malloc>:
 8009744:	4b02      	ldr	r3, [pc, #8]	; (8009750 <malloc+0xc>)
 8009746:	4601      	mov	r1, r0
 8009748:	6818      	ldr	r0, [r3, #0]
 800974a:	f000 b85b 	b.w	8009804 <_malloc_r>
 800974e:	bf00      	nop
 8009750:	20000154 	.word	0x20000154

08009754 <memset>:
 8009754:	4402      	add	r2, r0
 8009756:	4603      	mov	r3, r0
 8009758:	4293      	cmp	r3, r2
 800975a:	d100      	bne.n	800975e <memset+0xa>
 800975c:	4770      	bx	lr
 800975e:	f803 1b01 	strb.w	r1, [r3], #1
 8009762:	e7f9      	b.n	8009758 <memset+0x4>

08009764 <_free_r>:
 8009764:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009766:	2900      	cmp	r1, #0
 8009768:	d048      	beq.n	80097fc <_free_r+0x98>
 800976a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800976e:	9001      	str	r0, [sp, #4]
 8009770:	2b00      	cmp	r3, #0
 8009772:	f1a1 0404 	sub.w	r4, r1, #4
 8009776:	bfb8      	it	lt
 8009778:	18e4      	addlt	r4, r4, r3
 800977a:	f000 fc49 	bl	800a010 <__malloc_lock>
 800977e:	4a20      	ldr	r2, [pc, #128]	; (8009800 <_free_r+0x9c>)
 8009780:	9801      	ldr	r0, [sp, #4]
 8009782:	6813      	ldr	r3, [r2, #0]
 8009784:	4615      	mov	r5, r2
 8009786:	b933      	cbnz	r3, 8009796 <_free_r+0x32>
 8009788:	6063      	str	r3, [r4, #4]
 800978a:	6014      	str	r4, [r2, #0]
 800978c:	b003      	add	sp, #12
 800978e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009792:	f000 bc43 	b.w	800a01c <__malloc_unlock>
 8009796:	42a3      	cmp	r3, r4
 8009798:	d90b      	bls.n	80097b2 <_free_r+0x4e>
 800979a:	6821      	ldr	r1, [r4, #0]
 800979c:	1862      	adds	r2, r4, r1
 800979e:	4293      	cmp	r3, r2
 80097a0:	bf04      	itt	eq
 80097a2:	681a      	ldreq	r2, [r3, #0]
 80097a4:	685b      	ldreq	r3, [r3, #4]
 80097a6:	6063      	str	r3, [r4, #4]
 80097a8:	bf04      	itt	eq
 80097aa:	1852      	addeq	r2, r2, r1
 80097ac:	6022      	streq	r2, [r4, #0]
 80097ae:	602c      	str	r4, [r5, #0]
 80097b0:	e7ec      	b.n	800978c <_free_r+0x28>
 80097b2:	461a      	mov	r2, r3
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	b10b      	cbz	r3, 80097bc <_free_r+0x58>
 80097b8:	42a3      	cmp	r3, r4
 80097ba:	d9fa      	bls.n	80097b2 <_free_r+0x4e>
 80097bc:	6811      	ldr	r1, [r2, #0]
 80097be:	1855      	adds	r5, r2, r1
 80097c0:	42a5      	cmp	r5, r4
 80097c2:	d10b      	bne.n	80097dc <_free_r+0x78>
 80097c4:	6824      	ldr	r4, [r4, #0]
 80097c6:	4421      	add	r1, r4
 80097c8:	1854      	adds	r4, r2, r1
 80097ca:	42a3      	cmp	r3, r4
 80097cc:	6011      	str	r1, [r2, #0]
 80097ce:	d1dd      	bne.n	800978c <_free_r+0x28>
 80097d0:	681c      	ldr	r4, [r3, #0]
 80097d2:	685b      	ldr	r3, [r3, #4]
 80097d4:	6053      	str	r3, [r2, #4]
 80097d6:	4421      	add	r1, r4
 80097d8:	6011      	str	r1, [r2, #0]
 80097da:	e7d7      	b.n	800978c <_free_r+0x28>
 80097dc:	d902      	bls.n	80097e4 <_free_r+0x80>
 80097de:	230c      	movs	r3, #12
 80097e0:	6003      	str	r3, [r0, #0]
 80097e2:	e7d3      	b.n	800978c <_free_r+0x28>
 80097e4:	6825      	ldr	r5, [r4, #0]
 80097e6:	1961      	adds	r1, r4, r5
 80097e8:	428b      	cmp	r3, r1
 80097ea:	bf04      	itt	eq
 80097ec:	6819      	ldreq	r1, [r3, #0]
 80097ee:	685b      	ldreq	r3, [r3, #4]
 80097f0:	6063      	str	r3, [r4, #4]
 80097f2:	bf04      	itt	eq
 80097f4:	1949      	addeq	r1, r1, r5
 80097f6:	6021      	streq	r1, [r4, #0]
 80097f8:	6054      	str	r4, [r2, #4]
 80097fa:	e7c7      	b.n	800978c <_free_r+0x28>
 80097fc:	b003      	add	sp, #12
 80097fe:	bd30      	pop	{r4, r5, pc}
 8009800:	200021c0 	.word	0x200021c0

08009804 <_malloc_r>:
 8009804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009806:	1ccd      	adds	r5, r1, #3
 8009808:	f025 0503 	bic.w	r5, r5, #3
 800980c:	3508      	adds	r5, #8
 800980e:	2d0c      	cmp	r5, #12
 8009810:	bf38      	it	cc
 8009812:	250c      	movcc	r5, #12
 8009814:	2d00      	cmp	r5, #0
 8009816:	4606      	mov	r6, r0
 8009818:	db01      	blt.n	800981e <_malloc_r+0x1a>
 800981a:	42a9      	cmp	r1, r5
 800981c:	d903      	bls.n	8009826 <_malloc_r+0x22>
 800981e:	230c      	movs	r3, #12
 8009820:	6033      	str	r3, [r6, #0]
 8009822:	2000      	movs	r0, #0
 8009824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009826:	f000 fbf3 	bl	800a010 <__malloc_lock>
 800982a:	4921      	ldr	r1, [pc, #132]	; (80098b0 <_malloc_r+0xac>)
 800982c:	680a      	ldr	r2, [r1, #0]
 800982e:	4614      	mov	r4, r2
 8009830:	b99c      	cbnz	r4, 800985a <_malloc_r+0x56>
 8009832:	4f20      	ldr	r7, [pc, #128]	; (80098b4 <_malloc_r+0xb0>)
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	b923      	cbnz	r3, 8009842 <_malloc_r+0x3e>
 8009838:	4621      	mov	r1, r4
 800983a:	4630      	mov	r0, r6
 800983c:	f000 f8b2 	bl	80099a4 <_sbrk_r>
 8009840:	6038      	str	r0, [r7, #0]
 8009842:	4629      	mov	r1, r5
 8009844:	4630      	mov	r0, r6
 8009846:	f000 f8ad 	bl	80099a4 <_sbrk_r>
 800984a:	1c43      	adds	r3, r0, #1
 800984c:	d123      	bne.n	8009896 <_malloc_r+0x92>
 800984e:	230c      	movs	r3, #12
 8009850:	6033      	str	r3, [r6, #0]
 8009852:	4630      	mov	r0, r6
 8009854:	f000 fbe2 	bl	800a01c <__malloc_unlock>
 8009858:	e7e3      	b.n	8009822 <_malloc_r+0x1e>
 800985a:	6823      	ldr	r3, [r4, #0]
 800985c:	1b5b      	subs	r3, r3, r5
 800985e:	d417      	bmi.n	8009890 <_malloc_r+0x8c>
 8009860:	2b0b      	cmp	r3, #11
 8009862:	d903      	bls.n	800986c <_malloc_r+0x68>
 8009864:	6023      	str	r3, [r4, #0]
 8009866:	441c      	add	r4, r3
 8009868:	6025      	str	r5, [r4, #0]
 800986a:	e004      	b.n	8009876 <_malloc_r+0x72>
 800986c:	6863      	ldr	r3, [r4, #4]
 800986e:	42a2      	cmp	r2, r4
 8009870:	bf0c      	ite	eq
 8009872:	600b      	streq	r3, [r1, #0]
 8009874:	6053      	strne	r3, [r2, #4]
 8009876:	4630      	mov	r0, r6
 8009878:	f000 fbd0 	bl	800a01c <__malloc_unlock>
 800987c:	f104 000b 	add.w	r0, r4, #11
 8009880:	1d23      	adds	r3, r4, #4
 8009882:	f020 0007 	bic.w	r0, r0, #7
 8009886:	1ac2      	subs	r2, r0, r3
 8009888:	d0cc      	beq.n	8009824 <_malloc_r+0x20>
 800988a:	1a1b      	subs	r3, r3, r0
 800988c:	50a3      	str	r3, [r4, r2]
 800988e:	e7c9      	b.n	8009824 <_malloc_r+0x20>
 8009890:	4622      	mov	r2, r4
 8009892:	6864      	ldr	r4, [r4, #4]
 8009894:	e7cc      	b.n	8009830 <_malloc_r+0x2c>
 8009896:	1cc4      	adds	r4, r0, #3
 8009898:	f024 0403 	bic.w	r4, r4, #3
 800989c:	42a0      	cmp	r0, r4
 800989e:	d0e3      	beq.n	8009868 <_malloc_r+0x64>
 80098a0:	1a21      	subs	r1, r4, r0
 80098a2:	4630      	mov	r0, r6
 80098a4:	f000 f87e 	bl	80099a4 <_sbrk_r>
 80098a8:	3001      	adds	r0, #1
 80098aa:	d1dd      	bne.n	8009868 <_malloc_r+0x64>
 80098ac:	e7cf      	b.n	800984e <_malloc_r+0x4a>
 80098ae:	bf00      	nop
 80098b0:	200021c0 	.word	0x200021c0
 80098b4:	200021c4 	.word	0x200021c4

080098b8 <_puts_r>:
 80098b8:	b570      	push	{r4, r5, r6, lr}
 80098ba:	460e      	mov	r6, r1
 80098bc:	4605      	mov	r5, r0
 80098be:	b118      	cbz	r0, 80098c8 <_puts_r+0x10>
 80098c0:	6983      	ldr	r3, [r0, #24]
 80098c2:	b90b      	cbnz	r3, 80098c8 <_puts_r+0x10>
 80098c4:	f000 faa0 	bl	8009e08 <__sinit>
 80098c8:	69ab      	ldr	r3, [r5, #24]
 80098ca:	68ac      	ldr	r4, [r5, #8]
 80098cc:	b913      	cbnz	r3, 80098d4 <_puts_r+0x1c>
 80098ce:	4628      	mov	r0, r5
 80098d0:	f000 fa9a 	bl	8009e08 <__sinit>
 80098d4:	4b2c      	ldr	r3, [pc, #176]	; (8009988 <_puts_r+0xd0>)
 80098d6:	429c      	cmp	r4, r3
 80098d8:	d120      	bne.n	800991c <_puts_r+0x64>
 80098da:	686c      	ldr	r4, [r5, #4]
 80098dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098de:	07db      	lsls	r3, r3, #31
 80098e0:	d405      	bmi.n	80098ee <_puts_r+0x36>
 80098e2:	89a3      	ldrh	r3, [r4, #12]
 80098e4:	0598      	lsls	r0, r3, #22
 80098e6:	d402      	bmi.n	80098ee <_puts_r+0x36>
 80098e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098ea:	f000 fb2b 	bl	8009f44 <__retarget_lock_acquire_recursive>
 80098ee:	89a3      	ldrh	r3, [r4, #12]
 80098f0:	0719      	lsls	r1, r3, #28
 80098f2:	d51d      	bpl.n	8009930 <_puts_r+0x78>
 80098f4:	6923      	ldr	r3, [r4, #16]
 80098f6:	b1db      	cbz	r3, 8009930 <_puts_r+0x78>
 80098f8:	3e01      	subs	r6, #1
 80098fa:	68a3      	ldr	r3, [r4, #8]
 80098fc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009900:	3b01      	subs	r3, #1
 8009902:	60a3      	str	r3, [r4, #8]
 8009904:	bb39      	cbnz	r1, 8009956 <_puts_r+0x9e>
 8009906:	2b00      	cmp	r3, #0
 8009908:	da38      	bge.n	800997c <_puts_r+0xc4>
 800990a:	4622      	mov	r2, r4
 800990c:	210a      	movs	r1, #10
 800990e:	4628      	mov	r0, r5
 8009910:	f000 f8a0 	bl	8009a54 <__swbuf_r>
 8009914:	3001      	adds	r0, #1
 8009916:	d011      	beq.n	800993c <_puts_r+0x84>
 8009918:	250a      	movs	r5, #10
 800991a:	e011      	b.n	8009940 <_puts_r+0x88>
 800991c:	4b1b      	ldr	r3, [pc, #108]	; (800998c <_puts_r+0xd4>)
 800991e:	429c      	cmp	r4, r3
 8009920:	d101      	bne.n	8009926 <_puts_r+0x6e>
 8009922:	68ac      	ldr	r4, [r5, #8]
 8009924:	e7da      	b.n	80098dc <_puts_r+0x24>
 8009926:	4b1a      	ldr	r3, [pc, #104]	; (8009990 <_puts_r+0xd8>)
 8009928:	429c      	cmp	r4, r3
 800992a:	bf08      	it	eq
 800992c:	68ec      	ldreq	r4, [r5, #12]
 800992e:	e7d5      	b.n	80098dc <_puts_r+0x24>
 8009930:	4621      	mov	r1, r4
 8009932:	4628      	mov	r0, r5
 8009934:	f000 f8e0 	bl	8009af8 <__swsetup_r>
 8009938:	2800      	cmp	r0, #0
 800993a:	d0dd      	beq.n	80098f8 <_puts_r+0x40>
 800993c:	f04f 35ff 	mov.w	r5, #4294967295
 8009940:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009942:	07da      	lsls	r2, r3, #31
 8009944:	d405      	bmi.n	8009952 <_puts_r+0x9a>
 8009946:	89a3      	ldrh	r3, [r4, #12]
 8009948:	059b      	lsls	r3, r3, #22
 800994a:	d402      	bmi.n	8009952 <_puts_r+0x9a>
 800994c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800994e:	f000 fafa 	bl	8009f46 <__retarget_lock_release_recursive>
 8009952:	4628      	mov	r0, r5
 8009954:	bd70      	pop	{r4, r5, r6, pc}
 8009956:	2b00      	cmp	r3, #0
 8009958:	da04      	bge.n	8009964 <_puts_r+0xac>
 800995a:	69a2      	ldr	r2, [r4, #24]
 800995c:	429a      	cmp	r2, r3
 800995e:	dc06      	bgt.n	800996e <_puts_r+0xb6>
 8009960:	290a      	cmp	r1, #10
 8009962:	d004      	beq.n	800996e <_puts_r+0xb6>
 8009964:	6823      	ldr	r3, [r4, #0]
 8009966:	1c5a      	adds	r2, r3, #1
 8009968:	6022      	str	r2, [r4, #0]
 800996a:	7019      	strb	r1, [r3, #0]
 800996c:	e7c5      	b.n	80098fa <_puts_r+0x42>
 800996e:	4622      	mov	r2, r4
 8009970:	4628      	mov	r0, r5
 8009972:	f000 f86f 	bl	8009a54 <__swbuf_r>
 8009976:	3001      	adds	r0, #1
 8009978:	d1bf      	bne.n	80098fa <_puts_r+0x42>
 800997a:	e7df      	b.n	800993c <_puts_r+0x84>
 800997c:	6823      	ldr	r3, [r4, #0]
 800997e:	250a      	movs	r5, #10
 8009980:	1c5a      	adds	r2, r3, #1
 8009982:	6022      	str	r2, [r4, #0]
 8009984:	701d      	strb	r5, [r3, #0]
 8009986:	e7db      	b.n	8009940 <_puts_r+0x88>
 8009988:	0800bd40 	.word	0x0800bd40
 800998c:	0800bd60 	.word	0x0800bd60
 8009990:	0800bd20 	.word	0x0800bd20

08009994 <puts>:
 8009994:	4b02      	ldr	r3, [pc, #8]	; (80099a0 <puts+0xc>)
 8009996:	4601      	mov	r1, r0
 8009998:	6818      	ldr	r0, [r3, #0]
 800999a:	f7ff bf8d 	b.w	80098b8 <_puts_r>
 800999e:	bf00      	nop
 80099a0:	20000154 	.word	0x20000154

080099a4 <_sbrk_r>:
 80099a4:	b538      	push	{r3, r4, r5, lr}
 80099a6:	4d06      	ldr	r5, [pc, #24]	; (80099c0 <_sbrk_r+0x1c>)
 80099a8:	2300      	movs	r3, #0
 80099aa:	4604      	mov	r4, r0
 80099ac:	4608      	mov	r0, r1
 80099ae:	602b      	str	r3, [r5, #0]
 80099b0:	f7f8 fec6 	bl	8002740 <_sbrk>
 80099b4:	1c43      	adds	r3, r0, #1
 80099b6:	d102      	bne.n	80099be <_sbrk_r+0x1a>
 80099b8:	682b      	ldr	r3, [r5, #0]
 80099ba:	b103      	cbz	r3, 80099be <_sbrk_r+0x1a>
 80099bc:	6023      	str	r3, [r4, #0]
 80099be:	bd38      	pop	{r3, r4, r5, pc}
 80099c0:	20002bf0 	.word	0x20002bf0

080099c4 <sniprintf>:
 80099c4:	b40c      	push	{r2, r3}
 80099c6:	b530      	push	{r4, r5, lr}
 80099c8:	4b17      	ldr	r3, [pc, #92]	; (8009a28 <sniprintf+0x64>)
 80099ca:	1e0c      	subs	r4, r1, #0
 80099cc:	681d      	ldr	r5, [r3, #0]
 80099ce:	b09d      	sub	sp, #116	; 0x74
 80099d0:	da08      	bge.n	80099e4 <sniprintf+0x20>
 80099d2:	238b      	movs	r3, #139	; 0x8b
 80099d4:	602b      	str	r3, [r5, #0]
 80099d6:	f04f 30ff 	mov.w	r0, #4294967295
 80099da:	b01d      	add	sp, #116	; 0x74
 80099dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80099e0:	b002      	add	sp, #8
 80099e2:	4770      	bx	lr
 80099e4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80099e8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80099ec:	bf14      	ite	ne
 80099ee:	f104 33ff 	addne.w	r3, r4, #4294967295
 80099f2:	4623      	moveq	r3, r4
 80099f4:	9304      	str	r3, [sp, #16]
 80099f6:	9307      	str	r3, [sp, #28]
 80099f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80099fc:	9002      	str	r0, [sp, #8]
 80099fe:	9006      	str	r0, [sp, #24]
 8009a00:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009a04:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009a06:	ab21      	add	r3, sp, #132	; 0x84
 8009a08:	a902      	add	r1, sp, #8
 8009a0a:	4628      	mov	r0, r5
 8009a0c:	9301      	str	r3, [sp, #4]
 8009a0e:	f000 fb67 	bl	800a0e0 <_svfiprintf_r>
 8009a12:	1c43      	adds	r3, r0, #1
 8009a14:	bfbc      	itt	lt
 8009a16:	238b      	movlt	r3, #139	; 0x8b
 8009a18:	602b      	strlt	r3, [r5, #0]
 8009a1a:	2c00      	cmp	r4, #0
 8009a1c:	d0dd      	beq.n	80099da <sniprintf+0x16>
 8009a1e:	9b02      	ldr	r3, [sp, #8]
 8009a20:	2200      	movs	r2, #0
 8009a22:	701a      	strb	r2, [r3, #0]
 8009a24:	e7d9      	b.n	80099da <sniprintf+0x16>
 8009a26:	bf00      	nop
 8009a28:	20000154 	.word	0x20000154

08009a2c <strncpy>:
 8009a2c:	b510      	push	{r4, lr}
 8009a2e:	3901      	subs	r1, #1
 8009a30:	4603      	mov	r3, r0
 8009a32:	b132      	cbz	r2, 8009a42 <strncpy+0x16>
 8009a34:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009a38:	f803 4b01 	strb.w	r4, [r3], #1
 8009a3c:	3a01      	subs	r2, #1
 8009a3e:	2c00      	cmp	r4, #0
 8009a40:	d1f7      	bne.n	8009a32 <strncpy+0x6>
 8009a42:	441a      	add	r2, r3
 8009a44:	2100      	movs	r1, #0
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d100      	bne.n	8009a4c <strncpy+0x20>
 8009a4a:	bd10      	pop	{r4, pc}
 8009a4c:	f803 1b01 	strb.w	r1, [r3], #1
 8009a50:	e7f9      	b.n	8009a46 <strncpy+0x1a>
	...

08009a54 <__swbuf_r>:
 8009a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a56:	460e      	mov	r6, r1
 8009a58:	4614      	mov	r4, r2
 8009a5a:	4605      	mov	r5, r0
 8009a5c:	b118      	cbz	r0, 8009a66 <__swbuf_r+0x12>
 8009a5e:	6983      	ldr	r3, [r0, #24]
 8009a60:	b90b      	cbnz	r3, 8009a66 <__swbuf_r+0x12>
 8009a62:	f000 f9d1 	bl	8009e08 <__sinit>
 8009a66:	4b21      	ldr	r3, [pc, #132]	; (8009aec <__swbuf_r+0x98>)
 8009a68:	429c      	cmp	r4, r3
 8009a6a:	d12b      	bne.n	8009ac4 <__swbuf_r+0x70>
 8009a6c:	686c      	ldr	r4, [r5, #4]
 8009a6e:	69a3      	ldr	r3, [r4, #24]
 8009a70:	60a3      	str	r3, [r4, #8]
 8009a72:	89a3      	ldrh	r3, [r4, #12]
 8009a74:	071a      	lsls	r2, r3, #28
 8009a76:	d52f      	bpl.n	8009ad8 <__swbuf_r+0x84>
 8009a78:	6923      	ldr	r3, [r4, #16]
 8009a7a:	b36b      	cbz	r3, 8009ad8 <__swbuf_r+0x84>
 8009a7c:	6923      	ldr	r3, [r4, #16]
 8009a7e:	6820      	ldr	r0, [r4, #0]
 8009a80:	1ac0      	subs	r0, r0, r3
 8009a82:	6963      	ldr	r3, [r4, #20]
 8009a84:	b2f6      	uxtb	r6, r6
 8009a86:	4283      	cmp	r3, r0
 8009a88:	4637      	mov	r7, r6
 8009a8a:	dc04      	bgt.n	8009a96 <__swbuf_r+0x42>
 8009a8c:	4621      	mov	r1, r4
 8009a8e:	4628      	mov	r0, r5
 8009a90:	f000 f926 	bl	8009ce0 <_fflush_r>
 8009a94:	bb30      	cbnz	r0, 8009ae4 <__swbuf_r+0x90>
 8009a96:	68a3      	ldr	r3, [r4, #8]
 8009a98:	3b01      	subs	r3, #1
 8009a9a:	60a3      	str	r3, [r4, #8]
 8009a9c:	6823      	ldr	r3, [r4, #0]
 8009a9e:	1c5a      	adds	r2, r3, #1
 8009aa0:	6022      	str	r2, [r4, #0]
 8009aa2:	701e      	strb	r6, [r3, #0]
 8009aa4:	6963      	ldr	r3, [r4, #20]
 8009aa6:	3001      	adds	r0, #1
 8009aa8:	4283      	cmp	r3, r0
 8009aaa:	d004      	beq.n	8009ab6 <__swbuf_r+0x62>
 8009aac:	89a3      	ldrh	r3, [r4, #12]
 8009aae:	07db      	lsls	r3, r3, #31
 8009ab0:	d506      	bpl.n	8009ac0 <__swbuf_r+0x6c>
 8009ab2:	2e0a      	cmp	r6, #10
 8009ab4:	d104      	bne.n	8009ac0 <__swbuf_r+0x6c>
 8009ab6:	4621      	mov	r1, r4
 8009ab8:	4628      	mov	r0, r5
 8009aba:	f000 f911 	bl	8009ce0 <_fflush_r>
 8009abe:	b988      	cbnz	r0, 8009ae4 <__swbuf_r+0x90>
 8009ac0:	4638      	mov	r0, r7
 8009ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ac4:	4b0a      	ldr	r3, [pc, #40]	; (8009af0 <__swbuf_r+0x9c>)
 8009ac6:	429c      	cmp	r4, r3
 8009ac8:	d101      	bne.n	8009ace <__swbuf_r+0x7a>
 8009aca:	68ac      	ldr	r4, [r5, #8]
 8009acc:	e7cf      	b.n	8009a6e <__swbuf_r+0x1a>
 8009ace:	4b09      	ldr	r3, [pc, #36]	; (8009af4 <__swbuf_r+0xa0>)
 8009ad0:	429c      	cmp	r4, r3
 8009ad2:	bf08      	it	eq
 8009ad4:	68ec      	ldreq	r4, [r5, #12]
 8009ad6:	e7ca      	b.n	8009a6e <__swbuf_r+0x1a>
 8009ad8:	4621      	mov	r1, r4
 8009ada:	4628      	mov	r0, r5
 8009adc:	f000 f80c 	bl	8009af8 <__swsetup_r>
 8009ae0:	2800      	cmp	r0, #0
 8009ae2:	d0cb      	beq.n	8009a7c <__swbuf_r+0x28>
 8009ae4:	f04f 37ff 	mov.w	r7, #4294967295
 8009ae8:	e7ea      	b.n	8009ac0 <__swbuf_r+0x6c>
 8009aea:	bf00      	nop
 8009aec:	0800bd40 	.word	0x0800bd40
 8009af0:	0800bd60 	.word	0x0800bd60
 8009af4:	0800bd20 	.word	0x0800bd20

08009af8 <__swsetup_r>:
 8009af8:	4b32      	ldr	r3, [pc, #200]	; (8009bc4 <__swsetup_r+0xcc>)
 8009afa:	b570      	push	{r4, r5, r6, lr}
 8009afc:	681d      	ldr	r5, [r3, #0]
 8009afe:	4606      	mov	r6, r0
 8009b00:	460c      	mov	r4, r1
 8009b02:	b125      	cbz	r5, 8009b0e <__swsetup_r+0x16>
 8009b04:	69ab      	ldr	r3, [r5, #24]
 8009b06:	b913      	cbnz	r3, 8009b0e <__swsetup_r+0x16>
 8009b08:	4628      	mov	r0, r5
 8009b0a:	f000 f97d 	bl	8009e08 <__sinit>
 8009b0e:	4b2e      	ldr	r3, [pc, #184]	; (8009bc8 <__swsetup_r+0xd0>)
 8009b10:	429c      	cmp	r4, r3
 8009b12:	d10f      	bne.n	8009b34 <__swsetup_r+0x3c>
 8009b14:	686c      	ldr	r4, [r5, #4]
 8009b16:	89a3      	ldrh	r3, [r4, #12]
 8009b18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b1c:	0719      	lsls	r1, r3, #28
 8009b1e:	d42c      	bmi.n	8009b7a <__swsetup_r+0x82>
 8009b20:	06dd      	lsls	r5, r3, #27
 8009b22:	d411      	bmi.n	8009b48 <__swsetup_r+0x50>
 8009b24:	2309      	movs	r3, #9
 8009b26:	6033      	str	r3, [r6, #0]
 8009b28:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009b2c:	81a3      	strh	r3, [r4, #12]
 8009b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8009b32:	e03e      	b.n	8009bb2 <__swsetup_r+0xba>
 8009b34:	4b25      	ldr	r3, [pc, #148]	; (8009bcc <__swsetup_r+0xd4>)
 8009b36:	429c      	cmp	r4, r3
 8009b38:	d101      	bne.n	8009b3e <__swsetup_r+0x46>
 8009b3a:	68ac      	ldr	r4, [r5, #8]
 8009b3c:	e7eb      	b.n	8009b16 <__swsetup_r+0x1e>
 8009b3e:	4b24      	ldr	r3, [pc, #144]	; (8009bd0 <__swsetup_r+0xd8>)
 8009b40:	429c      	cmp	r4, r3
 8009b42:	bf08      	it	eq
 8009b44:	68ec      	ldreq	r4, [r5, #12]
 8009b46:	e7e6      	b.n	8009b16 <__swsetup_r+0x1e>
 8009b48:	0758      	lsls	r0, r3, #29
 8009b4a:	d512      	bpl.n	8009b72 <__swsetup_r+0x7a>
 8009b4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b4e:	b141      	cbz	r1, 8009b62 <__swsetup_r+0x6a>
 8009b50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b54:	4299      	cmp	r1, r3
 8009b56:	d002      	beq.n	8009b5e <__swsetup_r+0x66>
 8009b58:	4630      	mov	r0, r6
 8009b5a:	f7ff fe03 	bl	8009764 <_free_r>
 8009b5e:	2300      	movs	r3, #0
 8009b60:	6363      	str	r3, [r4, #52]	; 0x34
 8009b62:	89a3      	ldrh	r3, [r4, #12]
 8009b64:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009b68:	81a3      	strh	r3, [r4, #12]
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	6063      	str	r3, [r4, #4]
 8009b6e:	6923      	ldr	r3, [r4, #16]
 8009b70:	6023      	str	r3, [r4, #0]
 8009b72:	89a3      	ldrh	r3, [r4, #12]
 8009b74:	f043 0308 	orr.w	r3, r3, #8
 8009b78:	81a3      	strh	r3, [r4, #12]
 8009b7a:	6923      	ldr	r3, [r4, #16]
 8009b7c:	b94b      	cbnz	r3, 8009b92 <__swsetup_r+0x9a>
 8009b7e:	89a3      	ldrh	r3, [r4, #12]
 8009b80:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009b84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b88:	d003      	beq.n	8009b92 <__swsetup_r+0x9a>
 8009b8a:	4621      	mov	r1, r4
 8009b8c:	4630      	mov	r0, r6
 8009b8e:	f000 f9ff 	bl	8009f90 <__smakebuf_r>
 8009b92:	89a0      	ldrh	r0, [r4, #12]
 8009b94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b98:	f010 0301 	ands.w	r3, r0, #1
 8009b9c:	d00a      	beq.n	8009bb4 <__swsetup_r+0xbc>
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	60a3      	str	r3, [r4, #8]
 8009ba2:	6963      	ldr	r3, [r4, #20]
 8009ba4:	425b      	negs	r3, r3
 8009ba6:	61a3      	str	r3, [r4, #24]
 8009ba8:	6923      	ldr	r3, [r4, #16]
 8009baa:	b943      	cbnz	r3, 8009bbe <__swsetup_r+0xc6>
 8009bac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009bb0:	d1ba      	bne.n	8009b28 <__swsetup_r+0x30>
 8009bb2:	bd70      	pop	{r4, r5, r6, pc}
 8009bb4:	0781      	lsls	r1, r0, #30
 8009bb6:	bf58      	it	pl
 8009bb8:	6963      	ldrpl	r3, [r4, #20]
 8009bba:	60a3      	str	r3, [r4, #8]
 8009bbc:	e7f4      	b.n	8009ba8 <__swsetup_r+0xb0>
 8009bbe:	2000      	movs	r0, #0
 8009bc0:	e7f7      	b.n	8009bb2 <__swsetup_r+0xba>
 8009bc2:	bf00      	nop
 8009bc4:	20000154 	.word	0x20000154
 8009bc8:	0800bd40 	.word	0x0800bd40
 8009bcc:	0800bd60 	.word	0x0800bd60
 8009bd0:	0800bd20 	.word	0x0800bd20

08009bd4 <__sflush_r>:
 8009bd4:	898a      	ldrh	r2, [r1, #12]
 8009bd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bda:	4605      	mov	r5, r0
 8009bdc:	0710      	lsls	r0, r2, #28
 8009bde:	460c      	mov	r4, r1
 8009be0:	d458      	bmi.n	8009c94 <__sflush_r+0xc0>
 8009be2:	684b      	ldr	r3, [r1, #4]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	dc05      	bgt.n	8009bf4 <__sflush_r+0x20>
 8009be8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	dc02      	bgt.n	8009bf4 <__sflush_r+0x20>
 8009bee:	2000      	movs	r0, #0
 8009bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bf4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009bf6:	2e00      	cmp	r6, #0
 8009bf8:	d0f9      	beq.n	8009bee <__sflush_r+0x1a>
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009c00:	682f      	ldr	r7, [r5, #0]
 8009c02:	602b      	str	r3, [r5, #0]
 8009c04:	d032      	beq.n	8009c6c <__sflush_r+0x98>
 8009c06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009c08:	89a3      	ldrh	r3, [r4, #12]
 8009c0a:	075a      	lsls	r2, r3, #29
 8009c0c:	d505      	bpl.n	8009c1a <__sflush_r+0x46>
 8009c0e:	6863      	ldr	r3, [r4, #4]
 8009c10:	1ac0      	subs	r0, r0, r3
 8009c12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009c14:	b10b      	cbz	r3, 8009c1a <__sflush_r+0x46>
 8009c16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009c18:	1ac0      	subs	r0, r0, r3
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	4602      	mov	r2, r0
 8009c1e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c20:	6a21      	ldr	r1, [r4, #32]
 8009c22:	4628      	mov	r0, r5
 8009c24:	47b0      	blx	r6
 8009c26:	1c43      	adds	r3, r0, #1
 8009c28:	89a3      	ldrh	r3, [r4, #12]
 8009c2a:	d106      	bne.n	8009c3a <__sflush_r+0x66>
 8009c2c:	6829      	ldr	r1, [r5, #0]
 8009c2e:	291d      	cmp	r1, #29
 8009c30:	d82c      	bhi.n	8009c8c <__sflush_r+0xb8>
 8009c32:	4a2a      	ldr	r2, [pc, #168]	; (8009cdc <__sflush_r+0x108>)
 8009c34:	40ca      	lsrs	r2, r1
 8009c36:	07d6      	lsls	r6, r2, #31
 8009c38:	d528      	bpl.n	8009c8c <__sflush_r+0xb8>
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	6062      	str	r2, [r4, #4]
 8009c3e:	04d9      	lsls	r1, r3, #19
 8009c40:	6922      	ldr	r2, [r4, #16]
 8009c42:	6022      	str	r2, [r4, #0]
 8009c44:	d504      	bpl.n	8009c50 <__sflush_r+0x7c>
 8009c46:	1c42      	adds	r2, r0, #1
 8009c48:	d101      	bne.n	8009c4e <__sflush_r+0x7a>
 8009c4a:	682b      	ldr	r3, [r5, #0]
 8009c4c:	b903      	cbnz	r3, 8009c50 <__sflush_r+0x7c>
 8009c4e:	6560      	str	r0, [r4, #84]	; 0x54
 8009c50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c52:	602f      	str	r7, [r5, #0]
 8009c54:	2900      	cmp	r1, #0
 8009c56:	d0ca      	beq.n	8009bee <__sflush_r+0x1a>
 8009c58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c5c:	4299      	cmp	r1, r3
 8009c5e:	d002      	beq.n	8009c66 <__sflush_r+0x92>
 8009c60:	4628      	mov	r0, r5
 8009c62:	f7ff fd7f 	bl	8009764 <_free_r>
 8009c66:	2000      	movs	r0, #0
 8009c68:	6360      	str	r0, [r4, #52]	; 0x34
 8009c6a:	e7c1      	b.n	8009bf0 <__sflush_r+0x1c>
 8009c6c:	6a21      	ldr	r1, [r4, #32]
 8009c6e:	2301      	movs	r3, #1
 8009c70:	4628      	mov	r0, r5
 8009c72:	47b0      	blx	r6
 8009c74:	1c41      	adds	r1, r0, #1
 8009c76:	d1c7      	bne.n	8009c08 <__sflush_r+0x34>
 8009c78:	682b      	ldr	r3, [r5, #0]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d0c4      	beq.n	8009c08 <__sflush_r+0x34>
 8009c7e:	2b1d      	cmp	r3, #29
 8009c80:	d001      	beq.n	8009c86 <__sflush_r+0xb2>
 8009c82:	2b16      	cmp	r3, #22
 8009c84:	d101      	bne.n	8009c8a <__sflush_r+0xb6>
 8009c86:	602f      	str	r7, [r5, #0]
 8009c88:	e7b1      	b.n	8009bee <__sflush_r+0x1a>
 8009c8a:	89a3      	ldrh	r3, [r4, #12]
 8009c8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c90:	81a3      	strh	r3, [r4, #12]
 8009c92:	e7ad      	b.n	8009bf0 <__sflush_r+0x1c>
 8009c94:	690f      	ldr	r7, [r1, #16]
 8009c96:	2f00      	cmp	r7, #0
 8009c98:	d0a9      	beq.n	8009bee <__sflush_r+0x1a>
 8009c9a:	0793      	lsls	r3, r2, #30
 8009c9c:	680e      	ldr	r6, [r1, #0]
 8009c9e:	bf08      	it	eq
 8009ca0:	694b      	ldreq	r3, [r1, #20]
 8009ca2:	600f      	str	r7, [r1, #0]
 8009ca4:	bf18      	it	ne
 8009ca6:	2300      	movne	r3, #0
 8009ca8:	eba6 0807 	sub.w	r8, r6, r7
 8009cac:	608b      	str	r3, [r1, #8]
 8009cae:	f1b8 0f00 	cmp.w	r8, #0
 8009cb2:	dd9c      	ble.n	8009bee <__sflush_r+0x1a>
 8009cb4:	6a21      	ldr	r1, [r4, #32]
 8009cb6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009cb8:	4643      	mov	r3, r8
 8009cba:	463a      	mov	r2, r7
 8009cbc:	4628      	mov	r0, r5
 8009cbe:	47b0      	blx	r6
 8009cc0:	2800      	cmp	r0, #0
 8009cc2:	dc06      	bgt.n	8009cd2 <__sflush_r+0xfe>
 8009cc4:	89a3      	ldrh	r3, [r4, #12]
 8009cc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cca:	81a3      	strh	r3, [r4, #12]
 8009ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8009cd0:	e78e      	b.n	8009bf0 <__sflush_r+0x1c>
 8009cd2:	4407      	add	r7, r0
 8009cd4:	eba8 0800 	sub.w	r8, r8, r0
 8009cd8:	e7e9      	b.n	8009cae <__sflush_r+0xda>
 8009cda:	bf00      	nop
 8009cdc:	20400001 	.word	0x20400001

08009ce0 <_fflush_r>:
 8009ce0:	b538      	push	{r3, r4, r5, lr}
 8009ce2:	690b      	ldr	r3, [r1, #16]
 8009ce4:	4605      	mov	r5, r0
 8009ce6:	460c      	mov	r4, r1
 8009ce8:	b913      	cbnz	r3, 8009cf0 <_fflush_r+0x10>
 8009cea:	2500      	movs	r5, #0
 8009cec:	4628      	mov	r0, r5
 8009cee:	bd38      	pop	{r3, r4, r5, pc}
 8009cf0:	b118      	cbz	r0, 8009cfa <_fflush_r+0x1a>
 8009cf2:	6983      	ldr	r3, [r0, #24]
 8009cf4:	b90b      	cbnz	r3, 8009cfa <_fflush_r+0x1a>
 8009cf6:	f000 f887 	bl	8009e08 <__sinit>
 8009cfa:	4b14      	ldr	r3, [pc, #80]	; (8009d4c <_fflush_r+0x6c>)
 8009cfc:	429c      	cmp	r4, r3
 8009cfe:	d11b      	bne.n	8009d38 <_fflush_r+0x58>
 8009d00:	686c      	ldr	r4, [r5, #4]
 8009d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d0ef      	beq.n	8009cea <_fflush_r+0xa>
 8009d0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009d0c:	07d0      	lsls	r0, r2, #31
 8009d0e:	d404      	bmi.n	8009d1a <_fflush_r+0x3a>
 8009d10:	0599      	lsls	r1, r3, #22
 8009d12:	d402      	bmi.n	8009d1a <_fflush_r+0x3a>
 8009d14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d16:	f000 f915 	bl	8009f44 <__retarget_lock_acquire_recursive>
 8009d1a:	4628      	mov	r0, r5
 8009d1c:	4621      	mov	r1, r4
 8009d1e:	f7ff ff59 	bl	8009bd4 <__sflush_r>
 8009d22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d24:	07da      	lsls	r2, r3, #31
 8009d26:	4605      	mov	r5, r0
 8009d28:	d4e0      	bmi.n	8009cec <_fflush_r+0xc>
 8009d2a:	89a3      	ldrh	r3, [r4, #12]
 8009d2c:	059b      	lsls	r3, r3, #22
 8009d2e:	d4dd      	bmi.n	8009cec <_fflush_r+0xc>
 8009d30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d32:	f000 f908 	bl	8009f46 <__retarget_lock_release_recursive>
 8009d36:	e7d9      	b.n	8009cec <_fflush_r+0xc>
 8009d38:	4b05      	ldr	r3, [pc, #20]	; (8009d50 <_fflush_r+0x70>)
 8009d3a:	429c      	cmp	r4, r3
 8009d3c:	d101      	bne.n	8009d42 <_fflush_r+0x62>
 8009d3e:	68ac      	ldr	r4, [r5, #8]
 8009d40:	e7df      	b.n	8009d02 <_fflush_r+0x22>
 8009d42:	4b04      	ldr	r3, [pc, #16]	; (8009d54 <_fflush_r+0x74>)
 8009d44:	429c      	cmp	r4, r3
 8009d46:	bf08      	it	eq
 8009d48:	68ec      	ldreq	r4, [r5, #12]
 8009d4a:	e7da      	b.n	8009d02 <_fflush_r+0x22>
 8009d4c:	0800bd40 	.word	0x0800bd40
 8009d50:	0800bd60 	.word	0x0800bd60
 8009d54:	0800bd20 	.word	0x0800bd20

08009d58 <std>:
 8009d58:	2300      	movs	r3, #0
 8009d5a:	b510      	push	{r4, lr}
 8009d5c:	4604      	mov	r4, r0
 8009d5e:	e9c0 3300 	strd	r3, r3, [r0]
 8009d62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009d66:	6083      	str	r3, [r0, #8]
 8009d68:	8181      	strh	r1, [r0, #12]
 8009d6a:	6643      	str	r3, [r0, #100]	; 0x64
 8009d6c:	81c2      	strh	r2, [r0, #14]
 8009d6e:	6183      	str	r3, [r0, #24]
 8009d70:	4619      	mov	r1, r3
 8009d72:	2208      	movs	r2, #8
 8009d74:	305c      	adds	r0, #92	; 0x5c
 8009d76:	f7ff fced 	bl	8009754 <memset>
 8009d7a:	4b05      	ldr	r3, [pc, #20]	; (8009d90 <std+0x38>)
 8009d7c:	6263      	str	r3, [r4, #36]	; 0x24
 8009d7e:	4b05      	ldr	r3, [pc, #20]	; (8009d94 <std+0x3c>)
 8009d80:	62a3      	str	r3, [r4, #40]	; 0x28
 8009d82:	4b05      	ldr	r3, [pc, #20]	; (8009d98 <std+0x40>)
 8009d84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009d86:	4b05      	ldr	r3, [pc, #20]	; (8009d9c <std+0x44>)
 8009d88:	6224      	str	r4, [r4, #32]
 8009d8a:	6323      	str	r3, [r4, #48]	; 0x30
 8009d8c:	bd10      	pop	{r4, pc}
 8009d8e:	bf00      	nop
 8009d90:	0800a609 	.word	0x0800a609
 8009d94:	0800a62b 	.word	0x0800a62b
 8009d98:	0800a663 	.word	0x0800a663
 8009d9c:	0800a687 	.word	0x0800a687

08009da0 <_cleanup_r>:
 8009da0:	4901      	ldr	r1, [pc, #4]	; (8009da8 <_cleanup_r+0x8>)
 8009da2:	f000 b8af 	b.w	8009f04 <_fwalk_reent>
 8009da6:	bf00      	nop
 8009da8:	08009ce1 	.word	0x08009ce1

08009dac <__sfmoreglue>:
 8009dac:	b570      	push	{r4, r5, r6, lr}
 8009dae:	1e4a      	subs	r2, r1, #1
 8009db0:	2568      	movs	r5, #104	; 0x68
 8009db2:	4355      	muls	r5, r2
 8009db4:	460e      	mov	r6, r1
 8009db6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009dba:	f7ff fd23 	bl	8009804 <_malloc_r>
 8009dbe:	4604      	mov	r4, r0
 8009dc0:	b140      	cbz	r0, 8009dd4 <__sfmoreglue+0x28>
 8009dc2:	2100      	movs	r1, #0
 8009dc4:	e9c0 1600 	strd	r1, r6, [r0]
 8009dc8:	300c      	adds	r0, #12
 8009dca:	60a0      	str	r0, [r4, #8]
 8009dcc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009dd0:	f7ff fcc0 	bl	8009754 <memset>
 8009dd4:	4620      	mov	r0, r4
 8009dd6:	bd70      	pop	{r4, r5, r6, pc}

08009dd8 <__sfp_lock_acquire>:
 8009dd8:	4801      	ldr	r0, [pc, #4]	; (8009de0 <__sfp_lock_acquire+0x8>)
 8009dda:	f000 b8b3 	b.w	8009f44 <__retarget_lock_acquire_recursive>
 8009dde:	bf00      	nop
 8009de0:	20002bec 	.word	0x20002bec

08009de4 <__sfp_lock_release>:
 8009de4:	4801      	ldr	r0, [pc, #4]	; (8009dec <__sfp_lock_release+0x8>)
 8009de6:	f000 b8ae 	b.w	8009f46 <__retarget_lock_release_recursive>
 8009dea:	bf00      	nop
 8009dec:	20002bec 	.word	0x20002bec

08009df0 <__sinit_lock_acquire>:
 8009df0:	4801      	ldr	r0, [pc, #4]	; (8009df8 <__sinit_lock_acquire+0x8>)
 8009df2:	f000 b8a7 	b.w	8009f44 <__retarget_lock_acquire_recursive>
 8009df6:	bf00      	nop
 8009df8:	20002be7 	.word	0x20002be7

08009dfc <__sinit_lock_release>:
 8009dfc:	4801      	ldr	r0, [pc, #4]	; (8009e04 <__sinit_lock_release+0x8>)
 8009dfe:	f000 b8a2 	b.w	8009f46 <__retarget_lock_release_recursive>
 8009e02:	bf00      	nop
 8009e04:	20002be7 	.word	0x20002be7

08009e08 <__sinit>:
 8009e08:	b510      	push	{r4, lr}
 8009e0a:	4604      	mov	r4, r0
 8009e0c:	f7ff fff0 	bl	8009df0 <__sinit_lock_acquire>
 8009e10:	69a3      	ldr	r3, [r4, #24]
 8009e12:	b11b      	cbz	r3, 8009e1c <__sinit+0x14>
 8009e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e18:	f7ff bff0 	b.w	8009dfc <__sinit_lock_release>
 8009e1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009e20:	6523      	str	r3, [r4, #80]	; 0x50
 8009e22:	4b13      	ldr	r3, [pc, #76]	; (8009e70 <__sinit+0x68>)
 8009e24:	4a13      	ldr	r2, [pc, #76]	; (8009e74 <__sinit+0x6c>)
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	62a2      	str	r2, [r4, #40]	; 0x28
 8009e2a:	42a3      	cmp	r3, r4
 8009e2c:	bf04      	itt	eq
 8009e2e:	2301      	moveq	r3, #1
 8009e30:	61a3      	streq	r3, [r4, #24]
 8009e32:	4620      	mov	r0, r4
 8009e34:	f000 f820 	bl	8009e78 <__sfp>
 8009e38:	6060      	str	r0, [r4, #4]
 8009e3a:	4620      	mov	r0, r4
 8009e3c:	f000 f81c 	bl	8009e78 <__sfp>
 8009e40:	60a0      	str	r0, [r4, #8]
 8009e42:	4620      	mov	r0, r4
 8009e44:	f000 f818 	bl	8009e78 <__sfp>
 8009e48:	2200      	movs	r2, #0
 8009e4a:	60e0      	str	r0, [r4, #12]
 8009e4c:	2104      	movs	r1, #4
 8009e4e:	6860      	ldr	r0, [r4, #4]
 8009e50:	f7ff ff82 	bl	8009d58 <std>
 8009e54:	68a0      	ldr	r0, [r4, #8]
 8009e56:	2201      	movs	r2, #1
 8009e58:	2109      	movs	r1, #9
 8009e5a:	f7ff ff7d 	bl	8009d58 <std>
 8009e5e:	68e0      	ldr	r0, [r4, #12]
 8009e60:	2202      	movs	r2, #2
 8009e62:	2112      	movs	r1, #18
 8009e64:	f7ff ff78 	bl	8009d58 <std>
 8009e68:	2301      	movs	r3, #1
 8009e6a:	61a3      	str	r3, [r4, #24]
 8009e6c:	e7d2      	b.n	8009e14 <__sinit+0xc>
 8009e6e:	bf00      	nop
 8009e70:	0800bd1c 	.word	0x0800bd1c
 8009e74:	08009da1 	.word	0x08009da1

08009e78 <__sfp>:
 8009e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e7a:	4607      	mov	r7, r0
 8009e7c:	f7ff ffac 	bl	8009dd8 <__sfp_lock_acquire>
 8009e80:	4b1e      	ldr	r3, [pc, #120]	; (8009efc <__sfp+0x84>)
 8009e82:	681e      	ldr	r6, [r3, #0]
 8009e84:	69b3      	ldr	r3, [r6, #24]
 8009e86:	b913      	cbnz	r3, 8009e8e <__sfp+0x16>
 8009e88:	4630      	mov	r0, r6
 8009e8a:	f7ff ffbd 	bl	8009e08 <__sinit>
 8009e8e:	3648      	adds	r6, #72	; 0x48
 8009e90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009e94:	3b01      	subs	r3, #1
 8009e96:	d503      	bpl.n	8009ea0 <__sfp+0x28>
 8009e98:	6833      	ldr	r3, [r6, #0]
 8009e9a:	b30b      	cbz	r3, 8009ee0 <__sfp+0x68>
 8009e9c:	6836      	ldr	r6, [r6, #0]
 8009e9e:	e7f7      	b.n	8009e90 <__sfp+0x18>
 8009ea0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009ea4:	b9d5      	cbnz	r5, 8009edc <__sfp+0x64>
 8009ea6:	4b16      	ldr	r3, [pc, #88]	; (8009f00 <__sfp+0x88>)
 8009ea8:	60e3      	str	r3, [r4, #12]
 8009eaa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009eae:	6665      	str	r5, [r4, #100]	; 0x64
 8009eb0:	f000 f847 	bl	8009f42 <__retarget_lock_init_recursive>
 8009eb4:	f7ff ff96 	bl	8009de4 <__sfp_lock_release>
 8009eb8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009ebc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009ec0:	6025      	str	r5, [r4, #0]
 8009ec2:	61a5      	str	r5, [r4, #24]
 8009ec4:	2208      	movs	r2, #8
 8009ec6:	4629      	mov	r1, r5
 8009ec8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009ecc:	f7ff fc42 	bl	8009754 <memset>
 8009ed0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009ed4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009ed8:	4620      	mov	r0, r4
 8009eda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009edc:	3468      	adds	r4, #104	; 0x68
 8009ede:	e7d9      	b.n	8009e94 <__sfp+0x1c>
 8009ee0:	2104      	movs	r1, #4
 8009ee2:	4638      	mov	r0, r7
 8009ee4:	f7ff ff62 	bl	8009dac <__sfmoreglue>
 8009ee8:	4604      	mov	r4, r0
 8009eea:	6030      	str	r0, [r6, #0]
 8009eec:	2800      	cmp	r0, #0
 8009eee:	d1d5      	bne.n	8009e9c <__sfp+0x24>
 8009ef0:	f7ff ff78 	bl	8009de4 <__sfp_lock_release>
 8009ef4:	230c      	movs	r3, #12
 8009ef6:	603b      	str	r3, [r7, #0]
 8009ef8:	e7ee      	b.n	8009ed8 <__sfp+0x60>
 8009efa:	bf00      	nop
 8009efc:	0800bd1c 	.word	0x0800bd1c
 8009f00:	ffff0001 	.word	0xffff0001

08009f04 <_fwalk_reent>:
 8009f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f08:	4606      	mov	r6, r0
 8009f0a:	4688      	mov	r8, r1
 8009f0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009f10:	2700      	movs	r7, #0
 8009f12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009f16:	f1b9 0901 	subs.w	r9, r9, #1
 8009f1a:	d505      	bpl.n	8009f28 <_fwalk_reent+0x24>
 8009f1c:	6824      	ldr	r4, [r4, #0]
 8009f1e:	2c00      	cmp	r4, #0
 8009f20:	d1f7      	bne.n	8009f12 <_fwalk_reent+0xe>
 8009f22:	4638      	mov	r0, r7
 8009f24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f28:	89ab      	ldrh	r3, [r5, #12]
 8009f2a:	2b01      	cmp	r3, #1
 8009f2c:	d907      	bls.n	8009f3e <_fwalk_reent+0x3a>
 8009f2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009f32:	3301      	adds	r3, #1
 8009f34:	d003      	beq.n	8009f3e <_fwalk_reent+0x3a>
 8009f36:	4629      	mov	r1, r5
 8009f38:	4630      	mov	r0, r6
 8009f3a:	47c0      	blx	r8
 8009f3c:	4307      	orrs	r7, r0
 8009f3e:	3568      	adds	r5, #104	; 0x68
 8009f40:	e7e9      	b.n	8009f16 <_fwalk_reent+0x12>

08009f42 <__retarget_lock_init_recursive>:
 8009f42:	4770      	bx	lr

08009f44 <__retarget_lock_acquire_recursive>:
 8009f44:	4770      	bx	lr

08009f46 <__retarget_lock_release_recursive>:
 8009f46:	4770      	bx	lr

08009f48 <__swhatbuf_r>:
 8009f48:	b570      	push	{r4, r5, r6, lr}
 8009f4a:	460e      	mov	r6, r1
 8009f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f50:	2900      	cmp	r1, #0
 8009f52:	b096      	sub	sp, #88	; 0x58
 8009f54:	4614      	mov	r4, r2
 8009f56:	461d      	mov	r5, r3
 8009f58:	da07      	bge.n	8009f6a <__swhatbuf_r+0x22>
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	602b      	str	r3, [r5, #0]
 8009f5e:	89b3      	ldrh	r3, [r6, #12]
 8009f60:	061a      	lsls	r2, r3, #24
 8009f62:	d410      	bmi.n	8009f86 <__swhatbuf_r+0x3e>
 8009f64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f68:	e00e      	b.n	8009f88 <__swhatbuf_r+0x40>
 8009f6a:	466a      	mov	r2, sp
 8009f6c:	f000 fbb2 	bl	800a6d4 <_fstat_r>
 8009f70:	2800      	cmp	r0, #0
 8009f72:	dbf2      	blt.n	8009f5a <__swhatbuf_r+0x12>
 8009f74:	9a01      	ldr	r2, [sp, #4]
 8009f76:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009f7a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009f7e:	425a      	negs	r2, r3
 8009f80:	415a      	adcs	r2, r3
 8009f82:	602a      	str	r2, [r5, #0]
 8009f84:	e7ee      	b.n	8009f64 <__swhatbuf_r+0x1c>
 8009f86:	2340      	movs	r3, #64	; 0x40
 8009f88:	2000      	movs	r0, #0
 8009f8a:	6023      	str	r3, [r4, #0]
 8009f8c:	b016      	add	sp, #88	; 0x58
 8009f8e:	bd70      	pop	{r4, r5, r6, pc}

08009f90 <__smakebuf_r>:
 8009f90:	898b      	ldrh	r3, [r1, #12]
 8009f92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009f94:	079d      	lsls	r5, r3, #30
 8009f96:	4606      	mov	r6, r0
 8009f98:	460c      	mov	r4, r1
 8009f9a:	d507      	bpl.n	8009fac <__smakebuf_r+0x1c>
 8009f9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009fa0:	6023      	str	r3, [r4, #0]
 8009fa2:	6123      	str	r3, [r4, #16]
 8009fa4:	2301      	movs	r3, #1
 8009fa6:	6163      	str	r3, [r4, #20]
 8009fa8:	b002      	add	sp, #8
 8009faa:	bd70      	pop	{r4, r5, r6, pc}
 8009fac:	ab01      	add	r3, sp, #4
 8009fae:	466a      	mov	r2, sp
 8009fb0:	f7ff ffca 	bl	8009f48 <__swhatbuf_r>
 8009fb4:	9900      	ldr	r1, [sp, #0]
 8009fb6:	4605      	mov	r5, r0
 8009fb8:	4630      	mov	r0, r6
 8009fba:	f7ff fc23 	bl	8009804 <_malloc_r>
 8009fbe:	b948      	cbnz	r0, 8009fd4 <__smakebuf_r+0x44>
 8009fc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fc4:	059a      	lsls	r2, r3, #22
 8009fc6:	d4ef      	bmi.n	8009fa8 <__smakebuf_r+0x18>
 8009fc8:	f023 0303 	bic.w	r3, r3, #3
 8009fcc:	f043 0302 	orr.w	r3, r3, #2
 8009fd0:	81a3      	strh	r3, [r4, #12]
 8009fd2:	e7e3      	b.n	8009f9c <__smakebuf_r+0xc>
 8009fd4:	4b0d      	ldr	r3, [pc, #52]	; (800a00c <__smakebuf_r+0x7c>)
 8009fd6:	62b3      	str	r3, [r6, #40]	; 0x28
 8009fd8:	89a3      	ldrh	r3, [r4, #12]
 8009fda:	6020      	str	r0, [r4, #0]
 8009fdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009fe0:	81a3      	strh	r3, [r4, #12]
 8009fe2:	9b00      	ldr	r3, [sp, #0]
 8009fe4:	6163      	str	r3, [r4, #20]
 8009fe6:	9b01      	ldr	r3, [sp, #4]
 8009fe8:	6120      	str	r0, [r4, #16]
 8009fea:	b15b      	cbz	r3, 800a004 <__smakebuf_r+0x74>
 8009fec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ff0:	4630      	mov	r0, r6
 8009ff2:	f000 fb81 	bl	800a6f8 <_isatty_r>
 8009ff6:	b128      	cbz	r0, 800a004 <__smakebuf_r+0x74>
 8009ff8:	89a3      	ldrh	r3, [r4, #12]
 8009ffa:	f023 0303 	bic.w	r3, r3, #3
 8009ffe:	f043 0301 	orr.w	r3, r3, #1
 800a002:	81a3      	strh	r3, [r4, #12]
 800a004:	89a0      	ldrh	r0, [r4, #12]
 800a006:	4305      	orrs	r5, r0
 800a008:	81a5      	strh	r5, [r4, #12]
 800a00a:	e7cd      	b.n	8009fa8 <__smakebuf_r+0x18>
 800a00c:	08009da1 	.word	0x08009da1

0800a010 <__malloc_lock>:
 800a010:	4801      	ldr	r0, [pc, #4]	; (800a018 <__malloc_lock+0x8>)
 800a012:	f7ff bf97 	b.w	8009f44 <__retarget_lock_acquire_recursive>
 800a016:	bf00      	nop
 800a018:	20002be8 	.word	0x20002be8

0800a01c <__malloc_unlock>:
 800a01c:	4801      	ldr	r0, [pc, #4]	; (800a024 <__malloc_unlock+0x8>)
 800a01e:	f7ff bf92 	b.w	8009f46 <__retarget_lock_release_recursive>
 800a022:	bf00      	nop
 800a024:	20002be8 	.word	0x20002be8

0800a028 <__ssputs_r>:
 800a028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a02c:	688e      	ldr	r6, [r1, #8]
 800a02e:	429e      	cmp	r6, r3
 800a030:	4682      	mov	sl, r0
 800a032:	460c      	mov	r4, r1
 800a034:	4690      	mov	r8, r2
 800a036:	461f      	mov	r7, r3
 800a038:	d838      	bhi.n	800a0ac <__ssputs_r+0x84>
 800a03a:	898a      	ldrh	r2, [r1, #12]
 800a03c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a040:	d032      	beq.n	800a0a8 <__ssputs_r+0x80>
 800a042:	6825      	ldr	r5, [r4, #0]
 800a044:	6909      	ldr	r1, [r1, #16]
 800a046:	eba5 0901 	sub.w	r9, r5, r1
 800a04a:	6965      	ldr	r5, [r4, #20]
 800a04c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a050:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a054:	3301      	adds	r3, #1
 800a056:	444b      	add	r3, r9
 800a058:	106d      	asrs	r5, r5, #1
 800a05a:	429d      	cmp	r5, r3
 800a05c:	bf38      	it	cc
 800a05e:	461d      	movcc	r5, r3
 800a060:	0553      	lsls	r3, r2, #21
 800a062:	d531      	bpl.n	800a0c8 <__ssputs_r+0xa0>
 800a064:	4629      	mov	r1, r5
 800a066:	f7ff fbcd 	bl	8009804 <_malloc_r>
 800a06a:	4606      	mov	r6, r0
 800a06c:	b950      	cbnz	r0, 800a084 <__ssputs_r+0x5c>
 800a06e:	230c      	movs	r3, #12
 800a070:	f8ca 3000 	str.w	r3, [sl]
 800a074:	89a3      	ldrh	r3, [r4, #12]
 800a076:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a07a:	81a3      	strh	r3, [r4, #12]
 800a07c:	f04f 30ff 	mov.w	r0, #4294967295
 800a080:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a084:	6921      	ldr	r1, [r4, #16]
 800a086:	464a      	mov	r2, r9
 800a088:	f000 fb58 	bl	800a73c <memcpy>
 800a08c:	89a3      	ldrh	r3, [r4, #12]
 800a08e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a092:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a096:	81a3      	strh	r3, [r4, #12]
 800a098:	6126      	str	r6, [r4, #16]
 800a09a:	6165      	str	r5, [r4, #20]
 800a09c:	444e      	add	r6, r9
 800a09e:	eba5 0509 	sub.w	r5, r5, r9
 800a0a2:	6026      	str	r6, [r4, #0]
 800a0a4:	60a5      	str	r5, [r4, #8]
 800a0a6:	463e      	mov	r6, r7
 800a0a8:	42be      	cmp	r6, r7
 800a0aa:	d900      	bls.n	800a0ae <__ssputs_r+0x86>
 800a0ac:	463e      	mov	r6, r7
 800a0ae:	4632      	mov	r2, r6
 800a0b0:	6820      	ldr	r0, [r4, #0]
 800a0b2:	4641      	mov	r1, r8
 800a0b4:	f000 fb50 	bl	800a758 <memmove>
 800a0b8:	68a3      	ldr	r3, [r4, #8]
 800a0ba:	6822      	ldr	r2, [r4, #0]
 800a0bc:	1b9b      	subs	r3, r3, r6
 800a0be:	4432      	add	r2, r6
 800a0c0:	60a3      	str	r3, [r4, #8]
 800a0c2:	6022      	str	r2, [r4, #0]
 800a0c4:	2000      	movs	r0, #0
 800a0c6:	e7db      	b.n	800a080 <__ssputs_r+0x58>
 800a0c8:	462a      	mov	r2, r5
 800a0ca:	f000 fb5f 	bl	800a78c <_realloc_r>
 800a0ce:	4606      	mov	r6, r0
 800a0d0:	2800      	cmp	r0, #0
 800a0d2:	d1e1      	bne.n	800a098 <__ssputs_r+0x70>
 800a0d4:	6921      	ldr	r1, [r4, #16]
 800a0d6:	4650      	mov	r0, sl
 800a0d8:	f7ff fb44 	bl	8009764 <_free_r>
 800a0dc:	e7c7      	b.n	800a06e <__ssputs_r+0x46>
	...

0800a0e0 <_svfiprintf_r>:
 800a0e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e4:	4698      	mov	r8, r3
 800a0e6:	898b      	ldrh	r3, [r1, #12]
 800a0e8:	061b      	lsls	r3, r3, #24
 800a0ea:	b09d      	sub	sp, #116	; 0x74
 800a0ec:	4607      	mov	r7, r0
 800a0ee:	460d      	mov	r5, r1
 800a0f0:	4614      	mov	r4, r2
 800a0f2:	d50e      	bpl.n	800a112 <_svfiprintf_r+0x32>
 800a0f4:	690b      	ldr	r3, [r1, #16]
 800a0f6:	b963      	cbnz	r3, 800a112 <_svfiprintf_r+0x32>
 800a0f8:	2140      	movs	r1, #64	; 0x40
 800a0fa:	f7ff fb83 	bl	8009804 <_malloc_r>
 800a0fe:	6028      	str	r0, [r5, #0]
 800a100:	6128      	str	r0, [r5, #16]
 800a102:	b920      	cbnz	r0, 800a10e <_svfiprintf_r+0x2e>
 800a104:	230c      	movs	r3, #12
 800a106:	603b      	str	r3, [r7, #0]
 800a108:	f04f 30ff 	mov.w	r0, #4294967295
 800a10c:	e0d1      	b.n	800a2b2 <_svfiprintf_r+0x1d2>
 800a10e:	2340      	movs	r3, #64	; 0x40
 800a110:	616b      	str	r3, [r5, #20]
 800a112:	2300      	movs	r3, #0
 800a114:	9309      	str	r3, [sp, #36]	; 0x24
 800a116:	2320      	movs	r3, #32
 800a118:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a11c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a120:	2330      	movs	r3, #48	; 0x30
 800a122:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a2cc <_svfiprintf_r+0x1ec>
 800a126:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a12a:	f04f 0901 	mov.w	r9, #1
 800a12e:	4623      	mov	r3, r4
 800a130:	469a      	mov	sl, r3
 800a132:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a136:	b10a      	cbz	r2, 800a13c <_svfiprintf_r+0x5c>
 800a138:	2a25      	cmp	r2, #37	; 0x25
 800a13a:	d1f9      	bne.n	800a130 <_svfiprintf_r+0x50>
 800a13c:	ebba 0b04 	subs.w	fp, sl, r4
 800a140:	d00b      	beq.n	800a15a <_svfiprintf_r+0x7a>
 800a142:	465b      	mov	r3, fp
 800a144:	4622      	mov	r2, r4
 800a146:	4629      	mov	r1, r5
 800a148:	4638      	mov	r0, r7
 800a14a:	f7ff ff6d 	bl	800a028 <__ssputs_r>
 800a14e:	3001      	adds	r0, #1
 800a150:	f000 80aa 	beq.w	800a2a8 <_svfiprintf_r+0x1c8>
 800a154:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a156:	445a      	add	r2, fp
 800a158:	9209      	str	r2, [sp, #36]	; 0x24
 800a15a:	f89a 3000 	ldrb.w	r3, [sl]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	f000 80a2 	beq.w	800a2a8 <_svfiprintf_r+0x1c8>
 800a164:	2300      	movs	r3, #0
 800a166:	f04f 32ff 	mov.w	r2, #4294967295
 800a16a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a16e:	f10a 0a01 	add.w	sl, sl, #1
 800a172:	9304      	str	r3, [sp, #16]
 800a174:	9307      	str	r3, [sp, #28]
 800a176:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a17a:	931a      	str	r3, [sp, #104]	; 0x68
 800a17c:	4654      	mov	r4, sl
 800a17e:	2205      	movs	r2, #5
 800a180:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a184:	4851      	ldr	r0, [pc, #324]	; (800a2cc <_svfiprintf_r+0x1ec>)
 800a186:	f7f6 f833 	bl	80001f0 <memchr>
 800a18a:	9a04      	ldr	r2, [sp, #16]
 800a18c:	b9d8      	cbnz	r0, 800a1c6 <_svfiprintf_r+0xe6>
 800a18e:	06d0      	lsls	r0, r2, #27
 800a190:	bf44      	itt	mi
 800a192:	2320      	movmi	r3, #32
 800a194:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a198:	0711      	lsls	r1, r2, #28
 800a19a:	bf44      	itt	mi
 800a19c:	232b      	movmi	r3, #43	; 0x2b
 800a19e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a1a2:	f89a 3000 	ldrb.w	r3, [sl]
 800a1a6:	2b2a      	cmp	r3, #42	; 0x2a
 800a1a8:	d015      	beq.n	800a1d6 <_svfiprintf_r+0xf6>
 800a1aa:	9a07      	ldr	r2, [sp, #28]
 800a1ac:	4654      	mov	r4, sl
 800a1ae:	2000      	movs	r0, #0
 800a1b0:	f04f 0c0a 	mov.w	ip, #10
 800a1b4:	4621      	mov	r1, r4
 800a1b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1ba:	3b30      	subs	r3, #48	; 0x30
 800a1bc:	2b09      	cmp	r3, #9
 800a1be:	d94e      	bls.n	800a25e <_svfiprintf_r+0x17e>
 800a1c0:	b1b0      	cbz	r0, 800a1f0 <_svfiprintf_r+0x110>
 800a1c2:	9207      	str	r2, [sp, #28]
 800a1c4:	e014      	b.n	800a1f0 <_svfiprintf_r+0x110>
 800a1c6:	eba0 0308 	sub.w	r3, r0, r8
 800a1ca:	fa09 f303 	lsl.w	r3, r9, r3
 800a1ce:	4313      	orrs	r3, r2
 800a1d0:	9304      	str	r3, [sp, #16]
 800a1d2:	46a2      	mov	sl, r4
 800a1d4:	e7d2      	b.n	800a17c <_svfiprintf_r+0x9c>
 800a1d6:	9b03      	ldr	r3, [sp, #12]
 800a1d8:	1d19      	adds	r1, r3, #4
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	9103      	str	r1, [sp, #12]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	bfbb      	ittet	lt
 800a1e2:	425b      	neglt	r3, r3
 800a1e4:	f042 0202 	orrlt.w	r2, r2, #2
 800a1e8:	9307      	strge	r3, [sp, #28]
 800a1ea:	9307      	strlt	r3, [sp, #28]
 800a1ec:	bfb8      	it	lt
 800a1ee:	9204      	strlt	r2, [sp, #16]
 800a1f0:	7823      	ldrb	r3, [r4, #0]
 800a1f2:	2b2e      	cmp	r3, #46	; 0x2e
 800a1f4:	d10c      	bne.n	800a210 <_svfiprintf_r+0x130>
 800a1f6:	7863      	ldrb	r3, [r4, #1]
 800a1f8:	2b2a      	cmp	r3, #42	; 0x2a
 800a1fa:	d135      	bne.n	800a268 <_svfiprintf_r+0x188>
 800a1fc:	9b03      	ldr	r3, [sp, #12]
 800a1fe:	1d1a      	adds	r2, r3, #4
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	9203      	str	r2, [sp, #12]
 800a204:	2b00      	cmp	r3, #0
 800a206:	bfb8      	it	lt
 800a208:	f04f 33ff 	movlt.w	r3, #4294967295
 800a20c:	3402      	adds	r4, #2
 800a20e:	9305      	str	r3, [sp, #20]
 800a210:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a2dc <_svfiprintf_r+0x1fc>
 800a214:	7821      	ldrb	r1, [r4, #0]
 800a216:	2203      	movs	r2, #3
 800a218:	4650      	mov	r0, sl
 800a21a:	f7f5 ffe9 	bl	80001f0 <memchr>
 800a21e:	b140      	cbz	r0, 800a232 <_svfiprintf_r+0x152>
 800a220:	2340      	movs	r3, #64	; 0x40
 800a222:	eba0 000a 	sub.w	r0, r0, sl
 800a226:	fa03 f000 	lsl.w	r0, r3, r0
 800a22a:	9b04      	ldr	r3, [sp, #16]
 800a22c:	4303      	orrs	r3, r0
 800a22e:	3401      	adds	r4, #1
 800a230:	9304      	str	r3, [sp, #16]
 800a232:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a236:	4826      	ldr	r0, [pc, #152]	; (800a2d0 <_svfiprintf_r+0x1f0>)
 800a238:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a23c:	2206      	movs	r2, #6
 800a23e:	f7f5 ffd7 	bl	80001f0 <memchr>
 800a242:	2800      	cmp	r0, #0
 800a244:	d038      	beq.n	800a2b8 <_svfiprintf_r+0x1d8>
 800a246:	4b23      	ldr	r3, [pc, #140]	; (800a2d4 <_svfiprintf_r+0x1f4>)
 800a248:	bb1b      	cbnz	r3, 800a292 <_svfiprintf_r+0x1b2>
 800a24a:	9b03      	ldr	r3, [sp, #12]
 800a24c:	3307      	adds	r3, #7
 800a24e:	f023 0307 	bic.w	r3, r3, #7
 800a252:	3308      	adds	r3, #8
 800a254:	9303      	str	r3, [sp, #12]
 800a256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a258:	4433      	add	r3, r6
 800a25a:	9309      	str	r3, [sp, #36]	; 0x24
 800a25c:	e767      	b.n	800a12e <_svfiprintf_r+0x4e>
 800a25e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a262:	460c      	mov	r4, r1
 800a264:	2001      	movs	r0, #1
 800a266:	e7a5      	b.n	800a1b4 <_svfiprintf_r+0xd4>
 800a268:	2300      	movs	r3, #0
 800a26a:	3401      	adds	r4, #1
 800a26c:	9305      	str	r3, [sp, #20]
 800a26e:	4619      	mov	r1, r3
 800a270:	f04f 0c0a 	mov.w	ip, #10
 800a274:	4620      	mov	r0, r4
 800a276:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a27a:	3a30      	subs	r2, #48	; 0x30
 800a27c:	2a09      	cmp	r2, #9
 800a27e:	d903      	bls.n	800a288 <_svfiprintf_r+0x1a8>
 800a280:	2b00      	cmp	r3, #0
 800a282:	d0c5      	beq.n	800a210 <_svfiprintf_r+0x130>
 800a284:	9105      	str	r1, [sp, #20]
 800a286:	e7c3      	b.n	800a210 <_svfiprintf_r+0x130>
 800a288:	fb0c 2101 	mla	r1, ip, r1, r2
 800a28c:	4604      	mov	r4, r0
 800a28e:	2301      	movs	r3, #1
 800a290:	e7f0      	b.n	800a274 <_svfiprintf_r+0x194>
 800a292:	ab03      	add	r3, sp, #12
 800a294:	9300      	str	r3, [sp, #0]
 800a296:	462a      	mov	r2, r5
 800a298:	4b0f      	ldr	r3, [pc, #60]	; (800a2d8 <_svfiprintf_r+0x1f8>)
 800a29a:	a904      	add	r1, sp, #16
 800a29c:	4638      	mov	r0, r7
 800a29e:	f3af 8000 	nop.w
 800a2a2:	1c42      	adds	r2, r0, #1
 800a2a4:	4606      	mov	r6, r0
 800a2a6:	d1d6      	bne.n	800a256 <_svfiprintf_r+0x176>
 800a2a8:	89ab      	ldrh	r3, [r5, #12]
 800a2aa:	065b      	lsls	r3, r3, #25
 800a2ac:	f53f af2c 	bmi.w	800a108 <_svfiprintf_r+0x28>
 800a2b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a2b2:	b01d      	add	sp, #116	; 0x74
 800a2b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2b8:	ab03      	add	r3, sp, #12
 800a2ba:	9300      	str	r3, [sp, #0]
 800a2bc:	462a      	mov	r2, r5
 800a2be:	4b06      	ldr	r3, [pc, #24]	; (800a2d8 <_svfiprintf_r+0x1f8>)
 800a2c0:	a904      	add	r1, sp, #16
 800a2c2:	4638      	mov	r0, r7
 800a2c4:	f000 f87a 	bl	800a3bc <_printf_i>
 800a2c8:	e7eb      	b.n	800a2a2 <_svfiprintf_r+0x1c2>
 800a2ca:	bf00      	nop
 800a2cc:	0800bd80 	.word	0x0800bd80
 800a2d0:	0800bd8a 	.word	0x0800bd8a
 800a2d4:	00000000 	.word	0x00000000
 800a2d8:	0800a029 	.word	0x0800a029
 800a2dc:	0800bd86 	.word	0x0800bd86

0800a2e0 <_printf_common>:
 800a2e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2e4:	4616      	mov	r6, r2
 800a2e6:	4699      	mov	r9, r3
 800a2e8:	688a      	ldr	r2, [r1, #8]
 800a2ea:	690b      	ldr	r3, [r1, #16]
 800a2ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	bfb8      	it	lt
 800a2f4:	4613      	movlt	r3, r2
 800a2f6:	6033      	str	r3, [r6, #0]
 800a2f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a2fc:	4607      	mov	r7, r0
 800a2fe:	460c      	mov	r4, r1
 800a300:	b10a      	cbz	r2, 800a306 <_printf_common+0x26>
 800a302:	3301      	adds	r3, #1
 800a304:	6033      	str	r3, [r6, #0]
 800a306:	6823      	ldr	r3, [r4, #0]
 800a308:	0699      	lsls	r1, r3, #26
 800a30a:	bf42      	ittt	mi
 800a30c:	6833      	ldrmi	r3, [r6, #0]
 800a30e:	3302      	addmi	r3, #2
 800a310:	6033      	strmi	r3, [r6, #0]
 800a312:	6825      	ldr	r5, [r4, #0]
 800a314:	f015 0506 	ands.w	r5, r5, #6
 800a318:	d106      	bne.n	800a328 <_printf_common+0x48>
 800a31a:	f104 0a19 	add.w	sl, r4, #25
 800a31e:	68e3      	ldr	r3, [r4, #12]
 800a320:	6832      	ldr	r2, [r6, #0]
 800a322:	1a9b      	subs	r3, r3, r2
 800a324:	42ab      	cmp	r3, r5
 800a326:	dc26      	bgt.n	800a376 <_printf_common+0x96>
 800a328:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a32c:	1e13      	subs	r3, r2, #0
 800a32e:	6822      	ldr	r2, [r4, #0]
 800a330:	bf18      	it	ne
 800a332:	2301      	movne	r3, #1
 800a334:	0692      	lsls	r2, r2, #26
 800a336:	d42b      	bmi.n	800a390 <_printf_common+0xb0>
 800a338:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a33c:	4649      	mov	r1, r9
 800a33e:	4638      	mov	r0, r7
 800a340:	47c0      	blx	r8
 800a342:	3001      	adds	r0, #1
 800a344:	d01e      	beq.n	800a384 <_printf_common+0xa4>
 800a346:	6823      	ldr	r3, [r4, #0]
 800a348:	68e5      	ldr	r5, [r4, #12]
 800a34a:	6832      	ldr	r2, [r6, #0]
 800a34c:	f003 0306 	and.w	r3, r3, #6
 800a350:	2b04      	cmp	r3, #4
 800a352:	bf08      	it	eq
 800a354:	1aad      	subeq	r5, r5, r2
 800a356:	68a3      	ldr	r3, [r4, #8]
 800a358:	6922      	ldr	r2, [r4, #16]
 800a35a:	bf0c      	ite	eq
 800a35c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a360:	2500      	movne	r5, #0
 800a362:	4293      	cmp	r3, r2
 800a364:	bfc4      	itt	gt
 800a366:	1a9b      	subgt	r3, r3, r2
 800a368:	18ed      	addgt	r5, r5, r3
 800a36a:	2600      	movs	r6, #0
 800a36c:	341a      	adds	r4, #26
 800a36e:	42b5      	cmp	r5, r6
 800a370:	d11a      	bne.n	800a3a8 <_printf_common+0xc8>
 800a372:	2000      	movs	r0, #0
 800a374:	e008      	b.n	800a388 <_printf_common+0xa8>
 800a376:	2301      	movs	r3, #1
 800a378:	4652      	mov	r2, sl
 800a37a:	4649      	mov	r1, r9
 800a37c:	4638      	mov	r0, r7
 800a37e:	47c0      	blx	r8
 800a380:	3001      	adds	r0, #1
 800a382:	d103      	bne.n	800a38c <_printf_common+0xac>
 800a384:	f04f 30ff 	mov.w	r0, #4294967295
 800a388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a38c:	3501      	adds	r5, #1
 800a38e:	e7c6      	b.n	800a31e <_printf_common+0x3e>
 800a390:	18e1      	adds	r1, r4, r3
 800a392:	1c5a      	adds	r2, r3, #1
 800a394:	2030      	movs	r0, #48	; 0x30
 800a396:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a39a:	4422      	add	r2, r4
 800a39c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a3a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a3a4:	3302      	adds	r3, #2
 800a3a6:	e7c7      	b.n	800a338 <_printf_common+0x58>
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	4622      	mov	r2, r4
 800a3ac:	4649      	mov	r1, r9
 800a3ae:	4638      	mov	r0, r7
 800a3b0:	47c0      	blx	r8
 800a3b2:	3001      	adds	r0, #1
 800a3b4:	d0e6      	beq.n	800a384 <_printf_common+0xa4>
 800a3b6:	3601      	adds	r6, #1
 800a3b8:	e7d9      	b.n	800a36e <_printf_common+0x8e>
	...

0800a3bc <_printf_i>:
 800a3bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a3c0:	460c      	mov	r4, r1
 800a3c2:	4691      	mov	r9, r2
 800a3c4:	7e27      	ldrb	r7, [r4, #24]
 800a3c6:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a3c8:	2f78      	cmp	r7, #120	; 0x78
 800a3ca:	4680      	mov	r8, r0
 800a3cc:	469a      	mov	sl, r3
 800a3ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a3d2:	d807      	bhi.n	800a3e4 <_printf_i+0x28>
 800a3d4:	2f62      	cmp	r7, #98	; 0x62
 800a3d6:	d80a      	bhi.n	800a3ee <_printf_i+0x32>
 800a3d8:	2f00      	cmp	r7, #0
 800a3da:	f000 80d8 	beq.w	800a58e <_printf_i+0x1d2>
 800a3de:	2f58      	cmp	r7, #88	; 0x58
 800a3e0:	f000 80a3 	beq.w	800a52a <_printf_i+0x16e>
 800a3e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a3e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a3ec:	e03a      	b.n	800a464 <_printf_i+0xa8>
 800a3ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a3f2:	2b15      	cmp	r3, #21
 800a3f4:	d8f6      	bhi.n	800a3e4 <_printf_i+0x28>
 800a3f6:	a001      	add	r0, pc, #4	; (adr r0, 800a3fc <_printf_i+0x40>)
 800a3f8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a3fc:	0800a455 	.word	0x0800a455
 800a400:	0800a469 	.word	0x0800a469
 800a404:	0800a3e5 	.word	0x0800a3e5
 800a408:	0800a3e5 	.word	0x0800a3e5
 800a40c:	0800a3e5 	.word	0x0800a3e5
 800a410:	0800a3e5 	.word	0x0800a3e5
 800a414:	0800a469 	.word	0x0800a469
 800a418:	0800a3e5 	.word	0x0800a3e5
 800a41c:	0800a3e5 	.word	0x0800a3e5
 800a420:	0800a3e5 	.word	0x0800a3e5
 800a424:	0800a3e5 	.word	0x0800a3e5
 800a428:	0800a575 	.word	0x0800a575
 800a42c:	0800a499 	.word	0x0800a499
 800a430:	0800a557 	.word	0x0800a557
 800a434:	0800a3e5 	.word	0x0800a3e5
 800a438:	0800a3e5 	.word	0x0800a3e5
 800a43c:	0800a597 	.word	0x0800a597
 800a440:	0800a3e5 	.word	0x0800a3e5
 800a444:	0800a499 	.word	0x0800a499
 800a448:	0800a3e5 	.word	0x0800a3e5
 800a44c:	0800a3e5 	.word	0x0800a3e5
 800a450:	0800a55f 	.word	0x0800a55f
 800a454:	680b      	ldr	r3, [r1, #0]
 800a456:	1d1a      	adds	r2, r3, #4
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	600a      	str	r2, [r1, #0]
 800a45c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a460:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a464:	2301      	movs	r3, #1
 800a466:	e0a3      	b.n	800a5b0 <_printf_i+0x1f4>
 800a468:	6825      	ldr	r5, [r4, #0]
 800a46a:	6808      	ldr	r0, [r1, #0]
 800a46c:	062e      	lsls	r6, r5, #24
 800a46e:	f100 0304 	add.w	r3, r0, #4
 800a472:	d50a      	bpl.n	800a48a <_printf_i+0xce>
 800a474:	6805      	ldr	r5, [r0, #0]
 800a476:	600b      	str	r3, [r1, #0]
 800a478:	2d00      	cmp	r5, #0
 800a47a:	da03      	bge.n	800a484 <_printf_i+0xc8>
 800a47c:	232d      	movs	r3, #45	; 0x2d
 800a47e:	426d      	negs	r5, r5
 800a480:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a484:	485e      	ldr	r0, [pc, #376]	; (800a600 <_printf_i+0x244>)
 800a486:	230a      	movs	r3, #10
 800a488:	e019      	b.n	800a4be <_printf_i+0x102>
 800a48a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a48e:	6805      	ldr	r5, [r0, #0]
 800a490:	600b      	str	r3, [r1, #0]
 800a492:	bf18      	it	ne
 800a494:	b22d      	sxthne	r5, r5
 800a496:	e7ef      	b.n	800a478 <_printf_i+0xbc>
 800a498:	680b      	ldr	r3, [r1, #0]
 800a49a:	6825      	ldr	r5, [r4, #0]
 800a49c:	1d18      	adds	r0, r3, #4
 800a49e:	6008      	str	r0, [r1, #0]
 800a4a0:	0628      	lsls	r0, r5, #24
 800a4a2:	d501      	bpl.n	800a4a8 <_printf_i+0xec>
 800a4a4:	681d      	ldr	r5, [r3, #0]
 800a4a6:	e002      	b.n	800a4ae <_printf_i+0xf2>
 800a4a8:	0669      	lsls	r1, r5, #25
 800a4aa:	d5fb      	bpl.n	800a4a4 <_printf_i+0xe8>
 800a4ac:	881d      	ldrh	r5, [r3, #0]
 800a4ae:	4854      	ldr	r0, [pc, #336]	; (800a600 <_printf_i+0x244>)
 800a4b0:	2f6f      	cmp	r7, #111	; 0x6f
 800a4b2:	bf0c      	ite	eq
 800a4b4:	2308      	moveq	r3, #8
 800a4b6:	230a      	movne	r3, #10
 800a4b8:	2100      	movs	r1, #0
 800a4ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a4be:	6866      	ldr	r6, [r4, #4]
 800a4c0:	60a6      	str	r6, [r4, #8]
 800a4c2:	2e00      	cmp	r6, #0
 800a4c4:	bfa2      	ittt	ge
 800a4c6:	6821      	ldrge	r1, [r4, #0]
 800a4c8:	f021 0104 	bicge.w	r1, r1, #4
 800a4cc:	6021      	strge	r1, [r4, #0]
 800a4ce:	b90d      	cbnz	r5, 800a4d4 <_printf_i+0x118>
 800a4d0:	2e00      	cmp	r6, #0
 800a4d2:	d04d      	beq.n	800a570 <_printf_i+0x1b4>
 800a4d4:	4616      	mov	r6, r2
 800a4d6:	fbb5 f1f3 	udiv	r1, r5, r3
 800a4da:	fb03 5711 	mls	r7, r3, r1, r5
 800a4de:	5dc7      	ldrb	r7, [r0, r7]
 800a4e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a4e4:	462f      	mov	r7, r5
 800a4e6:	42bb      	cmp	r3, r7
 800a4e8:	460d      	mov	r5, r1
 800a4ea:	d9f4      	bls.n	800a4d6 <_printf_i+0x11a>
 800a4ec:	2b08      	cmp	r3, #8
 800a4ee:	d10b      	bne.n	800a508 <_printf_i+0x14c>
 800a4f0:	6823      	ldr	r3, [r4, #0]
 800a4f2:	07df      	lsls	r7, r3, #31
 800a4f4:	d508      	bpl.n	800a508 <_printf_i+0x14c>
 800a4f6:	6923      	ldr	r3, [r4, #16]
 800a4f8:	6861      	ldr	r1, [r4, #4]
 800a4fa:	4299      	cmp	r1, r3
 800a4fc:	bfde      	ittt	le
 800a4fe:	2330      	movle	r3, #48	; 0x30
 800a500:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a504:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a508:	1b92      	subs	r2, r2, r6
 800a50a:	6122      	str	r2, [r4, #16]
 800a50c:	f8cd a000 	str.w	sl, [sp]
 800a510:	464b      	mov	r3, r9
 800a512:	aa03      	add	r2, sp, #12
 800a514:	4621      	mov	r1, r4
 800a516:	4640      	mov	r0, r8
 800a518:	f7ff fee2 	bl	800a2e0 <_printf_common>
 800a51c:	3001      	adds	r0, #1
 800a51e:	d14c      	bne.n	800a5ba <_printf_i+0x1fe>
 800a520:	f04f 30ff 	mov.w	r0, #4294967295
 800a524:	b004      	add	sp, #16
 800a526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a52a:	4835      	ldr	r0, [pc, #212]	; (800a600 <_printf_i+0x244>)
 800a52c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a530:	6823      	ldr	r3, [r4, #0]
 800a532:	680e      	ldr	r6, [r1, #0]
 800a534:	061f      	lsls	r7, r3, #24
 800a536:	f856 5b04 	ldr.w	r5, [r6], #4
 800a53a:	600e      	str	r6, [r1, #0]
 800a53c:	d514      	bpl.n	800a568 <_printf_i+0x1ac>
 800a53e:	07d9      	lsls	r1, r3, #31
 800a540:	bf44      	itt	mi
 800a542:	f043 0320 	orrmi.w	r3, r3, #32
 800a546:	6023      	strmi	r3, [r4, #0]
 800a548:	b91d      	cbnz	r5, 800a552 <_printf_i+0x196>
 800a54a:	6823      	ldr	r3, [r4, #0]
 800a54c:	f023 0320 	bic.w	r3, r3, #32
 800a550:	6023      	str	r3, [r4, #0]
 800a552:	2310      	movs	r3, #16
 800a554:	e7b0      	b.n	800a4b8 <_printf_i+0xfc>
 800a556:	6823      	ldr	r3, [r4, #0]
 800a558:	f043 0320 	orr.w	r3, r3, #32
 800a55c:	6023      	str	r3, [r4, #0]
 800a55e:	2378      	movs	r3, #120	; 0x78
 800a560:	4828      	ldr	r0, [pc, #160]	; (800a604 <_printf_i+0x248>)
 800a562:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a566:	e7e3      	b.n	800a530 <_printf_i+0x174>
 800a568:	065e      	lsls	r6, r3, #25
 800a56a:	bf48      	it	mi
 800a56c:	b2ad      	uxthmi	r5, r5
 800a56e:	e7e6      	b.n	800a53e <_printf_i+0x182>
 800a570:	4616      	mov	r6, r2
 800a572:	e7bb      	b.n	800a4ec <_printf_i+0x130>
 800a574:	680b      	ldr	r3, [r1, #0]
 800a576:	6826      	ldr	r6, [r4, #0]
 800a578:	6960      	ldr	r0, [r4, #20]
 800a57a:	1d1d      	adds	r5, r3, #4
 800a57c:	600d      	str	r5, [r1, #0]
 800a57e:	0635      	lsls	r5, r6, #24
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	d501      	bpl.n	800a588 <_printf_i+0x1cc>
 800a584:	6018      	str	r0, [r3, #0]
 800a586:	e002      	b.n	800a58e <_printf_i+0x1d2>
 800a588:	0671      	lsls	r1, r6, #25
 800a58a:	d5fb      	bpl.n	800a584 <_printf_i+0x1c8>
 800a58c:	8018      	strh	r0, [r3, #0]
 800a58e:	2300      	movs	r3, #0
 800a590:	6123      	str	r3, [r4, #16]
 800a592:	4616      	mov	r6, r2
 800a594:	e7ba      	b.n	800a50c <_printf_i+0x150>
 800a596:	680b      	ldr	r3, [r1, #0]
 800a598:	1d1a      	adds	r2, r3, #4
 800a59a:	600a      	str	r2, [r1, #0]
 800a59c:	681e      	ldr	r6, [r3, #0]
 800a59e:	6862      	ldr	r2, [r4, #4]
 800a5a0:	2100      	movs	r1, #0
 800a5a2:	4630      	mov	r0, r6
 800a5a4:	f7f5 fe24 	bl	80001f0 <memchr>
 800a5a8:	b108      	cbz	r0, 800a5ae <_printf_i+0x1f2>
 800a5aa:	1b80      	subs	r0, r0, r6
 800a5ac:	6060      	str	r0, [r4, #4]
 800a5ae:	6863      	ldr	r3, [r4, #4]
 800a5b0:	6123      	str	r3, [r4, #16]
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a5b8:	e7a8      	b.n	800a50c <_printf_i+0x150>
 800a5ba:	6923      	ldr	r3, [r4, #16]
 800a5bc:	4632      	mov	r2, r6
 800a5be:	4649      	mov	r1, r9
 800a5c0:	4640      	mov	r0, r8
 800a5c2:	47d0      	blx	sl
 800a5c4:	3001      	adds	r0, #1
 800a5c6:	d0ab      	beq.n	800a520 <_printf_i+0x164>
 800a5c8:	6823      	ldr	r3, [r4, #0]
 800a5ca:	079b      	lsls	r3, r3, #30
 800a5cc:	d413      	bmi.n	800a5f6 <_printf_i+0x23a>
 800a5ce:	68e0      	ldr	r0, [r4, #12]
 800a5d0:	9b03      	ldr	r3, [sp, #12]
 800a5d2:	4298      	cmp	r0, r3
 800a5d4:	bfb8      	it	lt
 800a5d6:	4618      	movlt	r0, r3
 800a5d8:	e7a4      	b.n	800a524 <_printf_i+0x168>
 800a5da:	2301      	movs	r3, #1
 800a5dc:	4632      	mov	r2, r6
 800a5de:	4649      	mov	r1, r9
 800a5e0:	4640      	mov	r0, r8
 800a5e2:	47d0      	blx	sl
 800a5e4:	3001      	adds	r0, #1
 800a5e6:	d09b      	beq.n	800a520 <_printf_i+0x164>
 800a5e8:	3501      	adds	r5, #1
 800a5ea:	68e3      	ldr	r3, [r4, #12]
 800a5ec:	9903      	ldr	r1, [sp, #12]
 800a5ee:	1a5b      	subs	r3, r3, r1
 800a5f0:	42ab      	cmp	r3, r5
 800a5f2:	dcf2      	bgt.n	800a5da <_printf_i+0x21e>
 800a5f4:	e7eb      	b.n	800a5ce <_printf_i+0x212>
 800a5f6:	2500      	movs	r5, #0
 800a5f8:	f104 0619 	add.w	r6, r4, #25
 800a5fc:	e7f5      	b.n	800a5ea <_printf_i+0x22e>
 800a5fe:	bf00      	nop
 800a600:	0800bd91 	.word	0x0800bd91
 800a604:	0800bda2 	.word	0x0800bda2

0800a608 <__sread>:
 800a608:	b510      	push	{r4, lr}
 800a60a:	460c      	mov	r4, r1
 800a60c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a610:	f000 f8e2 	bl	800a7d8 <_read_r>
 800a614:	2800      	cmp	r0, #0
 800a616:	bfab      	itete	ge
 800a618:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a61a:	89a3      	ldrhlt	r3, [r4, #12]
 800a61c:	181b      	addge	r3, r3, r0
 800a61e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a622:	bfac      	ite	ge
 800a624:	6563      	strge	r3, [r4, #84]	; 0x54
 800a626:	81a3      	strhlt	r3, [r4, #12]
 800a628:	bd10      	pop	{r4, pc}

0800a62a <__swrite>:
 800a62a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a62e:	461f      	mov	r7, r3
 800a630:	898b      	ldrh	r3, [r1, #12]
 800a632:	05db      	lsls	r3, r3, #23
 800a634:	4605      	mov	r5, r0
 800a636:	460c      	mov	r4, r1
 800a638:	4616      	mov	r6, r2
 800a63a:	d505      	bpl.n	800a648 <__swrite+0x1e>
 800a63c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a640:	2302      	movs	r3, #2
 800a642:	2200      	movs	r2, #0
 800a644:	f000 f868 	bl	800a718 <_lseek_r>
 800a648:	89a3      	ldrh	r3, [r4, #12]
 800a64a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a64e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a652:	81a3      	strh	r3, [r4, #12]
 800a654:	4632      	mov	r2, r6
 800a656:	463b      	mov	r3, r7
 800a658:	4628      	mov	r0, r5
 800a65a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a65e:	f000 b817 	b.w	800a690 <_write_r>

0800a662 <__sseek>:
 800a662:	b510      	push	{r4, lr}
 800a664:	460c      	mov	r4, r1
 800a666:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a66a:	f000 f855 	bl	800a718 <_lseek_r>
 800a66e:	1c43      	adds	r3, r0, #1
 800a670:	89a3      	ldrh	r3, [r4, #12]
 800a672:	bf15      	itete	ne
 800a674:	6560      	strne	r0, [r4, #84]	; 0x54
 800a676:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a67a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a67e:	81a3      	strheq	r3, [r4, #12]
 800a680:	bf18      	it	ne
 800a682:	81a3      	strhne	r3, [r4, #12]
 800a684:	bd10      	pop	{r4, pc}

0800a686 <__sclose>:
 800a686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a68a:	f000 b813 	b.w	800a6b4 <_close_r>
	...

0800a690 <_write_r>:
 800a690:	b538      	push	{r3, r4, r5, lr}
 800a692:	4d07      	ldr	r5, [pc, #28]	; (800a6b0 <_write_r+0x20>)
 800a694:	4604      	mov	r4, r0
 800a696:	4608      	mov	r0, r1
 800a698:	4611      	mov	r1, r2
 800a69a:	2200      	movs	r2, #0
 800a69c:	602a      	str	r2, [r5, #0]
 800a69e:	461a      	mov	r2, r3
 800a6a0:	f7f7 fffd 	bl	800269e <_write>
 800a6a4:	1c43      	adds	r3, r0, #1
 800a6a6:	d102      	bne.n	800a6ae <_write_r+0x1e>
 800a6a8:	682b      	ldr	r3, [r5, #0]
 800a6aa:	b103      	cbz	r3, 800a6ae <_write_r+0x1e>
 800a6ac:	6023      	str	r3, [r4, #0]
 800a6ae:	bd38      	pop	{r3, r4, r5, pc}
 800a6b0:	20002bf0 	.word	0x20002bf0

0800a6b4 <_close_r>:
 800a6b4:	b538      	push	{r3, r4, r5, lr}
 800a6b6:	4d06      	ldr	r5, [pc, #24]	; (800a6d0 <_close_r+0x1c>)
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	4604      	mov	r4, r0
 800a6bc:	4608      	mov	r0, r1
 800a6be:	602b      	str	r3, [r5, #0]
 800a6c0:	f7f8 f809 	bl	80026d6 <_close>
 800a6c4:	1c43      	adds	r3, r0, #1
 800a6c6:	d102      	bne.n	800a6ce <_close_r+0x1a>
 800a6c8:	682b      	ldr	r3, [r5, #0]
 800a6ca:	b103      	cbz	r3, 800a6ce <_close_r+0x1a>
 800a6cc:	6023      	str	r3, [r4, #0]
 800a6ce:	bd38      	pop	{r3, r4, r5, pc}
 800a6d0:	20002bf0 	.word	0x20002bf0

0800a6d4 <_fstat_r>:
 800a6d4:	b538      	push	{r3, r4, r5, lr}
 800a6d6:	4d07      	ldr	r5, [pc, #28]	; (800a6f4 <_fstat_r+0x20>)
 800a6d8:	2300      	movs	r3, #0
 800a6da:	4604      	mov	r4, r0
 800a6dc:	4608      	mov	r0, r1
 800a6de:	4611      	mov	r1, r2
 800a6e0:	602b      	str	r3, [r5, #0]
 800a6e2:	f7f8 f804 	bl	80026ee <_fstat>
 800a6e6:	1c43      	adds	r3, r0, #1
 800a6e8:	d102      	bne.n	800a6f0 <_fstat_r+0x1c>
 800a6ea:	682b      	ldr	r3, [r5, #0]
 800a6ec:	b103      	cbz	r3, 800a6f0 <_fstat_r+0x1c>
 800a6ee:	6023      	str	r3, [r4, #0]
 800a6f0:	bd38      	pop	{r3, r4, r5, pc}
 800a6f2:	bf00      	nop
 800a6f4:	20002bf0 	.word	0x20002bf0

0800a6f8 <_isatty_r>:
 800a6f8:	b538      	push	{r3, r4, r5, lr}
 800a6fa:	4d06      	ldr	r5, [pc, #24]	; (800a714 <_isatty_r+0x1c>)
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	4604      	mov	r4, r0
 800a700:	4608      	mov	r0, r1
 800a702:	602b      	str	r3, [r5, #0]
 800a704:	f7f8 f803 	bl	800270e <_isatty>
 800a708:	1c43      	adds	r3, r0, #1
 800a70a:	d102      	bne.n	800a712 <_isatty_r+0x1a>
 800a70c:	682b      	ldr	r3, [r5, #0]
 800a70e:	b103      	cbz	r3, 800a712 <_isatty_r+0x1a>
 800a710:	6023      	str	r3, [r4, #0]
 800a712:	bd38      	pop	{r3, r4, r5, pc}
 800a714:	20002bf0 	.word	0x20002bf0

0800a718 <_lseek_r>:
 800a718:	b538      	push	{r3, r4, r5, lr}
 800a71a:	4d07      	ldr	r5, [pc, #28]	; (800a738 <_lseek_r+0x20>)
 800a71c:	4604      	mov	r4, r0
 800a71e:	4608      	mov	r0, r1
 800a720:	4611      	mov	r1, r2
 800a722:	2200      	movs	r2, #0
 800a724:	602a      	str	r2, [r5, #0]
 800a726:	461a      	mov	r2, r3
 800a728:	f7f7 fffc 	bl	8002724 <_lseek>
 800a72c:	1c43      	adds	r3, r0, #1
 800a72e:	d102      	bne.n	800a736 <_lseek_r+0x1e>
 800a730:	682b      	ldr	r3, [r5, #0]
 800a732:	b103      	cbz	r3, 800a736 <_lseek_r+0x1e>
 800a734:	6023      	str	r3, [r4, #0]
 800a736:	bd38      	pop	{r3, r4, r5, pc}
 800a738:	20002bf0 	.word	0x20002bf0

0800a73c <memcpy>:
 800a73c:	440a      	add	r2, r1
 800a73e:	4291      	cmp	r1, r2
 800a740:	f100 33ff 	add.w	r3, r0, #4294967295
 800a744:	d100      	bne.n	800a748 <memcpy+0xc>
 800a746:	4770      	bx	lr
 800a748:	b510      	push	{r4, lr}
 800a74a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a74e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a752:	4291      	cmp	r1, r2
 800a754:	d1f9      	bne.n	800a74a <memcpy+0xe>
 800a756:	bd10      	pop	{r4, pc}

0800a758 <memmove>:
 800a758:	4288      	cmp	r0, r1
 800a75a:	b510      	push	{r4, lr}
 800a75c:	eb01 0402 	add.w	r4, r1, r2
 800a760:	d902      	bls.n	800a768 <memmove+0x10>
 800a762:	4284      	cmp	r4, r0
 800a764:	4623      	mov	r3, r4
 800a766:	d807      	bhi.n	800a778 <memmove+0x20>
 800a768:	1e43      	subs	r3, r0, #1
 800a76a:	42a1      	cmp	r1, r4
 800a76c:	d008      	beq.n	800a780 <memmove+0x28>
 800a76e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a772:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a776:	e7f8      	b.n	800a76a <memmove+0x12>
 800a778:	4402      	add	r2, r0
 800a77a:	4601      	mov	r1, r0
 800a77c:	428a      	cmp	r2, r1
 800a77e:	d100      	bne.n	800a782 <memmove+0x2a>
 800a780:	bd10      	pop	{r4, pc}
 800a782:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a786:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a78a:	e7f7      	b.n	800a77c <memmove+0x24>

0800a78c <_realloc_r>:
 800a78c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a78e:	4607      	mov	r7, r0
 800a790:	4614      	mov	r4, r2
 800a792:	460e      	mov	r6, r1
 800a794:	b921      	cbnz	r1, 800a7a0 <_realloc_r+0x14>
 800a796:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a79a:	4611      	mov	r1, r2
 800a79c:	f7ff b832 	b.w	8009804 <_malloc_r>
 800a7a0:	b922      	cbnz	r2, 800a7ac <_realloc_r+0x20>
 800a7a2:	f7fe ffdf 	bl	8009764 <_free_r>
 800a7a6:	4625      	mov	r5, r4
 800a7a8:	4628      	mov	r0, r5
 800a7aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7ac:	f000 f826 	bl	800a7fc <_malloc_usable_size_r>
 800a7b0:	42a0      	cmp	r0, r4
 800a7b2:	d20f      	bcs.n	800a7d4 <_realloc_r+0x48>
 800a7b4:	4621      	mov	r1, r4
 800a7b6:	4638      	mov	r0, r7
 800a7b8:	f7ff f824 	bl	8009804 <_malloc_r>
 800a7bc:	4605      	mov	r5, r0
 800a7be:	2800      	cmp	r0, #0
 800a7c0:	d0f2      	beq.n	800a7a8 <_realloc_r+0x1c>
 800a7c2:	4631      	mov	r1, r6
 800a7c4:	4622      	mov	r2, r4
 800a7c6:	f7ff ffb9 	bl	800a73c <memcpy>
 800a7ca:	4631      	mov	r1, r6
 800a7cc:	4638      	mov	r0, r7
 800a7ce:	f7fe ffc9 	bl	8009764 <_free_r>
 800a7d2:	e7e9      	b.n	800a7a8 <_realloc_r+0x1c>
 800a7d4:	4635      	mov	r5, r6
 800a7d6:	e7e7      	b.n	800a7a8 <_realloc_r+0x1c>

0800a7d8 <_read_r>:
 800a7d8:	b538      	push	{r3, r4, r5, lr}
 800a7da:	4d07      	ldr	r5, [pc, #28]	; (800a7f8 <_read_r+0x20>)
 800a7dc:	4604      	mov	r4, r0
 800a7de:	4608      	mov	r0, r1
 800a7e0:	4611      	mov	r1, r2
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	602a      	str	r2, [r5, #0]
 800a7e6:	461a      	mov	r2, r3
 800a7e8:	f7f7 ff3c 	bl	8002664 <_read>
 800a7ec:	1c43      	adds	r3, r0, #1
 800a7ee:	d102      	bne.n	800a7f6 <_read_r+0x1e>
 800a7f0:	682b      	ldr	r3, [r5, #0]
 800a7f2:	b103      	cbz	r3, 800a7f6 <_read_r+0x1e>
 800a7f4:	6023      	str	r3, [r4, #0]
 800a7f6:	bd38      	pop	{r3, r4, r5, pc}
 800a7f8:	20002bf0 	.word	0x20002bf0

0800a7fc <_malloc_usable_size_r>:
 800a7fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a800:	1f18      	subs	r0, r3, #4
 800a802:	2b00      	cmp	r3, #0
 800a804:	bfbc      	itt	lt
 800a806:	580b      	ldrlt	r3, [r1, r0]
 800a808:	18c0      	addlt	r0, r0, r3
 800a80a:	4770      	bx	lr

0800a80c <_init>:
 800a80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a80e:	bf00      	nop
 800a810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a812:	bc08      	pop	{r3}
 800a814:	469e      	mov	lr, r3
 800a816:	4770      	bx	lr

0800a818 <_fini>:
 800a818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a81a:	bf00      	nop
 800a81c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a81e:	bc08      	pop	{r3}
 800a820:	469e      	mov	lr, r3
 800a822:	4770      	bx	lr
