#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 29 15:44:17 2023
# Process ID: 20291
# Current directory: /home/jay/Kanish/pr_version_5/pr_version_5.runs/design_1_top_0_0_synth_1
# Command line: vivado -log design_1_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl
# Log file: /home/jay/Kanish/pr_version_5/pr_version_5.runs/design_1_top_0_0_synth_1/design_1_top_0_0.vds
# Journal file: /home/jay/Kanish/pr_version_5/pr_version_5.runs/design_1_top_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jay/Kanish/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_top_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20370 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1797.883 ; gain = 153.715 ; free physical = 7045 ; free virtual = 16942
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [/home/jay/Kanish/pr_version_5/pr_version_5.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/jay/Kanish/pr_version_5/pr_version_5.srcs/sources_1/imports/jay/pr_version_4/pr_version_4.srcs/sources_1/imports/new/top.v:4]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter MATRIX_SIZE bound to: 3 - type: integer 
	Parameter BRAM_WIDTH bound to: 28 - type: integer 
	Parameter COE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [/home/jay/Kanish/pr_version_5/pr_version_5.srcs/sources_1/imports/jay/pr_version_4/pr_version_4.srcs/sources_1/imports/new/top.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_0_0' (2#1) [/home/jay/Kanish/pr_version_5/pr_version_5.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:58]
WARNING: [Synth 8-3331] design top has unconnected port pl_data[3]
WARNING: [Synth 8-3331] design top has unconnected port pl_data[2]
WARNING: [Synth 8-3331] design top has unconnected port pl_data[1]
WARNING: [Synth 8-3331] design top has unconnected port pl_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1852.602 ; gain = 208.434 ; free physical = 7060 ; free virtual = 16959
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1858.539 ; gain = 214.371 ; free physical = 7013 ; free virtual = 16911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1858.539 ; gain = 214.371 ; free physical = 7013 ; free virtual = 16911
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.312 ; gain = 0.000 ; free physical = 6866 ; free virtual = 16770
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2001.281 ; gain = 2.969 ; free physical = 6868 ; free virtual = 16773
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 7009 ; free virtual = 16907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 7009 ; free virtual = 16907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 7008 ; free virtual = 16906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 6972 ; free virtual = 16871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input     80 Bit        Muxes := 1     
	   4 Input     80 Bit        Muxes := 1     
	   3 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input     80 Bit        Muxes := 1     
	   4 Input     80 Bit        Muxes := 1     
	   3 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port pl_data[3]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port pl_data[2]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port pl_data[1]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port pl_data[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/count_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[0]' (FDRE) to 'inst/top_inputs_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[1]' (FDRE) to 'inst/top_inputs_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[2]' (FDRE) to 'inst/top_inputs_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[3]' (FDRE) to 'inst/top_inputs_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[4]' (FDRE) to 'inst/top_inputs_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[5]' (FDRE) to 'inst/top_inputs_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[6]' (FDRE) to 'inst/top_inputs_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[7]' (FDRE) to 'inst/top_inputs_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[8]' (FDRE) to 'inst/top_inputs_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[9]' (FDRE) to 'inst/top_inputs_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[10]' (FDRE) to 'inst/top_inputs_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[11]' (FDRE) to 'inst/top_inputs_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[12]' (FDRE) to 'inst/top_inputs_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[13]' (FDRE) to 'inst/top_inputs_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[14]' (FDRE) to 'inst/top_inputs_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[15]' (FDRE) to 'inst/top_inputs_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[16]' (FDRE) to 'inst/top_inputs_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[18]' (FDRE) to 'inst/top_inputs_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[19]' (FDRE) to 'inst/top_inputs_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[20]' (FDRE) to 'inst/top_inputs_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[21]' (FDRE) to 'inst/top_inputs_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[22]' (FDRE) to 'inst/top_inputs_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[23]' (FDRE) to 'inst/top_inputs_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[24]' (FDRE) to 'inst/top_inputs_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[25]' (FDRE) to 'inst/top_inputs_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[26]' (FDRE) to 'inst/top_inputs_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[27]' (FDRE) to 'inst/top_inputs_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[28]' (FDRE) to 'inst/top_inputs_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[29]' (FDRE) to 'inst/top_inputs_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[30]' (FDRE) to 'inst/top_inputs_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[31]' (FDRE) to 'inst/top_inputs_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[33]' (FDRE) to 'inst/top_inputs_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[34]' (FDRE) to 'inst/top_inputs_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[35]' (FDRE) to 'inst/top_inputs_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[36]' (FDRE) to 'inst/top_inputs_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[37]' (FDRE) to 'inst/top_inputs_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[38]' (FDRE) to 'inst/top_inputs_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[39]' (FDRE) to 'inst/top_inputs_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[40]' (FDRE) to 'inst/top_inputs_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[41]' (FDRE) to 'inst/top_inputs_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[42]' (FDRE) to 'inst/top_inputs_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[43]' (FDRE) to 'inst/top_inputs_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[44]' (FDRE) to 'inst/top_inputs_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[45]' (FDRE) to 'inst/top_inputs_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[46]' (FDRE) to 'inst/top_inputs_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[47]' (FDRE) to 'inst/top_inputs_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[48]' (FDRE) to 'inst/top_inputs_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[49]' (FDRE) to 'inst/top_inputs_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[50]' (FDRE) to 'inst/top_inputs_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[51]' (FDRE) to 'inst/top_inputs_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[52]' (FDRE) to 'inst/top_inputs_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[53]' (FDRE) to 'inst/top_inputs_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[54]' (FDRE) to 'inst/top_inputs_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[55]' (FDRE) to 'inst/top_inputs_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[56]' (FDRE) to 'inst/top_inputs_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[57]' (FDRE) to 'inst/top_inputs_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[58]' (FDRE) to 'inst/top_inputs_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[59]' (FDRE) to 'inst/top_inputs_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[60]' (FDRE) to 'inst/top_inputs_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[61]' (FDRE) to 'inst/top_inputs_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[62]' (FDRE) to 'inst/top_inputs_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[63]' (FDRE) to 'inst/top_inputs_reg[72]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[64]' (FDRE) to 'inst/top_inputs_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[65]' (FDRE) to 'inst/top_inputs_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[66]' (FDRE) to 'inst/top_inputs_reg[67]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[67]' (FDRE) to 'inst/top_inputs_reg[68]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[68]' (FDRE) to 'inst/top_inputs_reg[69]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[69]' (FDRE) to 'inst/top_inputs_reg[70]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[70]' (FDRE) to 'inst/top_inputs_reg[71]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[72]' (FDRE) to 'inst/top_inputs_reg[73]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[73]' (FDRE) to 'inst/top_inputs_reg[74]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[74]' (FDRE) to 'inst/top_inputs_reg[75]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[75]' (FDRE) to 'inst/top_inputs_reg[76]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[76]' (FDRE) to 'inst/top_inputs_reg[77]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[77]' (FDRE) to 'inst/top_inputs_reg[78]'
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[78]' (FDRE) to 'inst/top_inputs_reg[79]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/top_inputs_reg[79] )
INFO: [Synth 8-3886] merging instance 'inst/top_inputs_reg[32]' (FDRE) to 'inst/top_inputs_reg[71]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 6967 ; free virtual = 16865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 6579 ; free virtual = 16480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 6579 ; free virtual = 16480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 6569 ; free virtual = 16470
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 6607 ; free virtual = 16508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 6607 ; free virtual = 16508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 6607 ; free virtual = 16508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 6607 ; free virtual = 16507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 6607 ; free virtual = 16507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 6607 ; free virtual = 16507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
|2     |  inst   |top    |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 6607 ; free virtual = 16507
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.281 ; gain = 214.371 ; free physical = 6697 ; free virtual = 16598
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.281 ; gain = 357.113 ; free physical = 6697 ; free virtual = 16598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.281 ; gain = 0.000 ; free physical = 6637 ; free virtual = 16538
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2001.281 ; gain = 588.586 ; free physical = 6736 ; free virtual = 16637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.281 ; gain = 0.000 ; free physical = 6736 ; free virtual = 16636
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jay/Kanish/pr_version_5/pr_version_5.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.281 ; gain = 0.000 ; free physical = 6826 ; free virtual = 16727
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jay/Kanish/pr_version_5/pr_version_5.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_0_0_utilization_synth.rpt -pb design_1_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 15:44:44 2023...
