
ex7_dif_seqs.sv
UVM Simulation Commands 
```
vlog filename.sv // for compilation
vsim -c work.module_name +UVM_TESTNAME=test_name // to pass argument for run_test()
run -all // run all test cases
```


![image](https://github.com/user-attachments/assets/1b7804f3-0e95-463f-ad58-bb01eef4c258)
