Coverage Report by instance with details

=================================================================================
=== Instance: /top/SPI_slaveif
=== Design Unit: work.SPI_slave_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        74         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/SPI_slaveif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                           MISO_GM           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[9-0]           1           1                              100.00 
                                   rx_data_GM[9-0]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                       rx_valid_GM           1           1                              100.00 
                                      tx_data[7-0]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         37 
Toggled Node Count   =         37 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (74 of 74 bins)

=================================================================================
=== Instance: /top/GM
=== Design Unit: work.SPI_slave_GM
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40        39         1    97.50%

================================Branch Details================================

Branch Coverage for instance /top/GM

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_GM.v
------------------------------------IF Branch------------------------------------
    25                                     20010     Count coming in to IF
    25              1                          4         if (~rst_n) begin
    28              1                      20006         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    34                                     58592     Count coming in to CASE
    35              1                      10008             IDLE : begin
    41              1                       7531             CHK_CMD : begin
    55              1                      21937             WRITE : begin
    61              1                       7848             READ_ADD : begin
    67              1                      11267            READ_DATA : begin
                                               1     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    36                                     10008     Count coming in to IF
    36              1                       5005                 if (SS_n)
    38              1                       5003                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    42                                      7531     Count coming in to IF
    42              1                          3                 if (SS_n)
    44              1                       7528                 else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    45                                      7528     Count coming in to IF
    45              1                       4103                     if (~MOSI)
    47              1                       3425                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                      3425     Count coming in to IF
    48              1                       2514                         if (!rd_add) 
    50              1                        911                         else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                     21937     Count coming in to IF
    56              1                       3178                 if (SS_n)
    58              1                      18759                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                      7848     Count coming in to IF
    62              1                        911                 if (SS_n)
    64              1                       6937                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                     11267     Count coming in to IF
    68              1                        911                 if (SS_n)
    70              1                      10356                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    77                                     78629     Count coming in to IF
    77              1                          6         if (~rst_n) begin 
    85              1                      78623         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    86                                     78623     Count coming in to CASE
    87              1                       5003                 IDLE : begin
    94              1                       5003                 CHK_CMD : begin
    98              1                      38136                 WRITE : begin
    111             1                      10932                 READ_ADD : begin
    124             1                      19549                READ_DATA : begin
                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    99                                     38136     Count coming in to IF
    99              1                      31780                     if (counter > 0 && !rx_valid) begin
    104             1                       6356                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    112                                    10932     Count coming in to IF
    112             1                       9110                     if (counter > 0 && !rx_valid) begin
    117             1                       1822                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                    19549     Count coming in to IF
    125             1                       9528                     if (tx_valid && (rx_valid)) begin
    137             1                      10021                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    127                                     9528     Count coming in to IF
    127             1                       7288                         if (counter > 0) begin
    132             1                       2240                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    138                                    10021     Count coming in to IF
    138             1                       9110                         if (counter > 0 && !rx_valid) begin
    143             1                        911                         else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         5         4    55.55%

================================Condition Details================================

Condition Coverage for instance /top/GM --

  File SPI_slave_GM.v
----------------Focused Condition View-------------------
Line       99 Item    1  ((counter > 0) && ~rx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y
       rx_valid         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       ~rx_valid                     
  Row   3:          1  rx_valid_0            (counter > 0)                 
  Row   4:    ***0***  rx_valid_1            (counter > 0)                 

----------------Focused Condition View-------------------
Line       112 Item    1  ((counter > 0) && ~rx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y
       rx_valid         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       ~rx_valid                     
  Row   3:          1  rx_valid_0            (counter > 0)                 
  Row   4:    ***0***  rx_valid_1            (counter > 0)                 

----------------Focused Condition View-------------------
Line       125 Item    1  (tx_valid && rx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    tx_valid         N  '_0' not hit             Hit '_0'
    rx_valid         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  tx_valid_0            -                             
  Row   2:          1  tx_valid_1            rx_valid                      
  Row   3:          1  rx_valid_0            tx_valid                      
  Row   4:          1  rx_valid_1            tx_valid                      

----------------Focused Condition View-------------------
Line       127 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       138 Item    1  ((counter > 0) && ~rx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y
       rx_valid         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       ~rx_valid                     
  Row   3:          1  rx_valid_0            (counter > 0)                 
  Row   4:    ***0***  rx_valid_1            (counter > 0)                 


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /top/GM --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  35                IDLE                   0
  41             CHK_CMD                   1
  67           READ_DATA                   4
  61            READ_ADD                   3
  55               WRITE                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                5007          
                 CHK_CMD                5003          
               READ_DATA                1822          
                READ_ADD                1822          
                   WRITE                6356          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  39                   0                5003          IDLE -> CHK_CMD               
  51                   1                 911          CHK_CMD -> READ_DATA          
  49                   2                 911          CHK_CMD -> READ_ADD           
  46                   3                3178          CHK_CMD -> WRITE              
  43                   4                   3          CHK_CMD -> IDLE               
  69                   5                 911          READ_DATA -> IDLE             
  63                   6                 911          READ_ADD -> IDLE              
  57                   7                3178          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      43        43         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/GM --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_GM.v
    1                                                module SPI_slave_GM (
    2                                                    input MOSI ,
    3                                                    input SS_n ,
    4                                                    input clk , rst_n ,
    5                                                    input tx_valid ,
    6                                                    input [7:0] tx_data ,
    7                                                    output reg MISO ,
    8                                                    output reg [9:0] rx_data ,
    9                                                    output reg rx_valid 
    10                                               );
    11                                               parameter IDLE      = 3'b000 ;
    12                                               parameter CHK_CMD   = 3'b001 ;
    13                                               parameter WRITE     = 3'b010 ;
    14                                               parameter READ_ADD  = 3'b011 ;
    15                                               parameter READ_DATA = 3'b100 ;
    16                                               
    17                                                 reg [3:0] counter;
    18                                                 reg rd_add;
    19                                                 reg [9:0] out_reg;
    20                                                
    21                                                 reg [2:0]cs, ns;
    22                                               
    23                                               
    24              1                      20010     always @(posedge clk) begin
    25                                                   if (~rst_n) begin
    26              1                          4             cs <= IDLE;
    27                                                   end
    28                                                   else begin
    29              1                      20006             cs <= ns;
    30                                                   end
    31                                               end
    32                                               
    33              1                      58592     always @(*) begin
    34                                                   case (cs)
    35                                                       IDLE : begin
    36                                                           if (SS_n)
    37              1                       5005                     ns = IDLE;
    38                                                           else
    39              1                       5003                     ns = CHK_CMD;
    40                                                       end
    41                                                       CHK_CMD : begin
    42                                                           if (SS_n)
    43              1                          3                     ns = IDLE;
    44                                                           else begin
    45                                                               if (~MOSI)
    46              1                       4103                         ns = WRITE;
    47                                                               else begin
    48                                                                   if (!rd_add) 
    49              1                       2514                             ns = READ_ADD; 
    50                                                                   else
    51              1                        911                             ns = READ_DATA;
    52                                                               end
    53                                                           end
    54                                                       end
    55                                                       WRITE : begin
    56                                                           if (SS_n)
    57              1                       3178                     ns = IDLE;
    58                                                           else
    59              1                      18759                     ns = WRITE;
    60                                                       end
    61                                                       READ_ADD : begin
    62                                                           if (SS_n)
    63              1                        911                     ns = IDLE;
    64                                                           else
    65              1                       6937                     ns = READ_ADD;
    66                                                       end
    67                                                      READ_DATA : begin
    68                                                           if (SS_n)
    69              1                        911                     ns = IDLE;
    70                                                           else
    71              1                      10356                     ns = READ_DATA;
    72                                                       end
    73                                                   endcase
    74                                               end
    75                                               
    76              1                      78629     always @(posedge clk) begin
    77                                                   if (~rst_n) begin 
    78              1                          6             rx_data <= 0;
    79              1                          6             rx_valid <= 0;
    80              1                          6             rd_add <= 0;
    81              1                          6             out_reg <= 0;
    82              1                          6             MISO <= 0;
    83                                                       
    84                                                   end
    85                                                   else begin
    86                                                       case (cs)
    87                                                           IDLE : begin
    88              1                       5003                     rx_valid <= 0;
    89                                                               
    90              1                       5003                     out_reg <= 0;
    91              1                       5003                     MISO <= 0;
    92                                                               
    93                                                           end
    94                                                           CHK_CMD : begin
    95              1                       5003                     counter <= 10; 
    96                                                               
    97                                                           end
    98                                                           WRITE : begin
    99                                                               if (counter > 0 && !rx_valid) begin
    100             1                      31780                        out_reg[counter-1] <= MOSI;
    101             1                      31780                         counter <= counter - 1;
    102                                                                  
    103                                                              end
    104                                                              else begin
    105             1                       6356                         rx_data <= out_reg;
    106             1                       6356                         rx_valid <= 1;
    107                                                                  
    108                                                                  
    109                                                              end
    110                                                          end
    111                                                          READ_ADD : begin
    112                                                              if (counter > 0 && !rx_valid) begin
    113             1                       9110                         out_reg[counter-1] <= MOSI;
    114             1                       9110                         counter <= counter - 1;
    115                                                                  
    116                                                              end
    117                                                              else begin
    118             1                       1822                         rx_data <= out_reg;
    119             1                       1822                         rx_valid <= 1;
    120             1                       1822                         rd_add <= 1;
    121                                                                 
    122                                                              end
    123                                                          end
    124                                                         READ_DATA : begin
    125                                                              if (tx_valid && (rx_valid)) begin
    126                                                                  
    127                                                                  if (counter > 0) begin
    128             1                       7288                             MISO <= tx_data[counter-1];
    129             1                       7288                             counter <= counter - 1;
    130                                              
    131                                                                  end
    132                                                                  else begin
    133             1                       2240                             rd_add <= 0;
    134                                                                      
    135                                                                  end
    136                                                              end
    137                                                              else begin
    138                                                                  if (counter > 0 && !rx_valid) begin
    139             1                       9110                             out_reg[counter-1] <= MOSI;
    140             1                       9110                             counter <= counter - 1;
    141                                                                      
    142                                                                  end
    143                                                                  else begin
    144             1                        911                             rx_data <= out_reg;
    145             1                        911                             rx_valid <= 1;
    146             1                        911                             counter <= 8;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         92        92         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/GM --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                      counter[3-0]           1           1                              100.00 
                                           cs[2-0]           1           1                              100.00 
                                           ns[2-0]           1           1                              100.00 
                                      out_reg[9-0]           1           1                              100.00 
                                            rd_add           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[9-0]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      tx_data[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         46 
Toggled Node Count   =         46 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (92 of 92 bins)

=================================================================================
=== Instance: /top/DUT/inst
=== Design Unit: work.SPI_slave_sva
=================================================================================

Assertion Coverage:
    Assertions                       7         6         1    85.71%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/inst/assert__valid_command_rd_data
                     SPI_slave_sva.sv(54)               0          1
/top/DUT/inst/assert__valid_command_rd_addr
                     SPI_slave_sva.sv(46)               0          1
/top/DUT/inst/assert__valid_command_wr_data
                     SPI_slave_sva.sv(38)               1          1
/top/DUT/inst/assert__valid_command_wr_addr
                     SPI_slave_sva.sv(30)               0          1
/top/DUT/inst/assert__rx_data_reset
                     SPI_slave_sva.sv(22)               0          1
/top/DUT/inst/assert__rx_valid_reset
                     SPI_slave_sva.sv(15)               0          1
/top/DUT/inst/assert__MISO_reset
                     SPI_slave_sva.sv(8)                0          1

Directive Coverage:
    Directives                       7         7         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/inst/cover__valid_command_rd_data 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(55)
                                                                               911 Covered   
/top/DUT/inst/cover__valid_command_rd_addr 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(47)
                                                                               911 Covered   
/top/DUT/inst/cover__valid_command_wr_data 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(39)
                                                                              1397 Covered   
/top/DUT/inst/cover__valid_command_wr_addr 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(31)
                                                                              1781 Covered   
/top/DUT/inst/cover__rx_data_reset       SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(23)
                                                                                15 Covered   
/top/DUT/inst/cover__rx_valid_reset      SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(16)
                                                                                15 Covered   
/top/DUT/inst/cover__MISO_reset          SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(9)
                                                                                15 Covered   

=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.SPI_slave
=================================================================================

Assertion Coverage:
    Assertions                       7         7         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/assert__READ_DATA_to_IDLE
                     SPI_slave.sv(192)                  0          1
/top/DUT/assert__READ_ADD_to_IDLE
                     SPI_slave.sv(185)                  0          1
/top/DUT/assert__WRITE_to_IDLE
                     SPI_slave.sv(178)                  0          1
/top/DUT/assert__CHK_CMD_to_read_data
                     SPI_slave.sv(170)                  0          1
/top/DUT/assert__CHK_CMD_read_address
                     SPI_slave.sv(163)                  0          1
/top/DUT/assert__CHK_CMD_to_write
                     SPI_slave.sv(156)                  0          1
/top/DUT/assert__IDLE_to_CHK_CMD
                     SPI_slave.sv(149)                  0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        38        38         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
------------------------------------IF Branch------------------------------------
    13                                     20009     Count coming in to IF
    13              1                          3         if (~SPI_slaveif.rst_n) begin
    16              1                      20006         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    22                                     58592     Count coming in to CASE
    23              1                      10009             IDLE : begin
    29              1                       7531             CHK_CMD : begin
    43              1                      21937             WRITE : begin
    49              1                       7848             READ_ADD : begin
    55              1                      11267            READ_DATA : begin
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    24                                     10009     Count coming in to IF
    24              1                       5006                 if (SPI_slaveif.SS_n)
    26              1                       5003                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    30                                      7531     Count coming in to IF
    30              1                          3                 if (SPI_slaveif.SS_n)
    32              1                       7528                 else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    33                                      7528     Count coming in to IF
    33              1                       4103                     if (~SPI_slaveif.MOSI)
    35              1                       3425                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    36                                      3425     Count coming in to IF
    36              1                       2514                         if (!received_address) 
    38              1                        911                         else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    44                                     21937     Count coming in to IF
    44              1                       3178                 if (SPI_slaveif.SS_n)
    46              1                      18759                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                      7848     Count coming in to IF
    50              1                        911                 if (SPI_slaveif.SS_n)
    52              1                       6937                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                     11267     Count coming in to IF
    56              1                        911                 if (SPI_slaveif.SS_n)
    58              1                      10356                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    66                                     79131     Count coming in to IF
    66              1                         15         if (~SPI_slaveif.rst_n) begin 
    74              1                      79116         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    75                                     79116     Count coming in to CASE
    76              1                       5003                 IDLE : begin
    83              1                       5003                 CHK_CMD : begin
    87              1                      38136                 WRITE : begin
    99              1                      10932                 READ_ADD : begin
    112             1                      20042                READ_DATA : begin
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    88                                     38136     Count coming in to IF
    88              1                      31780                     if (counter > 0 && !SPI_slaveif.rx_valid) begin
    93              1                       6356                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    100                                    10932     Count coming in to IF
    100             1                       9110                     if (counter > 0 && !SPI_slaveif.rx_valid) begin
    105             1                       1822                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                    20042     Count coming in to IF
    113             1                      10021                     if (SPI_slaveif.tx_valid && (SPI_slaveif.rx_valid)) begin
    125             1                      10021                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                    10021     Count coming in to IF
    115             1                       7288                         if (counter > 0) begin
    120             1                       2733                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    126                                    10021     Count coming in to IF
    126             1                       9110                         if (counter > 0 && !SPI_slaveif.rx_valid) begin
    131             1                        911                         else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         5         4    55.55%

================================Condition Details================================

Condition Coverage for instance /top/DUT --

  File SPI_slave.sv
----------------Focused Condition View-------------------
Line       88 Item    1  ((counter > 0) && ~SPI_slaveif.rx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
         (counter > 0)         Y
  SPI_slaveif.rx_valid         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (counter > 0)_0         -                             
  Row   2:          1  (counter > 0)_1         ~SPI_slaveif.rx_valid         
  Row   3:          1  SPI_slaveif.rx_valid_0  (counter > 0)                 
  Row   4:    ***0***  SPI_slaveif.rx_valid_1  (counter > 0)                 

----------------Focused Condition View-------------------
Line       100 Item    1  ((counter > 0) && ~SPI_slaveif.rx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
         (counter > 0)         Y
  SPI_slaveif.rx_valid         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (counter > 0)_0         -                             
  Row   2:          1  (counter > 0)_1         ~SPI_slaveif.rx_valid         
  Row   3:          1  SPI_slaveif.rx_valid_0  (counter > 0)                 
  Row   4:    ***0***  SPI_slaveif.rx_valid_1  (counter > 0)                 

----------------Focused Condition View-------------------
Line       113 Item    1  (SPI_slaveif.tx_valid && SPI_slaveif.rx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  SPI_slaveif.tx_valid         N  '_0' not hit             Hit '_0'
  SPI_slaveif.rx_valid         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  SPI_slaveif.tx_valid_0  -                             
  Row   2:          1  SPI_slaveif.tx_valid_1  SPI_slaveif.rx_valid          
  Row   3:          1  SPI_slaveif.rx_valid_0  SPI_slaveif.tx_valid          
  Row   4:          1  SPI_slaveif.rx_valid_1  SPI_slaveif.tx_valid          

----------------Focused Condition View-------------------
Line       115 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       126 Item    1  ((counter > 0) && ~SPI_slaveif.rx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
         (counter > 0)         Y
  SPI_slaveif.rx_valid         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (counter > 0)_0         -                             
  Row   2:          1  (counter > 0)_1         ~SPI_slaveif.rx_valid         
  Row   3:          1  SPI_slaveif.rx_valid_0  (counter > 0)                 
  Row   4:    ***0***  SPI_slaveif.rx_valid_1  (counter > 0)                 



Directive Coverage:
    Directives                       7         7         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/cover__READ_DATA_to_IDLE        SPI_slave Verilog  SVA  SPI_slave.sv(193)
                                                                               911 Covered   
/top/DUT/cover__READ_ADD_to_IDLE         SPI_slave Verilog  SVA  SPI_slave.sv(186)
                                                                               911 Covered   
/top/DUT/cover__WRITE_to_IDLE            SPI_slave Verilog  SVA  SPI_slave.sv(179)
                                                                              3178 Covered   
/top/DUT/cover__CHK_CMD_to_read_data     SPI_slave Verilog  SVA  SPI_slave.sv(171)
                                                                               911 Covered   
/top/DUT/cover__CHK_CMD_read_address     SPI_slave Verilog  SVA  SPI_slave.sv(164)
                                                                               911 Covered   
/top/DUT/cover__CHK_CMD_to_write         SPI_slave Verilog  SVA  SPI_slave.sv(157)
                                                                              3178 Covered   
/top/DUT/cover__IDLE_to_CHK_CMD          SPI_slave Verilog  SVA  SPI_slave.sv(150)
                                                                              5003 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      43        43         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
    3                                                module SPI_slave (SPI_slave_if.DUT SPI_slaveif);
    4                                                
    5                                                  reg [3:0] counter;
    6                                                  reg received_address;
    7                                                  reg [9:0] out_reg;
    8                                                 
    9                                                  state_t cs, ns;
    10                                               
    11                                               
    12              1                      20009     always @(posedge SPI_slaveif.clk) begin
    13                                                   if (~SPI_slaveif.rst_n) begin
    14              1                          3             cs <= IDLE;
    15                                                   end
    16                                                   else begin
    17              1                      20006             cs <= ns;
    18                                                   end
    19                                               end
    20                                               
    21              1                      58592     always @(*) begin
    22                                                   case (cs)
    23                                                       IDLE : begin
    24                                                           if (SPI_slaveif.SS_n)
    25              1                       5006                     ns = IDLE;
    26                                                           else
    27              1                       5003                     ns = CHK_CMD;
    28                                                       end
    29                                                       CHK_CMD : begin
    30                                                           if (SPI_slaveif.SS_n)
    31              1                          3                     ns = IDLE;
    32                                                           else begin
    33                                                               if (~SPI_slaveif.MOSI)
    34              1                       4103                         ns = WRITE;
    35                                                               else begin
    36                                                                   if (!received_address) 
    37              1                       2514                             ns = READ_ADD; 
    38                                                                   else
    39              1                        911                             ns = READ_DATA;
    40                                                               end
    41                                                           end
    42                                                       end
    43                                                       WRITE : begin
    44                                                           if (SPI_slaveif.SS_n)
    45              1                       3178                     ns = IDLE;
    46                                                           else
    47              1                      18759                     ns = WRITE;
    48                                                       end
    49                                                       READ_ADD : begin
    50                                                           if (SPI_slaveif.SS_n)
    51              1                        911                     ns = IDLE;
    52                                                           else
    53              1                       6937                     ns = READ_ADD;
    54                                                       end
    55                                                      READ_DATA : begin
    56                                                           if (SPI_slaveif.SS_n)
    57              1                        911                     ns = IDLE;
    58                                                           else
    59              1                      10356                     ns = READ_DATA;
    60                                                       end
    61                                                       default : ns = IDLE;
    62                                                   endcase
    63                                               end
    64                                               
    65              1                      79131     always @(posedge SPI_slaveif.clk) begin
    66                                                   if (~SPI_slaveif.rst_n) begin 
    67              1                         15             SPI_slaveif.rx_data <= 0;
    68              1                         15             out_reg <= 0;
    69              1                         15             SPI_slaveif.rx_valid <= 0;
    70              1                         15             received_address <= 0;
    71              1                         15             SPI_slaveif.MISO <= 0;
    72                                                       
    73                                                   end
    74                                                   else begin
    75                                                       case (cs)
    76                                                           IDLE : begin
    77              1                       5003                     SPI_slaveif.rx_valid <= 0;
    78                                                               
    79              1                       5003                     out_reg <= 0;
    80              1                       5003                     SPI_slaveif.MISO <= 0;
    81                                                               
    82                                                           end
    83                                                           CHK_CMD : begin
    84              1                       5003                     counter <= 10; 
    85                                                               
    86                                                           end
    87                                                           WRITE : begin
    88                                                               if (counter > 0 && !SPI_slaveif.rx_valid) begin
    89              1                      31780                         out_reg[counter-1] <= SPI_slaveif.MOSI;
    90              1                      31780                         counter <= counter - 1;
    91                                                                   
    92                                                               end
    93                                                               else begin
    94              1                       6356                         SPI_slaveif.rx_data <= out_reg;
    95              1                       6356                         SPI_slaveif.rx_valid <= 1;
    96                                                                   
    97                                                               end
    98                                                           end
    99                                                           READ_ADD : begin
    100                                                              if (counter > 0 && !SPI_slaveif.rx_valid) begin
    101             1                       9110                         out_reg[counter-1] <= SPI_slaveif.MOSI;
    102             1                       9110                         counter <= counter - 1;
    103                                                                  
    104                                                              end
    105                                                              else begin
    106             1                       1822                         SPI_slaveif.rx_data <= out_reg;
    107             1                       1822                         SPI_slaveif.rx_valid <= 1;
    108             1                       1822                         received_address <= 1;
    109                                                                 
    110                                                              end
    111                                                          end
    112                                                         READ_DATA : begin
    113                                                              if (SPI_slaveif.tx_valid && (SPI_slaveif.rx_valid)) begin
    114                                                                  
    115                                                                  if (counter > 0) begin
    116             1                       7288                             SPI_slaveif.MISO <= SPI_slaveif.tx_data[counter-1];
    117             1                       7288                             counter <= counter - 1;
    118                                              
    119                                                                  end
    120                                                                  else begin
    121             1                       2733                             received_address <= 0;
    122                                                                      
    123                                                                  end
    124                                                              end
    125                                                              else begin
    126                                                                  if (counter > 0 && !SPI_slaveif.rx_valid) begin
    127             1                       9110                             out_reg[counter-1] <= SPI_slaveif.MOSI;
    128             1                       9110                             counter <= counter - 1;
    129                                                                      
    130                                                                  end
    131                                                                  else begin
    132             1                        911                             SPI_slaveif.rx_data <= out_reg;
    133             1                        911                             SPI_slaveif.rx_valid <= 1;
    134             1                        911                             counter <= 8;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         40        40         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      counter[3-0]           1           1                              100.00 
                                                cs               ENUM type       Value       Count 
                                                                      IDLE        2003      100.00 
                                                                   CHK_CMD        2004      100.00 
                                                                     WRITE        2000      100.00 
                                                                  READ_ADD           1      100.00 
                                                                 READ_DATA           1      100.00 
                                                ns               ENUM type       Value       Count 
                                                                      IDLE        2003      100.00 
                                                                   CHK_CMD        2004      100.00 
                                                                     WRITE        2002      100.00 
                                                                  READ_ADD        1012      100.00 
                                                                 READ_DATA           1      100.00 
                                      out_reg[9-0]           1           1                              100.00 
                                  received_address           1           1                              100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (40 of 40 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_top.sv
    12                                               module top();
    13                                                 bit clk;
    14                                                 initial begin
    15              1                          1         forever begin
    16              1                     158263           #1 clk = ~clk;
    16              2                     158262     
    17                                                   end
    18                                                 end
    19                                                 
    20                                                 SPI_slave_if SPI_slaveif (clk);
    21                                                 SPI_slave_GM GM (SPI_slaveif.MOSI,SPI_slaveif.SS_n,SPI_slaveif.clk,SPI_slaveif.rst_n,SPI_slaveif.tx_valid,SPI_slaveif.tx_data,SPI_slaveif.MISO_GM,SPI_slaveif.rx_data_GM,SPI_slaveif.rx_valid_GM);
    22                                                 SPI_slave DUT (SPI_slaveif);
    23                                                 bind SPI_slave SPI_slave_sva inst (SPI_slaveif);   
    24                                                 initial begin 
    25              1                          1         uvm_config_db #(virtual SPI_slave_if)::set(null,"uvm_test_top","SPI",SPI_slaveif);
    26              1                          1         run_test("SPI_slave_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /SPI_slave_item_pkg
=== Design Unit: work.SPI_slave_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_seq_item.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(SPI_slave_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                      79131     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(SPI_slave_item)
                                           79131     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(SPI_slave_item)
    7               4                    ***0***         `uvm_object_utils(SPI_slave_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                      79131     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(SPI_slave_item)
                                           79131     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(SPI_slave_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_item_pkg --

  File SPI_slave_seq_item.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        13        10    56.52%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_seq_item.sv
    1                                                package SPI_slave_item_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import shared_pkg::*;
    4                                                
    5                                                  `include "uvm_macros.svh"
    6                                                  class SPI_slave_item extends uvm_sequence_item;
    7               1                    ***0***         `uvm_object_utils(SPI_slave_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                      79131     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                      79131     
    7              10                    ***0***     
    8                                                    
    9                                                
    10                                                   rand logic MOSI, rst_n, SS_n, tx_valid;
    11                                                   rand logic [7:0] tx_data;
    12                                               
    13                                                   //output signals
    14                                                   logic [9:0] rx_data,rx_data_GM;
    15                                                   logic rx_valid,rx_valid_GM, MISO,MISO_GM;
    16                                               
    17                                                   //control signals
    18                                                   
    19                                                   rand operation_t operation;
    20              1                     163289         operation_t pre_operation = read_data;
    21              1                     163289         rand int cycle_count = 0;
    22                                                   rand bit[2:0]spi_cmd;
    23                                               
    24                                                   rand bit MOSI_data[];
    25                                               
    26                                               
    27                                                   constraint reset_c {
    28                                                     rst_n dist {0:=1,1:=99};
    29                                                   }
    30                                                   constraint MOSI_c {
    31                                                     MOSI_data.size() == cycle_count-1;
    32                                                   } 
    33                                                   constraint tx_valid_c {
    34                                                     if (operation == read_data) {
    35                                                       tx_valid == 1;
    36                                                     }
    37                                                     else{
    38                                                       tx_valid == 0;
    39                                                     }
    40                                                       
    41                                                   }
    42                                                   constraint spi_cmd_cons{
    43                                                     spi_cmd inside {3'b000, 3'b001, 3'b110, 3'b111};
    44                                               
    45                                                     if(operation == write_addr){
    46                                                       spi_cmd == 3'b000;
    47                                                     }
    48                                                     else if (operation == write_data){
    49                                                       spi_cmd == 3'b001;
    50                                                     }
    51                                                     else if(operation == read_addr){
    52                                                       spi_cmd == 3'b110;
    53                                                     }
    54                                                     else if(operation == read_data){
    55                                                       spi_cmd == 3'b111;
    56                                                     }
    57                                                     
    58                                                   }
    59                                                   constraint cycle_count_cons{
    60                                                     if(operation == read_data){
    61                                                       cycle_count == 23;
    62                                                     }
    63                                                     else{
    64                                                       cycle_count == 13;
    65                                                     }
    66                                                   }
    67                                               
    68                                                   function void post_randomize();
    69              1                      84110           pre_operation = operation;
    70              1                      84110           MOSI_data = new[cycle_count-1];
    71              1                      84110           for(int i = 0; i < 3; i++)begin
    71              2                     252330     
    72              1                     252330             MOSI_data[i] = spi_cmd[2-i];
    73                                                     end
    74              1                      84110           for(int i = 3; i < cycle_count-1; i++)begin
    74              2                     984740     
    75              1                     984740             MOSI_data[i] = $urandom_range(0,1);
    76                                                     end
    77                                                     
    78                                                   endfunction
    79                                               
    80                                               
    81                                               
    82                                                   function new (string name = "SPI_slave_item");
    83              1                     163289           super.new(name);
    84                                                   endfunction
    85                                               
    86                                                   function string convert2string();
    87              1                    ***0***           return $sformatf("%s MOSI = %d,MISO = %d,SS_n = %d,rst_n = %d,rx_data = %d,rx_valid = %d,tx_data = %d,tx_valid = %d",super.convert2string(),MOSI,MISO,SS_n,rst_n,rx_data,rx_valid,tx_data,tx_valid);
    88                                                   endfunction
    89                                               
    90                                                   function string convert2string_stimulus();
    91              1                    ***0***           return $sformatf("MOSI = %d,MISO = %d,SS_n = %d,rst_n = %d,rx_data = %d,rx_valid = %d,tx_data = %d,tx_valid = %d",MOSI,MISO,SS_n,rst_n,rx_data,rx_valid,tx_data,tx_valid);


=================================================================================
=== Instance: /SPI_slave_main_seq_pkg
=== Design Unit: work.SPI_slave_main_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                      12        12         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_slave_main_seq_pkg/SPI_slave_write_sequence/body/#ublk#223898391#18/immed__20
                     SPI_slave_main_seq.sv(20)          0          1
/SPI_slave_main_seq_pkg/SPI_slave_write_sequence/send_transaction/immed__59
                     SPI_slave_main_seq.sv(59)          0          1
/SPI_slave_main_seq_pkg/SPI_slave_write_sequence/send_transaction/immed__35
                     SPI_slave_main_seq.sv(35)          0          1
/SPI_slave_main_seq_pkg/SPI_slave_write_sequence/send_transaction/#anonblk#223898391#44#4#/#ublk#223898391#44/immed__47
                     SPI_slave_main_seq.sv(47)          0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_sequence/body/#ublk#223898391#85/immed__88
                     SPI_slave_main_seq.sv(88)          0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_sequence/send_transaction/immed__140
                     SPI_slave_main_seq.sv(140)
                                                        0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_sequence/send_transaction/immed__116
                     SPI_slave_main_seq.sv(116)
                                                        0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_sequence/send_transaction/#anonblk#223898391#125#4#/#ublk#223898391#125/immed__128
                     SPI_slave_main_seq.sv(128)
                                                        0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_write_sequence/body/#ublk#223898391#165/immed__168
                     SPI_slave_main_seq.sv(168)
                                                        0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_write_sequence/send_transaction/immed__224
                     SPI_slave_main_seq.sv(224)
                                                        0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_write_sequence/send_transaction/immed__200
                     SPI_slave_main_seq.sv(200)
                                                        0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_write_sequence/send_transaction/#anonblk#223898391#209#4#/#ublk#223898391#209/immed__212
                     SPI_slave_main_seq.sv(212)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        30         6        24    20.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_main_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_main_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(SPI_slave_write_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(SPI_slave_write_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(SPI_slave_write_sequence)
    7               4                    ***0***             `uvm_object_utils(SPI_slave_write_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(SPI_slave_write_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(SPI_slave_write_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    72                                   ***0***     Count coming in to IF
    72              1                    ***0***             `uvm_object_utils(SPI_slave_read_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    72                                         1     Count coming in to IF
    72              2                    ***0***             `uvm_object_utils(SPI_slave_read_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    72                                   ***0***     Count coming in to IF
    72              3                    ***0***             `uvm_object_utils(SPI_slave_read_sequence)
    72              4                    ***0***             `uvm_object_utils(SPI_slave_read_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    72                                         1     Count coming in to IF
    72              5                    ***0***             `uvm_object_utils(SPI_slave_read_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    72                                   ***0***     Count coming in to IF
    72              6                    ***0***             `uvm_object_utils(SPI_slave_read_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    154                                  ***0***     Count coming in to IF
    154             1                    ***0***             `uvm_object_utils(SPI_slave_read_write_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    154                                        1     Count coming in to IF
    154             2                    ***0***             `uvm_object_utils(SPI_slave_read_write_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    154                                  ***0***     Count coming in to IF
    154             3                    ***0***             `uvm_object_utils(SPI_slave_read_write_sequence)
    154             4                    ***0***             `uvm_object_utils(SPI_slave_read_write_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    154                                        1     Count coming in to IF
    154             5                    ***0***             `uvm_object_utils(SPI_slave_read_write_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    154                                  ***0***     Count coming in to IF
    154             6                    ***0***             `uvm_object_utils(SPI_slave_read_write_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         0         6     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_main_seq_pkg --

  File SPI_slave_main_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       72 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       72 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       154 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       154 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      72        48        24    66.66%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_main_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_main_seq.sv
    1                                                package SPI_slave_main_seq_pkg;
    2                                                    import SPI_slave_item_pkg::*;
    3                                                    import shared_pkg::*;
    4                                                    import uvm_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                    class SPI_slave_write_sequence extends uvm_sequence #(SPI_slave_item);
    7               1                    ***0***             `uvm_object_utils(SPI_slave_write_sequence)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                
    9                                                        SPI_slave_item item;
    10                                                       
    11                                                       function new(string name = "SPI_slave_write_sequence");
    12              1                          1                 super.new(name);
    13                                                       endfunction
    14                                               
    15                                                       task body();
    16                                                           
    17              1                          1                 item = SPI_slave_item::type_id::create("item");
    18              1                       2000                 repeat(2000)begin
    19                                                               
    20                                                               assert(item.randomize() with{
    21                                                                   operation inside{write_addr, write_data};
    22                                                                   
    23                                                               });
    24              1                       2000                     send_transaction(item);
    25                                                                  
    26                                                           end
    27                                                           
    28                                                       endtask
    29                                               
    30                                                       task send_transaction(SPI_slave_item trans_item);
    31                                                           SPI_slave_item item;
    32              1                       2000                 int transaction_cycle = trans_item.cycle_count;
    33              1                       2000                 item = SPI_slave_item::type_id::create("item");
    34              1                       2000                 start_item(item);
    35                                                           assert(item.randomize() with{
    36                                                               SS_n == 0;
    37                                                               rst_n == 1;
    38                                                               operation == trans_item.operation;
    39                                                               tx_data   == trans_item.tx_data;
    40                                                               
    41                                                           });
    42              1                       2000                 finish_item(item);
    43                                               
    44              1                       2000                 for(int j = 0; j < transaction_cycle-1; j++)begin
    44              2                      24000     
    45                                                               
    46              1                      24000                     start_item(item);
    47                                                               assert(item.randomize() with{
    48                                                                   SS_n == 0;
    49                                                                   rst_n == 1;
    50                                                                   operation == trans_item.operation;
    51                                                                   tx_data   == trans_item.tx_data;
    52                                                                   
    53                                                                   MOSI == trans_item.MOSI_data[j];
    54                                                               });
    55              1                      24000                     finish_item(item);   
    56                                                           end
    57                                                           
    58              1                       2000                 start_item(item);
    59                                                           assert(item.randomize() with{
    60                                                               SS_n  == 1;
    61                                                               rst_n == 1;
    62                                                               operation == trans_item.operation;
    63                                                               tx_data   == trans_item.tx_data;
    64                                                               
    65                                                           });
    66              1                       2000                 finish_item(item);
    67                                                           
    68                                                       endtask
    69                                                   endclass
    70                                               
    71                                                   class SPI_slave_read_sequence extends uvm_sequence #(SPI_slave_item);
    72              1                    ***0***             `uvm_object_utils(SPI_slave_read_sequence)
    72              2                    ***0***     
    72              3                    ***0***     
    72              4                    ***0***     
    72              5                    ***0***     
    72              6                          1     
    72              7                    ***0***     
    72              8                    ***0***     
    72              9                          1     
    72             10                    ***0***     
    73                                               
    74                                                       SPI_slave_item item;
    75                                                       
    76                                                       function new(string name = "SPI_slave_read_sequence");
    77              1                          1                 super.new(name);
    78                                                       endfunction
    79                                               
    80                                                       task body();
    81                                                           
    82              1                          1                 item = SPI_slave_item::type_id::create("item");
    83                                                           
    84                                                           
    85              1                       1000                 repeat(1000)begin
    86                                                               
    87                                               
    88                                                               assert(item.randomize() with{
    89                                                                   operation inside{read_addr, read_data};
    90                                                                   
    91                                                                   if(pre_operation == read_addr){
    92                                                                       operation == read_data;
    93                                                                   }
    94                                                                   else if(pre_operation == read_data){
    95                                                                       operation == read_addr;
    96                                                                   }
    97                                                                   else{
    98                                                                       operation == read_addr;
    99                                                                   }
    100                                              
    101                                                                       
    102                                                              });
    103                                                              
    104                                                              
    105             1                       1000                     send_transaction(item);
    106                                                                 
    107                                                          end
    108                                                          
    109                                                      endtask 
    110                                              
    111                                                      task send_transaction(SPI_slave_item trans_item);
    112                                                          SPI_slave_item item;
    113             1                       1000                 int transaction_cycle = trans_item.cycle_count;
    114             1                       1000                 item = SPI_slave_item::type_id::create("item");
    115             1                       1000                 start_item(item);
    116                                                          assert(item.randomize() with{
    117                                                              SS_n == 0;
    118                                                              rst_n ==1;
    119                                                              operation == trans_item.operation;
    120                                                              tx_data   == trans_item.tx_data;
    121                                                              
    122                                                          });
    123             1                       1000                 finish_item(item);
    124                                              
    125             1                       1000                 for(int j = 0; j< transaction_cycle-1; j++)begin
    125             2                      17000     
    126                                                              
    127             1                      17000                     start_item(item);
    128                                                              assert(item.randomize() with{
    129                                                                  SS_n == 0;
    130                                                                  rst_n == 1;
    131                                                                  operation == trans_item.operation;
    132                                                                  tx_data   == trans_item.tx_data;
    133                                                                  
    134                                                                  MOSI == trans_item.MOSI_data[j];
    135                                                              });
    136             1                      17000                     finish_item(item);   
    137                                                          end
    138                                                          
    139             1                       1000                 start_item(item);
    140                                                          assert(item.randomize() with{
    141                                                              SS_n == 1;
    142                                                              rst_n ==1;
    143                                                              operation == trans_item.operation;
    144                                                              tx_data   == trans_item.tx_data;
    145                                                             
    146                                                          });
    147             1                       1000                 finish_item(item);
    148                                                          
    149                                                      endtask 
    150                                                  endclass
    151                                              
    152                                              
    153                                                  class SPI_slave_read_write_sequence extends uvm_sequence #(SPI_slave_item);
    154             1                    ***0***             `uvm_object_utils(SPI_slave_read_write_sequence)
    154             2                    ***0***     
    154             3                    ***0***     
    154             4                    ***0***     
    154             5                    ***0***     
    154             6                          1     
    154             7                    ***0***     
    154             8                    ***0***     
    154             9                          1     
    154            10                    ***0***     
    155                                              
    156                                                      SPI_slave_item item;
    157                                                      
    158                                                      function new(string name = "SPI_slave_read_write_sequence");
    159             1                          1                 super.new(name);
    160                                                      endfunction
    161                                              
    162                                                      task body();
    163                                                          
    164             1                          1                 item = SPI_slave_item::type_id::create("item");
    165             1                       2000                 repeat(2000)begin
    166                                                              
    167                                              
    168                                                              assert(item.randomize() with{
    169                                                                  if(pre_operation == write_addr){
    170                                                                      operation inside {write_addr, write_data};
    171                                                                  }
    172                                                                  else if (pre_operation == write_data){
    173                                                                      operation dist {write_addr :/40, read_addr :/60, read_data :/0, write_data :/0};
    174                                                                     
    175                                                                  }
    176                                                                  else if(pre_operation == read_addr){
    177                                                                      operation == read_data;
    178                                                                  }
    179                                                                  else if(pre_operation == read_data){
    180                                                                     operation dist {write_addr :/60, read_addr :/40, read_data :/0, write_data :/0};
    181                                                                      
    182                                                                  }
    183                                                                  else{
    184                                                                      operation == write_addr;
    185                                                                  }
    186                                                                       
    187                                                              });
    188                                                             
    189             1                       2000                     send_transaction(item);
    190                                                              
    191                                                          end
    192                                                          
    193                                                      endtask 
    194                                              
    195                                                      task send_transaction(SPI_slave_item trans_item);
    196                                                          SPI_slave_item item;
    197             1                       2000                 int transaction_cycle = trans_item.cycle_count;
    198             1                       2000                 item = SPI_slave_item::type_id::create("item");
    199             1                       2000                 start_item(item);
    200                                                          assert(item.randomize() with{
    201                                                              SS_n == 0;
    202                                                              rst_n ==1;
    203                                                              operation == trans_item.operation;
    204                                                              tx_data   == trans_item.tx_data;
    205                                                              
    206                                                          });
    207             1                       2000                 finish_item(item);
    208                                              
    209             1                       2000                 for(int j = 0; j< transaction_cycle-1; j++)begin
    209             2                      28110     
    210                                                              
    211             1                      28110                     start_item(item);
    212                                                              assert(item.randomize() with{
    213                                                                  SS_n == 0;
    214                                                                  rst_n ==1;
    215                                                                  operation == trans_item.operation;
    216                                                                  tx_data   == trans_item.tx_data;
    217                                                                  
    218                                                                  MOSI == trans_item.MOSI_data[j];
    219                                                              });
    220             1                      28110                     finish_item(item);   
    221                                                          end
    222                                                          
    223             1                       2000                 start_item(item);
    224                                                          assert(item.randomize() with{
    225                                                              SS_n == 1;
    226                                                              rst_n ==1;
    227                                                              operation == trans_item.operation;
    228                                                              tx_data   == trans_item.tx_data;
    229                                                              
    230                                                          });
    231             1                       2000                 finish_item(item);


=================================================================================
=== Instance: /SPI_slave_rst_seq_pkg
=== Design Unit: work.SPI_slave_rst_seq_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_rst_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_rst_seq.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***             `uvm_object_utils(SPI_slave_rst_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                          3     Count coming in to IF
    6               2                    ***0***             `uvm_object_utils(SPI_slave_rst_seq)
                                               3     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***             `uvm_object_utils(SPI_slave_rst_seq)
    6               4                    ***0***             `uvm_object_utils(SPI_slave_rst_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                          3     Count coming in to IF
    6               5                    ***0***             `uvm_object_utils(SPI_slave_rst_seq)
                                               3     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***             `uvm_object_utils(SPI_slave_rst_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_rst_seq_pkg --

  File SPI_slave_rst_seq.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      36        28         8    77.77%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_rst_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_rst_seq.sv
    1                                                package SPI_slave_rst_seq_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import SPI_slave_item_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                        class SPI_slave_rst_seq extends uvm_sequence #(SPI_slave_item);
    6               1                    ***0***             `uvm_object_utils(SPI_slave_rst_seq)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                          3     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                          3     
    6              10                    ***0***     
    7                                                        SPI_slave_item seq_item;
    8                                                    
    9                                                        function new (string name = "SPI_slave_rst_seq");
    10              1                          1                 super.new(name);
    11                                                       endfunction
    12                                                   
    13                                                       task body;
    14              1                         15                 repeat(5)begin
    15              1                         15                     seq_item = SPI_slave_item::type_id::create("seq_item");
    16              1                         15                     start_item(seq_item);
    17              1                         15                     seq_item.rst_n = 0;
    18              1                         15                     seq_item.MOSI = 0;
    19              1                         15                     seq_item.tx_data = 0;
    20              1                         15                     seq_item.tx_valid = 0;
    21              1                         15                     seq_item.SS_n = 1;
    22              1                         15                     finish_item(seq_item);
    23                                                           end
    24                                               
    25                                                           repeat(1)begin
    26              1                          3                     seq_item = SPI_slave_item::type_id::create("seq_item");
    27              1                          3                     start_item(seq_item);
    28              1                          3                     seq_item.rst_n = 1;
    29              1                          3                     seq_item.MOSI = 0;
    30              1                          3                     seq_item.tx_data = 0;
    31              1                          3                     seq_item.tx_valid = 0;
    32              1                          3                     seq_item.SS_n = 0;
    33              1                          3                     finish_item(seq_item);
    34                                                           end
    35                                                           repeat(1)begin
    36              1                          3                     seq_item = SPI_slave_item::type_id::create("seq_item");
    37              1                          3                     start_item(seq_item);
    38              1                          3                     seq_item.rst_n = 1;
    39              1                          3                     seq_item.MOSI = 0;
    40              1                          3                     seq_item.tx_data = 0;
    41              1                          3                     seq_item.tx_valid = 0;
    42              1                          3                     seq_item.SS_n = 1;
    43              1                          3                     finish_item(seq_item);


=================================================================================
=== Instance: /SPI_slave_cover_pkg
=== Design Unit: work.SPI_slave_cover_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins         15        15         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_slave_cover_pkg/SPI_slave_cover/SPI_cvg    100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint SS_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint MOSI_cov                               100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/SPI_slave_cover_pkg::SPI_slave_cover::SPI_cvg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_wr_addr                                   1799          1          -    Covered              
        bin rx_wr_data                                   1397          1          -    Covered              
        bin rx_rd_addr                                    911          1          -    Covered              
        bin rx_read_data                                  911          1          -    Covered              
        bin w_address_w_data_r_address_r_data             240          1          -    Covered              
    Coverpoint SS_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_tr                                      4089          1          -    Covered              
        bin extended_tr                                   911          1          -    Covered              
    Coverpoint MOSI_cov                               100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addr                                  12510          1          -    Covered              
        bin write_data                                  10121          1          -    Covered              
        bin read_addr                                    9666          1          -    Covered              
        bin read_data                                   10170          1          -    Covered              
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin write_addr_full_tr                       1781          1          -    Covered              
            bin write_data_full_tr                       1397          1          -    Covered              
            bin read_addr_full_tr                         911          1          -    Covered              
            bin write_data_extended_tr                    911          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin full_with_rd_data                    0                     -    ZERO                 
            ignore_bin extended_with_rd_addr                0                     -    ZERO                 
            ignore_bin extended_with_wr_data                0                     -    ZERO                 
            ignore_bin extended_with_wr_addr                0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_cover_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_cover.sv
    1                                                package SPI_slave_cover_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import SPI_slave_item_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class SPI_slave_cover extends uvm_component;
    8               1                    ***0***         `uvm_component_utils(SPI_slave_cover)
    8               2                    ***0***     
    8               3                          2     
    9                                                    
    10                                                   uvm_analysis_export #(SPI_slave_item) cov_export;
    11                                                   uvm_tlm_analysis_fifo #(SPI_slave_item) cov_fifo;
    12                                                   SPI_slave_item cov_item;
    13                                               
    14                                                   covergroup SPI_cvg;
    15                                               
    16                                                       rx_cov: coverpoint cov_item.rx_data[9:8] iff (cov_item.SS_n){
    17                                                           bins rx_wr_addr = {2'b00};
    18                                                           bins rx_wr_data = {2'b01};
    19                                                           bins rx_rd_addr = {2'b10};
    20                                                           bins rx_read_data = {2'b11};
    21                                                           bins w_address_w_data_r_address_r_data = (2'b00 => 2'b01 => 2'b10 => 2'b11);
    22                                                       }
    23                                               
    24                                                       SS_cov: coverpoint cov_item.SS_n {
    25                                                               bins full_tr = (1 => 0[*13] => 1);
    26                                                               bins extended_tr = (1 => 0[*23] => 1);
    27                                                       }
    28                                               
    29                                                       MOSI_cov: coverpoint cov_item.MOSI {
    30                                                               bins write_addr = (0 => 0 => 0);
    31                                                               bins write_data = (0 => 0 => 1);
    32                                                               bins read_addr = (1 => 1 => 0);
    33                                                               bins read_data = (1 => 1 => 1);
    34                                                       }
    35                                               
    36                                                       cross SS_cov,rx_cov {
    37                                                           option.cross_auto_bin_max   = 0;
    38                                                           bins write_addr_full_tr     = binsof(SS_cov.full_tr)&& binsof(rx_cov.rx_wr_addr);
    39                                                           bins write_data_full_tr     = binsof(SS_cov.full_tr)&& binsof(rx_cov.rx_wr_data);
    40                                                           bins read_addr_full_tr      = binsof(SS_cov.full_tr)&& binsof(rx_cov.rx_rd_addr);
    41                                                           bins write_data_extended_tr = binsof(SS_cov.extended_tr)&& binsof(rx_cov.rx_read_data);
    42                                               
    43                                                           ignore_bins extended_with_wr_addr = binsof(SS_cov.extended_tr)&& binsof(rx_cov.rx_wr_addr);
    44                                                           ignore_bins extended_with_wr_data = binsof(SS_cov.extended_tr)&& binsof(rx_cov.rx_wr_data);
    45                                                           ignore_bins extended_with_rd_addr = binsof(SS_cov.extended_tr)&& binsof(rx_cov.rx_rd_addr);
    46                                                           ignore_bins full_with_rd_data = binsof(SS_cov.full_tr)&& binsof(rx_cov.rx_read_data);
    47                                                       }
    48                                               
    49                                                   endgroup
    50                                               
    51                                                   function new (string name = "SPI_slave_cover",uvm_component parant = null);
    52              1                          1           super.new(name,parant);
    53              1                          1            SPI_cvg = new();
    54                                                   endfunction
    55                                               
    56                                                   function void build_phase (uvm_phase phase);
    57              1                          1             super.build_phase(phase);
    58                                                       
    59              1                          1             cov_export = new("cov_export",this);
    60              1                          1             cov_fifo = new("cov_fifo",this);
    61                                                       // cov_item = SPI_slave_item::type_id::create("cov_item"); 
    62                                               
    63                                                   endfunction
    64                                               
    65                                                   function void connect_phase (uvm_phase phase);
    66              1                          1             super.connect_phase(phase);
    67              1                          1             cov_export.connect(cov_fifo.analysis_export);
    68                                                   endfunction
    69                                               
    70                                                   task run_phase (uvm_phase phase);
    71              1                          1             super.run_phase(phase);
    72              1                          1             forever begin
    73              1                      79132                 cov_fifo.get(cov_item);
    74              1                      79131                 SPI_cvg.sample();


=================================================================================
=== Instance: /SPI_slave_scoreboard_pkg
=== Design Unit: work.SPI_slave_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         4         6    40.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_scoreboard.sv
------------------------------------IF Branch------------------------------------
    41                                     79131     Count coming in to IF
    41              1                    ***0***                     if (sb_item.MISO != sb_item.MISO_GM || sb_item.rx_data != sb_item.rx_data_GM || sb_item.rx_valid != sb_item.rx_valid_GM ) begin
    45              1                      79131                     else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***                         `uvm_error("run_phase" , $sformatf("comprsion failed, transaction recevied by the DUT %s while the ref_rx_data = %0d, ref_rx_valid = %0b, ref_MISO = %d",sb_item.convert2string(),sb_item.rx_data_GM,sb_item.MISO_GM, sb_item.rx_valid_GM ))
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    46                                     79131     Count coming in to IF
    46              1                    ***0***                         `uvm_info("run_phase",$sformatf("correct out : %s ",sb_item.convert2string()),UVM_HIGH);
                                           79131     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                         1     Count coming in to IF
    55              1                          1                 `uvm_info("report_phase", $sformatf("Total successful transactions: %0d",correct), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    56                                         1     Count coming in to IF
    56              1                          1                 `uvm_info("report_phase", $sformatf("Total failed transactions: %0d",error), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         0         3     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_scoreboard_pkg --

  File SPI_slave_scoreboard.sv
----------------Focused Condition View-------------------
Line       41 Item    1  ((this.sb_item.MISO != this.sb_item.MISO_GM) || (this.sb_item.rx_data != this.sb_item.rx_data_GM) || (this.sb_item.rx_valid != this.sb_item.rx_valid_GM))
Condition totals: 0 of 3 input terms covered = 0.00%

                                           Input Term   Covered  Reason for no coverage   Hint
                                          -----------  --------  -----------------------  --------------
          (this.sb_item.MISO != this.sb_item.MISO_GM)         N  '_1' not hit             Hit '_1'
    (this.sb_item.rx_data != this.sb_item.rx_data_GM)         N  '_1' not hit             Hit '_1'
  (this.sb_item.rx_valid != this.sb_item.rx_valid_GM)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                   -------------------------     
  Row   1:          1  (this.sb_item.MISO != this.sb_item.MISO_GM)_0          ~((this.sb_item.rx_data != this.sb_item.rx_data_GM) || (this.sb_item.rx_valid != this.sb_item.rx_valid_GM))
  Row   2:    ***0***  (this.sb_item.MISO != this.sb_item.MISO_GM)_1          -                             
  Row   3:          1  (this.sb_item.rx_data != this.sb_item.rx_data_GM)_0    (~(this.sb_item.MISO != this.sb_item.MISO_GM) && ~(this.sb_item.rx_valid != this.sb_item.rx_valid_GM))
  Row   4:    ***0***  (this.sb_item.rx_data != this.sb_item.rx_data_GM)_1    ~(this.sb_item.MISO != this.sb_item.MISO_GM)
  Row   5:          1  (this.sb_item.rx_valid != this.sb_item.rx_valid_GM)_0  (~(this.sb_item.MISO != this.sb_item.MISO_GM) && ~(this.sb_item.rx_data != this.sb_item.rx_data_GM))
  Row   6:    ***0***  (this.sb_item.rx_valid != this.sb_item.rx_valid_GM)_1  (~(this.sb_item.MISO != this.sb_item.MISO_GM) && ~(this.sb_item.rx_data != this.sb_item.rx_data_GM))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        17         5    77.27%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_scoreboard.sv
    1                                                package SPI_slave_scoreboard_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import SPI_slave_item_pkg::*;
    4                                                
    5                                                    `include "uvm_macros.svh"
    6                                                
    7                                                
    8                                                    class SPI_slave_scoreboard extends uvm_scoreboard;
    9               1                    ***0***             `uvm_component_utils(SPI_slave_scoreboard)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                                       uvm_analysis_export #(SPI_slave_item) sb_export;
    12                                                       uvm_tlm_analysis_fifo #(SPI_slave_item) sb_fifo;
    13                                                       SPI_slave_item sb_item;
    14                                                       
    15                                               
    16              1                          1             int error = 0,correct = 0;
    16              2                          1     
    17                                               
    18                                                     function new (string name = "SPI_slave_scoreboard",uvm_component parant = null);
    19              1                          1             super.new(name,parant);
    20                                                     endfunction
    21                                               
    22                                                     function void build_phase (uvm_phase phase);
    23              1                          1                 super.build_phase(phase);
    24                                               
    25              1                          1                 sb_export = new("sb_export",this);
    26              1                          1                 sb_fifo = new("sb_fifo",this);
    27              1                          1                 sb_item = SPI_slave_item::type_id::create("sb_item");
    28                                               
    29                                                       endfunction
    30                                               
    31                                                       function void connect_phase (uvm_phase phase);
    32              1                          1                 super.connect_phase(phase);
    33              1                          1                 sb_export.connect(sb_fifo.analysis_export);
    34                                                       endfunction
    35                                               
    36                                                       task run_phase (uvm_phase phase);
    37              1                          1                 super.run_phase(phase);
    38              1                          1                 forever begin
    39              1                      79132                     sb_fifo.get(sb_item);
    40                                                               //ref_model(sb_item);
    41                                                               if (sb_item.MISO != sb_item.MISO_GM || sb_item.rx_data != sb_item.rx_data_GM || sb_item.rx_valid != sb_item.rx_valid_GM ) begin
    42              1                    ***0***                         `uvm_error("run_phase" , $sformatf("comprsion failed, transaction recevied by the DUT %s while the ref_rx_data = %0d, ref_rx_valid = %0b, ref_MISO = %d",sb_item.convert2string(),sb_item.rx_data_GM,sb_item.MISO_GM, sb_item.rx_valid_GM ))
    43              1                    ***0***                         error++;
    44                                                               end
    45                                                               else begin
    46              1                    ***0***                         `uvm_info("run_phase",$sformatf("correct out : %s ",sb_item.convert2string()),UVM_HIGH);
    47              1                      79131                         correct++;
    48                                                               end
    49                                                           end
    50                                               
    51                                                       endtask
    52                                               
    53                                                       function void report_phase(uvm_phase phase);
    54              1                          1                 super.report_phase(phase);
    55              1                          1                 `uvm_info("report_phase", $sformatf("Total successful transactions: %0d",correct), UVM_MEDIUM);
    56              1                          1                 `uvm_info("report_phase", $sformatf("Total failed transactions: %0d",error), UVM_MEDIUM);


=================================================================================
=== Instance: /SPI_slave_monitor_pkg
=== Design Unit: work.SPI_slave_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_monitor.sv
------------------------------------IF Branch------------------------------------
    42                                     79131     Count coming in to IF
    42              1                    ***0***                     `uvm_info("run_phase",rsp_seq_item.convert2string(),UVM_DEBUG);
                                           79131     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        20         3    86.95%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_monitor.sv
    1                                                package SPI_slave_monitor_pkg;
    2                                                    `include "uvm_macros.svh"
    3                                                    import uvm_pkg::*;
    4                                                    import SPI_slave_item_pkg::*;
    5                                                
    6                                                    class SPI_slave_monitor extends uvm_monitor;
    7               1                    ***0***             `uvm_component_utils(SPI_slave_monitor);
    7               2                    ***0***     
    7               3                          2     
    8                                                    
    9                                                        virtual SPI_slave_if SPI_slave_vif;
    10                                                       SPI_slave_item rsp_seq_item;
    11                                                       uvm_analysis_port #(SPI_slave_item) mon_ap;
    12                                                   
    13                                                       function new (string name = "SPI_slave_monitor",uvm_component parant = null );
    14              1                          1                 super.new(name,parant);
    15                                                       endfunction
    16                                                   
    17                                                       function void build_phase (uvm_phase phase);
    18              1                          1                 super.build_phase(phase);
    19                                                       
    20              1                          1                 mon_ap = new("mon_ap",this);
    21                                                   
    22                                                       endfunction
    23                                                       
    24                                                       task run_phase (uvm_phase phase);
    25              1                          1                 super.run_phase(phase);
    26              1                          1                 forever begin
    27              1                      79132                     rsp_seq_item = SPI_slave_item::type_id::create("rsp_seq_item");
    28              1                      79132                     @(negedge SPI_slave_vif.clk);
    29                                                               
    30              1                      79131                     rsp_seq_item.rst_n = SPI_slave_vif.rst_n;
    31              1                      79131                     rsp_seq_item.MOSI = SPI_slave_vif.MOSI;
    32              1                      79131                     rsp_seq_item.MISO = SPI_slave_vif.MISO;
    33              1                      79131                     rsp_seq_item.SS_n = SPI_slave_vif.SS_n;
    34              1                      79131                     rsp_seq_item.tx_data = SPI_slave_vif.tx_data;
    35              1                      79131                     rsp_seq_item.tx_valid = SPI_slave_vif.tx_valid;
    36              1                      79131                     rsp_seq_item.rx_data = SPI_slave_vif.rx_data;
    37              1                      79131                     rsp_seq_item.rx_valid = SPI_slave_vif.rx_valid;
    38              1                      79131                     rsp_seq_item.rx_data_GM = SPI_slave_vif.rx_data_GM;
    39              1                      79131                     rsp_seq_item.rx_valid_GM = SPI_slave_vif.rx_valid_GM;
    40              1                      79131                     rsp_seq_item.MISO_GM = SPI_slave_vif.MISO_GM;
    41              1                      79131                     mon_ap.write(rsp_seq_item);
    42              1                    ***0***                     `uvm_info("run_phase",rsp_seq_item.convert2string(),UVM_DEBUG);


=================================================================================
=== Instance: /SPI_slave_sequencer_pkg
=== Design Unit: work.SPI_slave_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_sequencer.sv
    1                                                package SPI_slave_sequencer_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import SPI_slave_item_pkg::*;
    4                                                  `include "uvm_macros.svh"
    5                                                  
    6                                                  class SPI_slave_sequencer extends uvm_sequencer #(SPI_slave_item);
    7               1                    ***0***         `uvm_component_utils(SPI_slave_sequencer);
    7               2                    ***0***     
    7               3                          2     
    8                                                  
    9                                                    function new (string name = "SPI_slave_sequencer",uvm_component parant = null);
    10              1                          1           super.new(name,parant);


=================================================================================
=== Instance: /SPI_slave_config_pkg
=== Design Unit: work.SPI_slave_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_config.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***             `uvm_object_utils(SPI_slave_config);
    5               4                    ***0***             `uvm_object_utils(SPI_slave_config);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_config_pkg --

  File SPI_slave_config.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_config.sv
    1                                                package SPI_slave_config_pkg;
    2                                                    import uvm_pkg::*;
    3                                                     `include "uvm_macros.svh"
    4                                                    class SPI_slave_config extends uvm_object;
    5               1                    ***0***             `uvm_object_utils(SPI_slave_config);
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                    
    7                                                        virtual SPI_slave_if SPI_slave_vif;
    8                                                        uvm_active_passive_enum is_active;
    9                                                        
    10                                                       function new (string name = "SPI_slave_config");
    11              1                          1                 super.new(name);


=================================================================================
=== Instance: /SPI_slave_driver_pkg
=== Design Unit: work.SPI_slave_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_driver.sv
------------------------------------IF Branch------------------------------------
    28                                     79131     Count coming in to IF
    28              1                    ***0***                 `uvm_info("run_phase" , seq_item.convert2string_stimulus(),UVM_HIGH)
                                           79131     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        13         3    81.25%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_driver.sv
    1                                                package SPI_slave_driver_pkg;
    2                                                 `include "uvm_macros.svh"
    3                                                 import SPI_slave_config_pkg::*;
    4                                                 import SPI_slave_item_pkg::*;
    5                                                 import uvm_pkg::*;
    6                                                class SPI_slave_driver extends uvm_driver #(SPI_slave_item);
    7               1                    ***0***         `uvm_component_utils(SPI_slave_driver);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    virtual SPI_slave_if SPI_slave_vif;
    10                                                   SPI_slave_item seq_item;
    11                                               
    12                                                   function new (string name = "SPI_slave_driver",uvm_component parant = null );
    13              1                          1             super.new(name,parant);
    14                                                   endfunction
    15                                               
    16                                                   task run_phase (uvm_phase phase);
    17              1                          1             super.run_phase(phase);
    18              1                          1             forever begin
    19              1                      79132                 seq_item = SPI_slave_item::type_id::create("seq_item");
    20              1                      79132                 seq_item_port.get_next_item(seq_item);
    21              1                      79131                 SPI_slave_vif.rst_n = seq_item.rst_n;
    22              1                      79131                 SPI_slave_vif.MOSI = seq_item.MOSI;
    23              1                      79131                 SPI_slave_vif.tx_data = seq_item.tx_data;
    24              1                      79131                 SPI_slave_vif.tx_valid = seq_item.tx_valid;
    25              1                      79131                 SPI_slave_vif.SS_n = seq_item.SS_n;
    26              1                      79131                 @(negedge SPI_slave_vif.clk);
    27              1                      79131                 seq_item_port.item_done();
    28              1                    ***0***                 `uvm_info("run_phase" , seq_item.convert2string_stimulus(),UVM_HIGH)


=================================================================================
=== Instance: /SPI_slave_agent_pkg
=== Design Unit: work.SPI_slave_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_agent.sv
------------------------------------IF Branch------------------------------------
    24                                         1     Count coming in to IF
    24              1                    ***0***                 if (!uvm_config_db #(SPI_slave_config)::get(this,"","CFG",cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    25                                   ***0***     Count coming in to IF
    25              1                    ***0***                     `uvm_fatal("build_phase", "Unable to get configration object");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    27                                         1     Count coming in to IF
    27              1                          1                 if(cfg.is_active == UVM_ACTIVE)begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                          1                 if(cfg.is_active == UVM_ACTIVE)begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_agent.sv
    1                                                package SPI_slave_agent_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                    import SPI_slave_driver_pkg::*;
    5                                                    import SPI_slave_sequencer_pkg::*;
    6                                                    import SPI_slave_monitor_pkg::*;
    7                                                    import SPI_slave_config_pkg::*;
    8                                                    import SPI_slave_item_pkg::*;
    9                                                
    10                                                   class SPI_slave_agent extends uvm_agent;
    11              1                    ***0***             `uvm_component_utils(SPI_slave_agent);
    11              2                    ***0***     
    11              3                          2     
    12                                                       SPI_slave_sequencer sqr;
    13                                                       SPI_slave_driver driver;
    14                                                       SPI_slave_monitor monitor;
    15                                                       SPI_slave_config cfg;
    16                                                       uvm_analysis_port #(SPI_slave_item) agt_ap;
    17                                               
    18                                                     function new (string name = "SPI_slave_agent",uvm_component parant = null);
    19              1                          1             super.new(name,parant);
    20                                                     endfunction
    21                                               
    22                                                     function void build_phase (uvm_phase phase);
    23              1                          1                 super.build_phase(phase);
    24                                                           if (!uvm_config_db #(SPI_slave_config)::get(this,"","CFG",cfg))
    25              1                    ***0***                     `uvm_fatal("build_phase", "Unable to get configration object");
    26                                               
    27                                                           if(cfg.is_active == UVM_ACTIVE)begin
    28              1                          1                     driver = SPI_slave_driver::type_id::create("driver",this);
    29              1                          1                     sqr = SPI_slave_sequencer::type_id::create("sqr",this);
    30                                                           end
    31              1                          1                 monitor = SPI_slave_monitor::type_id::create("monitor",this);
    32              1                          1                 agt_ap = new("agt_ap",this);
    33                                               
    34                                                       endfunction
    35                                               
    36                                                       function void connect_phase (uvm_phase phase);
    37              1                          1                 super.connect_phase(phase);
    38                                               
    39                                                           if(cfg.is_active == UVM_ACTIVE)begin
    40              1                          1                     driver.SPI_slave_vif = cfg.SPI_slave_vif;
    41              1                          1                     driver.seq_item_port.connect(sqr.seq_item_export);
    42                                                           end
    43                                                           
    44              1                          1                 monitor.SPI_slave_vif = cfg.SPI_slave_vif;
    45              1                          1                 monitor.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /SPI_slave_env_pkg
=== Design Unit: work.SPI_slave_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_env.sv
    8                                                package SPI_slave_env_pkg;
    9                                                  import uvm_pkg::*;
    10                                                 `include "uvm_macros.svh"
    11                                                 import SPI_slave_agent_pkg::*;
    12                                                 import SPI_slave_scoreboard_pkg::*;
    13                                                 import SPI_slave_cover_pkg::*;
    14                                               
    15                                                 class SPI_slave_env extends uvm_env;
    16                                               
    17              1                    ***0***         `uvm_component_utils(SPI_slave_env);
    17              2                    ***0***     
    17              3                          2     
    18                                               
    19                                                   SPI_slave_agent agt;
    20                                                   SPI_slave_cover cov;
    21                                                   SPI_slave_scoreboard sb;
    22                                               
    23                                                   function new (string name = "SPI_slave_env",uvm_component parant = null);
    24              1                          1           super.new(name,parant);
    25                                                   endfunction
    26                                               
    27                                                   function void build_phase (uvm_phase phase);
    28              1                          1           super.build_phase(phase);
    29              1                          1           agt = SPI_slave_agent::type_id::create("agt",this);
    30              1                          1           cov = SPI_slave_cover::type_id::create("cov",this);
    31              1                          1           sb = SPI_slave_scoreboard::type_id::create("sb",this);
    32                                                   endfunction
    33                                               
    34                                                   function void connect_phase (uvm_phase phase);
    35              1                          1           super.connect_phase(phase);
    36              1                          1           agt.agt_ap.connect(sb.sb_export);
    37              1                          1           agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /SPI_slave_test_pkg
=== Design Unit: work.SPI_slave_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        13        15    46.42%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_test.sv
------------------------------------IF Branch------------------------------------
    40                                         1     Count coming in to IF
    40              1                    ***0***           if(!uvm_config_db #(virtual SPI_slave_if)::get(this,"","SPI",SPI_slave_cfg.SPI_slave_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              1                    ***0***             `uvm_fatal("build_phase", "Test - slave - Unable to get configration object");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    51                                         1     Count coming in to IF
    51              1                          1           `uvm_info("run_phase","reset asserted",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              1                          1           `uvm_info("run_phase","reset deasserted",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                         1     Count coming in to IF
    55              1                          1           `uvm_info("run_phase","stimulus generation write sequence started",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              1                          1           `uvm_info("run_phase","stimulus generation write sequence ended",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    59                                         1     Count coming in to IF
    59              1                          1           `uvm_info("run_phase","reset asserted",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    61                                         1     Count coming in to IF
    61              1                          1           `uvm_info("run_phase","reset deasserted",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    63                                         1     Count coming in to IF
    63              1                          1           `uvm_info("run_phase","stimulus generation read squence started",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    65                                         1     Count coming in to IF
    65              1                          1           `uvm_info("run_phase","stimulus generation read sequence ended",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    67                                         1     Count coming in to IF
    67              1                          1           `uvm_info("run_phase","reset asserted",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    69                                         1     Count coming in to IF
    69              1                          1           `uvm_info("run_phase","reset deasserted",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    71                                         1     Count coming in to IF
    71              1                          1           `uvm_info("run_phase","stimulus generation read write squence started",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    73                                         1     Count coming in to IF
    73              1                          1           `uvm_info("run_phase","stimulus generation read write sequence ended",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      35        32         3    91.42%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_test.sv
    8                                                package SPI_slave_test_pkg;
    9                                                  import SPI_slave_env_pkg::*;
    10                                                 import SPI_slave_sequencer_pkg::*;
    11                                                 import SPI_slave_config_pkg::*;
    12                                                 import SPI_slave_rst_seq_pkg::*;
    13                                                 import SPI_slave_main_seq_pkg::*;
    14                                                 import uvm_pkg::*;
    15                                                 `include "uvm_macros.svh"
    16                                               
    17                                                 class SPI_slave_test extends uvm_test;
    18                                               
    19              1                    ***0***         `uvm_component_utils(SPI_slave_test);
    19              2                    ***0***     
    19              3                          4     
    20                                               
    21                                                   SPI_slave_env slave_env;
    22                                                   SPI_slave_config SPI_slave_cfg;
    23                                                   SPI_slave_rst_seq reset_sq;
    24                                                   SPI_slave_write_sequence main_wr_sq;
    25                                                   SPI_slave_read_sequence main_rd_sq;
    26                                                   SPI_slave_read_write_sequence main_rd_wr_seq;
    27                                               
    28                                                   function new(string name = "SPI_slave_test" ,uvm_component parant = null);
    29              1                          1           super.new(name,parant);
    30                                                   endfunction
    31                                               
    32                                                   function void build_phase(uvm_phase phase);
    33              1                          1           super.build_phase(phase);
    34              1                          1           slave_env = SPI_slave_env::type_id::create("slave_env",this);
    35              1                          1           SPI_slave_cfg = SPI_slave_config::type_id::create("SPI_slave_cfg");
    36              1                          1           reset_sq = SPI_slave_rst_seq::type_id::create("reset_sq");
    37              1                          1           main_wr_sq = SPI_slave_write_sequence::type_id::create("main_wr_sq");
    38              1                          1           main_rd_sq = SPI_slave_read_sequence::type_id::create("main_rd_sq");
    39              1                          1           main_rd_wr_seq = SPI_slave_read_write_sequence::type_id::create("main_rd_wr_seq");
    40                                                     if(!uvm_config_db #(virtual SPI_slave_if)::get(this,"","SPI",SPI_slave_cfg.SPI_slave_vif))
    41              1                    ***0***             `uvm_fatal("build_phase", "Test - slave - Unable to get configration object");
    42                                               
    43              1                          1           SPI_slave_cfg.is_active = UVM_ACTIVE;
    44              1                          1           uvm_config_db #(SPI_slave_config)::set(this,"slave_env.*","CFG",SPI_slave_cfg);
    45                                                   endfunction
    46                                               
    47                                                   task run_phase(uvm_phase phase);
    48              1                          1           super.run_phase(phase);
    49              1                          1           phase.raise_objection(this);
    50                                               
    51              1                          1           `uvm_info("run_phase","reset asserted",UVM_LOW)
    52              1                          1           reset_sq.start(slave_env.agt.sqr);
    53              1                          1           `uvm_info("run_phase","reset deasserted",UVM_LOW)
    54                                               
    55              1                          1           `uvm_info("run_phase","stimulus generation write sequence started",UVM_LOW)
    56              1                          1           main_wr_sq.start(slave_env.agt.sqr);
    57              1                          1           `uvm_info("run_phase","stimulus generation write sequence ended",UVM_LOW)
    58                                               
    59              1                          1           `uvm_info("run_phase","reset asserted",UVM_LOW)
    60              1                          1           reset_sq.start(slave_env.agt.sqr);
    61              1                          1           `uvm_info("run_phase","reset deasserted",UVM_LOW)
    62                                               
    63              1                          1           `uvm_info("run_phase","stimulus generation read squence started",UVM_LOW)
    64              1                          1           main_rd_sq.start(slave_env.agt.sqr);
    65              1                          1           `uvm_info("run_phase","stimulus generation read sequence ended",UVM_LOW)
    66                                                     
    67              1                          1           `uvm_info("run_phase","reset asserted",UVM_LOW)
    68              1                          1           reset_sq.start(slave_env.agt.sqr);
    69              1                          1           `uvm_info("run_phase","reset deasserted",UVM_LOW)
    70                                               
    71              1                          1           `uvm_info("run_phase","stimulus generation read write squence started",UVM_LOW)
    72              1                          1           main_rd_wr_seq.start(slave_env.agt.sqr);
    73              1                          1           `uvm_info("run_phase","stimulus generation read write sequence ended",UVM_LOW)
    74                                               
    75              1                          1           phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_slave_cover_pkg/SPI_slave_cover/SPI_cvg    100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint SS_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint MOSI_cov                               100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/SPI_slave_cover_pkg::SPI_slave_cover::SPI_cvg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_wr_addr                                   1799          1          -    Covered              
        bin rx_wr_data                                   1397          1          -    Covered              
        bin rx_rd_addr                                    911          1          -    Covered              
        bin rx_read_data                                  911          1          -    Covered              
        bin w_address_w_data_r_address_r_data             240          1          -    Covered              
    Coverpoint SS_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_tr                                      4089          1          -    Covered              
        bin extended_tr                                   911          1          -    Covered              
    Coverpoint MOSI_cov                               100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addr                                  12510          1          -    Covered              
        bin write_data                                  10121          1          -    Covered              
        bin read_addr                                    9666          1          -    Covered              
        bin read_data                                   10170          1          -    Covered              
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin write_addr_full_tr                       1781          1          -    Covered              
            bin write_data_full_tr                       1397          1          -    Covered              
            bin read_addr_full_tr                         911          1          -    Covered              
            bin write_data_extended_tr                    911          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin full_with_rd_data                    0                     -    ZERO                 
            ignore_bin extended_with_rd_addr                0                     -    ZERO                 
            ignore_bin extended_with_wr_data                0                     -    ZERO                 
            ignore_bin extended_with_wr_addr                0                     -    ZERO                 

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/cover__READ_DATA_to_IDLE        SPI_slave Verilog  SVA  SPI_slave.sv(193)
                                                                               911 Covered   
/top/DUT/cover__READ_ADD_to_IDLE         SPI_slave Verilog  SVA  SPI_slave.sv(186)
                                                                               911 Covered   
/top/DUT/cover__WRITE_to_IDLE            SPI_slave Verilog  SVA  SPI_slave.sv(179)
                                                                              3178 Covered   
/top/DUT/cover__CHK_CMD_to_read_data     SPI_slave Verilog  SVA  SPI_slave.sv(171)
                                                                               911 Covered   
/top/DUT/cover__CHK_CMD_read_address     SPI_slave Verilog  SVA  SPI_slave.sv(164)
                                                                               911 Covered   
/top/DUT/cover__CHK_CMD_to_write         SPI_slave Verilog  SVA  SPI_slave.sv(157)
                                                                              3178 Covered   
/top/DUT/cover__IDLE_to_CHK_CMD          SPI_slave Verilog  SVA  SPI_slave.sv(150)
                                                                              5003 Covered   
/top/DUT/inst/cover__valid_command_rd_data 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(55)
                                                                               911 Covered   
/top/DUT/inst/cover__valid_command_rd_addr 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(47)
                                                                               911 Covered   
/top/DUT/inst/cover__valid_command_wr_data 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(39)
                                                                              1397 Covered   
/top/DUT/inst/cover__valid_command_wr_addr 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(31)
                                                                              1781 Covered   
/top/DUT/inst/cover__rx_data_reset       SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(23)
                                                                                15 Covered   
/top/DUT/inst/cover__rx_valid_reset      SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(16)
                                                                                15 Covered   
/top/DUT/inst/cover__MISO_reset          SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(9)
                                                                                15 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 14

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/assert__READ_DATA_to_IDLE
                     SPI_slave.sv(192)                  0          1
/top/DUT/assert__READ_ADD_to_IDLE
                     SPI_slave.sv(185)                  0          1
/top/DUT/assert__WRITE_to_IDLE
                     SPI_slave.sv(178)                  0          1
/top/DUT/assert__CHK_CMD_to_read_data
                     SPI_slave.sv(170)                  0          1
/top/DUT/assert__CHK_CMD_read_address
                     SPI_slave.sv(163)                  0          1
/top/DUT/assert__CHK_CMD_to_write
                     SPI_slave.sv(156)                  0          1
/top/DUT/assert__IDLE_to_CHK_CMD
                     SPI_slave.sv(149)                  0          1
/top/DUT/inst/assert__valid_command_rd_data
                     SPI_slave_sva.sv(54)               0          1
/top/DUT/inst/assert__valid_command_rd_addr
                     SPI_slave_sva.sv(46)               0          1
/top/DUT/inst/assert__valid_command_wr_data
                     SPI_slave_sva.sv(38)               1          1
/top/DUT/inst/assert__valid_command_wr_addr
                     SPI_slave_sva.sv(30)               0          1
/top/DUT/inst/assert__rx_data_reset
                     SPI_slave_sva.sv(22)               0          1
/top/DUT/inst/assert__rx_valid_reset
                     SPI_slave_sva.sv(15)               0          1
/top/DUT/inst/assert__MISO_reset
                     SPI_slave_sva.sv(8)                0          1
/SPI_slave_main_seq_pkg/SPI_slave_write_sequence/body/#ublk#223898391#18/immed__20
                     SPI_slave_main_seq.sv(20)          0          1
/SPI_slave_main_seq_pkg/SPI_slave_write_sequence/send_transaction/immed__59
                     SPI_slave_main_seq.sv(59)          0          1
/SPI_slave_main_seq_pkg/SPI_slave_write_sequence/send_transaction/immed__35
                     SPI_slave_main_seq.sv(35)          0          1
/SPI_slave_main_seq_pkg/SPI_slave_write_sequence/send_transaction/#anonblk#223898391#44#4#/#ublk#223898391#44/immed__47
                     SPI_slave_main_seq.sv(47)          0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_sequence/body/#ublk#223898391#85/immed__88
                     SPI_slave_main_seq.sv(88)          0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_sequence/send_transaction/immed__140
                     SPI_slave_main_seq.sv(140)
                                                        0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_sequence/send_transaction/immed__116
                     SPI_slave_main_seq.sv(116)
                                                        0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_sequence/send_transaction/#anonblk#223898391#125#4#/#ublk#223898391#125/immed__128
                     SPI_slave_main_seq.sv(128)
                                                        0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_write_sequence/body/#ublk#223898391#165/immed__168
                     SPI_slave_main_seq.sv(168)
                                                        0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_write_sequence/send_transaction/immed__224
                     SPI_slave_main_seq.sv(224)
                                                        0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_write_sequence/send_transaction/immed__200
                     SPI_slave_main_seq.sv(200)
                                                        0          1
/SPI_slave_main_seq_pkg/SPI_slave_read_write_sequence/send_transaction/#anonblk#223898391#209#4#/#ublk#223898391#209/immed__212
                     SPI_slave_main_seq.sv(212)
                                                        0          1

Total Coverage By Instance (filtered view): 84.92%

