Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
<<<<<<< HEAD
| Date         : Wed Dec 11 17:40:21 2024
| Host         : eecs-digital-37 running 64-bit Ubuntu 24.04.1 LTS
=======
| Date         : Wed Dec 11 19:16:49 2024
| Host         : eecs-digital-05 running 64-bit Ubuntu 24.04.1 LTS
>>>>>>> 2fa23e7 (works)
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
<<<<<<< HEAD
5. checking no_input_delay (19)
6. checking no_output_delay (10)
=======
5. checking no_input_delay (18)
6. checking no_output_delay (18)
>>>>>>> 2fa23e7 (works)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


<<<<<<< HEAD
6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)
=======
6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)
>>>>>>> 2fa23e7 (works)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
      3.369        0.000                      0                 1503        0.003        0.000                      0                 1503        0.541        0.000                       0                   695  
=======
     -8.027     -252.596                     42                 3481        0.003        0.000                      0                 3481        0.541        0.000                       0                  1124  
>>>>>>> 2fa23e7 (works)


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
gclk                      {0.000 4.000}        10.000          100.000         
  clk_100_pass_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_pixel_clk_wiz_0     {0.000 6.742}        13.483          74.167          
  clk_tmds_clk_wiz_0      {0.000 1.348}        2.697           370.833         
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                        2.000        0.000                       0                     1  
<<<<<<< HEAD
  clk_100_pass_clk_wiz_0        3.369        0.000                      0                 1400        0.074        0.000                      0                 1400        4.500        0.000                       0                   634  
  clk_pixel_clk_wiz_0           9.847        0.000                      0                  103        0.003        0.000                      0                  103        6.242        0.000                       0                    49  
=======
  clk_100_pass_clk_wiz_0        2.884        0.000                      0                 3342        0.074        0.000                      0                 3342        4.500        0.000                       0                  1034  
  clk_pixel_clk_wiz_0           7.910        0.000                      0                  139        0.003        0.000                      0                  139        6.242        0.000                       0                    78  
>>>>>>> 2fa23e7 (works)
  clk_tmds_clk_wiz_0                                                                                                                                                        0.541        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

<<<<<<< HEAD
From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
=======
From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_pass_clk_wiz_0  clk_pixel_clk_wiz_0          -8.027     -252.596                     42                   42        0.040        0.000                      0                   42  
>>>>>>> 2fa23e7 (works)


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                wizard_hdmi/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000                wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000                wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_pass_clk_wiz_0
  To Clock:  clk_100_pass_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 processor_main/cycles_between_samples_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coordinator_main/playback_rate_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_pass_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_pass_clk_wiz_0 rise@10.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 3.490ns (56.166%)  route 2.724ns (43.834%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 7.721 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    wizard_hdmi/clk_100_pass_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  wizard_hdmi/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=632, unplaced)       0.584    -1.604    processor_main/clk_100_pass
=======
                         net (fo=1032, unplaced)      0.584    -1.604    processor_main/clk_100_pass
>>>>>>> 2fa23e7 (works)
                         RAMB18E1                                     r  processor_main/cycles_between_samples_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.850 r  processor_main/cycles_between_samples_reg/DOADO[3]
                         net (fo=5, unplaced)         0.800     1.650    processor_main/cycles_between_samples_reg_n_12
                         LUT5 (Prop_lut5_I3_O)        0.124     1.774 r  processor_main/is_on[0]_i_19/O
                         net (fo=1, unplaced)         0.449     2.223    processor_main/is_on[0]_i_19_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     2.347 r  processor_main/is_on[0]_i_11/O
                         net (fo=1, unplaced)         0.000     2.347    processor_main/is_on[0]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.897 r  processor_main/is_on_reg[0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     2.906    processor_main/is_on_reg[0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.020 r  processor_main/is_on_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929     3.949    processor_main/coordinator_main/is_on1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.073 r  processor_main/playback_rate[0][23]_i_1/O
                         net (fo=24, unplaced)        0.537     4.610    coordinator_main/playback_rate_reg[0][23]_0[0]
                         FDRE                                         r  coordinator_main/playback_rate_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.809    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.431 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.191    wizard_hdmi/clk_100_pass_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.282 r  wizard_hdmi/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=632, unplaced)       0.439     7.721    coordinator_main/clk_100_pass
                         FDRE                                         r  coordinator_main/playback_rate_reg[0][0]/C
=======
                         net (fo=1032, unplaced)      0.439     7.721    coordinator_main/clk_100_pass
                         FDRE                                         r  coordinator_main/playback_rate_reg[2][0]/C
>>>>>>> 2fa23e7 (works)
                         clock pessimism              0.530     8.251    
                         clock uncertainty           -0.070     8.181    
                         FDRE (Setup_fdre_C_CE)      -0.202     7.979    coordinator_main/playback_rate_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  3.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 reader_main/uart_rec/receive_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reader_main/uart_rec/receive_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_pass_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_pass_clk_wiz_0 rise@0.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.235ns (72.639%)  route 0.089ns (27.361%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.112ns
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    -0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.454 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.116    wizard_hdmi/clk_100_pass_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.090 r  wizard_hdmi/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=632, unplaced)       0.114    -0.976    reader_main/uart_rec/clk_100_pass
=======
                         net (fo=1032, unplaced)      0.114    -0.976    reader_main/uart_rec/clk_100_pass
>>>>>>> 2fa23e7 (works)
                         FDRE                                         r  reader_main/uart_rec/receive_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.835 r  reader_main/uart_rec/receive_data_reg[0]/Q
                         net (fo=3, unplaced)         0.089    -0.747    reader_main/uart_rec/receive_data_reg[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094    -0.653 r  reader_main/uart_rec/receive_data_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.653    reader_main/uart_rec/receive_data[1]
                         FDRE                                         r  reader_main/uart_rec/receive_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.755 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.400    wizard_hdmi/clk_100_pass_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.371 r  wizard_hdmi/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=632, unplaced)       0.259    -1.112    reader_main/uart_rec/clk_100_pass
=======
                         net (fo=1032, unplaced)      0.259    -1.112    reader_main/uart_rec/clk_100_pass
>>>>>>> 2fa23e7 (works)
                         FDRE                                         r  reader_main/uart_rec/receive_data_reg[1]/C
                         clock pessimism              0.281    -0.831    
                         FDRE (Hold_fdre_C_D)         0.105    -0.726    reader_main/uart_rec/receive_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_pass_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
<<<<<<< HEAD
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                processor_main/cycles_between_samples_reg/CLKARDCLK
=======
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                memio/debug_ram/BRAM_reg_0/CLKARDCLK
>>>>>>> 2fa23e7 (works)
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360              wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                midi_rx_buf0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                midi_rx_buf0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

<<<<<<< HEAD
Setup :            0  Failing Endpoints,  Worst Slack        9.847ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        7.910ns,  Total Violation        0.000ns
>>>>>>> 2fa23e7 (works)
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             9.847ns  (required time - arrival time)
  Source:                 mvg/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            mvg/vcount_out_reg[0]/CE
=======
Slack (MET) :             7.910ns  (required time - arrival time)
  Source:                 tmds_green/tally_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            tmds_green/tally_reg[4]/D
>>>>>>> 2fa23e7 (works)
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.483ns  (clk_pixel_clk_wiz_0 rise@13.483ns - clk_pixel_clk_wiz_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        3.216ns  (logic 0.993ns (30.877%)  route 2.223ns (69.123%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
=======
  Data Path Delay:        5.384ns  (logic 1.247ns (23.161%)  route 4.137ns (76.839%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
>>>>>>> 2fa23e7 (works)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.420 - 13.483 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.083 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.284    wizard_hdmi/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  wizard_hdmi/clkout2_buf/O
<<<<<<< HEAD
                         net (fo=48, unplaced)        0.800    -1.388    mvg/clk_pixel
                         FDRE                                         r  mvg/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  mvg/hcount_out_reg[6]/Q
                         net (fo=6, unplaced)         0.773    -0.159    mvg/hcount_out_reg_n_0_[6]
                         LUT3 (Prop_lut3_I0_O)        0.295     0.136 f  mvg/hs_out_i_2/O
                         net (fo=3, unplaced)         0.467     0.603    mvg/hs_out_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.118     0.721 r  mvg/vcount_out[9]_i_3/O
                         net (fo=3, unplaced)         0.467     1.188    mvg/vcount_out[9]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     1.312 r  mvg/vcount_out[9]_i_1/O
                         net (fo=10, unplaced)        0.516     1.828    mvg/vcount_out[9]_i_1_n_0
                         FDRE                                         r  mvg/vcount_out_reg[0]/CE
=======
                         net (fo=77, unplaced)        0.800    -1.388    tmds_green/clk_pixel
                         FDRE                                         r  tmds_green/tally_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  tmds_green/tally_reg[0]/Q
                         net (fo=11, unplaced)        0.852    -0.080    tmds_green/Q[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.215 f  tmds_green/tmds_out[9]_i_9/O
                         net (fo=1, unplaced)         0.964     1.179    memio/osc_gen[1].oscillator_ram/tmds_out_reg[0]_1
                         LUT6 (Prop_lut6_I0_O)        0.124     1.303 f  memio/osc_gen[1].oscillator_ram/tmds_out[9]_i_3/O
                         net (fo=13, unplaced)        0.499     1.802    memio/osc_gen[1].oscillator_ram/tmds_green/tally13_out
                         LUT3 (Prop_lut3_I1_O)        0.124     1.926 r  memio/osc_gen[1].oscillator_ram/tally[4]_i_17__0/O
                         net (fo=3, unplaced)         0.920     2.846    memio/osc_gen[1].oscillator_ram/tally[4]_i_17__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.970 r  memio/osc_gen[1].oscillator_ram/tally[4]_i_6__0/O
                         net (fo=1, unplaced)         0.902     3.872    memio/osc_gen[1].oscillator_ram/tally[4]_i_6__0_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     3.996 r  memio/osc_gen[1].oscillator_ram/tally[4]_i_1/O
                         net (fo=1, unplaced)         0.000     3.996    tmds_green/D[3]
                         FDRE                                         r  tmds_green/tally_reg[4]/D
>>>>>>> 2fa23e7 (works)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.483    13.483 r  
    N15                                               0.000    13.483 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.483    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.853 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.292    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     9.915 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760    10.674    wizard_hdmi/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.765 r  wizard_hdmi/clkout2_buf/O
<<<<<<< HEAD
                         net (fo=48, unplaced)        0.655    11.420    mvg/clk_pixel
                         FDRE                                         r  mvg/vcount_out_reg[0]/C
                         clock pessimism              0.530    11.950    
                         clock uncertainty           -0.073    11.877    
                         FDRE (Setup_fdre_C_CE)      -0.202    11.675    mvg/vcount_out_reg[0]
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  9.847    
=======
                         net (fo=77, unplaced)        0.655    11.420    tmds_green/clk_pixel
                         FDRE                                         r  tmds_green/tally_reg[4]/C
                         clock pessimism              0.530    11.950    
                         clock uncertainty           -0.073    11.877    
                         FDRE (Setup_fdre_C_D)        0.029    11.906    tmds_green/tally_reg[4]
  -------------------------------------------------------------------
                         required time                         11.906    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  7.910    
>>>>>>> 2fa23e7 (works)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            blue_ser/primary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.239ns (33.796%)  route 0.468ns (66.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.454 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.116    wizard_hdmi/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.090 r  wizard_hdmi/clkout2_buf/O
<<<<<<< HEAD
                         net (fo=48, unplaced)        0.210    -0.881    red_ser/clk_pixel
=======
                         net (fo=77, unplaced)        0.210    -0.881    red_ser/clk_pixel
>>>>>>> 2fa23e7 (works)
                         FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.740 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, unplaced)         0.131    -0.608    red_ser/blue_ser/pwup_rst
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.510 r  red_ser/primary_i_1/O
                         net (fo=6, unplaced)         0.337    -0.173    blue_ser/RST0
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.755 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.400    wizard_hdmi/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.371 r  wizard_hdmi/clkout2_buf/O
<<<<<<< HEAD
                         net (fo=48, unplaced)        0.355    -1.016    blue_ser/clk_pixel
=======
                         net (fo=77, unplaced)        0.355    -1.016    blue_ser/clk_pixel
>>>>>>> 2fa23e7 (works)
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/CLKDIV
                         clock pessimism              0.281    -0.736    
    OLOGIC_X0Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559    -0.177    blue_ser/primary
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.742 }
Period(ns):         13.483
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.483      11.328               wizard_hdmi/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.483      199.877              wizard_hdmi/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.742       6.242                mvg/ad_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.742       6.242                mvg/ad_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.348 }
Period(ns):         2.697
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.697       0.541                wizard_hdmi/clkout3_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.697       210.663              wizard_hdmi/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               wizard_hdmi/mmcm_adv_inst/CLKFBIN



<<<<<<< HEAD
=======
---------------------------------------------------------------------------------------------------
From Clock:  clk_100_pass_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :           42  Failing Endpoints,  Worst Slack       -8.027ns,  Total Violation     -252.596ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.027ns  (required time - arrival time)
  Source:                 memio/osc_gen[0].oscillator_ram/BRAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_red/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_pixel_clk_wiz_0 rise@310.112ns - clk_100_pass_clk_wiz_0 rise@310.000ns)
  Data Path Delay:        8.001ns  (logic 1.874ns (23.423%)  route 6.127ns (76.577%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 308.049 - 310.112 ) 
    Source Clock Delay      (SCD):    -1.604ns = ( 308.396 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                    310.000   310.000 r  
    N15                                               0.000   310.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   310.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440   311.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   312.024    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108   306.917 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800   307.716    wizard_hdmi/clk_100_pass_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   307.812 r  wizard_hdmi/clkout1_buf/O
                         net (fo=1032, unplaced)      0.584   308.396    memio/osc_gen[0].oscillator_ram/clk_100_pass
                         RAMB36E1                                     r  memio/osc_gen[0].oscillator_ram/BRAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882   309.278 f  memio/osc_gen[0].oscillator_ram/BRAM_reg_0/DOBDO[0]
                         net (fo=25, unplaced)        0.800   310.078    memio/osc_gen[0].oscillator_ram/ram_data_b[0]
                         LUT5 (Prop_lut5_I4_O)        0.124   310.202 f  memio/osc_gen[0].oscillator_ram/tally[1]_i_12/O
                         net (fo=1, unplaced)         1.111   311.313    memio/osc_gen[0].oscillator_ram/tally[1]_i_12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124   311.437 r  memio/osc_gen[0].oscillator_ram/tally[1]_i_5/O
                         net (fo=21, unplaced)        0.510   311.947    memio/osc_gen[0].oscillator_ram/tally[1]_i_5_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124   312.071 r  memio/osc_gen[0].oscillator_ram/tmds_out[7]_i_3/O
                         net (fo=6, unplaced)         0.481   312.552    memio/osc_gen[0].oscillator_ram/tmds_out[7]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124   312.676 r  memio/osc_gen[0].oscillator_ram/tally[1]_i_10/O
                         net (fo=9, unplaced)         0.490   313.166    memio/osc_gen[0].oscillator_ram/tally[1]_i_10_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124   313.290 r  memio/osc_gen[0].oscillator_ram/tally[2]_i_10/O
                         net (fo=2, unplaced)         0.913   314.203    memio/osc_gen[0].oscillator_ram/tally[2]_i_10_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124   314.327 r  memio/osc_gen[0].oscillator_ram/tally[2]_i_2/O
                         net (fo=3, unplaced)         0.920   315.247    memio/osc_gen[0].oscillator_ram/tally[2]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124   315.371 r  memio/osc_gen[0].oscillator_ram/tally[4]_i_5/O
                         net (fo=1, unplaced)         0.902   316.273    memio/osc_gen[0].oscillator_ram/tally[4]_i_5_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124   316.397 r  memio/osc_gen[0].oscillator_ram/tally[4]_i_2/O
                         net (fo=1, unplaced)         0.000   316.397    tmds_red/D[3]
                         FDRE                                         r  tmds_red/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                    310.112   310.112 r  
    N15                                               0.000   310.112 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   310.112    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370   311.483 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   311.922    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378   306.544 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760   307.304    wizard_hdmi/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   307.395 r  wizard_hdmi/clkout2_buf/O
                         net (fo=77, unplaced)        0.655   308.049    tmds_red/clk_pixel
                         FDRE                                         r  tmds_red/tally_reg[4]/C
                         clock pessimism              0.485   308.534    
                         clock uncertainty           -0.193   308.341    
                         FDRE (Setup_fdre_C_D)        0.029   308.370    tmds_red/tally_reg[4]
  -------------------------------------------------------------------
                         required time                        308.370    
                         arrival time                        -316.397    
  -------------------------------------------------------------------
                         slack                                 -8.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 memio/osc_gen[2].oscillator_ram/BRAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_blue/tmds_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.249ns (42.485%)  route 0.337ns (57.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.454 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.116    wizard_hdmi/clk_100_pass_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.090 r  wizard_hdmi/clkout1_buf/O
                         net (fo=1032, unplaced)      0.114    -0.976    memio/osc_gen[2].oscillator_ram/clk_100_pass
                         RAMB36E1                                     r  memio/osc_gen[2].oscillator_ram/BRAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.772 r  memio/osc_gen[2].oscillator_ram/BRAM_reg_0/DOBDO[0]
                         net (fo=18, unplaced)        0.337    -0.435    memio/osc_gen[2].oscillator_ram/ram_data_b[0]
                         LUT5 (Prop_lut5_I4_O)        0.045    -0.390 r  memio/osc_gen[2].oscillator_ram/tmds_out[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.390    tmds_blue/tmds_out_reg[9]_1[0]
                         FDRE                                         r  tmds_blue/tmds_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.755 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.400    wizard_hdmi/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.371 r  wizard_hdmi/clkout2_buf/O
                         net (fo=77, unplaced)        0.355    -1.016    tmds_blue/clk_pixel
                         FDRE                                         r  tmds_blue/tmds_out_reg[0]/C
                         clock pessimism              0.301    -0.715    
                         clock uncertainty            0.193    -0.522    
                         FDRE (Hold_fdre_C_D)         0.091    -0.431    tmds_blue/tmds_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.040    





>>>>>>> 2fa23e7 (works)
