GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\adc_card\src\ADC_receiver.v'
Analyzing Verilog file 'C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\adc_card\src\gowin_rpll_27_to_84.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\adc_card\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
WARN  (SYS-1203) : Column %u exceeds maximum value %u("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\adc_card\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":230)
WARN  (EX3073) : Port 'adc_data' remains unconnected for this instance("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\adc_card\src\ADC_receiver.v":83)
Compiling module 'adc_top'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\adc_card\src\ADC_receiver.v":49)
Compiling module 'gowin_rpll_27_to_84'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\adc_card\src\gowin_rpll_27_to_84.v":9)
Compiling module 'adc_module'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\adc_card\src\ADC_receiver.v":1)
Compiling module 'gw_gao'("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\adc_card\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "adc_top"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input adc_OTR is unused("C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\adc_card\src\ADC_receiver.v":61)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\adc_card\impl\gwsynthesis\ADC_receiver.vg" completed
[100%] Generate report file "C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\adc_card\impl\gwsynthesis\ADC_receiver_syn.rpt.html" completed
GowinSynthesis finish
