#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 16 13:22:04 2019
# Process ID: 18628
# Current directory: C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9464 C:\Users\Mert Akin\Documents\GITHUB\ENES245_YAKIN\lab8-IntellectualProperty\lab8_1_2\lab8_1_2.xpr
# Log file: C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/vivado.log
# Journal file: C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2'
INFO: [Project 1-313] Project file moved from 'C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 670.117 ; gain = 89.387
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 16 13:23:42 2019] Launched synth_1...
Run output will be captured here: C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.runs/synth_1/runme.log
[Thu May 16 13:23:42 2019] Launched impl_1...
Run output will be captured here: C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 {{C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}
INFO: [Project 1-386] Moving file 'C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_5MHz -dir {c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {clk_5MHz} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} CONFIG.CLKOUT1_JITTER {631.442} CONFIG.CLKOUT1_PHASE_ERROR {346.848}] [get_ips clk_5MHz]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clk_5MHz' to 'clk_5MHz' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_5MHz'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_5MHz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_5MHz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_5MHz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_5MHz'...
catch { config_ip_cache -export [get_ips -all clk_5MHz] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_5MHz, cache-ID = 7ca00c821ab7995b; cache size = 0.123 MB.
export_ip_user_files -of_objects [get_files {{c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.xci'
export_simulation -of_objects [get_files {{c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.xci}}] -directory {C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.ip_user_files} -ipstatic_source_dir {C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.cache/compile_simlib/modelsim} {questa=C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.cache/compile_simlib/questa} {riviera=C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.xci' is already up-to-date
[Thu May 16 13:32:59 2019] Launched synth_1...
Run output will be captured here: C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.runs/synth_1/runme.log
[Thu May 16 13:32:59 2019] Launched impl_1...
Run output will be captured here: C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EEBBA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1883.973 ; gain = 915.922
set_property PROGRAM.FILE {C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.runs/impl_1/binary2bcd_on_2_7segment.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.runs/impl_1/binary2bcd_on_2_7segment.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: binary2bcd_on_2_7segment
WARNING: [Synth 8-2611] redeclaration of ansi port m is not allowed [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/mux_2_to_1_behavior.v:13]
WARNING: [Synth 8-2611] redeclaration of ansi port an is not allowed [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1996.586 ; gain = 102.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'binary2bcd_on_2_7segment' [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v:6]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1_partA' [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab2_2_1_partA.v:6]
INFO: [Synth 8-6157] synthesizing module 'comparator_dataflow' [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/comparator_dataflow.v:6]
INFO: [Synth 8-6155] done synthesizing module 'comparator_dataflow' (1#1) [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/comparator_dataflow.v:6]
INFO: [Synth 8-6157] synthesizing module 'lab2_circuitA_dataflow' [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab2_circuitA_dataflow.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lab2_circuitA_dataflow' (2#1) [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab2_circuitA_dataflow.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux_2_to_1_behavior' [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/mux_2_to_1_behavior.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_to_1_behavior' (3#1) [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/mux_2_to_1_behavior.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1_partA' (4#1) [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab2_2_1_partA.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_about_500hz_refresh_rate_2display' [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/clk_divider_about_500hz_refresh_rate_2display.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/clk_divider_about_500hz_refresh_rate_2display.v:26]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_about_500hz_refresh_rate_2display' (5#1) [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/clk_divider_about_500hz_refresh_rate_2display.v:9]
WARNING: [Synth 8-689] width (8) of port connection 'an' does not match port width (4) of module 'clk_divider_about_500hz_refresh_rate_2display' [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v:21]
INFO: [Synth 8-6157] synthesizing module 'clk_5MHz' [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/.Xil/Vivado-18628-DESKTOP-45TA9LH/realtime/clk_5MHz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_5MHz' (6#1) [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/.Xil/Vivado-18628-DESKTOP-45TA9LH/realtime/clk_5MHz_stub.v:5]
WARNING: [Synth 8-350] instance 'U3' of module 'clk_5MHz' requires 4 connections, but only 3 given [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v:22]
INFO: [Synth 8-6157] synthesizing module 'two_bcd_2_7segment_display' [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/two_bcd_2_7segment_display.v:6]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/bcdto7segment_dataflow.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (7#1) [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/bcdto7segment_dataflow.v:6]
INFO: [Synth 8-6155] done synthesizing module 'two_bcd_2_7segment_display' (8#1) [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/two_bcd_2_7segment_display.v:6]
INFO: [Synth 8-6155] done synthesizing module 'binary2bcd_on_2_7segment' (9#1) [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v:6]
WARNING: [Synth 8-3917] design binary2bcd_on_2_7segment has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design binary2bcd_on_2_7segment has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design binary2bcd_on_2_7segment has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design binary2bcd_on_2_7segment has port an[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2036.398 ; gain = 141.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2036.398 ; gain = 141.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2036.398 ; gain = 141.840
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.dcp' for cell 'U3'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz_board.xdc] for cell 'U3/inst'
Finished Parsing XDC File [c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz_board.xdc] for cell 'U3/inst'
Parsing XDC File [c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.xdc] for cell 'U3/inst'
Finished Parsing XDC File [c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.xdc] for cell 'U3/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/binary2bcd_on_2_7segment_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/binary2bcd_on_2_7segment_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2341.570 ; gain = 0.000
Parsing XDC File [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2341.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2407.676 ; gain = 513.117
30 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2407.676 ; gain = 516.352
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.dcp' for cell 'U3'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz_board.xdc] for cell 'U3/inst'
Finished Parsing XDC File [c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz_board.xdc] for cell 'U3/inst'
Parsing XDC File [c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.xdc] for cell 'U3/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3124.070 ; gain = 388.324
Finished Parsing XDC File [c:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz.xdc] for cell 'U3/inst'
Parsing XDC File [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Mert Akin/Documents/GITHUB/ENES245_YAKIN/lab8-IntellectualProperty/lab8_1_2/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3124.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3132.246 ; gain = 437.371
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 16 14:17:17 2019...
