[
  "=== Page 1 ===\nPhysics-Constrained Adaptive Neural Networks Enable Real-Time\nSemiconductor Manufacturing Optimization with Minimal Training Data\nRubén Darío Guerrero1, 2\n1NeuroTechNet S.A.S., 1108831, Bogotá, Colombia\n2Quantum and Computational Chemistry Group,\nUniversidad Nacional de Colombia, Bogotá, Colombia∗\n(Dated: November 18, 2025)\nThe semiconductor industry faces a computational crisis in extreme ultraviolet (EUV) lithography\noptimization, where traditional methods consume billions of CPU hours while failing to achieve sub-\nnanometer precision.",
  "de-\nployment requirements through joint physics calibration and manufacturing precision objectives. INTRODUCTION\nSemiconductor Manufacturing Challenges\nThe semiconductor industry faces an unprece-\ndented computational crisis in EUV lithography op-\ntimization. Current EUV systems at 13.5nm wave-\nlength enable feature sizes below 10nm for advanced\ntechnology nodes [20], but achieving the required\nsub-nanometer precision consumes billions of CPU\nhours annually across major fabrication facilities.",
  "ub-nanometer precision consumes billions of CPU\nhours annually across major fabrication facilities. Traditional Optical Proximity Correction (OPC)\nand Source Mask Optimization (SMO) methods [14]\nemploy simplified models that achieve Edge Place-\nment Error (EPE) of 10-20 nanometers—insufficient\nfor current manufacturing requirements where tol-\nerances demand sub-nanometer precision [4].",
  "sources creates a critical gap between manufacturing\nneeds and available optimization capabilities. As\nthe industry transitions to high-NA EUV systems\nand explores emerging technologies like forksheet\nFETs [1], the demand for computationally efficient\nyet physically accurate lithography optimization be-\ncomes even more pressing.",
  "tationally efficient\nyet physically accurate lithography optimization be-\ncomes even more pressing. Physics-Informed Neural Networks\nPhysics-Informed Neural Networks (PINNs) have\ndemonstrated transformative potential by incorpo-\nrating governing physical equations directly into\ndeep learning frameworks [16].",
  "l’s equations within PINN\nframeworks has prevented practical deployment in\nproduction environments. Recent advances in\nphysics-informed approaches include the ILDLS (In-\narXiv:2511.12788v1  [cs.LG]  16 Nov 2025\n\n=== Page 2 ===\n2\nverse Lithography Physics-Informed Deep Neural\nLevel Set) method [9], which combines physics-\ninformed deep learning with level set methods for\nmask optimization, and the MaxwellNet framework\n[8], which implements physics-driven training us-\ning Maxwell’s equations as constraints.",
  "ticularly when\naddressing the electromagnetic complexity inherent\nin EUV mask interactions [6, 19]. Physics-Informed Neural Networks in\nSemiconductor Manufacturing\nDespite extensive adoption in fluid mechanics and\nmaterials science, PINNs remain virtually unex-\nplored in semiconductor lithography. This gap rep-\nresents a significant opportunity as EUV systems\nrequire electromagnetic modeling precision that tra-\nditional approximation methods cannot achieve at\nproduction scales [10].",
  "conditions, and quantifiable performance\nmetrics through Edge Placement Error measure-\nments [11]. Recent developments in AI-driven lithography\noptimization, including generative adversarial net-\nworks for mask design [22, 23], demonstrate the po-\ntential for machine learning approaches in this do-\nmain. However, these data-driven methods lack the\nphysical constraints necessary for reliable generaliza-\ntion across diverse manufacturing conditions.",
  "requirements while maintaining the precision\ndemanded by next-generation manufacturing pro-\ncesses. METHODS\nProblem Formulation\nThe physics-constrained adaptive learning frame-\nwork formulates EUV lithography optimization as a\ncross-geometry generalization task where learnable\nphysics parameters enable transfer learning between\npattern families.",
  "t capture essen-\ntial electromagnetic phenomena while enabling ef-\nficient gradient-based learning. The framework se-\nquentially applies five key electromagnetic effects\nthat dominate EUV lithography through learnable\nparameters bounded by sigmoid and tanh activation\nfunctions to maintain physical validity.",
  "is scaled by the phys-\nical pixel size relative to the EUV wavelength for\ndimensional consistency. Material Absorption\nAbsorption effects in the photoresist are mod-\neled through learnable exponential attenuation with\n\n=== Page 4 ===\n4\nFIG. 1: Physics parameter adaptation across pattern families in EUV lithography\noptimization. Physics-constrained adaptive learning automatically calibrates five electromagnetic\nparameters θ = {θd, θa, θb, θp, θc} across semiconductor patterns within 500 epochs.",
  "om 0.649 (logic gates) to 1.762 (FinFET), with purple\nintensities representing resist nonlinearity. adaptive material response:\nI2 = I1 · (1 −M · σ(θa) · 0.3)\n(7)\nwhere the sigmoid activation naturally bounds the\nabsorption coefficient θa ∈[0, 0.3] within physically\nreasonable ranges for EUV photoresist materials.",
  "orption coefficient θa ∈[0, 0.3] within physically\nreasonable ranges for EUV photoresist materials. Optical Point Spread Function\nThe imaging system’s point spread function is ap-\nproximated by adaptive Gaussian blur with learn-\nable standard deviation in pixel units:\nI3 = Kb(σb) ∗I2\n(8)\nwhere σb = σ(θb) · 3.0 + 0.5 provides pixel-based\nblur parameters σb ∈[0.5, 3.5] pixels.",
  "ting the strategic template sampling approach for\npractical semiconductor manufacturing deployment. RESULTS\nThe Dataset\nThe comprehensive EUV lithography pattern\ndataset establishes systematic coverage of semicon-\nductor manufacturing requirements from current\nproduction through future research nodes, providing\nstrategic validation of physics-constrained adaptive\nlearning across the complete technological spectrum.",
  "atterns (6.0-8.0 nm) acknowledge 10-40%\nsuccess rates reflecting High-NA EUV resolution\nboundaries. This physics-based classification val-\nidates that optimization challenges correlate with\nelectromagnetic constraints rather than pattern-\nspecific complexities. Strategic Parameter Space Sampling. The\ndataset design (Figures 2 and\n3) demonstrates\nstrategic sampling across critical EUV parameter\ndimensions rather than exhaustive pattern enu-\nmeration.",
  "isolation structures (STI Pattern),\nand advanced transistor geometries (3nm FinFET,\nHigh-NA Lines). The progression from easily manu-\nfacturable patterns (120.2 nm STI features) through\nchallenging geometries (6.3 nm Curvilinear fea-\ntures) provides comprehensive validation of method-\nology applicability boundaries, establishing physics-\nconstrained learning effectiveness within achievable\nEUV manufacturing precision rather than pursuing\noptimization beyond physical resolution limits.",
  "le\nEUV manufacturing precision rather than pursuing\noptimization beyond physical resolution limits. The unified dataset demonstrates strategic cov-\nerage of semiconductor manufacturing requirements\nthrough physics-informed pattern selection that\nvalidates cross-geometry generalization capabilities\nwithin EUV resolution boundaries.",
  "lection that\nvalidates cross-geometry generalization capabilities\nwithin EUV resolution boundaries. Rather than ar-\nbitrary pattern collection, the systematic tier struc-\nture, comprehensive parameter space sampling, and\ndirect alignment with industrial manufacturing pri-\norities establish physics-constrained adaptive learn-\ning as a foundational methodology for practical\n\n=== Page 8 ===\n8\nsemiconductor optimization deployment across cur-\nrent production through future research applica-\ntions.",
  "nductor optimization deployment across cur-\nrent production through future research applica-\ntions. Cross-Geometry Learning Performance\nThe physics-constrained adaptive learning frame-\nwork demonstrates systematic performance patterns\nthat reveal fundamental relationships between pat-\ntern geometry, electromagnetic physics, and achiev-\nable precision within EUV resolution boundaries.",
  "lishing spa-\ntial resolution enhancement through blur modeling\nas the essential physics constraint. This universal\npattern validates the physics-constrained learning\napproach: rather than requiring pattern-specific op-\ntimization strategies, electromagnetic blur modeling\ncaptures the fundamental resolution limitation com-\nmon to all EUV lithography applications. Training Dynamics and Convergence Pat-\nterns.",
  "itation com-\nmon to all EUV lithography applications. Training Dynamics and Convergence Pat-\nterns. Cross-pattern training analysis reveals two\ndistinct convergence behaviors that correlate with\npattern-physics compatibility. Successful patterns\nexhibit delayed convergence dynamics where physics\nparameter stabilization precedes edge placement ac-\ncuracy breakthroughs.",
  "that physics constraints enable effective general-\nization without geometry-specific optimization. Ad-\nvanced patterns maintain comparable improvement\n\n=== Page 9 ===\n9\nTABLE II: EUV Technology Roadmap: Pattern Classification by Development Tier and Timeline\nDevelopment Tier\nPattern Examples\nTechnology Min Feature Production\nIndustry\nNode\n(nm)\nTimeline\nPriority\nCurrent Production\nLogic Gates, EUV Contacts,\nLegacy/\n19-120\n2022-2024\nProduction\n(Baseline)\nSTI Patterns, DRAM Arrays\nCurrent\nNear-term Development EUV Line-Space, Metal,\n3nm/\n12-19\n2024-2025\nDevelopment\n(Moderate)\nFinFET, SRAM Cells\nHigh-NA\nResearch/Limitation\nCurvilinear Patterns\nResearch\n6.3\n2025+\nResearch\n(Hard)\nTier 1 Advanced\nGAAFET Nanosheets,\n2nm/3nm\n8-25\n2024-2025\nCritical\n(Immediate Need)\nMBCFET, Backside Power\nTier 3 Future\nCFET, High-NA Sub-8nm,\n1.4nm/\n6-25\n2027-2030\nFuture\n(Long-term)\nStrain Engineering\nBeyond\nTOTAL COVERAGE\n18 Pattern Types\nLegacy\n6.0-120.2\n2022-2030\nComplete\nto 1.4nm\nRoadmap\nTABLE III: Comprehensive EUV Lithography Pattern Dataset: Standard and Advanced Patterns\nPattern Type\nCategory Min Feature Fill Ratio\nEUV\nExpected Description\n(nm)\n(%)\nReady\nSuccess\nSTANDARD PATTERNS\nLogic Gates\nEasy\n31.6\n9.9\n✓\n70-90%\nH-shaped\ninterconnect\nstructures\nEUV Contacts\nEasy\n38.0\n56.2\n✓\n70-90%\n40nm contacts, 50nm pitch\nSTI Pattern\nEasy\n120.2\n74.2\n✓\n70-90%\nShallow trench isolation\nDRAM Arrays\nEasy\n31.6\n71.8\n✓\n70-90%\n30×50nm memory cells\nContact Cuts\nEasy\n50.6\n27.3\n✓\n70-90%\nRandom contact patterns, 70%\ndensity\nHigh-NA Contacts\nEasy\n25.3\n43.1\n✓\n70-90%\n28nm\ncontacts\nfor\nHigh-NA\nEUV\nEUV Line-Space\nModerate\n19.0\n58.6\n✓\n40-70%\n16nm lines, 32nm pitch\nEUV Metal\nModerate\n19.0\n68.1\n✓\n40-70%\n24nm metal, 42nm pitch\n3nm FinFET\nModerate\n12.7\n52.3\n✓\n40-70%\n12nm fins, 24nm pitch\nSRAM Cells\nModerate\n12.7\n52.4\n✓\n40-70%\nSRAM with internal structure\nHigh-NA Lines\nModerate\n12.7\n50.0\n✓\n40-70%\n12nm lines, 24nm pitch\nCurvilinear\nHard\n6.3\n8.7\n×\n10-40%\nCurved\nfeatures\n(limitation\nstudy)\nADVANCED PATTERNS\nGAAFET\nNanosheets\nAdvanced\n12.0\n35.5\n✓\n40-70%\nStacked nanosheet transistors\nfor 3nm nodes\nMBCFET\nAdvanced\n8.0\n42.1\n✓\n40-70%\nSamsung Multi-Bridge Chan-\nnel FET with variable pitch\nBackside\nPower\nDelivery\nAdvanced\n15.0\n65.3\n✓\n40-70%\nIntel PowerVia backside power\nrouting\nCFET\nExtreme\n8.0\n28.7\n×\n10-40%\nComplementary FET with ver-\ntical n/p stacking\nHigh-NA Sub-8nm\nExtreme\n6.0\n45.2\n✓\n10-40%\nUltra-fine pitch with anamor-\nphic effects\nStrain Engineering\nAdvanced\n25.0\n55.8\n✓\n40-70%\nSiGe compressive and tensile\nstress regions\npercentages (66.5-81.9%), establishing the method-\nology’s scalability across current production through\nfuture research nodes.",
  "atures approaching the 8-12 nm\nHigh-NA resolution limit show progressive perfor-\nmance degradation. The FinFET limitation (16.8\nnm EPE) reflects fundamental optical constraints\nwhere stochastic effects and photoresist variability\ndominate over electromagnetic modeling accuracy. These findings position physics-constrained learning\nas optimally suited for current EUV manufac-\nturing requirements while acknowledging physical\nboundaries that no computational approach can\n\n=== Page 10 ===\n10\nFIG.",
  "while acknowledging physical\nboundaries that no computational approach can\n\n=== Page 10 ===\n10\nFIG. 2: Comprehensive EUV lithography pattern library for physics-constrained learning val-\nidation. Systematically generated masking patterns spanning production through research technologies,\nrendered at 6.328 nm pixel resolution across 810 nm fields. Colored labels indicate difficulty: green (Easy,\n70-90% success), orange (Moderate, 40-70% success), red (Hard, 10-40% success).",
  "l, 6.3 nm features). Blue regions indicate material presence, white regions represent etched areas. Patterns progress from manufacturable through challenging to research-phase difficulty, providing compre-\nhensive training data across EUV manufacturing capabilities. overcome. The unified results demonstrate that physics-\nconstrained adaptive learning provides systematic,\npredictable performance across semiconductor man-\nufacturing patterns through universal electromag-\nnetic principles.",
  "s constraints enable efficient\ncross-template generalization within EUV manufac-\nturing boundaries. This establishes the methodol-\nogy as a foundational approach for sustainable semi-\nconductor optimization, operating effectively within\nphysical resolution limits rather than pursuing com-\nputational complexity beyond achievable manufac-\n\n=== Page 11 ===\n11\nFIG. 3: Advanced EUV lithography patterns for next-generation semiconductor manufacturing.",
  "1 ===\n11\nFIG. 3: Advanced EUV lithography patterns for next-generation semiconductor manufacturing. Computationally generated masking patterns representing critical challenges across two development tiers:\nTier 1 (green labels) for 2024-2025 production and Tier 3 (red labels) for 2027-2030 research. All patterns\nspan 810 nm field with 6.328 nm pixel resolution. (a),(b), GAAFET nanosheets with vertically stacked\nchannels: 3-sheet (12 nm width) and 2-sheet (15 nm width) variants for 3 nm nodes.",
  "tive learning framework over rigorous electro-\nmagnetic solvers is real-time deployment capability. === Page 12 ===\n12\nTABLE IV: Enhanced EUV Pattern Dataset Summary Statistics by Category and Development Tier\nCategory Count Min Feature (nm) Fill Ratio (%)\nEUV\nDevelopment\nMean ± SD\nMean ± SD\nCompliant\nTimeline\nSTANDARD PATTERNS\nEasy\n6\n49.5 ± 35.7\n47.1 ± 25.4\n6/6\nProduction\nModerate\n5\n15.2 ± 3.5\n56.3 ± 7.3\n5/5\nDevelopment\nHard\n1\n6.3 ± 1.2\n8.7 ± 1.5\n0/1\nResearch\nADVANCED PATTERNS (NEW)\nAdvanced\n4\n15.0 ± 7.3\n49.7 ± 13.4\n4/4\n2024-2025\nExtreme\n2\n7.0 ± 1.4\n37.0 ± 11.7\n1/2\n2027-2030\nTABLE V: Physical Specifications and Manufacturing Constraints by Pattern Tier\nPattern Tier\nMin Pitch Aspect Ratio\nEUV System\nTraining\nSuccess Rate\n(nm)\nRange\nRequirements\nDifficulty\nExpected\nStandard Easy\n32-64\n1:1 to 2:1\nCurrent EUV\nLow\n70-90%\nStandard Moderate\n24-32\n2:1 to 4:1\nHigh-NA EUV\nMedium\n40-70%\nStandard Hard\n<24\n>4:1\nBeyond Current\nHigh\n10-40%\nTier 1 Advanced\n16-48\n3:1 to 6:1\nHigh-NA EUV\nVery High\n40-70%\nTier 3 Extreme\n12-16\n>6:1\n0.55NA + Beyond\nExtreme\n10-40%\nField Coverage\n810nm\n1:1 to >6:1\n0.33-0.55NA\nLow to Extreme\n10-90%\nTable X presents timing comparisons across different\noptimization approaches.",
  "nstraint where exhaus-\ntive pattern libraries are prohibitively expensive to\ngenerate and validate. Extensions to Physics-Constrained\nManufacturing\nThe physics-constrained adaptive learning frame-\nwork extends beyond EUV lithography to broader\n\n=== Page 13 ===\n13\nTABLE VI: Comprehensive EUV Lithography Pattern Dataset Characteristics\nPattern Type\nCategory Min Feature Fill Ratio\nEUV\nExpected Description\n(nm)\n(%)\nReady\nSuccess\nLogic Gates\nEasy\n31.6\n9.9\n✓\n70-90%\nH-shaped interconnect structures\nEUV Contacts\nEasy\n38.0\n56.2\n✓\n70-90%\n40nm contacts, 50nm pitch\nSTI Pattern\nEasy\n120.2\n74.2\n✓\n70-90%\nShallow trench isolation\nDRAM Arrays\nEasy\n31.6\n71.8\n✓\n70-90%\n30×50nm memory cells\nContact Cuts\nEasy\n50.6\n27.3\n✓\n70-90%\nRand.",
  "DRAM Arrays\nEasy\n31.6\n71.8\n✓\n70-90%\n30×50nm memory cells\nContact Cuts\nEasy\n50.6\n27.3\n✓\n70-90%\nRand. contact patterns, density(70%)\nHigh-NA Contacts\nEasy\n25.3\n43.1\n✓\n70-90%\n28nm contacts for High-NA EUV\nEUV Line-Space\nModerate\n19.0\n58.6\n✓\n40-70%\n16nm lines, 32nm pitch\nEUV Metal\nModerate\n19.0\n68.1\n✓\n40-70%\n24nm metal, 42nm pitch\n3nm FinFET\nModerate\n12.7\n52.3\n✓\n40-70%\n12nm fins, 24nm pitch\nSRAM Cells\nModerate\n12.7\n52.4\n✓\n40-70%\nSRAM with internal structure\nHigh-NA Lines\nModerate\n12.7\n50.0\n✓\n40-70%\n12nm lines, 24nm pitch\nCurvilinear\nHard\n6.3\n8.7\n×\n10-40%\nCurved features\nTABLE VII: EUV Pattern Dataset Summary Statistics by Difficulty Category\nCategory Count Min Feature (nm) Fill Ratio (%)\nEUV\nMean ± SD\nMean ± SD\nCompliant\nEasy\n6\n49.5 ± 35.7\n47.1 ± 25.4\n6/6\nModerate\n5\n15.2 ± 3.5\n56.3 ± 7.3\n5/5\nHard\n1\n6.3 ± 1.2\n8.7 ± 1.5\n0/1\nmanufacturing optimization challenges:\n• Additive manufacturing:\nthermal field opti-\nmization with minimal process data through\nlearnable heat transfer parameters\n• Chemical vapor deposition: reaction-diffusion\nparameter learning enabling cross-recipe opti-\nmization\n• Plasma etching: electromagnetic field control\nwith equipment variation tolerance through\nadaptive physics constraints\n• Ion implantation: depth profile optimization\nusing physics-informed dose modeling\nEach application domain benefits from the core\nprinciple: physics constraints enable generalization\nacross process variations with minimal training data,\naddressing the fundamental challenge of manufac-\nturing optimization where exhaustive experimental\nvalidation is cost-prohibitive.",
  "hysics-constrained adaptive\nlearning as a key enabler of sustainable semiconduc-\ntor manufacturing. [2, 12]\n• Computational\ncost\nreduction:\n$50M+/year\nper\nmajor\nfabrication\nfacil-\nity through reduced simulation requirements,\naddressing\nthe\nindustry’s\nchallenge\nwhere\nsemiconductor fabs consume significant elec-\ntricity and often rely on nonrenewable energy\nsources\n• Carbon footprint reduction: 15× compu-\ntational efficiency improvement translates to\nproportional energy savings, directly address-\ning governmental policies aimed at carbon neu-\ntrality through stronger emissions regulations\nfor companies\n• Advanced node sustainability pathway:\nSub-nanometer\nprecision\nenables\nsmaller,\nmore power-efficient transistors that align with\nthe shift from peak performance to ultralow-\npower processing in mobile devices, where\ncomputers operate at computational peak less\nthan 1% of the time\n• Manufacturing\nyield\noptimization:\nPhysics-constrained learning reduces waste\nsilicon, gases, chemicals, and wafers through\n\n=== Page 14 ===\n14\nTABLE VIII: EUV Technology Node Coverage and Physical Specifications\nTechnology Node\nPattern Count Min Pitch (nm) Min Feature (nm)\nStatus\nCurrent EUV (2024-2025)\n8\n32\n16\nProduction\nHigh-NA EUV (2025-2027)\n3\n24\n12\nDevelopment\nResearch/Limitation\n1\n-\n<12\nExploratory\nTotal Coverage\n12\n24-32\n6.3-120.2\nComprehensive\nTABLE IX: Optimized Physics Parameters by Pattern Type for Fig.",
  "ge\n12\n24-32\n6.3-120.2\nComprehensive\nTABLE IX: Optimized Physics Parameters by Pattern Type for Fig. 4\nPattern Type\nθd\nθa\nθb σ (nm) θp (rad)\nθc\nLogic Gates\n0.250 0.040\n15.94\n0.000\n0.649\nEuv Line Space\n0.482 0.136\n22.01\n0.000\n1.942\nEuv Contacts\n0.317 0.041\n3.80\n0.000\n0.849\nEuv Metal\n0.387 0.088\n3.80\n0.000\n1.212\nSti Pattern\n0.368 0.150\n4.08\n0.000\n1.644\nFinFET\n0.440 0.150\n21.78\n0.000\n1.762\nDram Arrays\n0.375 0.074\n3.77\n0.000\n1.489\nSram Cells\n0.296 0.043\n3.79\n0.000\n1.022\nContact Cuts\n0.250 0.054\n3.80\n0.000\n0.820\nHigh Na Lines\n0.035 0.150\n21.41\n0.000\n1.264\nHigh Na Contacts 0.294 0.032\n3.79\n0.000\n0.721\nCurvilinear\n0.250 0.051\n3.80\n0.000\n0.731\nprecise\nfirst-pass\noptimization,\nsupporting\nindustry\npressure\nto\nimprove\nenergy\neffi-\nciency while maintaining competitiveness and\nsustainability\n• Green computing acceleration: Real-time\noptimization enables the rapid development of\nenergy-efficient semiconductor nodes, support-\ning the transition where typical-use efficiency\nbecomes more critical than peak-output effi-\nciency as idle power approaches zero.",
  "l-use efficiency\nbecomes more critical than peak-output effi-\nciency as idle power approaches zero. [21]\nThe methodology addresses a fundamental sus-\ntainability paradox in semiconductor manufactur-\ning. While current EUV optimization is computa-\ntionally intensive, physics-constrained learning en-\nables the development of future technology nodes\nthat will be inherently more energy-efficient.",
  ", our approximations cannot capture all\nelectromagnetic phenomena modeled in rigorous ap-\nproaches. However, the fundamental resolution lim-\nits of EUV lithography must be considered when\nevaluating modeling fidelity requirements. High-NA\nEUV systems with 0.55 NA achieve practical reso-\nlution limits of\n8nm features for sub-2nm nodes,\nconstrained by the Rayleigh criterion, stochastic ef-\nfects in photoresist, and photoelectron spread limi-\ntations rather than electromagnetic modeling accu-\nracy.",
  "ight\ninto energy usage patterns. Cross-Equipment Generalization: Extension\n\n=== Page 15 ===\n15\nFIG. 4: Physics-constrained learning performance across EUV lithography patterns within 500-\nepoch budget. Cross-geometry learning evaluation across 11 semiconductor masking patterns, measuring\nEPE relative to 1 nm target precision and 4.5 nm baseline accuracy. (a), Final EPE performance by pattern\ntype.",
  "her than training duration. to multi-equipment optimization represents a sig-\nnificant opportunity. Physics-constrained learn-\ning\ncould\nenable\noptimization\nacross\ndifferent\nEUV systems and manufacturers through adap-\ntive equipment-specific parameter learning, support-\ning energy-efficient semiconductor manufacturing\nthrough process- and infrastructure-oriented opti-\nmization. Chip-Scale Integration: Current implementa-\ntion operates on limited pattern areas.",
  "ysics-constrained adaptive learning achieving 1.962 nm EPE within 500-epoch budget\nfor DRAM Arrays. Adaptive learning analysis for EUV photomask simulation with learned parameters:\ndiffraction (0.375), absorption (0.074), blur (3.77 nm), phase (0.000 rad), contrast (1.489). (a), Target\nbinary pattern with grid structure (black: opaque features, white: transparent regions). (b), Physics-\nconstrained generated photomask with continuous grayscale transmission values.",
  "manufacturing driven more moore scaling\nroadmap. IEEE Electron Society Newsletter, pages\n1–9, 2021. [3] Salvatore Cuomo, Vincenzo Schiano Di Cola, Fabio\nGiampaolo, Gianluigi Rozza, Maziar Raissi, and\nFrancesco Piccialli. Scientific machine learning\nthrough physics–informed neural networks: Where\nwe are and what’s next. Journal of Scientific Com-\nputing, 92(3):88, 2022. [4] Allen H. Gabor, Andrew C. Brendler, Timothy A.\nBrunner,\nXuemei Chen,\nJames A. Culp,\nand\nHarry J. Levinson.",
  ". Gabor, Andrew C. Brendler, Timothy A.\nBrunner,\nXuemei Chen,\nJames A. Culp,\nand\nHarry J. Levinson. Edge placement error funda-\nmentals and impact of EUV: will traditional design-\nrule calculations work in the era of EUV? Journal\nof Micro/Nanolithography, MEMS, and MOEMS,\n\n=== Page 21 ===\n21\nFIG. 10: Progressive physics integration demonstrates critical role of optical blur in physics-\nconstrained lithography simulation for DRAM Arrays.",
  "rates critical role of optical blur in physics-\nconstrained lithography simulation for DRAM Arrays. Ablation study systematically adding phys-\nical effects to neural network training, measuring EPE improvement as each optical phenomenon is in-\ncorporated. All simulations utilize an identical DRAM array pattern with progressively increasing physics\ncomplexity. (a), No physics CNN-baseline showing purely CNN-driven neural network prediction (EPE: 1.76\nnm).",
  "mulation accuracy, while diffraction, absorption, and phase effects offer incremental improvements. Re-\nsults establish that physics-informed constraints are essential for achieving sub-nanometer precision in neural\nnetwork-based lithography simulations. 17(4):041008, September 2018. [5] Ehsan Haghighat, Maziar Raissi, Adrian Moure,\nHector Gomez, and Ruben Juanes. A physics-\ninformed deep learning framework for inversion and\nsurrogate modeling in solid mechanics.",
  "physics-\ninformed deep learning framework for inversion and\nsurrogate modeling in solid mechanics. Computer\nMethods in Applied Mechanics and Engineering,\n379:112741, 2021. [6] Philippe Lalanne, Jérôme Hazart, Pierre Chavel,\nEvelyne Cambril, and Hailong Chen. Rigorous elec-\ntromagnetic simulation of euv masks: influence of\n\n=== Page 22 ===\n22\nFIG.",
  "ong Chen. Rigorous elec-\ntromagnetic simulation of euv masks: influence of\n\n=== Page 22 ===\n22\nFIG. 11: Physics-constrained adaptive learning demonstrates sub-target performance on mem-\nory cell pattern achieving 4.220 nm edge placement error within 500-epoch computational\nbudget.",
  "iginal citation key re-\ntained, but actual authors are Lim & Psaltis. [9] Xing-Yu Ma and Hao Jiang. Inverse lithography\nphysics-informed deep neural level set for mask op-\ntimization. Applied Optics, 62(33):8769–8778, 2023. Note: Original citation key retained, but actual au-\nthors are Ma & Jiang (2023). [10] V. Medvedev, A. Erdmann, and A. Rosskopf. 3d\nmask simulation and lithographic imaging using\nphysics-informed neural networks. In Proceedings\n\n=== Page 23 ===\n23\nFIG.",
  "), suggesting material attenuation contributions remain insignificant for memory cell optimization. (d), Addition of optical blur yields transformative improvement (EPE: 0.75 nm), representing 74% accuracy\nenhancement and critical breakthrough to sub-nanometer precision regime. Memory cell features become\nsharply defined with high contrast and preserved periodicity.",
  "owth. Advanced Theory and Simulations, page\n2500677, 2025. [14] Amyn Poonawala and Peyman Milanfar. OPC and\nPSM design using inverse lithography: a nonlinear\noptimization approach. In Optical Microlithography\nXIX, volume 6154, page 61543H, San Jose, Califor-\nnia, United States, March 2006. SPIE. [15] Henry H Radamson, Yuanhao Miao, Ziwei Zhou,\nZhenhua Wu, Zhenzhen Kong, Jianfeng Gao, Hong\nYang, Yuhui Ren, Yongkui Zhang, Jiangliu Shi,\net al.",
  "chievement in complex geometries. N Horiguchi, Z Tokei, I Radu, MG Bardon, MH Na,\nA Spessot,\net al. Future logic scaling:\nTo-\nwards atomic channels and deconstructed chips. In\n2020 IEEE International Electron Devices Meeting\n(IEDM), pages 1–1. IEEE, 2020. [18] Kuo Song, Tianyu Yan, Tianhong Zhao, Cheng\nZhang, and Jian Wang. Virtual metrology in semi-\nconductor manufacturing: Current status and fu-\nture prospects. Engineering Applications of Artifi-\ncial Intelligence, 138:108424, 2024.",
  "ance boundaries where optical resolution limits dominate over neural\nnetwork learning capabilities. fdtd simulations to address mask electromagnetic\neffects in hyper-na immersion lithography. In Proc. SPIE 6924, Optical Microlithography XXI, volume\n6924, page 69240Y. SPIE, 2008. [20] Mark van de Kerkhof, Hans Jasper, Leon Lev-\nasier, Rudy Peeters, Roderik van Es, Jan-Willem\nBosker, Alexander Zdravkov, Egbert Lenderink,\nFabrizio Evangelista, Par Broman, Bartosz Bilski,\nand Thorsten Last.",
  "er Zdravkov, Egbert Lenderink,\nFabrizio Evangelista, Par Broman, Bartosz Bilski,\nand Thorsten Last. Enabling sub-10nm node lithog-\nraphy: presenting the NXE:3400B EUV scanner. In\nExtreme Ultraviolet (EUV) Lithography VIII, vol-\nume 10143, page 101430D, San Jose, California,\n\n=== Page 28 ===\n28\nFIG. 17: Physics-constrained learning performance analysis for advanced EUV patterns within\n500-epoch computational budget.",
  "Liu, Dezheng Sun, Ming-Chun Tien, Stephen\nHsu, Rachit Gupta, Youping Zhang, and Joerg Zim-\nmermann. Computational lithography solutions to\nsupport euv high-na patterning. In Proceedings of\nSPIE, volume 12495, page 124950R. SPIE, 2023. [27] Maksim Zhelyeznyakov, Johannes E Fröch, Anna\nWirth-Singh,\nSayan\nLal,\nTyler\nW\nHughes,\nJuan Pablo Giraldo, Zicha Ondrej, Kenji Kitamura,\nZin Liu, Shanhui Fan, and Arka Majumdar. Large\narea optimization of meta-lens via data-free machine\nlearning.",
  "gate\nstacks (14, 15), largely due to material availability and suitability for process integration. Section 2 gives an overview of the\npossible fabrication methods as well as their limitations, evaluated for two different applications for 2D FETs, the first one being\nplanar devices in the back-end-of-line (BEOL) for power delivery, see Figure 1(a), the second one being 2D complementary\nFETs (CFETs) in the front-end-of-line (FEOL), see Figure 1(b)-(e), requiring the deposition of the insulator on both the top\nand the bottom of the 2D NS.",
  "ed in the FEOL and relocating them to the BSPDN would\nfree up space on the costly wafer front side. Here, a simple planar back-gate or top-gate configuration would be sufficient, see\nFigure 1(a). The most cost competitive to silicon hybrid bonding would be monolithic deposition of the 2D channel and dielectric\nwhere the thermal budget must be BEOL-compatible (processing temperatures ≤400 ◦C).",
  "see Figure 1 (b-e), which poses additional\nchallenges for insulator deposition, see Subsection 2A. In general, there are two primary approaches: direct synthesis of a gate\ninsulator on a 2D semiconductor, including via atomic layer deposition (ALD) (Subsection 2B), oxidation (Subsection 2C), or\nevaporation (Subsection 2D); and transfer methods that stack the insulator and channel (Subsection 2E). A. Insulator Deposition Requirements for 2D CFETs.",
  "stack the insulator and channel (Subsection 2E). A. Insulator Deposition Requirements for 2D CFETs. Design-technology co-optimization (DTCO) simulations indicate that 2D\nchannels could outperform silicon in the ultra-scaled CFET configuration (20). A prototype 2D CFET device layout, adapted\nfrom Chung et al. (21, 22), is shown in Figure 1(d) along the source-drain direction and in (e) along the gate direction.",
  "22), is shown in Figure 1(d) along the source-drain direction and in (e) along the gate direction. To\nfabricate 2D CFETs in a gate last process, first a sacrificial insulator is deposited, then the protection insulation and the 2D\nchannel are deposited monolithically, followed by the sacrificial top insulator. These steps repeat until the entire 2D channel\nstack is grown, which is then etched into pillars, around which source and drain contacts are formed.",
  "ack is grown, which is then etched into pillars, around which source and drain contacts are formed. Next, all sacrificial layers\nare selectively etched, releasing the 2D channels, which remain protected by the protection insulation layers. Finally, the gaps\nbetween channels are filled with a high-κ gate insulator using ALD or oxidation and gate metal deposition. A key constraint for all direct growth methods is the thermal budget for insulator deposition.",
  "ion. A key constraint for all direct growth methods is the thermal budget for insulator deposition. Depending on the surrounding\natmosphere, uncapped TMDs experience chalcogen out-gasing at temperatures above 250 ◦C for WS2 (23) or above 350 ◦C for\nMoS2 (23). Once encapsulated, TMDs can typically withstand temperatures of up to 550 ◦C (23, 24), even though the yield\nmay suffer for anneals above 350 ◦C. B. Atomic Layer Deposition.",
  "◦C (23, 24), even though the yield\nmay suffer for anneals above 350 ◦C. B. Atomic Layer Deposition. ALD is the standard commercially applied method to deposit amorphous HfO2 or dipole interlayers\nlike Al2O3 or La2O3 in scaled Si technologies. ALD offers conformal deposition (25, 26), allowing the coating of suspended\nchannels in a CFET design. Yet, seeding an ALD layer on a defect-free van der Waals (vdW) surface is challenging (25, 27).",
  "gn. Yet, seeding an ALD layer on a defect-free van der Waals (vdW) surface is challenging (25, 27). Direct ALD of amorphous oxides on vdW surfaces nucleates poorly (25, 26). Plasma enhanced ALD (PEALD) has been\nsuggested to improve nucleation, but the plasma exposure damages the TMD layer, rendering it unsuitable for ALD growth on\nmonolayer channels (27).",
  "f crystalline hexagonal AlN (hAlN) on TMDs (36), even though plasma damage of the TMD is a concern. Despite considerable progress, none of the interlayers for HfO2 ALD can currently offer a clean vdW interface with the 2D\nchannel, as all methods introduce a relatively high defect density, either forming a defective interlayer, e.g., AlOx (33, 35) or\nSiO2 (31), or creating defects in the TMD (27, 36), even though the trap densities are gradually being reduced (31), see also\nSection 3D.",
  "TMD (27, 36), even though the trap densities are gradually being reduced (31), see also\nSection 3D. As interface defect densities decrease with improved growth methods, ALD nucleation will likely become more\nchallenging. C. Oxidation. Oxidizing layered semiconductors into their respective native oxides yields high-quality interfaces and conformal\ncoatings for complex geometries, including suspended channels in CFET designs.",
  "s were developed, such as silicon nitride cantilevers (52) or the\nvdW pick-up transfer method (50). Recently, scalable transfer methods (53) for CVD-grown TMDs have been developed, even\nthough they have not yet been used to transfer dielectrics. Independently, a wafer-scale transfer of ALD-grown amorphous\nAl2O3 and HfO2 layers has been demonstrated, albeit with considerable variability (54). For more details on insulator transfer\nsee Section SIA. 3.",
  "it increases exponentially to 1014 cm−2eV−1, causing a stretch-out\nof the transfer characteristics. This stretch-out prevents low-power operation and remains a key gate stack challenge. 4\n|\nKnobloch et al. === Page 5 ===\nE. Threshold Voltage Variability. Vth is determined by the charge balance in the channel and insulator, along with the gate\nmetal’s work function. It depends on the dielectric constant, the interface quality, and the density of charged defects in the\ninsulator, see Figure 2(b).",
  "tantalum oxide (Ta2O5) (119, 146), aluminum nitride (AlN) (130), and silicon nitride (Si3N4) (141). Typically, these dielectrics are deposited via ALD (25, 27), see Subsection 2B, generally requiring a seed layer for deposition on\ntop of 2D semiconductors (28, 29). ALD Al2O3/HfO2 gate stacks are the currently preferred method for 2D devices fabricated\nin industry-compatible environments (14, 15, 22, 32, 33, 65, 147).",
  "asured leakage\ncurrents are higher than the theoretical predictions due to the presence of defects. At the same time, correctly determining the\nEOT of the measured gate dielectrics is challenging, as CET is the actual measurement quantity (see Subsection 3A) and it is\noften difficult to reliably rule out the presence of a thin layer of organic contamination at the 2D/insulator interface (51) that\nmight reduce leakage currents, see Section SI H. To quantify how surrounding insulators affect mobility, we solved the BTE\nfor monolayer MoS2 sandwiched between two insulators in a double-gate configuration, see Subsection 3C and Section SI D.\nThese values represent upper mobility limits, refined calculations may include the impact of long-range electrostatics on the\n2D material phonons (148, 149) or the impact of potential fluctuations on the order of 200 meV at the atomic scale due to\nthe defective interface between 2D semiconductors and ALD oxides (150).",
  "at the atomic scale due to\nthe defective interface between 2D semiconductors and ALD oxides (150). Figure 4(d) plots the mobility as a function of the\ndielectric constant and the charged impurity concentration. As charged impurities are screened more in dielectrics with high\npermittivity, their impact is largest at interfaces with dielectrics with small dielectric constants like hBN.",
  "d gate stacks at exactly\nthese conditions, hence we used conditions that were as close as possible. On-currents are typically higher in 2D prototypes\nfrom industry due to better 2D film quality and smaller contact resistances. At the same time, the defective interface between\nALD HfO2 and the 2D channel makes it difficult to reach a scaled EOT at a small SSavg, which is often achieved for native\noxides and transferred dielectrics in academia.",
  "nel effects and providing steep switching with SSavg < 65 mV/dec at scaled gate\nlengths LG < 12 nm. At the same time, the interface of the 2D TMD with the insulator must not degrade the semiconductor\nmobility via remote phonon and impurity scattering, enabling on-current densities above 600 µA µm−1.These goals need to be\nreached when using conformal deposition methods that allow integration into a gate-last fabrication of stacked 2D NS FETs,\nmost likely ALD or oxidation.",
  "allow integration into a gate-last fabrication of stacked 2D NS FETs,\nmost likely ALD or oxidation. Currently, promising insulator candidates include the native oxides Bi2SeO5 (45) or HfO2 (39),\nor ALD layers, for example HfO2 (104) or Er2O3 (145), potentially with interlayers like hAlN (36), Al2O3 (68), SiO2 (31),\nGdAlOx (59), Sb2O3 (103) or Ta2O5 (146).",
  "a 300mm FAB in IEDM. (IEEE), pp. 725–728 (2021) 10.1109/IEDM19574.2021.9720517. 8\n|\nKnobloch et al. === Page 9 ===\n[34]\nI Cho, Adsorption of aluminum precursors on MoS2 toward nucleation of atomic layer deposition. Colloid Interface Sci. Commun. 65, 10083 (2025) 10.1016/j.colcom.2025.100823. [35]\nJS Ko, et al., Achieving 1-nm-Scale Equivalent Oxide Thickness Top-Gate Dielectric on Monolayer Transition Metal Dichalcogenide Transistors With CMOS-Friendly Approaches.",
  "Integration in 2024 IEEE Symposium on VLSI Technology and Circuits\n(VLSI Technology and Circuits). (IEEE, Honolulu, HI, USA), pp. 1–2 (2024) 10.1109/VLSITechnologyandCir46783.2024.10631364. [54]\nZ Lu, et al., Wafer-scale high-κ dielectrics for two-dimensional circuits via van der Waals integration. Nat. Commun. 14, 2340 (2023) 10.1038/s41467-023-37887-x. [55]\nM Stengel, NA Spaldin, Origin of the dielectric dead layer in nanoscale capacitors. Nature 443, 679–682 (2006) 10.1038/nature05148.",
  "enum disulfide field-effect-transistor. J. Phys. D: Appl. Phys. 51 (2018) 10.1088/1361-6463/aaa58c. [70]\nA Gaur, et al., Analysis of admittance measurements of MOS capacitors on CVD grown bilayer MoS2. 2D Mater. 6, ab20fb (2019) 10.1088/2053-1583/ab20fb. [71]\nA Gaur, et al., A MOS capacitor model for ultra-thin 2D semiconductors: The impact of interface defects and channel resistance. 2D Mater. 7, 035018 (2020) 10.1088/2053-1583/ab7cac.",
  "t of interface defects and channel resistance. 2D Mater. 7, 035018 (2020) 10.1088/2053-1583/ab7cac. [72]\nV Mootheri, et al., Interface admittance measurement and simulation of dual gated CVD WS2 MOSCAPs:\nMapping the DIT(E) profile. Solid-State Electron. 183, 108035 (2021)\n10.1016/j.sse.2021.108035. [73]\nSH Song, et al., Probing defect dynamics in monolayer MoS2 via noise nanospectroscopy. Nat. Commun. 8, 1–5 (2017) 10.1038/s41467-017-02297-3.",
  "dichalcogenides: from monolayer to bulk. npj 2D Mater. Appl. 2, 6 (2018)\n10.1038/s41699-018-0050-x. [107]\nY Wang, et al., Ultraflat single-crystal hexagonal boron nitride for wafer-scale integration of a 2D-compatible high-κ metal gate. Nat. Mater. 23, 1495–1501 (2024) 10.1038/s41563-024-01968-z. [108]\nSJ Chang, et al., Van der Waals Epitaxy of 2D h-AlN on TMDs by Atomic Layer Deposition at 250◦C. Appl. Phys. Lett. 120 (2022) 10.1063/5.0083809.",
  "ion to Wafer-Scale Graphene Tunnelling Transistors. Sci. Reports 6, 20907 (2016) 10.1038/srep20907. [141]\nPH Ho, et al., High-Performance WSe2 Top-Gate Devices with Strong Spacer Doping. Nano Lett. 23, 10236–10242 (2023) 10.1021/acs.nanolett.3c02757. [142]\nH Zhao, et al., Multilayer MoS 2 Back-Gate Transistors with ZrO 2 Dielectric Layer Optimization for Low-Power Electronics. physica status solidi (a) 219, 2100760 (2022) 10.1002/pssa.202100760.",
  "es of electron-beam deposited Ga2O3 films. Appl. Phys. Lett. 64, 2715–2717 (1994) 10.1063/1.111452. [156]\nD Waldhoer, et al., Silicon-Impurity Defects in Calcium Fluoride: A First Principles Study in European Solid-State Device Research Conference. (IEEE), Vol. 2022-Septe, pp. 380–383 (2022)\n10.1109/ESSDERC55479.2022.9947104. [157]\nR Solomon, A Sher, MW Muller, Polarization in LaF3. J. Appl. Phys. 37, 3427–3432 (1966) 10.1063/1.1708875.",
  "by etching of sacrificial water-soluble layers. Nat. Mater. 15, 1255–1260 (2016) 10.1038/nmat4749. [168]\nH Kim, et al., Remote epitaxy. Nat. Rev. Methods Primers 2, 40 (2022) 10.1038/s43586-022-00122-w.\n[169]\nBI Park, et al., Remote Epitaxy: Fundamentals, Challenges, and Opportunities. Nano Lett. 24, 2939–2952 (2024) 10.1021/acs.nanolett.3c04465. [170]\nT Schram, et al., Challenges of wafer-scale integration of 2D semiconductors for high-performance transistor circuits. Adv. Mater.",
  "d Circuits). (IEEE, Kyoto, Japan), pp. 1–2 (2023) 10.23919/VLSITechnologyandCir57934.2023.10185215. [172]\nA Phommahaxay, et al., The Growing Application Field of Laser Debonding: From Advanced Packaging to Future Nanoelectronics in 2019 International Wafer Level Packaging Conference (IWLPC). (IEEE, San Jose, CA, USA), pp. 1–8 (2019) 10.23919/IWLPC.2019.8914124. [173]\nY Shen, et al., Variability and Yield in h-BN-Based Memristive Circuits: The Role of Each Type of Defect. Adv. Mater.",
  "riability and Yield in h-BN-Based Memristive Circuits: The Role of Each Type of Defect. Adv. Mater. 33, 2103656 (2021) 10.1002/adma.202103656. [174]\nTE Lee, et al., Nearly Ideal Subthreshold Swing in Monolayer MoS2 Top-Gate nFETs with Scaled EOT of 1 nm in 2022 International Electron Devices Meeting (IEDM). (IEEE, San Francisco, CA,\n10\n|\nKnobloch et al. === Page 11 ===\nUSA), pp. 7.4.1–7.4.4 (2022) 10.1109/IEDM45625.2022.10019552.",
  "junctions. J. Vac. Sci. & Technol. A: Vacuum, Surfaces, Films 19, 934–939 (2001) 10.1116/1.1365132. [185]\nSA Chambers, PV Sushko, Influence of crystalline order and defects on the absolute work functions and electron affinities of Ti O 2 - and SrO-terminated n - SrTi O 3 ( 001 ). Phys. Rev. Mater. 3,\n125803 (2019) 10.1103/PhysRevMaterials.3.125803. [186]\nSW Lee, JH Han, CS Hwang, Electronic Conduction Mechanism of SrTiO3 Thin Film Grown on Ru Electrode by Atomic Layer Deposition. Electrochem.",
  "uction Mechanism of SrTiO3 Thin Film Grown on Ru Electrode by Atomic Layer Deposition. Electrochem. Solid-State Lett. 12, G69–G71 (2009)\n10.1149/1.3212897. [187]\nOA Dicks, et al., The origin of negative charging in amorphous al2o3 films: The role of native defects. Nanotechnology 30 (2019) 10.1088/1361-6528/ab0450. [188]\nYC Yeo, TJ King, C Hu, Direct tunneling leakage current and scalability of alternative gate dielectrics. Appl. Phys. Lett. 81, 2091–2093 (2002) 10.1063/1.1506941.",
  "xample perovskites like strontium titanate (SrTiO3) can be transferred on top of 2D\nsemiconductors. In this case, the target perovskite films have to be epitaxially grown on a lattice-matched oxide sacrificial\nlayer (98, 167) using for example MBE, or pulsed laser deposition (PLD). Next, a polymer coating is deposited on top of\nthe perovskite and the sacrificial oxide is selectively etched in water to release the perovskite film into a thin freestanding\nmembrane which can be transferred (167).",
  "erring TMDs (mostly monolayers) on the 300mm scale, it has never been used to transfer dielectrics. Layered dielectrics are typically few-nanometers-thick and are therefore mechanically stronger than 2D channels, which may\nfacilitate the transfer process and lead to fewer pinholes and cracks (173). Recently, a wafer-scale transfer of ALD-grown\namorphous Al2O3 and HfO2 layers with thicknesses in the range from 3 nm to 20 nm has been demonstrated (54).",
  "Al2O3 and HfO2 layers with thicknesses in the range from 3 nm to 20 nm has been demonstrated (54). Here a thin\npolyvinyl alcohol (PVA) layer of 9 nm is spin coated on silicon, depositing the ALD oxide on top and applying a thermal release\ntape. This stack is peeled off from the sacrificial silicon, the PVA is etched with an oxygen plasma and the oxide is transferred\nonto a 2D semiconductor (54).",
  "the PVA is etched with an oxygen plasma and the oxide is transferred\nonto a 2D semiconductor (54). The 2D FET based on transferred ALD oxides showed good performance, even though the\ntransfer introduced strain and organic contamination, causing a high device to device variability (54). B. Best Practices for Capacitance Measurements. In the following, we provide “best” practices to reliably evaluate the CET\nof scaled gate stacks, see Figure 2(c).",
  "is-\ncovery of novel device structures across comprehensive parameter sets in a fully\nautomated way. Keywords: Semiconductors, Deep Learning, Scientiﬁc Machine Learning, Inverse\nDesign\n1 Introduction\nSemiconductor devices are fundamental components of modern microelectronics,\nenabling the operation of integrated circuits, optoelectronic systems, and power man-\nagement technologies [1].",
  "tiphysics [12] implement advanced numerical solvers\nbased on ﬁnite element or ﬁnite volume methods. These tools provide high accuracy\nin 1D, 2D and 3D simulations, support a wide range of physical models and boundary\nconditions, and are widely used for device design, optimization, and analysis in both\nacademia and industry. Despite their maturity, traditional solvers face several limitations.",
  "the\navalanche region between the intrinsic (i) and p+ doped regions, as shown schemat-\nically in b. This doping inversion was performed only with prior knowledge of the\ndesired electric response of the device subject to the drift-diﬀusion equations, and\nDDNet’s training required no additional time or computational costs compared to the\ncorresponding 1D forward simulations. As our last example, we demonstrate how to include fabrication constraints dur-\ning the inverse design process. In Fig.",
  "ps://doi.org/10.1063/5.0167155\n[18] Haykin, S.S.: Neural Networks and Learning Machines, 3. ed edn. Prentice-Hall,\nNew York Munich (2009)\n[19] Goodfellow, I., Bengio, Y., Courville, A.: Deep Learning. Adaptive computation\nand machine learning. The MIT Press, Cambridge, Massachusetts (2016)\n[20] Lu, L., Meng, X., Mao, Z., Karniadakis, G.E. : DeepXDE: A Deep Learn-\ning Library for Solving Diﬀerential Equations. SIAM Review 63(1), 208–228\n(2021) https://doi.org/10.1137/19M1274067 .",
  "hastic Optimization. arXiv. arXiv:1412.6980 [cs] (2017). https://doi.org/10.48550/arXiv.1412.6980 . http:\n//arxiv.org/abs/1412.6980\n[39] Abadi, M., Agarwal, A., Barham, P., Brevdo, E., Chen, Z., Citro, C., Corrado,\nG.S., Davis, A., Dean, J., Devin, M., Ghemawat, S., Goodfellow, I., Harp, A.,\nIrving, G., Isard, M., Jia, Y., Jozefowicz, R., Kaiser, L., Kudlur, M., Levenberg,\nJ., Man´\ne, D., Monga, R., Moore, S., Murray, D., Olah, C., Schuster, M., Shlens,\nJ., Steiner, B., Sutskever, I., Talwar, K., Tucker, P., Vanhoucke, V., Vasudevan,\nV., Vi´\negas, F., Vinyals, O., Warden, P., Wattenberg, M., Wicke, M., Yu, Y.,\nZheng, X.: TensorFlow: Large-Scale Machine Learning on Heterogeneous Systems.",
  "arge-Scale Machine Learning on Heterogeneous Systems. Software available from tensorﬂow.org (2015). https://www.tensorﬂow.org/\n18\n\n=== Page 19 ===\nSupplementary Information - DDNet: A Uniﬁed\nPhysics-Informed Deep Learning Framework for\nSemiconductor Device Design\nRoberto Riganti, Matteo G. C. Alasio, Enrico Bellotti,\nLuca Dal Negro\n1\n\n=== Page 20 ===\nContents\n1\nDrift-diﬀusion equations scalings\n3\n2\nThe relative L1 error norm\n4\n3\nDDNet architecture - comparison between traditional and logarith-\nmic formulation\n5\n4\nAdditional examples\n7\n5\nLoss function convergence during training\n8\n6\nGPU computation time\n9\n2\n\n=== Page 21 ===\n1 Drift-diﬀusion equations scalings\nWe rewrite here the drift-diﬀusion equations introduced in the main text:\nϵ∆ϕ = q(n −p −C)\n∇· J\nJ\nJn = qR\n∇· J\nJ\nJp = −qR\nJ\nJ\nJn = qµn(Ut∇n −n∇ϕ)\nJ\nJ\nJp = −qµp(Ut∇p + p∇ϕ)\n(1)\nwhere:\n• ϵ is the material permittivity, which for Silicon is ϵ = 11.7 ∗8.85 ∗10−14 C2s2\nkg·cm3\n• q = 1.6 ∗10−19C is the electron charge\n• RSRH =\nnp−n2\ni\nτ l\np(n+ni)+τ l\nn(p+ni) is the generation recombination rate, which represents\nthe net rate at which electron-hole pairs are created or annihilated per unit volume\nper unit time.",
  "ights for designing\nefﬁcient, cost-effective monitoring systems by optimizing sensor conﬁgurations. This research high-\nlights the capability of attention-based deep learning to advance proactive maintenance, enhancing\noperational reliability and yield in semiconductor manufacturing.",
  "proactive maintenance, enhancing\noperational reliability and yield in semiconductor manufacturing. Keywords Optimal Sensor Placement · Neural Networks · Transformer · Attention Mechanism · Probe Card · Failure\nMode Analysis · Real-time Monitoring · Sensor Networks · Structural Health Monitoring · Electrical Wafer Sort\n1\nIntroduction\nIn the intricate landscape of semiconductor manufacturing, where precision and reliability are paramount, probe cards\n(PCs) stand as indispensable components.",
  "where precision and reliability are paramount, probe cards\n(PCs) stand as indispensable components. These critical intermediary tools bridge the gap between silicon wafers and\nautomated test equipment (ATE), playing a crucial role in identifying and preventing defective integrated circuit (IC)\ndies to next move on to the resource-intensive packaging stage, thereby mitigating consumer risks and minimizing\narXiv:2509.07603v1  [cs.LG]  9 Sep 2025\n\n=== Page 2 ===\nTransformer-Based Approach to Optimal Sensor Placement\nA PREPRINT\npotential economic losses [1].",
  "==\nTransformer-Based Approach to Optimal Sensor Placement\nA PREPRINT\npotential economic losses [1]. As the primary interface for the electrical testing of ICs fabricated on wafers, the\nintegrity and functionality of PCs directly impact the quality assurance process. Failures in these sophisticated devices,\nwhich can manifest as microscopic cracks within the substrate or the loosening of screws that affects the crucial contact\nintegrity, can lead to a cascade of detrimental outcomes.",
  "log data, have\nintroduced innovative strategies for early fault detection in the EWS processes [9]. AI techniques have further been\nextended to tasks such as PC lifetime prediction and optimization of replacement schedules [10], as well as differenti-\nating between defects caused by testing apparatus and those inherent to the fabrication process [11].",
  "ing between defects caused by testing apparatus and those inherent to the fabrication process [11]. In response to the shortcomings of traditional failure detection methods, Structural Health Monitoring (SHM) tech-\nniques have emerged as a promising alternative. By leveraging sensor data, such as measurements of vibrations, SHM\noffers the potential for continuous and non-intrusive monitoring of the operational health of probe cards.",
  "nisms within DL\narchitectures to identify sensor locations that yield the highest diagnostic value. Our approach leverages simulation\ndata generated through ANSYS Mechanical R2 2024 [26], encompassing diverse failure scenarios. By analyzing\nattention scores produced by the network, we identify sensor conﬁgurations that maximize information gain while\nminimizing redundancy.",
  "damage of the screws, and issues with the needles, such as bending-buckling,\ncracking, or burning. Based on the failure analysis and investigation into their root causes, the following major failure challenges were\nidentiﬁed, along with proposed sensor-based mitigation strategies: Based on the failure analysis and investigation into\ntheir root causes, the following major failure challenges were identiﬁed, along with proposed sensor-based mitigation\nstrategies:\n\n=== Page 6 ===\nTransformer-Based Approach to Optimal Sensor Placement\nA PREPRINT\na) Needle and Card Contamination: Contaminant buildup on needle tips can signiﬁcantly compromise contact\nresistance and signal ﬁdelity, ultimately reducing wafer test yield.",
  "igniﬁcantly compromise contact\nresistance and signal ﬁdelity, ultimately reducing wafer test yield. Sources of contamination include residual\naluminum oxide from wafer pads, previous test residues, and ambient particulates. To address this issues, ac-\ncelerometers are deployed to monitor the cumulative number of touchdowns, enabling predictive and adaptive\ncleaning strategies and minimizing unplanned downtime through optimized maintenance scheduling.",
  "ssures (1.0-2.0 MPa) simulating aggressive overtravel conditions for challenging contact\nscenarios. The distributed nature of the applied load represents a computational simpliﬁcation of the realistic\nloading scenario where the chuck pressure is transmitted through the wafer surface and the probes to the\nPH assembly. In the FE simulations of the PH, this pressure is applied as a distributed surface load on the\nlower plates of the PH assembly for computational efﬁciency.",
  "23.\ndoi:10.1016/j.cie.2023.109547. [10] Y. T. Jou, H. M. Wee, H. C. Chen, Y. H. Hsieh, and L. Wang. A neural network forecasting model for consumable\nparts in semiconductor manufacturing. Journal of Manufacturing Technology Management, 20(3):404–412, 2009.\ndoi:10.1108/17410380910936828. [11] K. C. C. Cheng, C.-J. Su, T.-C. Chang, C.-J. Du, S. C. Hsieh, and Y.-F. Chen. Machine Learning-Based Detection\nMethod for Wafer Test Induced Defects.",
  ". C. Hsieh, and Y.-F. Chen. Machine Learning-Based Detection\nMethod for Wafer Test Induced Defects. IEEE Transactions on Semiconductor Manufacturing, 34(2):161–167,\n2021. doi:10.1109/TSM.2021.3065405. [12] M. S. A. Sulaiman, M. A. Yunus, A. R. Bahari, and M. N. Abdul Rani. Identiﬁcation of damage based\non frequency response function (FRF) data. In MATEC Web of Conferences, volume 90, page 01025, 2016.\ndoi:10.1051/matecconf/20179001025. [13] R. P. B. Kocharla, M. Kolli, and M. Cheepu.",
  "ion. Sensors, 23(20):8373, 2023. doi:10.3390/S23208373. [33] B. R. Chang, H. F. Tsai, and Y. R. Wu. Detection and Prediction of Probe Mark Damage in Wafer Testing. Electronics, 13(20):4075, 2024. doi:10.3390/electronics13204075. [34] G. Toh and J. Park. Review of Vibration-Based Structural Health Monitoring Using Deep Learning. Applied\nSciences, 10(5):1680, 2020. doi:10.3390/app10051680. [35] S. Hassani and U. Dackermann.",
  "truction Using Deep Learning. IEEE Access,\n12:100544–100558,\n2024.\ndoi:10.1109/ACCESS.2024.3425408. [53] M. Bejani, D. Appello, M. Mauri, E. Missaglia, and S. Mariani. Digital Twin-Assisted Optimal Sensor Place-\nment for Real-Time Monitoring of Probe Cards in EWS Applications. In 2025 26th International Conference\non Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems\n(EuroSimE), pages 1–6, 2025. doi:10.1109/EUROSIME65125.2025.11006625.",
  "nhancing Time Series Product Demand Fore-\ncasting With Hybrid Attention-Based Deep Learning Models. IEEE Access, 12:190079–190091, 2024.\ndoi:10.1109/ACCESS.2024.3516697. [56] L. Rosafalco, A. Manzoni, S. Mariani, and A. Corigliano. Fully convolutional networks for structural health\nmonitoring through multivariate time series classiﬁcation. Advanced Modeling and Simulation in Engineering\nSciences, 7(1):38, 2020. doi:10.1186/s40323-020-00174-1.",
  "covering 3D infor-\nmation is crucial for non-destructive testing (NDT) to localize\ncircuit defects. This paper presents a novel approach called\nthe 3D Magnetic Inverse Routine (3D MIR), which leverages\nMagnetic Field Images (MFI) to retrieve the parameters for\nthe 3D current flow of a single-segment. The 3D MIR inte-\ngrates a deep learning (DL)-based Convolutional Neural Net-\nwork (CNN), spatial-physics-based constraints, and optimiza-\ntion techniques.",
  "highlights the potential of combining DL and\nphysics-driven optimization in practical applications. Index Terms— Magnetic field images, non-destructive\ntesting, deep learning, convolutional neural network, opti-\nmization\n1. INTRODUCTION\nThe development of three-dimensional (3D) packaging in\nsemiconductor manufacturing is crucial for advanced com-\nputer technology.",
  "ers\n(xo, yo, zo, ℓ, I) to minimize the difference between\nthe reconstructed MFI and the actual MFI. We conducted extensive simulations to evaluate the proposed\n3D MIR using single-segment magnetic images. The results\ndemonstrate the method’s effectiveness in reconstructing\nmagnetic images, with the CNN providing initial estimates\nfollowed by parameter optimization. 2.",
  "ned CNN model is applied to 500 test\nmagnetic images with varying wire lengths, from short to\nlong. The parameter optimization yielded successful results\nthrough both quantitative and qualitative analysis in all cases. The integration of DL for extracting 3D information from\nmagnetic images presents a novel approach to semiconductor\npackaging. Although this study focuses on a single-segment,\nthere is potential for expanding the method to include multi-\nple segments in future directions.",
  "ral Support for Programming Languages\nand Operating Systems, Volume 2 (ASPLOS ’24). Apr. 2024, ACM. [10] Pauli Virtanen, Ralf Gommers, Travis E. Oliphant, Matt\nHaberland, Tyler Reddy, David Cournapeau, Evgeni\nBurovski, Pearu Peterson, Warren Weckesser, Jonathan\nBright, St´\nefan J. van der Walt, Matthew Brett, Joshua\nWilson, K. Jarrod Millman, Nikolay Mayorov, Andrew\nR. J. Nelson, Eric Jones, Robert Kern, Eric Larson, C J\nCarey, ˙\nIlhan Polat, Yu Feng, Eric W. Moore, Jake Van-\nderPlas, Denis Laxalde, Josef Perktold, Robert Cimr-\nman, Ian Henriksen, E. A. Quintero, Charles R. Har-\nris, Anne M. Archibald, Antˆ\nonio H. Ribeiro, Fabian Pe-\ndregosa, Paul van Mulbregt, and SciPy 1.0 Contribu-\ntors, “SciPy 1.0: Fundamental Algorithms for Scientific\nComputing in Python,” Nature Methods, vol.",
  ", and material flow rates—to achieve film uni-\nformity, proper adhesion, and desired functionality. Recent ad-\nvancements in Physics-Informed Neural Networks (PINNs), an\ninnovative machine learning (ML) approach, have shown signifi-\ncant promise in addressing challenges related to process control,\nquality assurance, and predictive modeling within semiconduc-\ntor film deposition and other manufacturing domains.",
  "research gaps, offering insights into both the advantages and\nconstraints of current methodologies. Reviewed studies are cat-\negorized into four key areas: (1) Process Control and Optimiza-\ntion; (2) Defect Image Recognition and Classification; (3) Tool\nPreventative Maintenance Prediction and Hardware Anomaly\nDetection; and (4) Atomic Layer Deposition Precursor Finding.",
  "ly improving precision, scalability,\nand operational efficiency within semiconductor manufacturing. Keywords: Advanced Process Control, Film Deposi-\ntion, Machine Learning, Physics-Informed Neural Net-\nwork, Semiconductor Manufacturing\n1\nIntroduction\nSemiconductor manufacturing relies on highly specialized\nprocesses for integrated circuit fabrication, with film deposition\nbeing a critical step [1].",
  "lized\nprocesses for integrated circuit fabrication, with film deposition\nbeing a critical step [1]. Techniques such as Chemical Vapor\nDeposition (CVD) [2] and Physical Vapor Deposition (PVD) [3]\nare extensively used to create thin or thick films that function as\nconductive, insulating, or protective layers within semiconductor\ndevices.",
  "pressure, and mate-\nrial flow rates, to ensure film uniformity, adhesion, and function-\nality [4]. The increasing demand for smaller, more efficient, and\npowerful semiconductor chips has intensified challenges in film\ndeposition, necessitating advanced monitoring and control meth-\nods capable of managing complex interactions among process\nvariables [5]. Machine Learning (ML) [6] and Deep Learning (DL) [7]\nhave emerged as transformative tools to address these challenges.",
  "laws—an es-\npecially beneficial feature when experimental data are limited\nor expensive to obtain. These advanced neural network ap-\nproaches hold significant potential for addressing challenges re-\nlated to process control, quality assurance, and predictive model-\ning within semiconductor film deposition and other manufactur-\ning applications.",
  "and research gaps, providing insights into the strengths\nand constraints of existing methodologies. Reviewed studies are\ncategorized into four major thematic areas: (1) Process Control\nand Optimization; (2) Defect Image Recognition and Classifica-\ntion; (3) Tool Preventative Maintenance Prediction and Hardware\nAnomaly Detection; and (4) Atomic Layer Deposition (ALD)\nPrecursor Finding.",
  "Prediction and Hardware\nAnomaly Detection; and (4) Atomic Layer Deposition (ALD)\nPrecursor Finding. By systematically analyzing the literature,\nwe present a structured perspective on integrating these tech-\nnologies to enhance interpretability, accuracy, and robustness\nin film deposition processes.",
  "evant stud-\nies. Section 5 discusses future research directions, and Section 6\nconcludes the paper. 2\nFilm Deposition in Semiconductor Manufacturing\n2.1\nOverview of Semiconductor Manufacturing\nSemiconductor manufacturing is a cornerstone of modern\ntechnology, encompassing the design, fabrication, and testing of\nmicrochips used in virtually all electronic devices [11].",
  "an a hu-\nman cell. Thus each step requires high quality control, extreme\nprecision and cleanliness. 2.2\nFilm Deposition Introduction and Challenges in\nAdvanced Tech Nodes\nFilm deposition is one of the critical processes in semi-\nconductor manufacturing, where thin or thick layers of materi-\nals—such as metals, dielectrics, or semiconductors-are deposited\non a silicon wafer to meet the different functional requirements\nof integrated circuits.",
  "deposited\non a silicon wafer to meet the different functional requirements\nof integrated circuits. These films serve as conductive paths, in-\nsulating barriers, or structural layers, making them critical for the\nperformance and reliability of semiconductor devices [18]. Film deposition techniques can be broadly categorized into\ntwo primary categories: (1) PVD and (2) CVD (Fig. 1). PVD is\npredominantly used for metal film deposition.",
  "mary categories: (1) PVD and (2) CVD (Fig. 1). PVD is\npredominantly used for metal film deposition. This method phys-\nically transfers material from a solid target to the wafer surface\nthrough methods such as sputtering or evaporation under extreme\nvacuum conditions [19]. PVD forms conductive metal films that\nserve as interconnection layers in integrated circuits.",
  "[19]. PVD forms conductive metal films that\nserve as interconnection layers in integrated circuits. CVD in-\nvolves the reaction of precursor gases on the wafer’s surface un-\nder controlled temperature, pressure, and chemical conditions\nto form thin films [20].",
  "surface un-\nder controlled temperature, pressure, and chemical conditions\nto form thin films [20]. Variants of CVD include (1) Plasma-\nEnhanced Chemical Vapor Deposition, which utilizes plasma to\nenable chemical reactions at lower temperatures, making it suit-\nable for temperature-sensitive substrates, (2) ALD, a highly pre-\ncise technique that deposits materials one atomic layer at a time,\nensuring exceptional uniformity and thickness control, particu-\nlarly on complex wafer surfaces [21], and (3) Epitaxy, a special-\nized CVD method that grows single-crystal layers aligning with\nthe wafer’s lattice structure, critical for high-performance tran-\nsistor layers in advanced technology nodes.",
  "ubsequently, the resulting by-products\nare removed from the chamber through an exhaust system. [2]. 2.3\nMachine Learning and Deep Learning: Enabling\nAdvanced Semiconductor Manufacturing\nML is a subset of AI that enables computers to identify pat-\nterns and make predictions based on data [6, 22].",
  "set of AI that enables computers to identify pat-\nterns and make predictions based on data [6, 22]. Unlike tra-\nditional rule-based algorithms, ML models can autonomously\nlearn complex relationships within datasets, making them ideal\nfor process optimization and monitoring, such as defect de-\ntection, in semiconductor manufacturing. DL is a specialized\nbranch of ML that uses neural networks with multiple layers\n(hence “deep”) to model complex patterns and representations\nin large datasets.",
  "uccess in areas such\nas image recognition, process optimization, and predictive main-\ntenance [23]. Modern\nsemiconductor\nmanufacturing\ngenerates\nvast\namounts of sensor, equipment, and production data, which ML\nand DL can leverage to uncover insights, predict outcomes, and\nimprove decision-making as follows:\n(1) Process Optimiza-\ntion: ML algorithms can optimize manufacturing parameters\nto improve yield, reduce waste, and enhance efficiency.",
  "ithms can optimize manufacturing parameters\nto improve yield, reduce waste, and enhance efficiency. (2)\nDefect Detection: DL models, such as Convolutional Neural\nNetworks (CNNs) [24, 25, 26, 27, 28], are adept at analyzing\nhigh-resolution images from inspection systems to detect defects\nat micro and nanoscale levels. (3) Predictive Maintenance:\nML models analyze machine sensor data to predict equipment\nfailures before they occur, minimizing downtime and reducing\ncosts.",
  "cess tuning knobs are introduced, which make pro-\ncess control a more complex and challenging work. Traditional\nmethods struggle to model interactions and dependencies in film\ndeposition processes, needing advanced machine learning deep\napproaches.",
  "s and dependencies in film\ndeposition processes, needing advanced machine learning deep\napproaches. 3\nDeep Learning for Film Deposition in Semiconduc-\ntor Manufacturing\nNeural network-based deep learning approaches, such as\nBayesian optimization [29, 30, 31, 32, 33], reinforcement learn-\ning (RL) [34, 32, 35], and CNN, have demonstrated significant\npotential for the challenges of film deposition introduced in Sec-\ntion 2.2.",
  "f these applications,\nhighlighting key studies, ML methodologies, results, and current\nlimitations. Existing DL studies in film deposition are catego-\nrized as (1) Process Control and Optimization, (2) Defect Image\nRecognition and Classification, (3) Tool Preventive Maintenance\nand Anomaly Detection, and (4)ALD Precursor Identification.",
  "cation, (3) Tool Preventive Maintenance\nand Anomaly Detection, and (4)ALD Precursor Identification. 3.1\nProcess Control and Optimization\nRecent studies have increasingly leveraged advanced ML\ntechniques to address complex optimization and modeling chal-\nlenges in thin-film production processes.",
  "niques to address complex optimization and modeling chal-\nlenges in thin-film production processes. For example, artifi-\ncial neural networks (ANNs) have been utilized effectively to\nestimate uncertain parameters within computationally demand-\ning stochastic multiscale models for thin-film production via\nCVD [36]. Subsequent research has expanded the integration of\nML with multiscale simulations.",
  "n via\nCVD [36]. Subsequent research has expanded the integration of\nML with multiscale simulations. In particular, novel data-driven\nmodeling frameworks combining Computational Fluid Dynam-\nics (CFD) and ANNs have been developed to predict deposi-\ntion rates accurately in ALD of silicon dioxide (SiO2) thin films. This approach achieves enhanced computational efficiency while\nmaintaining high fidelity, demonstrating the practical advantages\nof hybrid modeling techniques [30,37].",
  "=== Page 4 ===\nFurther advancements have incorporated optimization algo-\nrithms into ML frameworks. For instance, in optimizing the epi-\ntaxial growth of 4H–SiC via CVD processes, a combined ap-\nproach utilizing Ant Colony Optimization (ACO) alongside Back\nPropagation Neural Networks (BPNNs) resulted in notable im-\nprovements, specifically a 17.2% increase in deposition rate and\na 51.88% enhancement in uniformity compared to standard pro-\ncess conditions [38].",
  "osition rate and\na 51.88% enhancement in uniformity compared to standard pro-\ncess conditions [38]. Complementing these methods, kinetic\nMonte Carlo (kMC) modeling guided by Density Functional\nTheory (DFT) calculations has been combined with Bayesian\nRegularized Artificial Neural Networks (BRANNs) to enhance\nmodeling efficiency and accuracy in Plasma Enhanced Atomic\nLayer Deposition (PEALD) processes for HfO2 thin films.",
  "ency and accuracy in Plasma Enhanced Atomic\nLayer Deposition (PEALD) processes for HfO2 thin films. This\nintegrated modeling approach accurately simulates surface depo-\nsition mechanisms and efficiently predicts thin-film growth pro-\nfiles, illustrating the benefit of coupling physics-based simula-\ntions with ML techniques [31].",
  "on of traditional auto-\ntuning methods, which often assume static system conditions\nover time [32]. Additionally, studies involving Vertical Gradient\nFreezing (VGF) crystal growth processes under varying gravi-\ntational conditions have demonstrated the potential of integrat-\ning Bayesian optimization with reinforcement learning for adap-\ntive control strategies.",
  "integrat-\ning Bayesian optimization with reinforcement learning for adap-\ntive control strategies. These methods efficiently identify optimal\nprocess parameters and dynamically adjust control actions based\non simulation feedback, showcasing the versatility and adaptabil-\nity of ML in diverse manufacturing scenarios [33].",
  "and control complex film deposition processes with\nimproved accuracy, efficiency, and adaptability. 3.2\nDefect Recognition and Classification\nRecent studies have increasingly focused on leveraging DL\ntechniques for defect recognition and classification in advanced\nmanufacturing processes.",
  "L techniques in accurately identifying microscopic material\nfeatures critical to thin-film quality. Addressing additional complexities inherent to defect recog-\nnition, study [27] proposes the Deep Transfer Wasserstein Ad-\nversarial Network (DTWAN), a deep transfer learning model de-\nsigned explicitly for wafer map defect recognition.",
  "ork (DTWAN), a deep transfer learning model de-\nsigned explicitly for wafer map defect recognition. DTWAN ef-\nfectively mitigates common challenges in semiconductor manu-\nfacturing, such as limited labeled datasets and variable working\nconditions, by transferring knowledge learned from simulated\nwafer maps to real-world scenarios.",
  "trates superior performance compared to other transfer learning\nmethods and conventional DL models. Taken together, these studies underscore the evolving capa-\nbilities of specialized deep learning frameworks in addressing di-\nverse defect recognition challenges, substantially enhancing de-\nfect detection accuracy and reliability across film deposition pro-\ncesses.",
  "indering fur-\nther development. One common limitation is the simplification\nof reaction mechanisms. For example, current Partial Differen-\ntial Equation (PDE)-based models cannot clearly and compre-\nhensively describe CVD reactions occurring on wafer surfaces. With advancements in semiconductor manufacturing technology,\nwafer surface conditions are becoming increasingly complex,\ncharacterized by smaller dimensions and the introduction of new\nmaterials.",
  "rential operator, B in-\ndicates the initial or boundary conditions, and g is the boundary\nfunction. The loss function for equations 1 and 2 can be formulated as\nshown in equation 3:\nL = w f Lf (θ)+wBLB(θ)+wdLd(θ)\n(3)\n\n=== Page 6 ===\nTABLE 1. Process Control and Optimization\nStudy\nBrief Analysis\nML Models\nResults\nLimitations\n[36]\nANN-based parameter estimation for stochastic\nmultiscale thin-film CVD modeling. Nonlinear\nautoregressive\nANN\nSuccessful\nreal-time\noptimization\nand parameter estimation.",
  "modeling. Nonlinear\nautoregressive\nANN\nSuccessful\nreal-time\noptimization\nand parameter estimation. PDE model limitations; insufficient\nconsideration of film uniformity on\npatterned surfaces. [30,37]\nData-driven prediction of SiO2 deposition rate in\nALD processes. Microscopic\nANN,\nMacro-\nscopic LPV Model. Validation matches original CFD\nmodel performance. Limited generalization; long-term ac-\ncuracy concerns; simplified reaction\nkinetics.",
  "l performance. Limited generalization; long-term ac-\ncuracy concerns; simplified reaction\nkinetics. [38]\nOptimization of CVD process for 4H–SiC epi-\ntaxial growth. ACO, BPNN\nGood agreement between optimized\nparameters and experiments. Simplified temperature and reaction\nmodels; narrow optimization scope. [31]\nModeling and optimization of PEALD process\nfor HfO2 films. BRANN\nAccurate reproduction of experi-\nmental growth rates and defects.",
  "ALD process\nfor HfO2 films. BRANN\nAccurate reproduction of experi-\nmental growth rates and defects. Simplified reaction mechanisms; lim-\nited structural and gas-phase consider-\nations. [32]\nAutomatic controller tuning via RI-TVBO for\nprocesses with gradual drift. Bayesian Optimization, Gaus-\nsian Process\nEffectively mitigates impacts of sud-\nden drift changes. No experimental validation; limited\napplication scope. [33]\nVGF growth optimization for InGaSb crystals\nunder varying gravity.",
  "thin films. CNN, DBN, Deep Boltzmann\nMachines (DBM)\nDBN achieves 93.66% grain detec-\ntion accuracy. Challenges with complex grain shapes,\nlimited\nmodel\nexplainability,\nhigh\ncomputational cost on large datasets. [27]\nIntroduces DTWAN, a deep transfer learning\nmodel for wafer map defect recognition in semi-\nconductor manufacturing. DTWAN\n(ResNet,\nCNN,\nWasserstein GAN)\nMean recognition rate of 86.50%\non target-domain test data; effective\nknowledge transfer from simulated\nto real data.",
  "ate of 86.50%\non target-domain test data; effective\nknowledge transfer from simulated\nto real data. Limited real wafer data; computational\ncomplexity; potential overfitting; chal-\nlenges with new and mixed defect\ntypes. TABLE 3. Tool Preventative Maintenance Prediction and ALD Precursor Finding\nStudy\nBrief Analysis\nML Models\nResults\nLimitations\n[39]\nApplies ML for anomaly detection in Mag-\nnetron Sputtering processes to enhance relia-\nbility.",
  "ariable sampled from a\nprobability distribution P with probabilities pi, and αi is a sample\nweight. In exact importance sampling, pi and αi are determined\nby equation 15:\nαi =\n1\nNpi\n,\npi ∝L(ψ(xi;θt),yi)\n(15)\nIn equation 15, ψ denotes the deep learning model. This paper\nhighlights that minimizing the average loss may not always yield\nthe best model, particularly in the presence of rare samples.",
  "ss in sparse data scenarios. In CVD processes, thin films are deposited through chemical\nreactions. As reviewed, PIML models can integrate thermody-\nnamic and kinetic principles to optimize deposition parameters\n(e.g., temperature, pressure, precursor concentration), achieving\nimproved film uniformity and quality. Plasma-enhanced pro-\ncesses, such as PECVD and PEALD, are inherently complex\ndue to intricate interactions among ions, electrons, and reactive\nspecies.",
  ", are inherently complex\ndue to intricate interactions among ions, electrons, and reactive\nspecies. PIML enables embedding fundamental plasma physics\nequations into ML frameworks, thereby enhancing predictions\nof deposition rates and uniformity. In semiconductor manufac-\nturing, PIML can utilize PINNs not only to model film deposi-\ntion but also other processes like etching, to solve heat and mass\n\n=== Page 9 ===\ntransfer problems.",
  "on but also other processes like etching, to solve heat and mass\n\n=== Page 9 ===\ntransfer problems. Future research can adopt PINNs specifically\nwithin film deposition processes, combining detailed process and\nequipment knowledge to effectively manage large volumes of\ndaily operational data. This integration of physical and chemi-\ncal domain expertise can improve decision-making accuracy and\noperational efficiency throughout wafer fabrication.",
  "rtise can improve decision-making accuracy and\noperational efficiency throughout wafer fabrication. Another promising direction involves combining PINNs\nwith advanced ML techniques such as Graph Neural Networks\n(GNNs) [61] and Continuous Graph Neural Networks (CGNNs)\n[62]. This integrated approach utilizes multi-modal data fusion\nwith embedded spatial-temporal physical constraints, deepening\nthe foundational understanding of complex phenomena and im-\nproving process control precision.",
  "conductor manufacturing processes for enhanced scalability,\nenergy efficiency, and product quality. 6\nConcluding Remarks\nIn this study, we provided a comprehensive summary of ma-\nchine learning models applied to semiconductor manufacturing\nfilm deposition processes. We presented an in-depth catego-\nrization of machine learning and deep learning methods utilized\nacross various studies, highlighting their methodologies, capa-\nbilities, and results within the context of film deposition.",
  "ess Media. [4] Seshan, K., and Schepis, D., 2018. Handbook of thin film\ndeposition. William Andrew. [5] Edgar, T. F., Butler, S. W., Campbell, W., Pfeiffer, C.,\nBode, C., Hwang, S. B., Balakrishnan, K., and Hahn, J.,\n2000. “Automatic control in microelectronics manufactur-\ning: Practices, challenges, and possibilities”. Automatica,\n36(11), pp. 1567–1603. [6] Bell, J., 2022. “What is machine learning?”. Machine\nlearning and the city: applications in architecture and ur-\nban design, pp. 207–216.",
  "ications. Applications (1st ed.). River Publishers. [9] Karniadakis, G.E., K. I. L. L. e. a., 2021. “Physics-\ninformed machine learning”. Nature Reviews Physics, 3,\npp. 422–440. [10] Raissi, M., Perdikaris, P., and Karniadakis, G., 2019. “Physics-informed neural networks:\nA deep learning\nframework for solving forward and inverse problems in-\nvolving nonlinear partial differential equations”. Journal\nof Computational Physics, 378, pp. 686–707. === Page 10 ===\n[11] Chao, T., 2000.",
  "quations”. Journal\nof Computational Physics, 378, pp. 686–707. === Page 10 ===\n[11] Chao, T., 2000. Introduction to semiconductor manufactur-\ning technology. Prentice Hall New Jersey. [12] Gordon Moore, h.-l., 1965. Moore’s law. Accessed: 2024-\n11-05. [13] Bakshi, V., 2009. “Euv lithography”. [14] Ding, H., Yuan, L., and Yin, B., 2022. “Introduction to fin-\nfet: Formation process, strengths, and future exploration”.",
  "defect analysis in semiconductor\nmanufacturing with a dual-branch cnn-transformer archi-\ntecture”. Computers & Industrial Engineering,\n193,\np. 110301. [26] Zerrouki, N., Zouina Ait-Djafer, A., Harrou, F., Lafane,\nS., Abdelli-Messaci, S., and Sun, Y., 2024. “Image-driven\nmachine learning for automatic characterization of grain\nsize and distribution in smart vanadium dioxide thin films”. Measurement, 233, p. 114791. [27] Yu, J., Li, S., Shen, Z., Wang, S., Liu, C., and Li, Q., 2021.",
  "”. Measurement, 233, p. 114791. [27] Yu, J., Li, S., Shen, Z., Wang, S., Liu, C., and Li, Q., 2021. “Deep transfer wasserstein adversarial network for wafer\nmap defect recognition”. Computers & Industrial Engi-\nneering, 161, p. 107679. [28] Xie, T., Wan, Y., Wang, H., Østrøm, I., Wang, S., He,\nM., Deng, R., Wu, X., Grazian, C., Kit, C., and Hoex, B.,\n2024. “Opinion mining by convolutional neural networks\nfor maximizing discoverability of nanomaterials”.",
  ", NJ, pp. 23–42. [30] Ding, Y., Zhang, Y., Ren, Y. M., Orkoulas, G., and\nChristofides, P. D., 2019. “Machine learning-based model-\ning and operation for ald of sio2 thin-films using data from\na multiscale cfd simulation”. Chemical Engineering Re-\nsearch and Design, 151, pp. 131–145. [31] Ding, Y., Zhang, Y., Orkoulas, G., and Christofides, P. D.,\n2020. “Microscopic modeling and optimal operation of\nplasma enhanced atomic layer deposition”. Chemical En-\ngineering Research and Design, 159, pp.",
  "n of\nplasma enhanced atomic layer deposition”. Chemical En-\ngineering Research and Design, 159, pp. 439–454. [32] Cho, K., Shao, K., and Mesbah, A., 2024. “Run-indexed\ntime-varying bayesian optimization with positional encod-\ning for auto-tuning of controllers: Application to a plasma-\nassisted deposition process with run-to-run drifts”. Com-\nputers & Chemical Engineering, 185, p. 108653. [33] Rachid, G., 2023.",
  "with run-to-run drifts”. Com-\nputers & Chemical Engineering, 185, p. 108653. [33] Rachid, G., 2023. “A numerical investigation and optimiza-\ntion by machine learning for the growth of ingasb crystals\nwith a flatter interface by vertical gradient freezing method\nunder microgravity and normal gravity conditions”. Osaka\nUniversity. [34] Arulkumaran, K., Deisenroth, M. P., Brundage, M., and\nBharath, A. A., 2017. “Deep reinforcement learning: A\nbrief survey”.",
  "roth, M. P., Brundage, M., and\nBharath, A. A., 2017. “Deep reinforcement learning: A\nbrief survey”. IEEE Signal Processing Magazine, 34(6),\npp. 26–38. [35] Chen, Y.-L., Sacchi, S., Dey, B., Blanco, V., Halder, S.,\nLeray, P., and De Gendt, S., 2024. “Exploring machine\nlearning for semiconductor process optimization: A sys-\ntematic review”. IEEE Transactions on Artificial Intelli-\ngence, pp. 1–21. [36] Kimaev, G., and Ricardez-Sandoval, L. A., 2020.",
  "of Physical Chem-\nistry C, 124(34), pp. 18615–18627. [37] Cho, K., Shao, K., and Mesbah, A., 2024. “Run-indexed\ntime-varying bayesian optimization with positional encod-\ning for auto-tuning of controllers: Application to a plasma-\nassisted deposition process with run-to-run drifts”. Com-\nputers & Chemical Engineering, 185, p. 108653. [38] Tang, Z., Zhao, S., Li, J., Zuo, Y., Tian, J., Tang, H., Fan,\nJ., and Zhang, G., 2024.",
  "108653. [38] Tang, Z., Zhao, S., Li, J., Zuo, Y., Tian, J., Tang, H., Fan,\nJ., and Zhang, G., 2024. “Optimizing the chemical vapor\ndeposition process of 4h–sic epitaxial layer growth with\nmachine-learning-assisted multiphysics simulations”. Case\nStudies in Thermal Engineering, 59, p. 104507. [39] Delchevalerie, V., de Moor, N., Rassinfosse, L., Haye, E.,\nFrenay, B., and Lucas, S., 2024. “When magnetron sput-\ntering deposition meets machine learning: Application to\nprocess anomaly detection”.",
  "agnetron sput-\ntering deposition meets machine learning: Application to\nprocess anomaly detection”. Surface and Coatings Tech-\nnology, 477, p. 130301. [40] Ren, Y., and Li, G.-P., 2022. “A contextual sensor system\nfor non-intrusive machine status and energy monitoring”. Journal of Manufacturing Systems, 62, pp. 87–101. [41] Azam, F., et al., 2024. “Accelerating power flow calcu-\nlations in lv networks using physics-informed graph neural\nnetworks”.",
  "Fleuret, F., 2018. “Not all sam-\nples are created equal: Deep learning with importance sam-\npling”. In International Conference on Machine Learning\n(ICML), PMLR, pp. 2525–2534. [57] Alain, G., et al., 2015. “Variance reduction in sgd\nby distributed importance sampling”. arXiv preprint\narXiv:1511.06481. [58] Nabian, M. A., Gladstone, R. J., and Meidani, H., 2021. “Efficient training of physics-informed neural networks via\nimportance sampling”.",
  "deling and predicting complex processes. To address\nthis challenge, we make a twofold contribution. First, we construct and release the Chip Dicing Lane Dataset\n(CHDL), the first public temporal image dataset dedicated to the semiconductor wafer dicing process. Captured via\nan industrial-grade vision system, CHDL provides a much-needed and challenging benchmark for high-fidelity process\nmodeling, defect detection, and digital twin development.",
  "nging benchmark for high-fidelity process\nmodeling, defect detection, and digital twin development. Second, we propose DIFFUMA, an innovative dual-path\nprediction architecture specifically designed for such fine-grained dynamics. The model captures global long-range temporal\ncontext through a parallel Mamba module, while simultaneously leveraging a diffusion module, guided by temporal\nfeatures, to restore and enhance fine-grained spatial details, effectively combating feature degradation.",
  "ent manufacturing, its value in microscopic industrial\nprocesses has become increasingly prominent. Particularly\nin high-precision domains like semiconductor manufactur-\ning, accurately predicting the dynamic evolution of pro-\ncesses such as dicing and etching is paramount to achieving\nreal-time process monitoring, early defect warning, and\noptimizing process parameters, directly impacting prod-\nuct yield and production efficiency.",
  "poral image\ndataset dedicated to the dynamic evolution of the semicon-\nductor wafer dicing process. Captured via an industrial-\ngrade, high-resolution vision system, its fine-grained tex-\ntures and complex dynamics present an unprecedented\nchallenge to existing models, while also providing an in-\nvaluable testbed for cutting-edge research in high-fidelity\nprocess modeling, micro-defect detection, and industrial\ndigital twins.",
  "e research in high-fidelity\nprocess modeling, micro-defect detection, and industrial\ndigital twins. Second, to effectively model the com-\nplex dynamics presented by CHDL, we propose\nDIFFUMA, a novel dual-path video prediction ar-\nchitecture.",
  "stem, fully documenting the dynamic\nmorphological evolution of the dicing lane during process-\ning. It not only provides a new testbed with industrial\nrealism and high-level challenges for video prediction mod-\nels but, more importantly, offers invaluable data support\nfor cutting-edge application research, including intelligent\nindustrial defect detection, online optimization of\nprocess parameters, and the development of high-\nfidelity digital twin systems.",
  "ine optimization of\nprocess parameters, and the development of high-\nfidelity digital twin systems. Our goal is to empower\nacademic innovation to play a greater role in solving prac-\ntical industrial problems. 3.",
  "poral image dataset dedi-\ncated to the dynamic evolution of the semiconductor wafer\ndicing process. CHDL not only establishes a highly chal-\nlenging spatiotemporal benchmark for deep learning models\n3\n\n=== Page 4 ===\nAutomatic Alignment \nSystem\ncamera\nSemiconductor wafer\nExtracted image\nIsometric \nTranslation\nx\ny\nTime Step （1~5）\n(a)\n(b)\nFigure 2: Overview of the CHDL Dataset Acquisition and Structure.",
  "croscopic images of\nthe dicing lane during wafer translation. (b) An example of a CHDL data sample. Each sample consists of 10 consecutive frames, divided\ninto an input sequence x (the first 5 frames) and a target prediction sequence y (the subsequent 5 frames), fully documenting the dynamic\nevolution of the dicing lane over time. but also provides high-quality data support for industrial\ndefect detection and the development of digital twin sys-\ntems.",
  "quality data support for industrial\ndefect detection and the development of digital twin sys-\ntems. Figure 2 provides a comprehensive overview of\nthe CHDL dataset, from (a) the real-world industrial data\nacquisition system to (b) the structure of the resulting\ntemporal image samples. 3.1. Data Acquisition Process\nOur data acquisition system, as depicted in Figure 2(a),\nis a synergistic integration of a high-precision dicing ma-\nchine (ADT-8230) and a custom industrial vision subsystem.",
  "orecasting the future morpho-\nlogical evolution of dicing lanes based on preceding\nframe sequences. • Defect Detection: Identifying micro-cracks, edge\nchipping, and other subtle defects by analyzing anoma-\nlies in spatio-temporal dynamics. • Digital Twins: Generating high-fidelity training data\nfor virtual dicing systems to accelerate the develop-\nment and iteration of simulation models. 4\n\n=== Page 5 ===\nInput Video Sequences\n𝑉∈𝑅𝑇×𝐶×𝐻×𝑊\nW\nH\nT\n. . . .",
  "d relatively larger kernels learn patterns in the slower features, \nlike the cantilever relaxation. In the fast and slow branches, we employ residual block layers to \nimprove deep learning efficiency and gradient optimization for small variations in input data.28,34,37 \nThe weight branch is strictly a convolutional neural network, which we found best approximated \nthe relative contributions from fast and slow processes.",
  "0.1038/s41524-019-0148-5. (30) Fawaz, H. I.; Forestier, G.; Weber, J.; Idoumghar, L.; Muller, P.-A. Deep Learning for Time \nSeries Classification: A Review. Data Min Knowl Discov 2019, 33, 917–963. https://doi.org/10.48550/arXiv.1809.04356. === Page 16 ===\n16 \n \n(31) Karatay, D. U.; Harrison, J. S.; Glaz, M. S.; Giridharagopal, R.; Ginger, D. S. Fast Time-\nResolved Electrostatic Force Microscopy: Achieving Sub-Cycle Time Resolution. Rev. Sci. Instrum.",
  "ted that\nSpiNNaker2 enabling a 10× increase in neural simulation\ncapacity per watt over SpiNNaker1. Among the poten-\ntial applications for the SpiNNaker2 the following stand\nout: naturally, brain research and whole-brain model-\ning, biological neural simulations with complex plasticity\nrules (with Spike-timing-dependent plasticity, STDP, for\nexample), low-power inferencing for robotics and embed-\nded AI, large-scale execution of hybrid AI models, au-\ntonomous vehicles, and other real-time machine learning\napplications.",
  "015) pp. 1–8. [42] B. D. Learning, A performance and power analysis,\nNVidia Whitepaper, Nov (2015). [43] C. Mayr, S. Hoeppner, and S. Furber, Spinnaker 2: A\n10 million core processor system for brain simulation\nand machine learning, arXiv preprint arXiv:1911.02385\n10.3233/978-1-61499-949-2-277 (2019).",
  "ulation\nand machine learning, arXiv preprint arXiv:1911.02385\n10.3233/978-1-61499-949-2-277 (2019). [44] E. Painkras, L. A. Plana, J. Garside, S. Temple,\nF. Galluppi, C. Patterson, D. R. Lester, A. D. Brown,\nand S. B. Furber, Spinnaker: A 1-w 18-core system-on-\nchip for massively-parallel neural network simulation,\nIEEE Journal of Solid-State Circuits 48, 1943 (2013).",
  "echo state net-\nworks: Details of a simulation study, Tech. Rep. (Jacobs\nUniversity Bremen, 2012). [48] L. Van der Maaten and G. Hinton, Visualizing data using\nt-sne., Journal of machine learning research 9 (2008). [49] D. Verstraeten,\nB. Schrauwen,\nD. Stroobandt, and\nJ. Van Campenhout, Isolated word recognition with the\nliquid state machine: a case study, Information Process-\ning Letters 95, 521 (2005). [50] M.\nLiberman\net\nal.,\nTI\n46-Word\nLDC93S9,\nWeb\nDownload.",
  "ents with a controlled setup to understand even the\nmost fundamental process of Andreev conversion. Common to the reported superconducting junctions in the\nQH regime [10–14, 16, 18–21, 31–33] is that they use type-\nII superconductors to sustain superconductivity at high ﬁelds\nand etching to fabricate the junction, both of which make it\nchallenging to form a pristine and uniform junction free of\ninterfacial disorder or in-gap states.",
  "is directly\nedge-contacted by the superconductor, with no spatial overlap\nalong the ﬁeld direction. The observation of Andreev con-\nversion with a clear bias dependence in the unique geometry\nprovides new insights into the underlying processes. In addi-\ntion, our approach to fabricating etch-free, high-quality super-\nconducting junctions will open a new avenue for the study of\nengineered topological superconductivity.",
  "ducting junctions will open a new avenue for the study of\nengineered topological superconductivity. Our CEO device was fabricated from a heterostructure\nwafer grown on a GaSb(001) substrate. (See Supporting In-\nformation (SI) for the layer structure.) The wafer, cut into a\n14 mm ×15 mm piece, was thinned to 300 µm by polishing\nto facilitate cleaving and thus obtain a ﬂat cleaved edge sur-\nface.",
  "thinned to 300 µm by polishing\nto facilitate cleaving and thus obtain a ﬂat cleaved edge sur-\nface. The wafer was mounted at 90◦on a Mo sample holder\nand was cleaved in UHV (< 5.0 × 10−10 mbar) using a wob-\nble stick. The wafer was then transferred under UHV to the\ndeposition chamber, where a superconducting electrode was\ndeposited on the cleaved edge surface, with the sample holder\ncooled by direct contact with a liquid nitrogen cold plate, a\ncrucial step for obtaining epitaxial Al layers [35].",
  "t contact with a liquid nitrogen cold plate, a\ncrucial step for obtaining epitaxial Al layers [35]. We used\nphotolithography to process the sample into a gate-deﬁned\nHall bar with normal Ti/Au electrodes and an S/Sm junction\nat the cleaved edge. (See SI for fabrication details.) Mea-\nsurements were conducted in a 3He cryostat equipped with a\nsuperconducting vector magnet. The 2DES density and mo-\nbility are n = 3.0×1015m−2 and µ = 63 m2/Vs, respectively.",
  "ity\neffect\nin aluminum-based superconductor-semiconductor hybrids,”\nAdv. Mater. 34, 2202034 (2022). [44] L. Pfeiffer, H. L. St¨\normer, K. W. Baldwin, K. W. West,\nA. R. Go˜\nni, A. Pinczuk, R. C. Ashoori, M. M. Dignam, and\nW. Wegscheider, “Cleaved edge overgrowth for quantum wire\nfabrication,” J. Cryst. Growth 127, 849–857 (1993). [45] This prevents non-topological edge conduction in the QH\nregime caused by electron accumulation at the edge, which can\noccur in etch-deﬁned InAs channels [64–66].",
  "ntation associated with the individual KS state. The details of the VAE model are given \nin the SI. Downstream machine learning for GW band structures: \nDue to its ground-state nature, DFT calculations often yield inaccurate single-particle band \nstructures and tend to underestimate the band gap of semiconductors compared to \nexperiment[77-79].",
  "eality \ndisplays1,2 \nand \non-chip \nlight \nsources \nfor \nultra-broadband \nchiplet \ncommunication3,4. However, unlike silicon scaling in electronic integrated circuits5, patterning \nof inorganic III-V semiconductors in LEDs considerably compromises device efficiencies at \nsubmicrometer scales6–12. Here, we present the scalable fabrication of nanoscale organic \nLEDs (nano-OLEDs), with the highest array density (>84,000 pixels per inch) and the smallest \npixel size (~100 nm) ever reported to date.",
  "ray density (>84,000 pixels per inch) and the smallest \npixel size (~100 nm) ever reported to date. Direct nanomolecular patterning of organic \nsemiconductors is realized by self-aligned evaporation through nanoapertures fabricated on a \nfree-standing silicon nitride film adhering to the substrate. The average external quantum \nefficiencies (EQEs) extracted from a nano-OLED device of more than 4 megapixels reach up \nto 10%.",
  "22, respectively. The inorganic III-V LED technology \nhas been considered as a promising candidate. However, inorganic LEDs suffer from size-\ndependent EQE reduction, considerably compromising the electroluminescence (EL) \nefficiencies given the drastically increased non-radiative recombination defects induced during \nthe semiconductor patterning process6–12.",
  "eased non-radiative recombination defects induced during \nthe semiconductor patterning process6–12. In this regard, a long-overlooked advantage of using organic emitting materials is the fact that \nthe emission comes from Frenkel excitons highly localized within individual molecules in \namorphous films23, making OLED technology fundamentally in favor of miniaturization24.",
  "olecules in \namorphous films23, making OLED technology fundamentally in favor of miniaturization24. However, despite their prevalent application in large-area displays25–27, the fabrication of small \nOLED pixels remains challenging, due to the incompatibility of organic materials with standard \nmicrofabrication processes based on photolithography23.",
  "ibility of organic materials with standard \nmicrofabrication processes based on photolithography23. For commercial OLED displays, \npatterning of organic semiconductors relies on the direct evaporation of organic molecules \nthrough the fine metal mask manufactured from Invar foil, which fails to achieve \nsubmicrometer resolution because of the large thickness of the mask. Aimed at the broad applications of miniaturized LEDs, nanoscale patterning of organic \nsemiconductors is indispensable.",
  "pplications of miniaturized LEDs, nanoscale patterning of organic \nsemiconductors is indispensable. Here we present the scalable fabrication of nano-OLED \npixels that achieves an array density of over 84,000 pixels per inch (ppi) and an individual \npixel size of approximately 100 nm. Direct nanopatterning of solvent-sensitive organic \nemissive layer (EML) is realized through self-aligned nanostencil lithography.",
  "ed to finely control the substrate-to-\nstencil gap, thus ensuring high yield and reproducibility31. In order to achieve the smallest OLED pixel size and spacing, nanostencil fabrication starts \nwith the deposition of ultrathin (50 nm) silicon nitride (SiNx) film grown on a silicon wafer \nemploying low-pressure chemical vapor deposition (LPCVD). Nanoapertures in the SiNx film \nwere patterned by electron-beam lithography, followed by selective reactive ion etching (RIE).",
  "ilm \nwere patterned by electron-beam lithography, followed by selective reactive ion etching (RIE). The SiNx membrane was then released from the supporting substrate by a combination of dry \nand wet deep silicon etching. Details can be found in Methods and Supplementary Fig. S1. Figure 1a presents a 4-inch wafer containing 52 chips, where each chip has 36 freestanding \nwindows comprised of nanostencil masks with different patterns.",
  "f shows the self-aligned overlay of the organic \nemitter patterns and the insulating PMMA barrier. The optimized protocol for EML nanopatterning was incorporated in the fabrication of bottom-\nemitting nano-OLEDs on glass substrates based on the device architecture of ITO / \nPEDOT:PSS / TAPC / Ir(ppy)3:CBP / B3PyMPM / Liq / Al (for full names of all materials see \nMethods). TAPC and B3PyMPM are the hole and electron transport layers (HTL and ETL), \nrespectively.",
  "Methods). TAPC and B3PyMPM are the hole and electron transport layers (HTL and ETL), \nrespectively. Our benchmark device involves sequential deposition of HTL and EML through \nthe stencil chip onto ITO anode, followed by detaching the stencil chip prior to the evaporation \nof ETL, electron injection layer (EIL), and cathode (a schematic of the fabrication procedure is \ndisplayed in Extended Data Fig. 1a).",
  "roscope (TEM) image and \nenergy-dispersive X-ray spectroscopy (EDS) map see Extended Data Fig. 3c). In \nConfiguration B, an insulating PMMA barrier layer was inserted between HIL and ETL, which \nwas patterned by oxygen plasma etching through the stencil chip before HTL/EML deposition, \nyielding self-aligned nano-OLED pixels surrounded by insulating barriers (top-view SEM \nimage in Fig. 1f and additional information in Extended Data Fig. 2).",
  "ibution of the RADAK® source lowers the yield over a large area, compromising the peak \nEQE (5.2%). In Configuration A, The peak EQE reaches 9.6% at 2.6 V; all EQE values are \nconsistently above 1% throughout the voltage range considered here. We attribute the high \nefficiencies to the bottom-up nanopatterning of organic semiconductors which does not induce \nstructural defects.",
  "o the bottom-up nanopatterning of organic semiconductors which does not induce \nstructural defects. The nanoscale patterning of organic semiconductors enables unprecedentedly small \ndimensions of LED pixel size (< 𝜆/4) and periodicity (< 𝜆/2) at visible frequencies. The access \nto subwavelength scales shifts the LED operating regime to that of wave optics allowing the \nOLED pixels to act as meta-atoms for the first realization of electroluminescent organic \nmetasurfaces.",
  "in the periodicity of 1D nano-OLEDs can \nreverse the polarization of far-field electroluminescence. In summary, we have demonstrated scalable fabrication of nano-OLEDs with pixel size and \nperiodicity smaller than the diffraction limit of visible light without compromising device \nefficiency. Direct nanopatterning of emissive organic semiconductors gives rise to the \nelectroluminescent metasurfaces that convert electricity to modulated light with controlled \ndirectionality and polarization.",
  "ouiti Ootuka, Y. O. A New Fabrication \nMethod for Ultra Small Tunnel Junctions. Jpn. J. Appl. Phys. 35, 2369 (1996). 29. Deshmukh, M. M., Ralph, D. C., Thomas, M. & Silcox, J. Nanofabrication using a \nstencil mask. Appl. Phys. Lett. 75, 1631–1633 (1999). 30. Brugger, J. et al. Resistless patterning of sub-micron structures by evaporation \nthrough nanostencils. Microelectron. Eng. 53, 403–405 (2000). 31.",
  "micron structures by evaporation \nthrough nanostencils. Microelectron. Eng. 53, 403–405 (2000). 31. Vazquez-Mena, O., Gross, L., Xie, S., Villanueva, L. G. & Brugger, J. Resistless \nnanofabrication by stencil lithography: A review. Microelectron. Eng. 132, 236–254 \n(2015). === Page 13 ===\n13 \n \n32. Lieb, M. A., Zavislan, J. M. & Novotny, L. Single-molecule orientations determined by \ndirect emission pattern imaging. J. Opt. Soc. Am. B 21, 1210 (2004). 33.",
  "nd Far-Field Radiation. Nano Lett. 18, 6906–6914 (2018). === Page 14 ===\n14 \n \n43. Monin, H. et al. Controlling light emission by a thermalized ensemble of colloidal \nquantum dots with a metasurface. Opt. Express 31, 4851 (2023). METHODS \nNanostencil fabrication \nA double-side polished 300 µm-thick 4-inch Si wafer was used as a substrate (Fig S1a). A \nuniform layer of low-stress SiNx (thickness 50nm) was deposited (Fig S1b) using LPCVD \n(PEO-604, ATV Technologies GmbH).",
  "er and DI water as stopper. After development, the substrate is soft baked for 2 minutes at 130 °C. Using e-beam resist \nas mask, SiNx is dry etched (Fig S1d) in a RIE chamber (PlasmaPro 80 RIE, Oxford \nInstruments). Anisol was used as a solvent for e-beam resist strip. Photolithography was used to define substrate back-side opening area (Fig S1e).",
  "-beam resist strip. Photolithography was used to define substrate back-side opening area (Fig S1e). After coating \na photoresist (AZ® 10XT 520CP, Microchemicals GmbH), PR exposure was done by back-\nside alignment with a premade photomask using a mask aligner (EVG®620 NT, EV Group). PR development was done using AZ® 400K 1:4 (Microchemicals GmbH) as a developer and \nDI water as stopper. Development was followed by a hard bake of 10 minutes at 115 °C.",
  "eveloper and \nDI water as stopper. Development was followed by a hard bake of 10 minutes at 115 °C. Before the back-side silicon etching, SiNx membrane on the back side was etched using RIE \n(Fig S1f). Bosch process is used for deep silicon etching in a Si DRIE chamber (Omega® Rapier, SPTS). PR was used as a mask. About 260 out of 300 µm of the Si wafer was etched using DRIE. Remaining silicon wafer was etched using KOH wet etching. The wet etching was done in a \nwater bath at 80 °C (Fig S1g).",
  "fer was etched using KOH wet etching. The wet etching was done in a \nwater bath at 80 °C (Fig S1g). Device fabrication \nFollowing materials were used for device fabrication : indium tin oxide (ITO), Poly(3,4-\nethylenedioxythiophene)-poly(styrenesulfonate) (PEDOT:PSS), Poly(methyl methacrylate) \n(PMMA), \nDi-[4-(N,N-di-p-tolyl-amino)-phenyl]cyclohexane \n(TAPC), \nTris(2-\nphenylpyridine)iridium(III) (Ir(ppy)3), 4,4’-Bis(N-carbazolyl)-1,1’-biphenyl (CBP), 4,6-Bis(3,5-\ndi(pyridin-3-yl)phenyl)-2-methylpyrimidine, \n4,6-Bis(3,5-di-3-pyridinylphenyl)-2-\nmethylpyrimidine (B3PymPm), 8-Hydroxyquinolinolato-lithium (Liq), and aluminium (Al).",
  "ctron microscopy facilities at the Scientific Center for Optical and \nElectron Microscopy (ScopeM). AUTHOR CONTRIBUTIONS \nT.M., J.O., S.Z., and C.J.S. conceived the idea and designed the experiments. T.M. built the \nFourier microscope and performed optical simulations under advice from Z.L. T.M. carried out \noptical and EL characterization. S.Z. established protocols for the fabrication of nanostencils. T.M. established protocols for the fabrication of nano-OLED devices. J.O.",
  "tion a, Schematic diagram illustrating the \nfabrication process for the bottom-emitting Nano-OLEDs. The additional pathway following the \nred arrows leads from Configuration A to B. b, Representative SEM and AFM images for some \nof the densest Ir(ppy)3:CBP nanopixel arrays and the corresponding nanostencils used for \ntheir deposition. From top to bottom: 2D square and hexagonal arrays of 100 nm nanodisks \n1D linear array of 0.1 µm x 4 µm nanorods with a periodicity of 300 nm.",
  "d by the discussion of the influence of chemical treatment and\nannealing on device characteristics. Results and discussion\nGrowth and characterization of GeSn epilayers\nThe Ge0.89Sn0.11 alloy growth was carried out in a low-pressure chemical vapor deposition\n(CVD) reactor on a 4-inch Si (100) wafer.",
  "s carried out in a low-pressure chemical vapor deposition\n(CVD) reactor on a 4-inch Si (100) wafer. First, a 1.02 µm-thick Ge virtual substrate (Ge-\n4\n\n=== Page 5 ===\nVS) was grown using 10% monogermane (GeH4) and a continuous flow of pure hydrogen\nfollowing a two-temperature growth protocol at 460 ◦C and 600 ◦C. In addition to reducing\nthe lattice mismatch between the Si substrate and GeSn, Ge-VS also acts as a sacrificial\nlayer, facilitating the GeSn membranes underetching and release.",
  "n the absorption wavelength cutoff is\nobserved as the band energy shrinks due to strain relaxation. GeSn membrane fabrication and transfer printing\nThe fabrication of Ge0.89Sn0.11 membranes starts with a standard photolithography of\nthe as-grown sample to pattern an array of 20 µm × 20 µm squares with a pitch of 200 µm\n× 400 µm, as shown in Fig. 2(a).",
  "ty (a.u.) Wavelength (µm)\n(a)\n(b)\n(c)\n(d)\nGeSn\nGe-VS\nSi\n1. As-grown sample\n2. Etching of GeSn/Ge\n3. Selective etching of Ge\nOptical microscope\nSEM (tilted view)\nSi\nGeSn membrane\nGeSn membrane\n50 µm\n10 µm\nMembrane\n-1\n292.1 cm\nMembrane\nAs-grown\n-1\n294.3 cm\nAs-grown\nFigure 2: Membrane fabrication. (a) Illustration of the Ge0.89Sn0.11 membrane fabrication\nsteps. (b) Optical microscope image and SEM micrograph of a released Ge0.89Sn0.11 mem-\nbrane.",
  "are utilized since the adhesive layer (SU-8) can be easily removed during a metal\nlift-off process. This technique is versatile and can be employed with various substrates\nwithout subjecting them to potentially damaging process conditions. A transferable array of\nmetal contacts with a 5 µm contact separation gap is patterned in a photoresist layer coated\non a separate SiO2/Si substrate using photolithography.",
  "is patterned in a photoresist layer coated\non a separate SiO2/Si substrate using photolithography. Subsequently, a 200 nm-thick Au\nlayer is deposited via electron beam evaporation followed by a lift-off process (Fig. 3(a), step\n1.1). The substrate with the Au contacts is then coated with a polycarbonate layer (Fig. 3(a), step 1.2) to facilitate the mechanical exfoliation of the contacts (Fig. 3(a), step 1.3)\nand enhance their adherence to the PDMS stamp (Fig. 3(a), step 1.4).",
  "rs were developed and characterized show-\ning room-temperature operation in the mid-infrared range. The control of Sn content and\nlattice strain throughout the epitaxial growth yielded highly relaxed alloys leading to released\nmembranes without any significant structural bowing, thus facilitating the large-scale trans-\nfer of membrane detector arrays. Indeed, the fabrication process based on transfer printing\nwas improved by using an SU-8 adhesive layer and transferable gold contacts.",
  "from compatibility with silicon, which\nis vital for the development of large-scale MWIR components. Acknowledgments\nThe authors thank J. Bouchard for the technical support with the CVD system and the\nMicrofabrication Laboratory (LMF) for the support with the microfabrication steps. O.M.",
  "iative carrier\nlifetime in Ge1−xSnx midinfrared emitters. Physical Review Applied 2023, 20, 064001. 22\n\n=== Page 23 ===\n(56) Gupta, S.; Chen, R.; Huang, Y.-C.; Kim, Y.; Sanchez, E.; Harris, J. S.; Saraswat, K. C.\nHighly Selective Dry Etching of Germanium over Germanium–Tin (Ge1−x Snx): A\nNovel Route for Ge1−x Snx Nanostructure Fabrication. Nano Letters 2013, 13, 3783–\n3790.",
  "=== Page 1 ===\nAgrawal et al. / MSc. Thesis Paper (2023) \nPage | 1  \n \nGlobal virtual factory simulation for energy efficiency \nJenil Agrawala | Dennis Xenosb | Nilay Shaha* \na Department of Chemical Engineering, Centre for Process Systems Engineering, Imperial College London, South Kensington \nCampus, SW7 2AZ, United Kingdom \nb Flexciton, Linen Court, N1 6AD, United Kingdom \n \nARTICLE INFO \nSubmitted 11 September \n2023 \nKeywords \nIndustry 4.0 \nFlexible Job Shop \nScheduling \nSemiconductor \nManufacturing \nMake-span \nThroughput \n \n \n \n \n \n \n \n \nABSTRACT  \nOver the past decades, industries have had to tackle the issue of sustainability as a \nmatter of increasing urgency to mitigate greenhouse gas emissions and abide by \ngovernment regulation policies.",
  "accounts for a major portion of this \nconsumption, while the rest is shared by factory facilities. Thus, it is critical to optimise \nmachine utilisation to attain desired throughput while minimising energy consumption. A flexible job shop (FJS) model is developed for the six-step Intel Minifab using a \ndiscretised time approach to find an optimal schedule.",
  "oped for the six-step Intel Minifab using a \ndiscretised time approach to find an optimal schedule. A multi-objective formulation \nis solved using the 𝜀− constraint method to minimise energy consumption and make-\nspan for a constant throughput. This approach affords stakeholders the flexibility in \nchoosing machine combinations based on energy implications, a crucial consideration, \nespecially in situations of machine unavailability.",
  "energy implications, a crucial consideration, \nespecially in situations of machine unavailability. Modifying this formulation, the \nthroughput is varied, and an additional objective is incorporated to maximise it. The \nenergy-throughput trade-off is critically analysed, and the effect of dynamically \nswitching off machines is well demonstrated. Energy consumed per unit wafer is \nobserved to decrease non-linearly with make-span.",
  "ntly navigating the balance \nbetween fulfilling market demands and maintaining \na competitive edge. For context, setting up a \nsemiconductor wafer fabrication facility (fab) \ntypically costs around 4 billion USD [5]. These \nfabrication facilities (fabs) are infamous for using \ntoxic chemicals and their high energy consumption. For context, a typical medium-scale fab consumes \nenough electricity to power around 7000-8000 \nhomes in the US [6].",
  "Paper (2023) \nPage | 2  \n \nthis industry is often under pressure to achieve \necological efficiency. Generally, after the raw wafer \nis produced, the process is segregated into two parts: \nfront-end \nand \nback-end \n[8]. The \nfront-end \nproduction, which typically includes diffusion, \netching, lithography, and implantation, requires \nspecial operating conditions in the cleanroom, \nleading to a large fraction of total energy \nconsumption [9].",
  "ndustry 4.0 remains \ndata \ncollection \namidst \nintricate \nand \nvaried \nmanufacturing processes [2]. Data on equipment and \nwork in progress (WIP) is pivotal for stakeholders, \nfacilitating informed production planning decisions \nand evaluations of environmental impacts. The \nacademic community has been diligently refining \nproduction planning and addressing scheduling \ndilemmas, especially in complex sectors like \nsemiconductor wafer fabrication, since the 1980s.",
  "ng \ndilemmas, especially in complex sectors like \nsemiconductor wafer fabrication, since the 1980s. This industry, in particular, stands out as a prime \nexample of tackling these challenges, paving a \nseamless pathway towards the realisation of Industry \n4.0 [2]. Even after these years, uncertainty in the lot (wafer) \nflow across the shop floor in a fab is still bemusing \nthe scientific community.",
  "n the lot (wafer) \nflow across the shop floor in a fab is still bemusing \nthe scientific community. The issue of re-entrant \nflows and sequence-dependent setup times coupled \nwith meeting the desired throughput is a major \nchallenge in scheduling jobs on the shop floor. The \nscheduling problem can be dealt with maturity if \ncompanies prioritise their KPIs and undertake a \ndynamic scheduling approach.",
  "a meta-heuristic approach to optimise \nenergy consumption while reaching the required \nthroughput. The wafer fabrication shop floor presents one of the \nmost complex scheduling problems. To understand, \nit has about 150 machines and a lot size of around \n800 waiting to be processed. The lots flow through \naround 600 unique parts with different sequence-\n\n=== Page 3 ===\nAgrawal et al. / MSc.",
  "erion, while the final \nsymbol denotes the chosen objective function, in this \ncase, the make-span. Having said that, the structure of this paper is \norganised as follows: Section 2 provides a brief \ndescription of academic literature encompassing \nenergy-efficient simulation and energy calculations. It is followed by describing the Intel Minifab model, \nthe concept of state task networks and formulating a \ntime discretised FJSS problem (FJSSP) in section 3.",
  "ghlighting the essence of \nscheduling. The paper concludes with an outlook in \nsection 6. Figure 1. Scheduling problems characterisation \n2 | RESEARCH BACKGROUND \nExtensive research, encompassing methodologies \nfrom simulation-based approaches to parametric \nanalyses, has been conducted to analyse energy \nconsumption within the fabs and to elucidate the \nassociated carbon and water footprints.",
  "del to break down energy consumption \nin a top-down approach starting from plant to process \nlevel. They analyse energy as fixed (facilities) and \nvariable (machine utilisation) consumption. An \nalternate approach using an operating curve and \nqueuing theory, a discrete event simulation (DES) \nmodel, is developed by Schneider et al. [17]. Main \nfocus is laid on resource utilisation v/s flow factor \n(ratio of cycle time and raw process time).",
  "fically block-\ncopolymer, as a solution to address the challenges \nassociated with miniaturisation. A simulation study \nby Kircher et al. [20] demonstrates that using heat \nrecovery systems for exhaust air yields an 11.4% \nreduction in total energy consumption. Wang et al. [21] conducted an empirical analysis wherein they \nascertained that the clear dry air (CDA) system was \nresponsible for 19.8% of the energy utilisation \namong the evaluated systems.",
  "election of machines through \nan optimal schedule influence the overall energy \nfootprint of a fab? In contrast to many studies being reported, this paper \nfocuses on the front-end process in a fab and uses a \nflexible job shop scheduling (FJSS) formulation of a \nsix-step-Minifab model proposed by Dr. Kempf \n(associated with Intel) [22] to incorporate energy \nanalyses based on machine utilisation while attaining \nthe maximum throughput in the chosen time horizon.",
  "es based on machine utilisation while attaining \nthe maximum throughput in the chosen time horizon. To the authors' knowledge, no such study has been \npublished focusing on complex semiconductor wafer \nfabrication facility. 3 | MODEL DESCRIPTION \n3.1 | Intel Minifab Model \nDeveloping \na \nfull-scale \nsemiconductor \nmanufacturing model is tedious and erroneous. Thus, \nresearchers use available testbeds and datasets to \nsimulate their models.",
  "Kempf and Spier \n[25] is a scaled-down model that accurately captures \nactual fab characteristics. The model contains re-\nentrant flows, sequence-dependent setup times, batch \nprocess and operator assignments. It has three \nworkstations, featuring six steps with five machines. The process flow in the Minifab model is shown in \nFigure 2. The three workstations are diffusion, \nimplantation, and lithography.",
  "model is shown in \nFigure 2. The three workstations are diffusion, \nimplantation, and lithography. Since there are three \nworkstations and each wafer requires six steps \n(operations), each wafer goes through each station \ntwice before coming out as a finished product. Process lines 3,4, and 5 are the re-entrant lines which \nmake it possible.",
  "lation and \nlays an additional focus on analysing energy \nconsumption based on machine utilisation. Hence, \nthe Minifab model is simplified further, and the \nfollowing assumptions have been made: \n1. No travel time is modelled. It is assumed the \ntransferring of wafers from one station to \nanother doesn’t require any additional time. 2. No operators or scheduled maintenance is \nconsidered. Neither do we consider any \nloading or unloading time. 3.",
  "of this paper, we are interested in \nbuilding STN for the Minifab model described in \nsection 3.1. As we know, each wafer goes through \neach workstation twice, it allows us to separate each \nworkstation into two identical stations (tasks). For \nexample, diffusion to diffusion 1 and diffusion 2; \nsimilarly, we get implantation 1, implantation 2, \nlithography 1 and lithography 2.",
  "d diffusion 2; \nsimilarly, we get implantation 1, implantation 2, \nlithography 1 and lithography 2. This implies that \nnow each wafer will go through these six stations \n(tasks), which might be identical pairs but produce \ndifferent states. For example, after completing the \noperation at each workstation once, the wafer re-\nentering the diffusion station again would not be the \nsame as the new wafers entering the same diffusion \nstation, and thus, they cannot be allowed to enter \nprocess line 1.",
  "the wafer to an available machine is what gives \nrise to complexity in scheduling re-entrant flows. Hence, utilising this concept, our STN captures the \nre-entrant flow as each pair of tasks will havethe  \nsame eligible machines as described in the original \nmodel. For example, task 1 - diffusion 1 can still be \nprocessed by machines A and B and simultaneously, \nthe same machines will be shared with task 2 - \ndiffusion 2. The state task network for the Minifab \nmodel is represented in Figure 3.",
  "‘wafer’ \nis used instead of ‘job’ for this section to capture the \nessence of discussion. Table 2. Process times for operations in the Minifab \nmodel \nOperation \nEligible \nMachines \nProcess \ntime(hour) \nDiffusion 1 \nDiffuser 1, \nDiffuser 2 \n2 \nImplantation 1 \nImplanter 1, \nImplanter 2 \n1 \nLithography 1 \nLithographer \n2 \nImplantation 2 \nImplanter 1, \nImplanter 2 \n1 \nDiffusion 2 \nDiffuser 1, \nDiffuser 2 \n1 \nLithography 2 \nLithographer \n2 \n \nIt should be noted that the values for process time \nchosen for this study are scaled down values in hours \nwithout the loss of generality.",
  "on 1 parallelly on \navailable diffuser 1 and diffuser 2 at t = 1, followed \nby wafer 2 and wafer 4. It is noteworthy that wafers \n1 and 2 are processed without any waiting times, \nwhile other wafers experience a delay of at least 3 \nhours before starting lithography 1. This can be \nattributed to a single eligible machine available for  \nlithography, and thus, it can also be regarded as a \nbottleneck workstation.",
  "achine available for  \nlithography, and thus, it can also be regarded as a \nbottleneck workstation. A significant observation is a \none-hour delay before initiating implantation 1 (from \nt = 3 to t = 4) for wafer 3, even when only wafer 1 is \nundergoing implantation 1 at that interval. This \nsuggests that an implanter should be available during \nthis period.",
  "ation 1 at that interval. This \nsuggests that an implanter should be available during \nthis period. However, the optimisation algorithm \nopts for this delay because, even if it processes wafer \n3 during that window, the wafer will inevitably \n\n=== Page 8 ===\nAgrawal et al. / MSc. Thesis Paper (2023) \nPage | 8  \n \nencounter a wait time before lithography 1. Thus, \nexploiting \nadditional \nmachines \nunder \nsuch \ncircumstances wouldn't yield any tangible result in \nterms of make-span.",
  "al \nmachines \nunder \nsuch \ncircumstances wouldn't yield any tangible result in \nterms of make-span. Additionally, as the wafers \nprogress through intermediate stages, the inherent \nvariability in processing times starts playing a \nsignificant role. Some wafers might spend more time \nin one process compared to others.",
  "playing a \nsignificant role. Some wafers might spend more time \nin one process compared to others. Consequently, the \noriginally clustered group of wafers begin to \ndisperse, leading to a more spaced-out flow, and \nhence we don’t observe any waiting times before \nimplantation 2 and lithography 2. Increasing the quantity of wafers invariably leads to \nextended waiting periods within the production \nfacility due to limited machinery resources. To check \nthis, we simulate the model  for 15 wafers.",
  "facility due to limited machinery resources. To check \nthis, we simulate the model  for 15 wafers. The  \nminimum make-span obtained is 37 hours. The \nGantt charts for 5th wafer and 15th wafer is shown in \nFigure 5. We observe that the total operational time \nfor wafer 5 remains consistent at 17 hours, akin to \nprior observations. However, a consistent delay of 2 \nhours emerges prior to both implantation 1 and \nlithography 1, in contrast to the previous 1-hour and \n3-hour intervals.",
  "o both implantation 1 and \nlithography 1, in contrast to the previous 1-hour and \n3-hour intervals. This shift arises as the solver \nanticipates more  wafers, which are yet to be released \nfrom the feed and aims to mitigate congestion before \nlithography 1. As predicted, the waiting time prior to \nimplantation 1 for wafer 15 is increased to 3 hours. Figure 4. Gantt charts representing optimal schedule for each wafer in the test case with total 5 wafers. Figure 5.",
  "charts representing optimal schedule for each wafer in the test case with total 5 wafers. Figure 5. Gantt charts representing optimal schedule for wafer 5 (purple) and wafer 15 (pink) in the test case with total \n15 wafers. 5 | ENERGY CONSUMPTION MODEL \nThis section \nfocuses on \nunderstanding and \nincorporating energy consumption parameters in the \nFJSS model described in section 3. As discussed in \nsection 1, fab is an energy-intensive shop floor.",
  "stinct energy \nconsumption based on different machine utilisation, \nfor the same minimum make-span. Hence for each \noperating condition (choice of machines) we get \nvaried energy consumption. The algorithm chooses \noptimal set of machines to achieve the throughput \n(15 wafer) with minimum make-span, thus giving us \na flexibility in choosing machine combinations based \non energy usage. The minimum total energy obtained \nis 9.450 KWh while maximum is 10.190 KWh.",
  "(Max Energy) \nDiffuser 1 \n45 \n31 \nDiffuser 2 \n0 \n14 \n\n=== Page 10 ===\nAgrawal et al. / MSc. Thesis Paper (2023) \nPage | 10  \n \nImplanter 1 \n30 \n24 \nImplanter 2 \n0 \n6 \nLithographer \n60 \n60 \n5.2 | Energy consumption analysis with variable \nthroughput  \nIn a fab, a high throughput often guarantees higher \nrevenue, but it comes at the cost of energy usage. With the energy prices rising it would be critical to \nanalyse the trade-off between throughput v/s energy.",
  "(15) \nAdditionally, now the model has an additional \nobjective to maximise the throughput. The maximum \nmake-span chosen here is 80 hours with a maximum \nthroughput of 50 wafers. As discussed 𝜺−constraint \nmethod is used,  make-span and energy consumption \nare linearly discretised to form upper bounds for \nrespective objectives in each iteration while the \nprimary objective is to maximise the throughput. Figure (7) shows the throughput  - make-span - \nenergy consumption interplay.",
  "imise the throughput. Figure (7) shows the throughput  - make-span - \nenergy consumption interplay. The throughput \nincreases with increasing make-span, which is quite \ntrivial, consequently energy consumption increases. A maximum of 37 wafers can be fabricated in a \nmake-span of 81 hours. It is crucial to note that \ninitially up to 8 hours, throughput is 0, as it would \ntake minimum of 9 hours to complete all operations \non a single wafer.",
  "hroughput is 0, as it would \ntake minimum of 9 hours to complete all operations \non a single wafer. Energy consumption during this \ntime is also 0 as the machines don’t operate on any \nwafer during this time interval. While for  maximum \nthroughput it is 26.81 KWh. The gradient of \nthroughput with make-span is 0.456, while for \nenergy  with make-span is 0.330. This means rate of \nthroughput production increases at a higher rate than \nenergy consumption with make-span.",
  "rate of \nthroughput production increases at a higher rate than \nenergy consumption with make-span. This result \nvalidates stakeholder’s argument that running a fab \nfor longer durations yields more revenue as revenue \nfrom a wafer exceeds energy costs at longer time \nhorizons. It also points towards an argument that the \nenergy consumed per unit wafer decreases with \nincreasing make-span. Figure 8 plots energy consumption \nagainst \nthroughput to understand the trade-off.",
  "sing make-span. Figure 8 plots energy consumption \nagainst \nthroughput to understand the trade-off. While the \nplot shows a linear correlation between the two, a \nclose observation yields that gradient of energy with \nthroughput decreases after a throughput of 31. Thus, \nit again signifies, fabricating more wafers will \nbargain the energy usage after certain threshold \nvalue. Figure 8. Throughput v/s Make-span plot with \ncorresponding variable energy consumption. Figure 7.",
  "added temporal \nflexibility to judiciously select machines, thereby \noptimizing energy consumption? This can be \nanswered using a short sensitivity analysis. The \nfollowing objective is used for a fixed throughput of \n37 wafers,  \n𝑂𝑏𝑗𝑒𝑐𝑡𝑖𝑣𝑒=  𝛼∗𝑚𝑎𝑘𝑒𝑠𝑝𝑎𝑛+ (1 −𝛼) ∗𝑇𝐸   (16) \nwhere  𝛼 is a weight parameter ranging from 0 to 1. The time horizon is extended to 120 hours, while \nthroughput is fixed at 37.",
  "span. It is observed that the \nthroughput and energy consumption increase linearly \nwith make-span. But it is interesting to note that even \nthough we get our first wafer produced at the t~10th \nhour, some energy consumption is observed. This is \nbecause there might be certain intervals <t=8 when \nthe machine might be switched on, but it was not able \nto complete the operation.",
  "ps, the system not only \nsaves energy but also achieves a higher operational \nefficiency. Figure 9. Throughput and corresponding energy \nconsumption for dynamic machine switching model. Another important observation is, in this case, we \nobtain a throughput of 35 wafers, which is two \nwafers less than what we obtained from the ‘baseline’ \nmodel described in section 5.2. This is a \nmanifestation of ‘startup time’ introduced to mimic a \nmore practical shop floor.",
  "man resources. Although on the brighter \nside, if we check the energy consumption, it is 27.8 \nKWh. This is the energy consumption accounting for \nthe time when machines are on, even though they are \noperating or non-operating. If we calculate the \nenergy consumption in a similar fashion (time for \nwhich the machine is on) for the baseline model, it is \n34.9 KWh. So essentially, two fewer wafers are \nfabricated, but a ~7KWh reduction in energy \nconsumption is observed.",
  "tially, two fewer wafers are \nfabricated, but a ~7KWh reduction in energy \nconsumption is observed. This is the case because the \nalgorithm switches off machines which might be idle \nfor a longer duration and might give a sub-optimal \nschedule. The strategy of dynamically controlling \nmachine states leads to energy savings. Additionally, \nthere is a heteroscedastic increase of difference in \nenergy consumption among both models.",
  "on't need monitoring, allowing staff to \nfocus on other critical areas of the operation. Figure 10. Comparison of energy consumption and \nthroughput for baseline model (green solid line) and \ndynamic machine switching model (red solid line). One more speculation, given the above observation, \nis that energy consumed per unit wafer will decrease. This can be validated from Figure 11. The plot is \nconstructed from the time when at least 2 wafers are \nfabricated by each model.",
  "re 11. The plot is \nconstructed from the time when at least 2 wafers are \nfabricated by each model. A non-linear decrease in \nenergy consumed per unit wafer with make-span is \nobserved. As the rate of energy decreases with an \nincrease in throughput, we observe this trend. Moreover, it can clearly be seen the energy per unit \nwafer in the current model is less than the baseline \nmodel.",
  "n clearly be seen the energy per unit \nwafer in the current model is less than the baseline \nmodel. This is because even though the baseline \nmodel \ngives \nhigher \nthroughput, \nits \nenergy \nconsumption is far more than in the current model. Notably, the graph exhibits regions where the energy \nsavings from machine on/off optimisation are \nespecially pronounced, suggesting scenarios where \nmachines might be running inefficiently or \nsuperfluously in a typical fab setting.",
  "e horizon? and second, \nhow essential is optimal scheduling in order to \nreduce energy expenditure? To answer the first \nquestion, we formulate a flexible job shop \nscheduling problem using the six step Minifab \ndataset and state task network. The model is \nmodified by assigning power rating (weights) to each \nmachine and a multi-objective formulation is made \nto minimise energy consumption and maximise the \nthroughput.",
  "a multi-objective formulation is made \nto minimise energy consumption and maximise the \nthroughput. The 𝜺− constraint method allows us to \nconstruct trade-off curves between energy and \nthroughput. A linear increase of energy with \nthroughput is observed. Although the gradient of \nenergy decreases for a throughput of 30-37. This \npoints towards the fact that the energy consumption \nper unit wafer decreases with an increase in make-\nspan.",
  "ards the fact that the energy consumption \nper unit wafer decreases with an increase in make-\nspan. A test case for fixed throughput is run, and the \nresults give us distinct scenarios of energy \nconsumption within bounds based on distinct \nmachines selected. This gives us the flexibility to \nchoose among available machines as some machines \nmight be unavailable at certain times. Hence, based \non machine selection, we can account for the energy \nexpenditure.",
  "e at certain times. Hence, based \non machine selection, we can account for the energy \nexpenditure. To mimic a more realistic shop floor scenario, \nmachines are dynamically switched on/off and \naccount for a ‘startup time’ every time it is switched \non. This results in a decrease of 2 wafers in \nthroughput, but the energy consumption decreases by \n7 KWh compared to the baseline model. Hence, \nmachines with higher power ratings are utilised \nrestrictively.",
  "e-scale manufacturing setups, could translate \nto significant financial and environmental benefits. The second question can be answered by the FIFO \nheuristic model, where we do not assign an objective \nto minimise the make-span. The solver chooses to \nutilise the entire time horizon to fabricate 37 wafers, \nand the energy consumption is distinct based on \nmachine choices and machine idle times.",
  "7.12.028. [4] \nR. Morrar, H. Arman, and S. Mousa, “Technology \nInnovation Management Review,” 2017. [5] \nC. H. Hsieh, C. Cho, T. Yang, and T. J. Chang, \n“Simulation study for a proposed segmented \nautomated material handling system design for \n300-mm semiconductor fabs,” Simul Model Pract \nTheory, vol. 29, pp. 18–31, Dec. 2012, doi: \n10.1016/j.simpat.2012.07.001. [6] \nP. Naughton, “Energy savings turn into cash flow \nsavings.,” Semiconductor Fabtech, vol. 15, no. 3, \npp. 69–74, 2000.",
  "A. Hoogeveen, J. K. Lenstra Al, and B. Veltman, \n“EUROPEAN JOURNAL OF OPERATIONAL \nRESEARCH,” 1996. [15] \nJ. Hyun and P. Vittaldas, “Modeling Green Fabs – \nA Queuing Theory Approach for Evaluating \nEnergy Performance,” in Advances in Production \nManagement Systems, 2013, pp. 41–48. [16] \nY. Seow and S. Rahimifard, “A framework for \nmodelling \nenergy \nconsumption \nwithin \nmanufacturing systems,” CIRP J Manuf Sci \nTechnol, vol. 4, no. 3, pp. 258–264, 2011, doi: \n10.1016/j.cirpj.2011.03.007.",
  "†,” Int \nJ Prod Res, vol. 58, no. 11, pp. 3263–3283, Jun. 2020, doi: 10.1080/00207543.2019.1660826. [19] \nE. \nMullen \nand \nM. \nA. \nMorris, \n“Green \nnanofabrication \nopportunities \nin \nthe \nsemiconductor industry: A life cycle perspective,” \nNanomaterials, vol. 11, no. 5. MDPI AG, 2021. \ndoi: 10.3390/nano11051085. [20] \nK. Kircher, X. Shi, S. Patil, and K. M. Zhang, \n“Cleanroom \nenergy \nefficiency \nstrategies: \nModeling and simulation,” Energy Build, vol. 42, \nno. 3, \npp. 282–289, \nMar.",
  "ficiency \nstrategies: \nModeling and simulation,” Energy Build, vol. 42, \nno. 3, \npp. 282–289, \nMar. 2010, \ndoi: \n10.1016/j.enbuild.2009.09.004. [21] \nS. C. C. T. Wang VS, “The evaluation of energy \nconservation performance on electricity: a case \nstudy of the TFT-LCD optronics industry,” \nEnergies (Basel), 2016. [22] \nKempf Karl, “Intel Five-Machine Six Step Mini-\nFab Description,” 1995.",
  "nergies (Basel), 2016. [22] \nKempf Karl, “Intel Five-Machine Six Step Mini-\nFab Description,” 1995. [23] \nJ. Fowler and Jennifer Robinson, “Measurement \nand improvement of manufacturing capacities \n(MIMAC): Final report.,” Austin, Jul. 1995. [24] \nD. Kayton, T. Tim, S. Christopher, and U. Reha, \n“Focusing maintenance improvement efforts in a \nwafer fabrication facility operating under the \ntheory of constraints.,” Production and Inventory \nManagement Journal, vol. 38, no. 4, p. 51, 1997.",
  "=== Page 1 ===\nReinforcement Learning of Display Transfer Robots\nin Glass Flow Control Systems:\nA Physical Simulation-Based Approach\nHwajong Lee, Chan Kim, and Seong-Woo Kim, Member, IEEE\nAbstract—A flow control system is a critical concept for\nincreasing the production capacity of manufacturing systems. To solve the scheduling optimization problem related to the\nflow control with the aim of improving productivity, existing\nmethods depend on a heuristic design by domain human experts.",
  ", the monitoring time increases, which decreases the\nprobability of arriving at the optimal design. As an alternative\napproach to the heuristic design of flow control systems, the use of\ndeep reinforcement learning to solve the scheduling optimization\nproblem has been considered.",
  "se of\ndeep reinforcement learning to solve the scheduling optimization\nproblem has been considered. Although the existing research on\nreinforcement learning has yielded excellent performance in some\nareas, the applicability of the results to actual FAB such as display\nand semiconductor manufacturing processes is not evident so\nfar.",
  "ults to actual FAB such as display\nand semiconductor manufacturing processes is not evident so\nfar. To this end, we propose a method to implement a physical\nsimulation environment and devise a feasible flow control system\ndesign using a transfer robot in display manufacturing through\nreinforcement learning.",
  "provided, which includes reward\ndesign, sensor installation and applicability to actual processes. Index Terms—Digital twin, display manufacturing, flow control\nsystem, glass, OLED, reinforcement learning, transfer robot. I. INTRODUCTION\nThe global display market continues to expand owing to\nthe proliferation of smartphones, TVs, smartwatches, tablets,\nand laptops. While fulfilling various market demands and\nconditions, the display industry is focusing on improving pro-\nductivity.",
  "ineering Practice, Seoul\nNational University, Seoul, Republic of Korea, 08826, snwoo@snu.ac.kr\nFig. 1. Simulation environment configuration. the productivity of existing mass production lines. Such efforts\nhave yielded the flow control system, which is closely related\nto productivity.",
  "lines. Such efforts\nhave yielded the flow control system, which is closely related\nto productivity. For example, in display manufacturing fabri-\ncation units (FAB), facilities for various purposes such as pro-\ncess, inspection, and measurement are arranged, and glass is\nconveyed between these chambers according to predetermined\nconditions, as shown in Fig. 1. Modern display production\ninvolves numerous processes, which increases the complexity\nof the flow control system.",
  "conditions. The time interval between processes\nchanges continuously depending on these variables. In the\ndesign of a flow control system, the environment should reflect\narXiv:2310.07981v1  [cs.LG]  12 Oct 2023\n\n=== Page 2 ===\nMethod\n(a) Rule-based heuristic\n(b) Numerical analysis\n(Machine Learning)\n(c) Physical simulation and\nReinforcement Learning\nProcess\nTime and Cost\nHigh\nLow\nLow\nApplicability\nGood\nBad\nGood\nUse of equipment\nNecessary\nUnnecessary\nUnnecessary\nFAB\nTrial \n& \nError\nFAB\nPhysical \nsimulator\nPolicy \ntraining\nFAB\nNumerical \nanalysis\nMachine \nlearning\nFig.",
  "that reflects the physical and process parameters\nof a manufacturing environment, as shown in Fig. 1, and then\nperform reinforcement learning to improve the performance\nof the flow control system. In the method, we consider the\nflow control system environment of a FAB unit process, the\nenvironment of which is configured using a physical simulator. At the process entrance, glass is input at regular time\nintervals, where this glass is transferred to the target point\nafter a set of processes.",
  "er robot. The simulated environment is\ncharacterized by physical parameters and process parameters. Based on the virtual FAB environment, policy learning is\nperformed to improve the performance of the flow control\nsystem performance for the OLED display manufacturing\nprocess. To the best of our knowledge, there is no prior\nresearch on the reinforcement learning of glass flow control\nsystems using display transport robots in a digital twin manner.",
  "ent learning of glass flow control\nsystems using display transport robots in a digital twin manner. The main contributions of this paper are as follows:\n• We present a modeling framework and approach to build\na virtual FAB environment for optimal scheduling of a\ndisplay transfer robot in flow control. • We present a training method to obtain an optimal control\npolicy on the virtual system using reinforcement learning\nframeworks for display manufacturing process.",
  "cy on the virtual system using reinforcement learning\nframeworks for display manufacturing process. • We share the practical issues to reduce the gap between\nactual policy and learned policy from virtual environ-\nments, which includes how to design appropriate rewards\nand metrics, what sensors and where to install. It is too tedious and tricky to find a working policy of\nlearning-based robot control in a digital twin manner that\nconsider physical parameters.",
  "rangements, are commonly used. A lack of proper scheduling\nleads to defects or reduced production. Currently, most display\nmanufacturing sites use the heuristic rule-based return logic. Each process chamber sends an individual in-out signal, and\nthe transfer robot executes the fastest signal that satisfies the\nprocess sequence and conditions. B. Reinforcement learning for flow control system\nMany researchers have attempted to study reinforcement\nlearning with the aim of optimizing scheduling.",
  "for\nnumerical analysis without using environmental information\nof the actual manufacturing process. C. Virtual environments in manufacturing\nIn simulation methods, it is essential to implement a sophis-\nticated virtual environment that minimizes the gap between\nactual target environment and virtual environment to obtain\noptimal policy, which can be categorized as a digital twin\nsystem [11], [12].",
  "arning to real-world problems due to such unavailability of\nthe corresponding virtual environments. In previous studies based on simulation techniques, Dayhoff\nand Atherton introduced a simulation model of the FAB\nprocess and used various simulation models to analyze system\nperformance [16]. In another study [17], the same authors used\nsignal analysis techniques to describe the characteristics of\nsemiconductor wafer processing and test the effects of various\nwork assignment rules.",
  "cteristics of\nsemiconductor wafer processing and test the effects of various\nwork assignment rules. To determine the yield of wafers\nentering the FAB process, the performance of the system was\ntested using simulation model data. Sakr et al. proposed a reinforcement-learning-based appli-\ncation for dispatch and resource allocation in semiconductor\nmanufacturing [18]. This application is based on a discrete\nevent simulation model of a real semiconductor manufacturing\nsystem.",
  "ication is based on a discrete\nevent simulation model of a real semiconductor manufacturing\nsystem. It simulates various aspects of processing that are\ncommonly present in complex systems. The agent in the model\nuses Deep-Q-Network and simultaneously learns through\nmodel execution. Hildebrand et al. presented a learning-\nbased method for a robot batching process by building virtual\nenvironments and reinforcement learning [19].",
  "thod for a robot batching process by building virtual\nenvironments and reinforcement learning [19]. As far as the authors know, there is no prior research on\nthe reinforcement learning of glass flow control systems using\ndisplay transport robots in a digital twin manner, as proposed\nin Fig. 2(c). Agent\nEnvironment\naction At\nstate St\nreward Rt\nRt+1\nSt+1\nFig. 5. Basic structure of Reinforcement learning. III.",
  "ment\naction At\nstate St\nreward Rt\nRt+1\nSt+1\nFig. 5. Basic structure of Reinforcement learning. III. PHYSICAL SIMULATION APPLICATION AND LEARNING\nIt is necessary to design an optimal layout without actual\nequipment and appropriately respond to changes in the produc-\ntion environment without stopping the production equipment.",
  "ately respond to changes in the produc-\ntion environment without stopping the production equipment. Therefore, we propose a method to derive an optimal layout\nand minimize facility usage time by implementing a virtual\nprocess environment through physical simulation and exam-\nining various aspects of logistics flow, process balance, and\nproduction management in advance. We use a basic display\nFAB unit process for this purpose. The selected unit process\nis composed of four facilities (Fig.",
  "em PK\n1 tR(n) + PK\n1 tw(n). The latter one is\nchanged according to the movement of robot transport. In\na physical simulation, various process parameters can be\napplied, and the term ∆t determined by the robot’s transport\ncan be implemented. Because the use of actual equipment is\nunnecessary, there is no risk of damage to equipment and glass. The detailed system configuration is as follows. The first\nstep is the simulation of a real FAB.",
  "s. The detailed system configuration is as follows. The first\nstep is the simulation of a real FAB. The simulator used\nhere is the Unity, and the equipment consists of a transfer\nrobot, chamber, and glass. As shown in Fig. 1, the loader\nchamber, unloader chamber, and process chamber are arranged\nin consideration of the transfer robot. The next task is software\nconfiguration. We used C# and created a sensor that detects\nactions based on the robot, robot arm, chamber, and glass.",
  "are configuration is the same as that in Fig. 6. The second step is process parameter optimization. In the\nsimulation environment, it is possible to evaluate various pro-\ncess parameters as in case of the real FAB unit. Representative\nprocess parameters include glass input interval, glass size,\nweight, number of chambers, chamber arrangement, speed\nof transfer robot, number of robot arms, and process time.",
  "rning\nis performed to learn the simulator and improve the perfor-\nmance of the flow control policy. Reinforcement learning is\na branch of machine learning, which consists of an agent, an\nenvironment, state, a reward, and an action. At each point\nin time, the agent observes the state of the environment and\nreceives a reward. The goal of the agent is to maximize its\nreward [21]. Fig. 5 shows the basic process of reinforcement learning.",
  "n Algorithm\n1. Because we are using a single robot agent for learning, the\nnumber of actors is one. The fourth and final step is model creation and application. In this stage, intermediate models are generated continuously\nduring learning. Upon the completion of training, the agent\nbrain file of the final model is created. The file can be applied\nto the simulation environment or the real FAB environment. In this section, we have provided a comprehensive method-\nology.",
  "T SET-UP\nThe experiment proceeds in two stages, namely basic exper-\niment and extension experiment. The actual FAB is simulated\nin the basic experiment, and the simulation training is verified\nthrough reinforcement learning. A process chamber is added,\nand an expansion experiment is conducted using a two-arm\ntransfer robot. A. Basic experiment\n1) Simulation configuration: The simulation setup is com-\nposed of a one-arm transfer robot, a loader chamber, and\nFig. 9.",
  "ding to get the glass, rotation to move the\nglass to the next destination, and unloading the glass. • Unloader chamber: This is the goal of the simulation to\nachieve. When the glass enters the chamber, it disappears,\nand the number of glasses is counted. The arm of the transfer robot can grab, move, and place only\none glass; when the arm collides with the glass, the glass is\ndestroyed and disappears. In the same way as an actual FAB\ntransfer robot, a glass guide pin is installed in the arm.",
  "erlock is set such that\nwhen one action is executed, other actions are not executed\nsimultaneously. 2) Simulation learning through reinforcement learning:\nFor learning the flow control system, reinforcement learning\nwas performed in a Python environment by using ML agents. The performance of reinforcement learning is affected by the\ndefinitions of state, action, and reward components of MDP. The transfer robot, which acts as an agent, requires state\nobservations for learning.",
  "ard mentioned in the\nprevious value function. TABLE III\nREWARD AND PENALTY DATA (BASIC EXPERIMENT). Reward\nAction\nValue\nReward 1\nProcessed glass arrives at the unloader\n+4\nPenalty 1\nTime penalty\n-0.01\nPenalty 2\nGlass dropped\n-1\nPenalty 3\nGlass broken\n-1\nPenalty 4\nIncomplete glass arrives at the unloader\n-1\n3) Training through simulation: Unity uses its own soft-\nware as an environment for reinforcement learning and pro-\nvides service ML agents that allow other learning routines to\nproceed based on the learning of neural networks in Python.",
  "In a physical simulation, the state information changes\ncontinuously when an action is in progress. As illustrated in\nFigure 13, a reward is obtained when a reward condition occurs\neven as the action is in progress. Consequently, inaccurate\nexperiences are accumulated in the replay buffer required for\nreinforcement learning. For this reason, we check the action\nthat generates the reward and use the st+1 data directly for\ntraining.",
  "transfer robot, and an experiment was\nconducted to move the finished glass to the unloader chamber. By adjusting the friction between the glass and the arm and\nusing the guide pin of the arm, we were able to complete the\nprocess without glass separation. The experiment was conducted in three stages. First, process\nparameter optimization was evaluated in the implemented\nsimulation environment.",
  "ges. First, process\nparameter optimization was evaluated in the implemented\nsimulation environment. Second, a basic experiment was con-\nducted under two chamber conditions by using a one-arm robot\nand the corresponding parameters. Finally, a three-chamber\ncondition, that is, a confirmed evaluation, was performed using\nthe two-arm robot. A.",
  "e expanded exper-\nimental environment, the maximum reward obtainable from a\nunit step was obtained. In the simulation action sequence, two\nglasses were loaded from the loader and moved to the process\nchamber, and the process-completed glass was simultaneously\nmoved to the unloader chamber. This was the same as the order of glass processing in an\nactual FAB. A key hyperparameter of the scaling experiment\nwas the discount factor γ.",
  "cessing in an\nactual FAB. A key hyperparameter of the scaling experiment\nwas the discount factor γ. As shown in Fig 17, the smaller\nthe gamma value, the more optimal is the scheduling. In this\nmanner, it was possible to secure the randomness of learning\nby reducing the connectivity between the trajectories. Training steps (per 1 million)\nRatio(success glass/failure glass)\n(a)\n(b)\nFig. 15. (a) Configuration of the simulation environment, and (b) training\nresult. VI.",
  "ass)\n(a)\n(b)\nFig. 15. (a) Configuration of the simulation environment, and (b) training\nresult. VI. CONCLUSION\nThe flow control system is one of the most critical concepts\nin the display manufacturing industry. Optimal design of the\nflow control system that can fulfill diverse market demands\nis important to ensure that a FAB unit can maintain high\nproductivity while manufacturing diverse products. A flow\ncontrol system must be designed and operated considering this\ngoal.",
  "gest an efficient design and operation plan for display\nmanufacturing logistics management systems. Manufacturing conditions similar to those in real FAB en-\nvironments were implemented in the simulation with physical\nparameter information, and various process parameter split\ntests were performed in the simulation. It was configured\nto identify the cause of the problem in the simulation en-\nvironment and solve the problem by changing the process\nconditions.",
  "e problem in the simulation en-\nvironment and solve the problem by changing the process\nconditions. Moreover, we demonstrated that the performance\nof the logistics management system was improved by using\nreinforcement learning. Based on this result, a FAB unit\ncan predict, correct, and evaluate the improvement of serious\nproblems. We expect that it will be possible to pre-evaluate the\ndesign of new production lines for future technologies, such as\nsmall-lot production and smart factories.",
  "The\ninternational journal of advanced manufacturing technology, vol. 49,\nno. 1, pp. 263–279, 2010. [2] P. Qu and S. J. Mason, “Metaheuristic scheduling of 300-mm lots\ncontaining multiple orders,” IEEE Transactions on Semiconductor Man-\nufacturing, vol. 18, no. 4, pp. 633–643, 2005. [3] B. Waschneck, A. Reichstaller, L. Belzner, T. Altenm¨\nuller, T. Bauern-\nhansl, A. Knapp, and A. Kyek, “Optimization of global production\nscheduling with deep reinforcement learning,” Procedia Cirp, vol. 72,\npp.",
  "scheduling tasks,” International Journal of pro-\nduction research, vol. 50, no. 1, pp. 41–61, 2012. [10] C. Hong and T.-E. Lee, “Multi-agent reinforcement learning approach\nfor scheduling cluster tools with condition based chamber cleaning\noperations,” in 2018 17th IEEE International Conference on Machine\nLearning and Applications (ICMLA). IEEE, 2018, pp. 885–890. [11] A. Fuller, Z. Fan, C. Day, and C. Barlow, “Digital twin: Enabling\ntechnologies, challenges and open research,” IEEE access, vol.",
  "atronics and robotics engi-\nneering, 2019, pp. 123–129. [13] V. Mnih, K. Kavukcuoglu, D. Silver, A. A. Rusu, J. Veness, M. G.\nBellemare, A. Graves, M. Riedmiller, A. K. Fidjeland, G. Ostrovski\net al., “Human-level control through deep reinforcement learning,”\nnature, vol. 518, no. 7540, pp. 529–533, 2015. [14] P. Jin, K. Keutzer, and S. Levine, “Regret minimization for partially\nobservable deep reinforcement learning,” in International conference on\nmachine learning. PMLR, 2018, pp. 2342–2351.",
  "“Minerl: A large-scale dataset of minecraft\ndemonstrations,” arXiv preprint arXiv:1907.13440, 2019. [16] J. Dayhoff and R. Atherton, “Signature analysis of dispatch schemes\nin wafer fabrication,” IEEE transactions on components, hybrids, and\nmanufacturing technology, vol. 9, no. 4, pp. 518–525, 1986.",
  "ransactions on components, hybrids, and\nmanufacturing technology, vol. 9, no. 4, pp. 518–525, 1986. [17] R. Atherton and J. Dayhoff, “Signature analysis: Simulation of inventory,\ncycle time, and throughput trade-offs in wafer fabrication,” IEEE trans-\nactions on components, hybrids, and manufacturing technology, vol. 9,\nno. 4, pp. 498–507, 1986.",
  "ns-\nactions on components, hybrids, and manufacturing technology, vol. 9,\nno. 4, pp. 498–507, 1986. [18] A. H. Sakr, A. Aboelhassan, S. Yacout, and S. Bassetto, “Simulation and\ndeep reinforcement learning for adaptive dispatching in semiconductor\nmanufacturing systems,” Journal of Intelligent Manufacturing, pp. 1–14,\n2021. [19] M. Hildebrand, R. S. Andersen, and S. Bøgh, “Deep reinforcement\nlearning for robot batching optimization and flow control,” Procedia\nManufacturing, vol. 51, pp.",
  "nt\nlearning for robot batching optimization and flow control,” Procedia\nManufacturing, vol. 51, pp. 1462–1468, 2020. [20] J. Schulman, F. Wolski, P. Dhariwal, A. Radford, and O. Klimov, “Prox-\nimal policy optimization algorithms,” arXiv preprint arXiv:1707.06347,\n2017. [21] R. S. Sutton and A. G. Barto, Reinforcement learning: An introduction. MIT press, 2018. Hwajong Lee received the B.S.",
  ". G. Barto, Reinforcement learning: An introduction. MIT press, 2018. Hwajong Lee received the B.S. degree in electronic and electrical engineering\nfrom the Sungkyunkwan University, Suwon, South Korea, and M.E. degree in\nengineering practice from the Seoul National University, Seoul, South Korea,\nin 2021. He is a senior engineer at Samsung display, South Korea. His current\nresearch interests include machine learning in manufacturing process. Chan Kim received the B.S.",
  "nt\nresearch interests include machine learning in manufacturing process. Chan Kim received the B.S. degree in automotive engineering from the\nHanyang University, Seoul, South Korea. He is currently pursuing the Ph.D.\ndegree in electrical and computer engineering, Seoul National University. His\ncurrent research interests include reinforcement learning, and autonomous\ndriving. Seong-Woo Kim (M’11) received the B.S. and M.S.",
  "e to fab-\nricate their own chips, so majority of U.S. semiconductor firms\nmaintain a fabless model. To keep up the pace, majority of\nU.S.-based semiconductor companies outsource their front-end\nand back-end manufacturing processing to overseas foundries\nfor wafer fabrication and Outsourced Semiconductor Assem-\nbly and Testing (OSATs) for Assembly/Testing/Packaging\n(ATP).",
  "aguing the entire spectrum,\nstarting from a lack of technicians to design and operations\nengineers. This has alarming implications, as it keeps the U.S.\nfrom maintaining a secure manufacturing capacity in wafer\nfabrication and ATP, without a talented workforce driving\nit— which is paramount for innovating the next generation\nof semiconductor chips for advanced U.S. defense systems,\nautomated machinery, as well as quantum computing.",
  "ries\nto perform malicious activities by tampering with the chips,\nsuch as through Trojan insertion. This presents a need for\nrigorous testing, assurance, and inspection standards to detect\nand classify defects and Trojans—which can be a mostly\nautomated process if embedded properly.",
  "tect\nand classify defects and Trojans—which can be a mostly\nautomated process if embedded properly. Since a major target\nof the CHIPS Act is on chip design and wafer fabrication,\n\n=== Page 5 ===\nautomation in general can also garner support for increased\nfunding and investment towards a domestic advanced packag-\ning ecosystem since it reduces labor rates, increases supply\nchain security, and stimulates economic gains of equipment\nmanufacturers by establishing ATP facilities [9].",
  "of job opportunities within the next\ncouple years [4], but there is not enough talent to fill them. The promising capabilities of automation and AR/VR, es-\npecially when used in parallel, increases workplace desir-\nability, decreases manufacturing defects, and optimizes defect\ndetection through recent advancements in AI/ML, ultimately\nmaximizing yields in production. Villani et al.",
  "ding material tracking, equipment control,\nand product flow management to advanced process control. The benefits of automated metrology, decision-making, and\nanalysis extends onto faster time-to-data, increased productiv-\nity and throughput, as it presents in Industry 4.0. D. Industry 4.0’s Unique Paradigms\nIndustry 4.0 is characterized by full automation, intelligent\ntools with decision-making power, and big data analytics [15]\nto efficiently maximize productivity across the entire value\nchain.",
  "id of digital twin\nmodeling, IoT, big data analytics, cloud computing, and\nartificial intelligence. With the current trajectory towards\nadvanced manufacturing, traditional data analysis and\nsynthesis techniques are projected to be overwhelmed by\nthe enormous datasets that come from complex industrial\nprocesses [18], such as in 300 mm wafer fabs, especially\nas time progresses with growing production demands.",
  "[18], such as in 300 mm wafer fabs, especially\nas time progresses with growing production demands. • Operational Technology Domain - The OT serves\nto create a sustainable industrial operation/production\necosystem through effective management for maintenance\nof factories and creates a simpler interaction between\nemployees and industrial equipment/materials.",
  "f factories and creates a simpler interaction between\nemployees and industrial equipment/materials. E. Industry 4.0 in the Semiconductor Industry\nAll three ubiquitous domains form the basis for four\npotential innovative solutions applicable towards the semi-\nconductor industry: AR/VR, remote servicing, Computer\nVision(CV)/ML enabled automated inspections, and predictive\nmaintenance, as illustrated in Figure 4. 1) AR/VR for remote planning and digital twin modeling.",
  "ve\nmaintenance, as illustrated in Figure 4. 1) AR/VR for remote planning and digital twin modeling. Employees can congregate through the CT domain to\nlayout plans through AR/VR and visualize ideas, as well\nas exchange assistance. Furthermore, AR/VR can be used\nto simulate the 3D digital twin model of various fab\nscenarios for optimized production and reduce delays\nin congregating collaborative meetings through a virtual\nsetting.",
  "acturing. The aim is to reduce time spent by\nworkers on diagnosing unexpected failures and repairs. 4) CV/ML enabled automated inspections to monitor\nproduction quality through analysis of visual data from\nthe production line to spot possible defects and faults. The trained algorithms can streamline failure analysis to\nensure maximum yield without needing manual quality\ninspection (which carries a higher chance of missed\ndefects due to human error).",
  "ing manual quality\ninspection (which carries a higher chance of missed\ndefects due to human error). Adoption of this integrated framework offers multiple unique\nvenues that all play a crucial role in both front-end and\nback-end semiconductor manufacturing. Every century has\ncarried innovations from all scientific domains to develop\ntechnology to supplement human productivity,which serves to\noptimize yield and maximize efficiency.",
  "is needed, especially as CHIPS Act fuels new\nfacilities and fabs constructions across the country. A talented\nworkforce is equipped with the skills to either design advanced\nchips through R&D or through monitoring fab operations to\nensure maximum production yield and quality, depending on\nwhich educational spectrum the individual is from.",
  "of talent – from core to advanced pathway entries to the workforce [16], [20], [21]. presentations. Micron offers similar initiates such as the Chip\nCamp in select U.S. middle school districts, where students get\nto explore key processing steps in chip production (processing\nsilicon wafers, photolithography, etching, and ion implanting),\nvarious STEM activities, as well as receiving mentorship by\nboth Micron team members and engineering intern students.",
  "ing,\nand upon graduation, they will be eligible to receive a full-\ntime technician role at Samsung. Engineering students also\nhave the opportunity to intern as a semiconductor engineering\nintern, a 3-month internship they are assigned a project in an\narray of areas such as analytics, automation, diffusion, etch,\nphotolithography, etc. with the opportunity to transition to a\nfull-time engineering position as well. B.",
  "rough gamified simulations, done in parallel with ex-\nperiential learning in physical laboratories. Since current\nmicroelectronics training programs are faced with aging\nfaculty and a lack of state-of-the-art equipment for lab\noperations and design software, AR/VR simulations be\nleveraged to provide a realistic view to clean-room and\nfabrication equipment through training modules, which\nis a limited ability for many programs with physical\nlaboratories due to geographical barriers [2].",
  "l Twin Modeling: Another dynamic implementa-\ntion is digital twin modeling for smart manufacturing. By recreating a physical system in a cyber realm, man-\nufacturers can realize potential optimizations, achieve a\ngreater increase in capacity, and maximize production\nefficiency without the risks associated in physical imple-\nmentation, which was applied successfully to layout fab\nplanning through the digital twin modeling and simula-\ntion of an automated 300mm Infineon Technologies fab\n[52].",
  "gh the digital twin modeling and simula-\ntion of an automated 300mm Infineon Technologies fab\n[52]. Nevertheless, widespread adaptation of AR/VR within both\neducational and industrial domains is a complex process. Addressing these limitations necessitates a comprehensive\nframework according to each domain’s use standards, which\nis beyond the scope of this paper. VII. AUTOMATION: CURRENT CASE STUDIES AND\nFUTURE ROAD MAP\nA.",
  "within any step of\nproduction can drastically affect the quality and yield. === Page 12 ===\nFig. 7. Applications of AR/VR\nHistorically, front-end operations within 200mm fabs were\nmanually handled by clean room technicians, such as material\ntransportation, which affected production throughput due to\nmore human error and higher risk of contamination during\nwafer processing—this was replaced by the AMHS, which\nreasonably reduced human action during manufacturing, as\nwell as advanced process control, and production planning.",
  "ed human action during manufacturing, as\nwell as advanced process control, and production planning. As a result, current fabs are highly automated up to Industry\n3.0 level. Despite the evolved techniques of Industry 4.0, the semi-\nconductor sectors, specifically back-end manufacturing ATP,\ndo not fully harness the power of smart manufacturing, which\nrestricts the valuable time of existing workers spent towards\nmanual and repetitive tasks.",
  ", as automation tools\nstreamline time-consuming processing, assembly, and quality\ncontrol flow [8]. The SEMI Foundation [54] provides a spectrum that\npresents the progressing stages of automation for fabs, from\nlevel 0 (zero automation) to level 5 (full automation). Level\n1 and 2 consists of Industry 3.0 techniques. For level 1,\nit consists of AMHS, defect control for yield tracking, and\nlimited preventative maintenance, all of which aid the oper-\nator at a subsystem level.",
  "acking, and\nlimited preventative maintenance, all of which aid the oper-\nator at a subsystem level. Advanced Process Control (APC)\nis introduced at level 2, which involves Run-to-Run (R2R)\nprocessing and Fault Defect Classification (FDC). Broader\nIndustry 4.0 applications, such as AI/ML, are introduced\nin level 3 to provide conditional automation, in providing\npreventative maintenance techniques and digital twin modeling\non cloud-based platforms.",
  "storage base for cloud manufacturing\nservices such as product design and testing simulations [56]. Large datasets of critical processing information is collected\nand analyzed by an ML algorithm to derive hidden patterns\n[57])\nA particular use case within front-end manufacturing is\nAutomated Visual Inspection (AVI) of wafers aims to reduce\nmanual labor spent on quality control while increasing produc-\ntion yield.",
  "of wafers aims to reduce\nmanual labor spent on quality control while increasing produc-\ntion yield. The general procedure of AVI consists of inspecting\nthe device by sensors and processing the collected data through\nmultitude of CV or ML techniques, which provides feedback\nthroughout manufacturing flow for further optimization [58].",
  "ML techniques, which provides feedback\nthroughout manufacturing flow for further optimization [58]. Any detected abnormalities notify the quality or process\nengineer in-charge for further fault assessment, only if a\nback-up Out-of-Control Action Plan is not implemented to\nautomatically halt the operation to prevent potential yield loss\n[59]. As a result, this eliminated the need for manual data\ntracking and analysis.",
  "ntial yield loss\n[59]. As a result, this eliminated the need for manual data\ntracking and analysis. 1) Wafer Quality Control: In regards to automating quality\ncontrol during semiconductor manufacturing, Azamfar et al.",
  "ontrol: In regards to automating quality\ncontrol during semiconductor manufacturing, Azamfar et al. [60] proposes an adaptable deep learning algorithm that’s\napplicable to a wide range of manufacturing settings that\nemploy varying operating conditions, so it offers a generalized\nfault detection mechanism to monitor optimal wafer quality,\nas experimental dataset is obtained from actual semiconductor\nmanufacturing. Using this method allows for predicting the\n\n=== Page 13 ===\nFig. 8.",
  "l semiconductor\nmanufacturing. Using this method allows for predicting the\n\n=== Page 13 ===\nFig. 8. Industry perspective from experts on using VR for training\nquality of wafers without tedious manual inspection, ulti-\nmately reducing human intervention in quality control of fab\nprocesses.",
  "us manual inspection, ulti-\nmately reducing human intervention in quality control of fab\nprocesses. Since deep learning algorithms require supervised\ntraining using enormous datasets to ensure a well-trained\nmodel, the same prototype can’t be carried onto the man-\nufacturing industry as it is not feasible to maintain such\nlarge database of labeled data that also accounts for varying\noperating conditions when considering the non-linear nature of\nmanufacturing.",
  "ed model was tested with an unlabeled target\ndata that’s also captured from various sensor sources. The\nmodel performance is evaluated using datasets obtained during\nreal etching process in wafer processing, which produced fa-\nvorable outcomes in demonstrating a generalized deep learning\nmodel that’s applicable for all scenarios in manufacturing.",
  "monstrating a generalized deep learning\nmodel that’s applicable for all scenarios in manufacturing. The ultimate goal is to lower reliance on human expertise\nand lessen manual inspection, which also lowers risk of\nhuman error and increases worker efficiency by automating\na repetitive task for process engineers [60]. Defects occurring in semiconductor devices take on a va-\nriety of visual shapes and textures as the fabrication process\nis highly complex.",
  "ces take on a va-\nriety of visual shapes and textures as the fabrication process\nis highly complex. As a result, manual inspection technique\nand classification remains dependent on the background of the\nexperts performing the inspects. Imoto et al. [61] introduces\na CNN-based transfer learning method for automatic defect\nclassification that overcomes any ambiguity associated with\nmanual classification, by assisting engineers in their tasks.",
  "training data, which is not feasible\nin large-scale manufacturing and various design IPs involved. Transfer learning serves as a solution to this issue through\nre-use of previous learned tasks on a limited database. At\nan actual manufacturing site, wafer surface SEM images of\n\n=== Page 14 ===\nvarious defects were sampled for performance assessment. As a result, the labor for manual inspection was reduced by\napproximately 2/3 compared to commercially-used automatic\ndefect classification methods.",
  "reduced by\napproximately 2/3 compared to commercially-used automatic\ndefect classification methods. 2) AI-Controlled Real-Time Cluster Tool Scheduler for\nWafer Processing: Cluster tools are an automated manufactur-\ning mechanism that consists of multiple computer-controlled\nprocess units, a wafer-handling robot, and loadlocks (LLs)\nfor loading and unloading wafers, as a part of the wafer\nfabrication process [62].",
  "loadlocks (LLs)\nfor loading and unloading wafers, as a part of the wafer\nfabrication process [62]. It allows for reducing the number\nof equipment needed in wafer processing steps by implement-\ning various process chambers with the same recipe on one\nplatform. Various wafer recipes rotating through the chamber\non different sequences, combined with the overall non-linearity\nof the manufacturing process, raises the processing complexity\nand inefficiency. Suerich et al.",
  "Cs and PCBs remain cases\nwhere the potential of intelligent mechanism is yet to be\nfully leveraged. Traditional inspections techniques have relied\non human input to validate and check electronic components\nfor both defects and malicious tampering, which is a time-\nconsuming process prone to human error as the dataset be-\ncomes larger [64].",
  "d streamline\nthe repetitive task of technicians and engineers involved in\nmanufacturing lines [65]. Optical inspection remains the gold standard for detecting\nany external or internal abnormalities for quality control in\npart of minimizing yield loss, as it is versatile for all types\nof electric components without needing destructive sample\npreparation.",
  "t is versatile for all types\nof electric components without needing destructive sample\npreparation. Defect classification of cross-sectional images\nobtained from optical, x-ray, or SEM tools is an arduous task\nwhen done manually and necessitate use of virtual metrology\nand advanced defect classification algorithms.",
  "ne manually and necessitate use of virtual metrology\nand advanced defect classification algorithms. Additionally,\nminiaturized features in recent nodes may result in noisier\nimages being produced, thus leaving failure analysis heavily\ndependent on SME input without extensive image processing\ntechniques.",
  "ving failure analysis heavily\ndependent on SME input without extensive image processing\ntechniques. However, rapid progressions in machine learning\nalgorithms have allowed for image recognition to become an\nautomated task [66], particularly with the advances in ML,\nparticularly CNN, a subset of Deep-Learning Neural Network\n(DNN), designed for processing high volumes of data. Since\ndefect detection is highly complex process, CV solutions alone\ncannot provide full assurance.",
  "Since\ndefect detection is highly complex process, CV solutions alone\ncannot provide full assurance. Subsequently, optical inspection\nsolutions are scaling towards ML/DL methods for a reconfig-\nurable approach to failure analysis, which also reduce the need\nfor preprocessing the image [67], [68].",
  "le approach to failure analysis, which also reduce the need\nfor preprocessing the image [67], [68]. Both techniques can\nbe combined with traditional CV algorithms to complement\nnewer ML-based techniques by extracting parametric features\nto reduce the amount of data needed to achieve high accuracy\nwhen training ML models [64]. This reduces the burden\non fab engineers that utilize defect information to optimize\nproduction lines [69].",
  "uces the burden\non fab engineers that utilize defect information to optimize\nproduction lines [69]. • Automated Via Detection for PCBs: While this case\nstudy’s main focus is on Printed Circuit Board (PCB) as-\nsurance, IC chips constitute a major part of any electronic\nsystem within a PCB, and both chips and PCBs happen\nto be the most counterfeited component as a result of\noutsourced manufacturing [70].",
  "alse-positive via detection. The results were confirmed using a deep learning CNN-\nbased algorithm. The aim of the study was to present an\nautomated non-destructive reverse engineering techniques\nthat minimizes human intervention for validation and\nverification of hardware boards. • Isolating IC TSV Defects:\n– Kim et al.",
  "fication in 3D-ICs\nthrough comprehensive analysis in feature extraction\nand pattern identification. The methodology con-\nsisted of training the CNN model with a dataset\nof TSV defect images from x-ray microscopy and\nSEM, which outperformed traditional image pro-\ncessing techniques by reducing human dependance\nthroughout the process by as much as 78.6%, but\nnevertheless requires a sharper classification accu-\nracy for size-dependent classification if it is to be\ndeployed in fab testing and packaging processes.",
  "y for size-dependent classification if it is to be\ndeployed in fab testing and packaging processes. – Wolz et al. [73] presents a more detailed view into\nusing x-ray microscopy and deep learning algorithms\nfor precise isolation of wall delamination defects in\nmicrometer-sized Cu-lined TSVs with a low depth-\nto-diameter ratio, to be used in quality control and\nprocess efficiency within R&D settings.",
  "the A-scan\nmode through a CNN algorithm, which outperformed\nother models in precise classification. While further optimization of the current model’s accu-\nracy and algorithm is needed to achieve full-scale industry\nuse, this proposed model resulted in a favorable outcome\nin automating defect detection for maximum production\nyield through locating and eliminating a variety of faults\nwhile minimizing human expertise in signal interpreta-\ntion.",
  "empha-\nsizing the significance of screening defective IPDs before\ntheir installation. Chuang et al. [77] proposed a machine\nlearning-based screening method to detect faulty IPD,\nspecifically capacitors with potential reliability issues. Using parametric data gathered from 360,000 integrated\npassive devices (IPDs) during the wafer probing test, their\ndeveloped ML model’s primary objective is identifying\nIPDs with low breakdown voltage, which signifies re-\nduced reliability.",
  "n facilitates the development of ML models,\neffectively harnessing the power of the collected data. Numerous prominent global enterprises have successfully\nemployed these capabilities in semiconductor fabs, ad-\nvanced packaging, fiber optics for transceivers, and pre-\n\n=== Page 16 ===\ncision placement for Surface Mount Technology (SMT). Remarkable enhancements have been observed, including\nimproved alignment accuracy, increased process yield,\nreduced cycle time, and minimized machine downtime.",
  "ed alignment accuracy, increased process yield,\nreduced cycle time, and minimized machine downtime. Using automated data acquisition and analysis with\nAI/ML will effectively minimize the human expertise\nto detect and predicts faults manually. As semiconduc-\ntor packaging continues evolving and becoming more\ncomplex, there are future scopes for the researcher to\nimprove automation and optimization of semiconductor\nmanufacturing to solve the reliability problem.",
  "r in thermal\ncharacterization of packaging, which ultimately decreases\nrisk of human error as well. • ML-based Classifiers for Predicting IC Yield in 3D\nPackaging: ML algorithms can be used to predict results\nof final package device tests, with the goal of spotting\nbad dies coming from front-end fabs before they are\npackaged, using dataset obtained from early stage wafer\nfabrication testing for each production unit.",
  "ckaged, using dataset obtained from early stage wafer\nfabrication testing for each production unit. This is espe-\ncially critical for 3D IC packaging devices, where one bad\ndie means the whole package fails. As a result, this leads\nto profit loss and puts extra burden on packaging engi-\nneers. Chen et al.",
  "s in automation and AR/VR, which are\ncurrently not fully leveraged by the semiconductor indus-\ntry. The developed future roadmaps paved the way for en-\nhanced education, training, and employee experience through\nAR/VR as well as future streamlining of manufacturing pro-\ncesses through preventative/predictive maintenance, automated\nwafer/die quality control, and inspection of IC packaging for\nhardware assurance.",
  "enance, automated\nwafer/die quality control, and inspection of IC packaging for\nhardware assurance. Ultimately, this ensures a secure supply\nchain that upholds the U.S. in the global chip race amid\nthe ongoing talent gap by employing the innovative potential\nof Industry 4.0 smart manufacturing.",
  "cheduling,” in 2021 22nd IEEE International\nConference on Industrial Technology (ICIT). IEEE, 2021. [31] T. Nakazawa and D. V. Kulkarni, “Anomaly detection and segmentation\nfor wafer defect patterns using deep convolutional encoder–decoder\nneural network architectures in semiconductor manufacturing,” IEEE\nTrans. Semicond. Manuf., vol. 32, no. 2, pp. 250–256, 2019.",
  "aterial handling system capability,” IEEE Trans. Semicond. Manuf.,\nvol. 33, no. 1, pp. 13–22, 2020. [33] U. Batool, M. I. Shapiai, M. Tahir, Z. H. Ismail, N. J. Zakaria, and\nA. Elfakharany, “A systematic review of deep learning for silicon wafer\ndefect recognition,” IEEE Access, vol. 9, pp. 116 572–116 593, 2021.",
  "eep learning for silicon wafer\ndefect recognition,” IEEE Access, vol. 9, pp. 116 572–116 593, 2021. [34] Y. Lu, C. Sun, X. Li, and L. Cheng, “Defect detection of integrated\ncircuit based on YOLOv5,” in 2022 IEEE 2nd International Conference\non Computer Communication and Artificial Intelligence (CCAI). IEEE,\n2022.",
  "International Conference\non Computer Communication and Artificial Intelligence (CCAI). IEEE,\n2022. [35] F. Adly, P. D. Yoo, S. Muhaidat, and Y. Al-Hammadi, “Machine-\nlearning-based identification of defect patterns in semiconductor wafer\nmaps: An overview and proposal,” in 2014 IEEE International Parallel\n& Distributed Processing Symposium Workshops. IEEE, 2014. [36] Y.-C. Hsu, J.-T. Wang, and W.-S. Huang, “Upon human’s unknown, can\nAI help to address uncertainty?",
  "7] Y. Ma, F. Wang, Q. Xie, L. Hong, J. Mellmann, Y. Sun, S. Gao,\nS. Singh, P. Venkatachalam, and J. Word, “Machine learning based\nwafer defect detection,” in Design-Process-Technology Co-optimization\nfor Manufacturability XIII, J. P. Cain and C.-M. Yuan, Eds. SPIE,\n2019. [38] J. Richter and D. Streitferdt, “Modern architecture for deep learning-\nbased automatic optical inspection,” in 2019 IEEE 43rd Annual Com-\nputer Software and Applications Conference (COMPSAC). IEEE, 2019.",
  "n,” in 2019 IEEE 43rd Annual Com-\nputer Software and Applications Conference (COMPSAC). IEEE, 2019. [39] S. Ghosh, M. A. M. Sathiaseelan, and N. Asadizanjani, “Deep learning-\nbased approaches for text recognition in PCB optical inspection: A\nsurvey,” in 2021 IEEE Physical Assurance and Inspection of Electronics\n(PAINE). IEEE, 2021. [40] D. Mehta, J.",
  "f things (amcot)—a smart manufacturing platform,” IEEE Robotics and\nAutomation Letters, vol. 2, pp. 1809–1816, 2017. [57] M. Khakifirooz, C. F. Chien, and Y.-J. Chen, “Bayesian inference for\nmining semiconductor manufacturing big data for yield enhancement\nand smart production to empower industry 4.0,” Appl. Soft Comput.,\nvol. 68, pp. 990–999, 2017. [58] S.-H. Huang and Y.-C. Pan, “Automated visual inspection in the semi-\nconductor industry: A survey,” Comput. Ind., vol. 66, pp. 1–10, 2015.",
  "isual inspection in the semi-\nconductor industry: A survey,” Comput. Ind., vol. 66, pp. 1–10, 2015. [59] P. Barar, K. K. Gan, and J. Lee, “Taking engineering automation to the\nnext level with artificial intelligence,” 2020 International Symposium on\nSemiconductor Manufacturing (ISSM), pp. 1–4, 2020. [60] M. Azamfar, X. Li, and J. Lee, “Deep learning-based domain adaptation\nmethod for fault diagnosis in semiconductor manufacturing,” IEEE\nTransactions on Semiconductor Manufacturing, vol. 33, pp.",
  "rnational Symposium on the Physical and\nFailure Analysis of Integrated Circuits (IPFA). IEEE, 2021. [66] L. H. d. S. Silva, G. O. d. A. Azevedo, B. J. T. Fernandes, B. L. D.\nBezerra, E. B. Lima, and S. C. Oliveira, “Automatic optical inspection\nfor defective PCB detection using transfer learning,” in 2019 IEEE Latin\nAmerican Conference on Computational Intelligence (LA-CCI). IEEE,\n2019.",
  "Damon L and\nAsadizanjani, Navid, “FPIC: A novel semantic dataset for optical PCB\nassurance,” 2022. [68] X. Yang, F. Dong, F. Liang, and G. Zhang, “Chip defect detection based\non deep learning method,” in 2021 IEEE International Conference on\nPower Electronics, Computer Applications (ICPECA). IEEE, 2021. [69] L.\nPeters,\n“Improving\nyield\nwith\nmachine\nlearning,”\nhttps://semiengineering.com/improving-yield-with-machine-learning/,\nJul. 2022, accessed: 2023-7-27.",
  "l and Multi-Physics Simulation and Experiments in\nMicroelectronics and Microsystems, pp. 1–4, 2015. [76] A. S. Nair, P. Hoffrogge, P. Czurratis, E. Kuehnicke, and M. Wolf,\n“Automated defect classification in semiconductor devices using deep\nlearning networks,” 2022 IEEE International Symposium on the Physical\nand Failure Analysis of Integrated Circuits (IPFA), pp. 1–8, 2022. [77] C.-H. Chuang, K.-W. Hou, C.-W. Wu, M. Lee, C.-H. Tsai, H. Chen, and\nM.-J.",
  "tive thermal\nconductivity of semiconductor package,” IEEE Access, vol. 10, pp. 51 995–52 007, 2022. [81] H. Chen and D. Boning, “Online and incremental machine learning\napproaches for IC yield improvement,” in 2017 IEEE/ACM International\nConference on Computer-Aided Design (ICCAD). IEEE, 2017.",
  "formation Theory 39, 930–945\n(1993), conference Name: IEEE Transactions on Information Theory. 12I. Goodfellow, Y. Bengio, and A. Courville, Deep learning, Adaptive com-\nputation and machine learning (The MIT Press, Cambridge, Massachusetts,\n2016). 13G. Pang, L. Lu,\nand G. E. Karniadakis, “fPINNs: Fractional Physics-\nInformed Neural Networks,” SIAM Journal on Scientific Computing 41,\nA2603–A2626 (2019), publisher: Society for Industrial and Applied Math-\nematics. 14G.",
  "functionalities that confer the possibility of robust device architecture with higher throughput. Furthermore, with the growing packing density of FET arrays on a single wafer, high \nperformance integrated circuits (ICs) can reach an operating temperature as high as 500K,24 \nmaking it essential to understand and exploit novel properties of 2D materials based devices at \nhigh temperatures.",
  "for building multilevel memory and synapse arrays, facilitating complex data processing tasks. 2. Results and Discussion \nMonolayer (ML) MoS2 (triangular domains of size ~30 𝜇m) are directly synthesized on \nSiO2(285 nm)/Si substrate by using the salt-assisted chemical vapor deposition (CVD) \ntechnique (see the Methods section for more details).25 Figure 1(a) displays the prominent \nRaman active modes i.e. E2g and A1g of as-grown MoS2.",
  "(∆𝜔= 19 \ncm-1) between these phonon modes are characteristic signature of ML nature of our sample. The Lorentz fit results provide the FWHM of E2g  (~2.5 cm-1) and A1g (~5.2 cm-1) modes \ncomparable to that of exfoliated MoS2 which depict high crystallinity of our CVD grown \nsamples.26 Figure 1(b) displays the optical micrograph of as-fabricated MoS2 devices with \nsilver (Ag) as drain/source electrodes.",
  "Lorentz fit \nresults (solid red lines) provide the high crystallinity of CVD grown ML MoS2 sample. (b) \nOptical image of the MoS2 device having equal channel widths (10 𝜇m) and length varies from \n1 𝜇m to 4 𝜇m, Ag is being used as source/drain electrodes (shown in false color). (c) \nPhotoluminescence mapping confirms the uniform optical grade quality of the MoS2 sample \nwith robust device fabrication.",
  "sor and growth substrate is minimized \nto 3 mm to channelize the sulfur feeding during growth time. Device Fabrication: The monolayer MoS2 based mem-transistors are fabricated by using a \nphotolithography (Heidelberg μPG 101) system. Initially, the salt-assisted CVD grown MoS2 \nsamples on SiO2/Si substrate are coated with a positive photoresist (ma-p-1205) by a spin \ncoater (SUSS Microtech) and then baked at 80 °C for 1 min.",
  "itive photoresist (ma-p-1205) by a spin \ncoater (SUSS Microtech) and then baked at 80 °C for 1 min. Under the inspection of a high-\nresolution microscope, the contact patterns of several channel lengths are exposed on the \nmonolayer MoS2 flakes with a 405 nm laser in photolithography. The exposed patterns are \n\n=== Page 26 ===\n26 \n \ndeveloped with an alkaline solution (1:4, NaOH:DI water) for 1 min.",
  "sign UTDM which relies on the possibility to design a metamaterial with given spectral \nproperties. It is important that UTDMs can be realized using not only metal, but also semiconductor \nor dielectric structures, while local structure imperfections appear to be not significant due to \ntopologically protected zero reflection. Therefore, in contrast to many other metamaterial \nstructures, they can be fabricated by cost-efficient methods such as nanoparticle lithography or self-\nassembling.",
  "y can be fabricated by cost-efficient methods such as nanoparticle lithography or self-\nassembling. Our work opens endless opportunities for theoreticians to design hypersensitive TDMs \nfor biosensing (and other applications) as well as novel exciting possibilities for experimentalists to \nrealize these UTDMs using nanostructured and heterostructured (meta)materials.",
  "rts. Our work paves \nway to robust, inexpensive, fast and accessible label-free optical biosensors. === Page 19 ===\nMaterials and Methods \nDevice fabrication \nHigh-quality regular and homogenous arrays of gold coupled dot pairs were produced by e-beam \nlithography on a clean microscopic glass substrate covered by a thin Cr (5nm) sublayer (routinely \nused to avoid charging during electron beam lithography)."
]