<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="show_ALU_in_7segment.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/show_ALU_in_7segment_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/show_ALU_in_7segment_timesim.v"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/show_alu_in_7segment_timesim.sdf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="show_ALU_in_7segment.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="show_ALU_in_7segment.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="show_ALU_in_7segment.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="show_ALU_in_7segment.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="show_ALU_in_7segment.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="show_ALU_in_7segment.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="show_ALU_in_7segment.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="show_ALU_in_7segment.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="show_ALU_in_7segment.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="show_ALU_in_7segment.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="show_ALU_in_7segment.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="show_ALU_in_7segment.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="show_ALU_in_7segment.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="show_ALU_in_7segment.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="show_ALU_in_7segment.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="show_ALU_in_7segment.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="show_ALU_in_7segment.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="show_ALU_in_7segment.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="show_ALU_in_7segment.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="show_ALU_in_7segment_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="show_ALU_in_7segment_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="show_ALU_in_7segment_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="show_ALU_in_7segment_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="show_ALU_in_7segment_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="show_ALU_in_7segment_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="show_ALU_in_7segment_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="show_ALU_in_7segment_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="show_ALU_in_7segment_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="show_ALU_in_7segment_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="show_ALU_in_7segment_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="show_ALU_in_7segment_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="show_ALU_in_7segment_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="show_ALU_in_7segment_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="show_ALU_in_7segment_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_7segment_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_7segment_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_7segment_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_show_7segment_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_show_7segment_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_show_7segment_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_show_7segment_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_show_7segment_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_show_7segment_par.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1604053118" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1604053118">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1604054920" xil_pn:in_ck="1970415623543483681" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1604054920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="hex2sevensegment.v"/>
      <outfile xil_pn:name="show_ALU_in_7segment.v"/>
      <outfile xil_pn:name="test_show_7segment.v"/>
    </transform>
    <transform xil_pn:end_ts="1604054587" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1252993764268876313" xil_pn:start_ts="1604054587">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604054587" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-305937900157038505" xil_pn:start_ts="1604054587">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604053118" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2380366995027321153" xil_pn:start_ts="1604053118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604054920" xil_pn:in_ck="1970415623543483681" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1604054920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="hex2sevensegment.v"/>
      <outfile xil_pn:name="show_ALU_in_7segment.v"/>
      <outfile xil_pn:name="test_show_7segment.v"/>
    </transform>
    <transform xil_pn:end_ts="1604054922" xil_pn:in_ck="1970415623543483681" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3253661339634985080" xil_pn:start_ts="1604054920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_show_7segment_beh.prj"/>
      <outfile xil_pn:name="test_show_7segment_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1604054923" xil_pn:in_ck="6551876579842780056" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1697696020787228731" xil_pn:start_ts="1604054922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_show_7segment_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1604050953" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1604050953">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1604050953" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4046845973267425871" xil_pn:start_ts="1604050953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604050953" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2380366995027321153" xil_pn:start_ts="1604050953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604050953" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1604050953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604050953" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3121376673351247663" xil_pn:start_ts="1604050953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604050953" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1604050953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604050953" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1224634156428985355" xil_pn:start_ts="1604050953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604054873" xil_pn:in_ck="-493806415026006636" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2575244434004406967" xil_pn:start_ts="1604054864">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="show_ALU_in_7segment.lso"/>
      <outfile xil_pn:name="show_ALU_in_7segment.ngc"/>
      <outfile xil_pn:name="show_ALU_in_7segment.ngr"/>
      <outfile xil_pn:name="show_ALU_in_7segment.prj"/>
      <outfile xil_pn:name="show_ALU_in_7segment.stx"/>
      <outfile xil_pn:name="show_ALU_in_7segment.syr"/>
      <outfile xil_pn:name="show_ALU_in_7segment.xst"/>
      <outfile xil_pn:name="show_ALU_in_7segment_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1604050970" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5880897447018410589" xil_pn:start_ts="1604050970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604054880" xil_pn:in_ck="-3973682743794801497" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2973130982262554978" xil_pn:start_ts="1604054873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="show_ALU_in_7segment.bld"/>
      <outfile xil_pn:name="show_ALU_in_7segment.ngd"/>
      <outfile xil_pn:name="show_ALU_in_7segment_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1604054888" xil_pn:in_ck="-3973682743794801496" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="304711778406361947" xil_pn:start_ts="1604054880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="show_ALU_in_7segment.pcf"/>
      <outfile xil_pn:name="show_ALU_in_7segment_map.map"/>
      <outfile xil_pn:name="show_ALU_in_7segment_map.mrp"/>
      <outfile xil_pn:name="show_ALU_in_7segment_map.ncd"/>
      <outfile xil_pn:name="show_ALU_in_7segment_map.ngm"/>
      <outfile xil_pn:name="show_ALU_in_7segment_map.xrpt"/>
      <outfile xil_pn:name="show_ALU_in_7segment_summary.xml"/>
      <outfile xil_pn:name="show_ALU_in_7segment_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1604054902" xil_pn:in_ck="5214844348902524865" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-5189723633469429705" xil_pn:start_ts="1604054888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="show_ALU_in_7segment.ncd"/>
      <outfile xil_pn:name="show_ALU_in_7segment.pad"/>
      <outfile xil_pn:name="show_ALU_in_7segment.par"/>
      <outfile xil_pn:name="show_ALU_in_7segment.ptwx"/>
      <outfile xil_pn:name="show_ALU_in_7segment.unroutes"/>
      <outfile xil_pn:name="show_ALU_in_7segment.xpi"/>
      <outfile xil_pn:name="show_ALU_in_7segment_pad.csv"/>
      <outfile xil_pn:name="show_ALU_in_7segment_pad.txt"/>
      <outfile xil_pn:name="show_ALU_in_7segment_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1604055069" xil_pn:in_ck="-3973682743794801628" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-6675551421908061961" xil_pn:start_ts="1604055062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/show_ALU_in_7segment_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/show_ALU_in_7segment_timesim.v"/>
      <outfile xil_pn:name="netgen/par/show_alu_in_7segment_timesim.sdf"/>
    </transform>
    <transform xil_pn:end_ts="1604055069" xil_pn:in_ck="-4989670873495232208" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1604055069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen/par/show_ALU_in_7segment_timesim.v"/>
      <outfile xil_pn:name="netgen/par/show_alu_in_7segment_timesim.sdf"/>
      <outfile xil_pn:name="test_show_7segment.v"/>
    </transform>
    <transform xil_pn:end_ts="1604055074" xil_pn:in_ck="5074080131969714635" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="1699540274506973848" xil_pn:start_ts="1604055069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_show_7segment_isim_par.exe"/>
      <outfile xil_pn:name="test_show_7segment_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1604055075" xil_pn:in_ck="6551876597778649260" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-6077574747919870400" xil_pn:start_ts="1604055074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_show_7segment_isim_par.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1604054902" xil_pn:in_ck="-3973682743794801628" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1604054897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="show_ALU_in_7segment.twr"/>
      <outfile xil_pn:name="show_ALU_in_7segment.twx"/>
    </transform>
  </transforms>

</generated_project>
