xmverilog(64): 20.09-s007: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xmverilog	20.09-s007: Started on Mar 01, 2023 at 20:31:54 CST
ncverilog
	ALU_tb.v
	+define+FSDB
	+access+r
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
Recompiling... reason: file './ALU.v' is newer than expected.
	expected: Wed Mar  1 20:01:56 2023
	actual:   Wed Mar  1 20:22:39 2023
file: ALU_tb.v
	module worklib.ALU:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ALU:v <0x1ac00c21>
			streams:   5, words:  6676
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:                6       6
		Scalar wires:             1       -
		Vectored wires:           8       -
		Always blocks:            2       2
		Initial blocks:           4       4
		Cont. assignments:        3       4
		Pseudo assignments:       3       3
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.ALU_tb:v
Loading snapshot worklib.ALU_tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_20.09.007/tools/xcelium/files/xmsimrc
xcelium> run
FSDB Dumper for IUS, Release Verdi_N-2017.12, Linux x86_64/64bit, 11/12/2017
(C) 1996 - 2017 by Synopsys, Inc.
***********************************************************************
*  ERROR -                                                            *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior, please contact Synopsys support for   *
*  assistance.                                                        *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'ALU.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
                   0 opcode = 00, src1 = 0000000f, src2 = 00000002, alu_out = 00000011, alu_overflow = 0
                  10 opcode = 00, src1 = ffffffff, src2 = 00000002, alu_out = 00000001, alu_overflow = 0
                  20 opcode = 00, src1 = 7fffffff, src2 = 00000002, alu_out = 80000001, alu_overflow = 1
                  30 opcode = 01, src1 = 00000001, src2 = 00000002, alu_out = ffffffff, alu_overflow = 0
                  40 opcode = 02, src1 = ffff0000, src2 = 00000000, alu_out = ffff0000, alu_overflow = 0
                  50 opcode = 03, src1 = ffff0000, src2 = 00ff0000, alu_out = 00ff0000, alu_overflow = 0
                  60 opcode = 04, src1 = ffff0000, src2 = 00ffff00, alu_out = ff00ff00, alu_overflow = 0
                  70 opcode = 05, src1 = 0000ffff, src2 = 00000000, alu_out = ffff0000, alu_overflow = 0
                  80 opcode = 06, src1 = ffff0000, src2 = 00ff0000, alu_out = ff00ffff, alu_overflow = 0
                  90 opcode = 07, src1 = ffff0000, src2 = 00000000, alu_out = 0000ffff, alu_overflow = 0
                 100 opcode = 08, src1 = 12345678, src2 = ffffffff, alu_out = 12345678, alu_overflow = 0
                 110 opcode = 09, src1 = 12345678, src2 = ffffffff, alu_out = ffffffff, alu_overflow = 0
                 120 opcode = 0a, src1 = ffffffff, src2 = 00000000, alu_out = 00000001, alu_overflow = 0
                 130 opcode = 0b, src1 = 12345678, src2 = ffffffff, alu_out = 00000000, alu_overflow = 0
                 140 opcode = 0c, src1 = 12345678, src2 = ffffffff, alu_out = 00000001, alu_overflow = 0
                 150 opcode = 0d, src1 = ff0000ff, src2 = 00000008, alu_out = ffff0000, alu_overflow = 0
                 160 opcode = 0e, src1 = ff0000ff, src2 = 00000008, alu_out = 0000ff00, alu_overflow = 0
                 170 opcode = 0f, src1 = ff0000ff, src2 = 00000008, alu_out = 00ff0000, alu_overflow = 0
                 180 opcode = 10, src1 = ff0000ff, src2 = 00000008, alu_out = 0000ff00, alu_overflow = 0
                 190 opcode = 11, src1 = 0f0f0f0f, src2 = 00000004, alu_out = f0f0f0f0, alu_overflow = 0
                 200 opcode = 12, src1 = 0f0f0f0f, src2 = 00000004, alu_out = f0f0f0f0, alu_overflow = 0
                 210 opcode = 13, src1 = 7fffffff, src2 = 00000002, alu_out = 80000001, alu_overflow = 0




        ****************************               
        **                        **       |\__||  
        **  Congratulations !!    **      / O.O  | 
        **                        **    /_____   | 
        **  Simulation PASS!!     **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|


Simulation complete via $finish(1) at time 310 NS + 0
./ALU_tb.v:310 	#100  $finish;
xcelium> exit
TOOL:	xmverilog	20.09-s007: Exiting on Mar 01, 2023 at 20:31:55 CST  (total: 00:00:01)
