
Loading design for application trce from file test_impl1.ncd.
Design name: lab2
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Wed Nov 04 18:45:09 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o test_impl1.twr -gui test_impl1.ncd test_impl1.prf 
Design file:     test_impl1.ncd
Preference file: test_impl1.prf
Device,speed:    LFXP2-8E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_25m_c" 702.741000 MHz ;
            2009 items scored, 2000 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 6.446ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_debounce_cnt[10]  (from clk_25m_c +)
   Destination:    FF         Data in        I1_R_tx_serio[0]  (to clk_25m_c +)

   Delay:               7.984ns  (17.8% logic, 82.2% route), 5 logic levels.

 Constraint Details:

      7.984ns physical path delay I1/SLICE_24 to rs232_tx_MGIOL exceeds
      1.423ns delay constraint less
     -0.161ns skew and
      0.046ns CE_SET requirement (totaling 1.538ns) by 6.446ns

IOL_T20B attributes: FINE=FDEL0

 Physical Path Details:

      Data path I1/SLICE_24 to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C19C.CLK to     R14C19C.Q1 I1/SLICE_24 (from clk_25m_c)
ROUTE         7     1.578     R14C19C.Q1 to     R14C21D.B0 I1/R_debounce_cnt[10]
CTOF_DEL    ---     0.260     R14C21D.B0 to     R14C21D.F0 I1/SLICE_65
ROUTE         1     1.050     R14C21D.F0 to     R14C21D.B1 I1/m15_0_a3_12
CTOF_DEL    ---     0.260     R14C21D.B1 to     R14C21D.F1 I1/SLICE_65
ROUTE         1     0.848     R14C21D.F1 to     R14C22D.A1 I1/R_debounce_cnt_RNIS4PV4[2]
CTOF_DEL    ---     0.260     R14C22D.A1 to     R14C22D.F1 I1/SLICE_48
ROUTE         1     1.174     R14C22D.F1 to     R10C19C.D1 I1/g0_0_mb_1
CTOF_DEL    ---     0.260     R10C19C.D1 to     R10C19C.F1 I1/SLICE_73
ROUTE         5     1.911     R10C19C.F1 to    IOL_T20B.CE I1.R_tx_ser_1_sqmuxa_i (to clk_25m_c)
                  --------
                    7.984   (17.8% logic, 82.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.249       61.PADDI to    R14C19C.CLK clk_25m_c
                  --------
                    1.249   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.410       61.PADDI to   IOL_T20B.CLK clk_25m_c
                  --------
                    1.410   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 6.415ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_debounce_cnt[2]  (from clk_25m_c +)
   Destination:    FF         Data in        I1_R_tx_serio[0]  (to clk_25m_c +)

   Delay:               7.953ns  (17.9% logic, 82.1% route), 5 logic levels.

 Constraint Details:

      7.953ns physical path delay I1/SLICE_28 to rs232_tx_MGIOL exceeds
      1.423ns delay constraint less
     -0.161ns skew and
      0.046ns CE_SET requirement (totaling 1.538ns) by 6.415ns

IOL_T20B attributes: FINE=FDEL0

 Physical Path Details:

      Data path I1/SLICE_28 to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C18B.CLK to     R14C18B.Q1 I1/SLICE_28 (from clk_25m_c)
ROUTE         6     1.477     R14C18B.Q1 to     R14C19D.A1 I1/R_debounce_cnt[2]
CTOF_DEL    ---     0.260     R14C19D.A1 to     R14C19D.F1 I1/SLICE_69
ROUTE         1     1.120     R14C19D.F1 to     R14C21D.C1 I1/g1_9_0
CTOF_DEL    ---     0.260     R14C21D.C1 to     R14C21D.F1 I1/SLICE_65
ROUTE         1     0.848     R14C21D.F1 to     R14C22D.A1 I1/R_debounce_cnt_RNIS4PV4[2]
CTOF_DEL    ---     0.260     R14C22D.A1 to     R14C22D.F1 I1/SLICE_48
ROUTE         1     1.174     R14C22D.F1 to     R10C19C.D1 I1/g0_0_mb_1
CTOF_DEL    ---     0.260     R10C19C.D1 to     R10C19C.F1 I1/SLICE_73
ROUTE         5     1.911     R10C19C.F1 to    IOL_T20B.CE I1.R_tx_ser_1_sqmuxa_i (to clk_25m_c)
                  --------
                    7.953   (17.9% logic, 82.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.249       61.PADDI to    R14C18B.CLK clk_25m_c
                  --------
                    1.249   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.410       61.PADDI to   IOL_T20B.CLK clk_25m_c
                  --------
                    1.410   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 6.404ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_debounce_cnt[31]  (from clk_25m_c +)
   Destination:    FF         Data in        I1_R_tx_serio[0]  (to clk_25m_c +)

   Delay:               7.942ns  (17.9% logic, 82.1% route), 5 logic levels.

 Constraint Details:

      7.942ns physical path delay I1/SLICE_13 to rs232_tx_MGIOL exceeds
      1.423ns delay constraint less
     -0.161ns skew and
      0.046ns CE_SET requirement (totaling 1.538ns) by 6.404ns

IOL_T20B attributes: FINE=FDEL0

 Physical Path Details:

      Data path I1/SLICE_13 to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C23B.CLK to     R14C23B.Q0 I1/SLICE_13 (from clk_25m_c)
ROUTE         6     1.466     R14C23B.Q0 to     R14C19D.C1 I1/R_debounce_cnt[31]
CTOF_DEL    ---     0.260     R14C19D.C1 to     R14C19D.F1 I1/SLICE_69
ROUTE         1     1.120     R14C19D.F1 to     R14C21D.C1 I1/g1_9_0
CTOF_DEL    ---     0.260     R14C21D.C1 to     R14C21D.F1 I1/SLICE_65
ROUTE         1     0.848     R14C21D.F1 to     R14C22D.A1 I1/R_debounce_cnt_RNIS4PV4[2]
CTOF_DEL    ---     0.260     R14C22D.A1 to     R14C22D.F1 I1/SLICE_48
ROUTE         1     1.174     R14C22D.F1 to     R10C19C.D1 I1/g0_0_mb_1
CTOF_DEL    ---     0.260     R10C19C.D1 to     R10C19C.F1 I1/SLICE_73
ROUTE         5     1.911     R10C19C.F1 to    IOL_T20B.CE I1.R_tx_ser_1_sqmuxa_i (to clk_25m_c)
                  --------
                    7.942   (17.9% logic, 82.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.249       61.PADDI to    R14C23B.CLK clk_25m_c
                  --------
                    1.249   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.410       61.PADDI to   IOL_T20B.CLK clk_25m_c
                  --------
                    1.410   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 6.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_debounce_cnt[24]  (from clk_25m_c +)
   Destination:    FF         Data in        I1_R_tx_serio[0]  (to clk_25m_c +)

   Delay:               7.782ns  (18.3% logic, 81.7% route), 5 logic levels.

 Constraint Details:

      7.782ns physical path delay I1/SLICE_17 to rs232_tx_MGIOL exceeds
      1.423ns delay constraint less
     -0.161ns skew and
      0.046ns CE_SET requirement (totaling 1.538ns) by 6.244ns

IOL_T20B attributes: FINE=FDEL0

 Physical Path Details:

      Data path I1/SLICE_17 to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C22A.CLK to     R14C22A.Q1 I1/SLICE_17 (from clk_25m_c)
ROUTE         6     1.578     R14C22A.Q1 to     R13C21B.B1 I1/R_debounce_cnt[24]
CTOF_DEL    ---     0.260     R13C21B.B1 to     R13C21B.F1 I1/SLICE_70
ROUTE         1     0.848     R13C21B.F1 to     R14C21D.A1 I1/g1_10_0
CTOF_DEL    ---     0.260     R14C21D.A1 to     R14C21D.F1 I1/SLICE_65
ROUTE         1     0.848     R14C21D.F1 to     R14C22D.A1 I1/R_debounce_cnt_RNIS4PV4[2]
CTOF_DEL    ---     0.260     R14C22D.A1 to     R14C22D.F1 I1/SLICE_48
ROUTE         1     1.174     R14C22D.F1 to     R10C19C.D1 I1/g0_0_mb_1
CTOF_DEL    ---     0.260     R10C19C.D1 to     R10C19C.F1 I1/SLICE_73
ROUTE         5     1.911     R10C19C.F1 to    IOL_T20B.CE I1.R_tx_ser_1_sqmuxa_i (to clk_25m_c)
                  --------
                    7.782   (18.3% logic, 81.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.249       61.PADDI to    R14C22A.CLK clk_25m_c
                  --------
                    1.249   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.410       61.PADDI to   IOL_T20B.CLK clk_25m_c
                  --------
                    1.410   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 6.211ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_debounce_cnt[26]  (from clk_25m_c +)
   Destination:    FF         Data in        I1_R_tx_serio[0]  (to clk_25m_c +)

   Delay:               7.749ns  (18.4% logic, 81.6% route), 5 logic levels.

 Constraint Details:

      7.749ns physical path delay I1/SLICE_16 to rs232_tx_MGIOL exceeds
      1.423ns delay constraint less
     -0.161ns skew and
      0.046ns CE_SET requirement (totaling 1.538ns) by 6.211ns

IOL_T20B attributes: FINE=FDEL0

 Physical Path Details:

      Data path I1/SLICE_16 to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C22B.CLK to     R14C22B.Q1 I1/SLICE_16 (from clk_25m_c)
ROUTE         6     1.273     R14C22B.Q1 to     R14C19D.B1 I1/R_debounce_cnt[26]
CTOF_DEL    ---     0.260     R14C19D.B1 to     R14C19D.F1 I1/SLICE_69
ROUTE         1     1.120     R14C19D.F1 to     R14C21D.C1 I1/g1_9_0
CTOF_DEL    ---     0.260     R14C21D.C1 to     R14C21D.F1 I1/SLICE_65
ROUTE         1     0.848     R14C21D.F1 to     R14C22D.A1 I1/R_debounce_cnt_RNIS4PV4[2]
CTOF_DEL    ---     0.260     R14C22D.A1 to     R14C22D.F1 I1/SLICE_48
ROUTE         1     1.174     R14C22D.F1 to     R10C19C.D1 I1/g0_0_mb_1
CTOF_DEL    ---     0.260     R10C19C.D1 to     R10C19C.F1 I1/SLICE_73
ROUTE         5     1.911     R10C19C.F1 to    IOL_T20B.CE I1.R_tx_ser_1_sqmuxa_i (to clk_25m_c)
                  --------
                    7.749   (18.4% logic, 81.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.249       61.PADDI to    R14C22B.CLK clk_25m_c
                  --------
                    1.249   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.410       61.PADDI to   IOL_T20B.CLK clk_25m_c
                  --------
                    1.410   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 6.095ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_debounce_cnt[3]  (from clk_25m_c +)
   Destination:    FF         Data in        I1_R_tx_serio[0]  (to clk_25m_c +)

   Delay:               7.633ns  (18.6% logic, 81.4% route), 5 logic levels.

 Constraint Details:

      7.633ns physical path delay I1/SLICE_27 to rs232_tx_MGIOL exceeds
      1.423ns delay constraint less
     -0.161ns skew and
      0.046ns CE_SET requirement (totaling 1.538ns) by 6.095ns

IOL_T20B attributes: FINE=FDEL0

 Physical Path Details:

      Data path I1/SLICE_27 to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C18C.CLK to     R14C18C.Q0 I1/SLICE_27 (from clk_25m_c)
ROUTE         6     1.157     R14C18C.Q0 to     R14C19D.D1 I1/R_debounce_cnt[3]
CTOF_DEL    ---     0.260     R14C19D.D1 to     R14C19D.F1 I1/SLICE_69
ROUTE         1     1.120     R14C19D.F1 to     R14C21D.C1 I1/g1_9_0
CTOF_DEL    ---     0.260     R14C21D.C1 to     R14C21D.F1 I1/SLICE_65
ROUTE         1     0.848     R14C21D.F1 to     R14C22D.A1 I1/R_debounce_cnt_RNIS4PV4[2]
CTOF_DEL    ---     0.260     R14C22D.A1 to     R14C22D.F1 I1/SLICE_48
ROUTE         1     1.174     R14C22D.F1 to     R10C19C.D1 I1/g0_0_mb_1
CTOF_DEL    ---     0.260     R10C19C.D1 to     R10C19C.F1 I1/SLICE_73
ROUTE         5     1.911     R10C19C.F1 to    IOL_T20B.CE I1.R_tx_ser_1_sqmuxa_i (to clk_25m_c)
                  --------
                    7.633   (18.6% logic, 81.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.249       61.PADDI to    R14C18C.CLK clk_25m_c
                  --------
                    1.249   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.410       61.PADDI to   IOL_T20B.CLK clk_25m_c
                  --------
                    1.410   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 6.086ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_debounce_cnt[7]  (from clk_25m_c +)
   Destination:    FF         Data in        I1_R_tx_serio[0]  (to clk_25m_c +)

   Delay:               7.624ns  (18.7% logic, 81.3% route), 5 logic levels.

 Constraint Details:

      7.624ns physical path delay I1/SLICE_25 to rs232_tx_MGIOL exceeds
      1.423ns delay constraint less
     -0.161ns skew and
      0.046ns CE_SET requirement (totaling 1.538ns) by 6.086ns

IOL_T20B attributes: FINE=FDEL0

 Physical Path Details:

      Data path I1/SLICE_25 to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C19B.CLK to     R14C19B.Q0 I1/SLICE_25 (from clk_25m_c)
ROUTE         7     1.218     R14C19B.Q0 to     R14C21D.A0 I1/R_debounce_cnt[7]
CTOF_DEL    ---     0.260     R14C21D.A0 to     R14C21D.F0 I1/SLICE_65
ROUTE         1     1.050     R14C21D.F0 to     R14C21D.B1 I1/m15_0_a3_12
CTOF_DEL    ---     0.260     R14C21D.B1 to     R14C21D.F1 I1/SLICE_65
ROUTE         1     0.848     R14C21D.F1 to     R14C22D.A1 I1/R_debounce_cnt_RNIS4PV4[2]
CTOF_DEL    ---     0.260     R14C22D.A1 to     R14C22D.F1 I1/SLICE_48
ROUTE         1     1.174     R14C22D.F1 to     R10C19C.D1 I1/g0_0_mb_1
CTOF_DEL    ---     0.260     R10C19C.D1 to     R10C19C.F1 I1/SLICE_73
ROUTE         5     1.911     R10C19C.F1 to    IOL_T20B.CE I1.R_tx_ser_1_sqmuxa_i (to clk_25m_c)
                  --------
                    7.624   (18.7% logic, 81.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.249       61.PADDI to    R14C19B.CLK clk_25m_c
                  --------
                    1.249   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.410       61.PADDI to   IOL_T20B.CLK clk_25m_c
                  --------
                    1.410   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 6.077ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_debounce_cnt[6]  (from clk_25m_c +)
   Destination:    FF         Data in        I1_R_tx_serio[0]  (to clk_25m_c +)

   Delay:               7.615ns  (18.7% logic, 81.3% route), 5 logic levels.

 Constraint Details:

      7.615ns physical path delay I1/SLICE_26 to rs232_tx_MGIOL exceeds
      1.423ns delay constraint less
     -0.161ns skew and
      0.046ns CE_SET requirement (totaling 1.538ns) by 6.077ns

IOL_T20B attributes: FINE=FDEL0

 Physical Path Details:

      Data path I1/SLICE_26 to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C19A.CLK to     R14C19A.Q1 I1/SLICE_26 (from clk_25m_c)
ROUTE         7     1.209     R14C19A.Q1 to     R14C21D.D0 I1/R_debounce_cnt[6]
CTOF_DEL    ---     0.260     R14C21D.D0 to     R14C21D.F0 I1/SLICE_65
ROUTE         1     1.050     R14C21D.F0 to     R14C21D.B1 I1/m15_0_a3_12
CTOF_DEL    ---     0.260     R14C21D.B1 to     R14C21D.F1 I1/SLICE_65
ROUTE         1     0.848     R14C21D.F1 to     R14C22D.A1 I1/R_debounce_cnt_RNIS4PV4[2]
CTOF_DEL    ---     0.260     R14C22D.A1 to     R14C22D.F1 I1/SLICE_48
ROUTE         1     1.174     R14C22D.F1 to     R10C19C.D1 I1/g0_0_mb_1
CTOF_DEL    ---     0.260     R10C19C.D1 to     R10C19C.F1 I1/SLICE_73
ROUTE         5     1.911     R10C19C.F1 to    IOL_T20B.CE I1.R_tx_ser_1_sqmuxa_i (to clk_25m_c)
                  --------
                    7.615   (18.7% logic, 81.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.249       61.PADDI to    R14C19A.CLK clk_25m_c
                  --------
                    1.249   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to rs232_tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.410       61.PADDI to   IOL_T20B.CLK clk_25m_c
                  --------
                    1.410   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 6.029ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_debounce_cnt[10]  (from clk_25m_c +)
   Destination:    FF         Data in        I1/R_tx_ser[2]  (to clk_25m_c +)
                   FF                        I1/R_tx_ser[1]

   Delay:               7.208ns  (19.7% logic, 80.3% route), 5 logic levels.

 Constraint Details:

      7.208ns physical path delay I1/SLICE_24 to I1/SLICE_38 exceeds
      1.423ns delay constraint less
      0.000ns skew and
      0.244ns CE_SET requirement (totaling 1.179ns) by 6.029ns

 Physical Path Details:

      Data path I1/SLICE_24 to I1/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C19C.CLK to     R14C19C.Q1 I1/SLICE_24 (from clk_25m_c)
ROUTE         7     1.578     R14C19C.Q1 to     R14C21D.B0 I1/R_debounce_cnt[10]
CTOF_DEL    ---     0.260     R14C21D.B0 to     R14C21D.F0 I1/SLICE_65
ROUTE         1     1.050     R14C21D.F0 to     R14C21D.B1 I1/m15_0_a3_12
CTOF_DEL    ---     0.260     R14C21D.B1 to     R14C21D.F1 I1/SLICE_65
ROUTE         1     0.848     R14C21D.F1 to     R14C22D.A1 I1/R_debounce_cnt_RNIS4PV4[2]
CTOF_DEL    ---     0.260     R14C22D.A1 to     R14C22D.F1 I1/SLICE_48
ROUTE         1     1.174     R14C22D.F1 to     R10C19C.D1 I1/g0_0_mb_1
CTOF_DEL    ---     0.260     R10C19C.D1 to     R10C19C.F1 I1/SLICE_73
ROUTE         5     1.135     R10C19C.F1 to      R9C20C.CE I1.R_tx_ser_1_sqmuxa_i (to clk_25m_c)
                  --------
                    7.208   (19.7% logic, 80.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.249       61.PADDI to    R14C19C.CLK clk_25m_c
                  --------
                    1.249   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I1/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.249       61.PADDI to     R9C20C.CLK clk_25m_c
                  --------
                    1.249   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.998ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_debounce_cnt[2]  (from clk_25m_c +)
   Destination:    FF         Data in        I1/R_tx_ser[2]  (to clk_25m_c +)
                   FF                        I1/R_tx_ser[1]

   Delay:               7.177ns  (19.8% logic, 80.2% route), 5 logic levels.

 Constraint Details:

      7.177ns physical path delay I1/SLICE_28 to I1/SLICE_38 exceeds
      1.423ns delay constraint less
      0.000ns skew and
      0.244ns CE_SET requirement (totaling 1.179ns) by 5.998ns

 Physical Path Details:

      Data path I1/SLICE_28 to I1/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C18B.CLK to     R14C18B.Q1 I1/SLICE_28 (from clk_25m_c)
ROUTE         6     1.477     R14C18B.Q1 to     R14C19D.A1 I1/R_debounce_cnt[2]
CTOF_DEL    ---     0.260     R14C19D.A1 to     R14C19D.F1 I1/SLICE_69
ROUTE         1     1.120     R14C19D.F1 to     R14C21D.C1 I1/g1_9_0
CTOF_DEL    ---     0.260     R14C21D.C1 to     R14C21D.F1 I1/SLICE_65
ROUTE         1     0.848     R14C21D.F1 to     R14C22D.A1 I1/R_debounce_cnt_RNIS4PV4[2]
CTOF_DEL    ---     0.260     R14C22D.A1 to     R14C22D.F1 I1/SLICE_48
ROUTE         1     1.174     R14C22D.F1 to     R10C19C.D1 I1/g0_0_mb_1
CTOF_DEL    ---     0.260     R10C19C.D1 to     R10C19C.F1 I1/SLICE_73
ROUTE         5     1.135     R10C19C.F1 to      R9C20C.CE I1.R_tx_ser_1_sqmuxa_i (to clk_25m_c)
                  --------
                    7.177   (19.8% logic, 80.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.249       61.PADDI to    R14C18B.CLK clk_25m_c
                  --------
                    1.249   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I1/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.249       61.PADDI to     R9C20C.CLK clk_25m_c
                  --------
                    1.249   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 127.081MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_25m_c" 702.741000    |             |             |
MHz ;                                   |  702.741 MHz|  127.081 MHz|   5 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
I1/un1_R_debounce_cnt_1_i               |      16|     512|     25.60%
                                        |        |        |
I1.R_tx_ser_1_sqmuxa_i                  |       5|     285|     14.25%
                                        |        |        |
I1/un1_R_debounce_cnt_3_cry_14_s1       |       1|     255|     12.75%
                                        |        |        |
I1/un1_R_debounce_cnt_3_cry_16_s1       |       1|     255|     12.75%
                                        |        |        |
I1/un1_R_debounce_cnt_3_cry_12_s1       |       1|     247|     12.35%
                                        |        |        |
I1/un1_R_debounce_cnt_3_cry_18_s1       |       1|     247|     12.35%
                                        |        |        |
I1/un1_R_debounce_cnt_3_cry_10_s1       |       1|     231|     11.55%
                                        |        |        |
I1/un1_R_debounce_cnt_3_cry_20_s1       |       1|     231|     11.55%
                                        |        |        |
I1/g0_1                                 |       1|     224|     11.20%
                                        |        |        |
I1/un1_R_debounce_cnt_3_cry_8_s1        |       1|     207|     10.35%
                                        |        |        |
I1/un1_R_debounce_cnt_3_cry_22_s1       |       1|     207|     10.35%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_25m_c   Source: clk_25m.PAD   Loads: 42
   Covered under: FREQUENCY NET "clk_25m_c" 702.741000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 2000  Score: 5294611
Cumulative negative slack: 5294611

Constraints cover 2009 paths, 1 nets, and 636 connections (91.91% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Wed Nov 04 18:45:09 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o test_impl1.twr -gui test_impl1.ncd test_impl1.prf 
Design file:     test_impl1.ncd
Preference file: test_impl1.prf
Device,speed:    LFXP2-8E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_25m_c" 702.741000 MHz ;
            2009 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_tx_tickcnt[0]  (from clk_25m_c +)
   Destination:    FF         Data in        I1/R_tx_tickcnt[0]  (to clk_25m_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay I1/SLICE_42 to I1/SLICE_42 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path I1/SLICE_42 to I1/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R9C18C.CLK to      R9C18C.Q0 I1/SLICE_42 (from clk_25m_c)
ROUTE         5     0.057      R9C18C.Q0 to      R9C18C.D0 I1/R_tx_tickcnt[0]
CTOF_DEL    ---     0.059      R9C18C.D0 to      R9C18C.F0 I1/SLICE_42
ROUTE         1     0.000      R9C18C.F0 to     R9C18C.DI0 I1/R_tx_tickcnt_e0 (to clk_25m_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to     R9C18C.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I1/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to     R9C18C.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_tx_tickcnt_fast[2]  (from clk_25m_c +)
   Destination:    FF         Data in        I1/R_tx_tickcnt_fast[2]  (to clk_25m_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay I1/SLICE_45 to I1/SLICE_45 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path I1/SLICE_45 to I1/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C18B.CLK to     R10C18B.Q0 I1/SLICE_45 (from clk_25m_c)
ROUTE         3     0.057     R10C18B.Q0 to     R10C18B.D0 I1/R_tx_tickcnt_fast[2]
CTOF_DEL    ---     0.059     R10C18B.D0 to     R10C18B.F0 I1/SLICE_45
ROUTE         1     0.000     R10C18B.F0 to    R10C18B.DI0 I1/R_tx_tickcnte_0_fast[2] (to clk_25m_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to    R10C18B.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I1/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to    R10C18B.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_tx_tickcnt[2]  (from clk_25m_c +)
   Destination:    FF         Data in        I1/R_tx_tickcnt[2]  (to clk_25m_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay I1/SLICE_43 to I1/SLICE_43 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path I1/SLICE_43 to I1/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C18A.CLK to     R10C18A.Q0 I1/SLICE_43 (from clk_25m_c)
ROUTE         3     0.057     R10C18A.Q0 to     R10C18A.D0 I1/R_tx_tickcnt[2]
CTOF_DEL    ---     0.059     R10C18A.D0 to     R10C18A.F0 I1/SLICE_43
ROUTE         1     0.000     R10C18A.F0 to    R10C18A.DI0 I1/R_tx_tickcnte_0[2] (to clk_25m_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to    R10C18A.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I1/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to    R10C18A.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_baudgen[0]  (from clk_25m_c +)
   Destination:    FF         Data in        I1/R_baudgen[0]  (to clk_25m_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay I1/SLICE_29 to I1/SLICE_29 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path I1/SLICE_29 to I1/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C17C.CLK to     R12C17C.Q0 I1/SLICE_29 (from clk_25m_c)
ROUTE         2     0.057     R12C17C.Q0 to     R12C17C.D0 I1/R_baudgen[0]
CTOF_DEL    ---     0.059     R12C17C.D0 to     R12C17C.F0 I1/SLICE_29
ROUTE         1     0.000     R12C17C.F0 to    R12C17C.DI0 I1/R_baudgen_i[0] (to clk_25m_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to    R12C17C.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I1/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to    R12C17C.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_tx_tickcnt_fast[0]  (from clk_25m_c +)
   Destination:    FF         Data in        I1/R_tx_tickcnt_fast[0]  (to clk_25m_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay I1/SLICE_44 to I1/SLICE_44 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path I1/SLICE_44 to I1/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C18C.CLK to     R10C18C.Q0 I1/SLICE_44 (from clk_25m_c)
ROUTE         3     0.057     R10C18C.Q0 to     R10C18C.D0 I1/R_tx_tickcnt_fast[0]
CTOF_DEL    ---     0.059     R10C18C.D0 to     R10C18C.F0 I1/SLICE_44
ROUTE         1     0.000     R10C18C.F0 to    R10C18C.DI0 I1/R_tx_tickcnt_e0_fast (to clk_25m_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to    R10C18C.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I1/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to    R10C18C.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_tx_phase[1]  (from clk_25m_c +)
   Destination:    FF         Data in        I1/R_tx_phase[1]  (to clk_25m_c +)

   Delay:               0.277ns  (64.6% logic, 35.4% route), 2 logic levels.

 Constraint Details:

      0.277ns physical path delay I1/SLICE_36 to I1/SLICE_36 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.276ns

 Physical Path Details:

      Data path I1/SLICE_36 to I1/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C20B.CLK to     R11C20B.Q1 I1/SLICE_36 (from clk_25m_c)
ROUTE         6     0.098     R11C20B.Q1 to     R11C20B.D1 I1/R_tx_phase[1]
CTOF_DEL    ---     0.059     R11C20B.D1 to     R11C20B.F1 I1/SLICE_36
ROUTE         1     0.000     R11C20B.F1 to    R11C20B.DI1 I1/R_tx_phase_7[1] (to clk_25m_c)
                  --------
                    0.277   (64.6% logic, 35.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to    R11C20B.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I1/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to    R11C20B.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.319ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_tx_tickcnt[0]  (from clk_25m_c +)
   Destination:    FF         Data in        I1/R_tx_tickcnt[1]  (to clk_25m_c +)

   Delay:               0.320ns  (55.9% logic, 44.1% route), 2 logic levels.

 Constraint Details:

      0.320ns physical path delay I1/SLICE_42 to I1/SLICE_42 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.319ns

 Physical Path Details:

      Data path I1/SLICE_42 to I1/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R9C18C.CLK to      R9C18C.Q0 I1/SLICE_42 (from clk_25m_c)
ROUTE         5     0.141      R9C18C.Q0 to      R9C18C.C1 I1/R_tx_tickcnt[0]
CTOF_DEL    ---     0.059      R9C18C.C1 to      R9C18C.F1 I1/SLICE_42
ROUTE         1     0.000      R9C18C.F1 to     R9C18C.DI1 I1/R_tx_tickcnte_0[1] (to clk_25m_c)
                  --------
                    0.320   (55.9% logic, 44.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to     R9C18C.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I1/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to     R9C18C.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.326ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_tx_ser[8]  (from clk_25m_c +)
   Destination:    FF         Data in        I1/R_tx_ser[7]  (to clk_25m_c +)

   Delay:               0.327ns  (54.7% logic, 45.3% route), 2 logic levels.

 Constraint Details:

      0.327ns physical path delay I1/SLICE_41 to I1/SLICE_41 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.326ns

 Physical Path Details:

      Data path I1/SLICE_41 to I1/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C19B.CLK to     R10C19B.Q1 I1/SLICE_41 (from clk_25m_c)
ROUTE         1     0.148     R10C19B.Q1 to     R10C19B.D0 I1/R_tx_ser[8]
CTOF_DEL    ---     0.059     R10C19B.D0 to     R10C19B.F0 I1/SLICE_41
ROUTE         1     0.000     R10C19B.F0 to    R10C19B.DI0 I1/R_tx_ser_5[7] (to clk_25m_c)
                  --------
                    0.327   (54.7% logic, 45.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to    R10C19B.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I1/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to    R10C19B.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.326ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_tx_ser[2]  (from clk_25m_c +)
   Destination:    FF         Data in        I1/R_tx_ser[1]  (to clk_25m_c +)

   Delay:               0.327ns  (54.7% logic, 45.3% route), 2 logic levels.

 Constraint Details:

      0.327ns physical path delay I1/SLICE_38 to I1/SLICE_38 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.326ns

 Physical Path Details:

      Data path I1/SLICE_38 to I1/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R9C20C.CLK to      R9C20C.Q1 I1/SLICE_38 (from clk_25m_c)
ROUTE         1     0.148      R9C20C.Q1 to      R9C20C.D0 I1/R_tx_ser[2]
CTOF_DEL    ---     0.059      R9C20C.D0 to      R9C20C.F0 I1/SLICE_38
ROUTE         1     0.000      R9C20C.F0 to     R9C20C.DI0 I1/R_tx_ser_5[1] (to clk_25m_c)
                  --------
                    0.327   (54.7% logic, 45.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to     R9C20C.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I1/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to     R9C20C.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I1/R_baudgen[16]  (from clk_25m_c +)
   Destination:    FF         Data in        I1/R_tx_ser[8]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I1/SLICE_4 to I1/SLICE_41 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I1/SLICE_4 to I1/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C19C.CLK to     R11C19C.Q1 I1/SLICE_4 (from clk_25m_c)
ROUTE        14     0.149     R11C19C.Q1 to     R10C19B.D1 I1/R_baudgen[16]
CTOF_DEL    ---     0.059     R10C19B.D1 to     R10C19B.F1 I1/SLICE_41
ROUTE         6     0.001     R10C19B.F1 to    R10C19B.DI1 I1/R_tx_ser_0_sqmuxa (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I1/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to    R11C19C.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I1/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     0.303       61.PADDI to    R10C19B.CLK clk_25m_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_25m_c" 702.741000    |             |             |
MHz ;                                   |     0.000 ns|     0.235 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_25m_c   Source: clk_25m.PAD   Loads: 42
   Covered under: FREQUENCY NET "clk_25m_c" 702.741000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2009 paths, 1 nets, and 636 connections (91.91% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 2000 (setup), 0 (hold)
Score: 5294611 (setup), 0 (hold)
Cumulative negative slack: 5294611 (5294611+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

