#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 21 11:23:50 2021
# Process ID: 16472
# Current directory: D:/Project/1_prj/net/net_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9988 D:\Project\1_prj\net\net_test\net_test.xpr
# Log file: D:/Project/1_prj/net/net_test/vivado.log
# Journal file: D:/Project/1_prj/net/net_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Project/1_prj/net/net_test/net_test.xpr
update_compile_order -fileset sources_1
update_files -from_files D:/Project/2_src/base/sig_sync.v -to_files D:/Software/Vivado/project/DESIGN/SRC/BASE/sig_sync.v -filesets [get_filesets *]
update_files -from_files D:/Project/2_src/base/cfg_reg.v -to_files D:/Software/Vivado/project/DESIGN/SRC/BASE/cfg_reg.v -filesets [get_filesets *]
update_files -from_files D:/Project/2_src/base/sig_pulse.v -to_files D:/Software/Vivado/project/DESIGN/SRC/BASE/sig_pulse.v -filesets [get_filesets *]
close_project
create_project test D:/Project/1_prj/test/test -part xc7k325tffg900-2
set_property coreContainer.enable 1 [current_project]
file mkdir D:/Project/1_prj/test/test/test.srcs/sources_1/new
close [ open D:/Project/1_prj/test/test/test.srcs/sources_1/new/test_top.v w ]
add_files D:/Project/1_prj/test/test/test.srcs/sources_1/new/test_top.v
update_compile_order -fileset sources_1
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0 -dir d:/Project/1_prj/test/test/test.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE_OUT3_INIT_VAL {0x6b6b6b6b} CONFIG.C_PROBE_OUT2_INIT_VAL {0x3c3c3c3c} CONFIG.C_PROBE_OUT1_INIT_VAL {0x4b4b4b4b} CONFIG.C_PROBE_OUT0_INIT_VAL {0x5a5a5a5a} CONFIG.C_PROBE_OUT3_WIDTH {32} CONFIG.C_PROBE_OUT2_WIDTH {32} CONFIG.C_PROBE_OUT1_WIDTH {32} CONFIG.C_PROBE_OUT0_WIDTH {32} CONFIG.C_NUM_PROBE_OUT {4} CONFIG.C_EN_PROBE_IN_ACTIVITY {0} CONFIG.C_NUM_PROBE_IN {0}] [get_ips vio_0]
generate_target {instantiation_template} [get_files d:/Project/1_prj/test/test/test.srcs/sources_1/ip/vio_0/vio_0.xci]
generate_target all [get_files  d:/Project/1_prj/test/test/test.srcs/sources_1/ip/vio_0/vio_0.xci]
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files d:/Project/1_prj/test/test/test.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Project/1_prj/test/test/test.srcs/sources_1/ip/vio_0/vio_0.xci]
launch_runs -jobs 8 vio_0_synth_1
export_simulation -of_objects [get_files d:/Project/1_prj/test/test/test.srcs/sources_1/ip/vio_0/vio_0.xci] -directory D:/Project/1_prj/test/test/test.ip_user_files/sim_scripts -ip_user_files_dir D:/Project/1_prj/test/test/test.ip_user_files -ipstatic_source_dir D:/Project/1_prj/test/test/test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Project/1_prj/test/test/test.cache/compile_simlib/modelsim} {questa=D:/Project/1_prj/test/test/test.cache/compile_simlib/questa} {riviera=D:/Project/1_prj/test/test/test.cache/compile_simlib/riviera} {activehdl=D:/Project/1_prj/test/test/test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir d:/Project/1_prj/test/test/test.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {false} CONFIG.CLKOUT5_USED {false} CONFIG.CLK_OUT1_PORT {clk_100m} CONFIG.CLK_OUT2_PORT {clk_250m} CONFIG.CLK_OUT3_PORT {clk_500m} CONFIG.CLK_OUT4_PORT {clk_400m} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {250.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {500.000} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.MMCM_CLKOUT1_DIVIDE {4} CONFIG.MMCM_CLKOUT2_DIVIDE {2} CONFIG.MMCM_CLKOUT3_DIVIDE {1} CONFIG.MMCM_CLKOUT4_DIVIDE {1} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {119.348} CONFIG.CLKOUT1_PHASE_ERROR {96.948} CONFIG.CLKOUT2_JITTER {104.759} CONFIG.CLKOUT2_PHASE_ERROR {96.948} CONFIG.CLKOUT3_JITTER {92.027} CONFIG.CLKOUT3_PHASE_ERROR {96.948} CONFIG.CLKOUT4_JITTER {84.490} CONFIG.CLKOUT4_PHASE_ERROR {83.589} CONFIG.CLKOUT5_JITTER {92.027} CONFIG.CLKOUT5_PHASE_ERROR {96.948}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/Project/1_prj/test/test/test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Project/1_prj/test/test/test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/Project/1_prj/test/test/test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Project/1_prj/test/test/test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
export_simulation -of_objects [get_files d:/Project/1_prj/test/test/test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/Project/1_prj/test/test/test.ip_user_files/sim_scripts -ip_user_files_dir D:/Project/1_prj/test/test/test.ip_user_files -ipstatic_source_dir D:/Project/1_prj/test/test/test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Project/1_prj/test/test/test.cache/compile_simlib/modelsim} {questa=D:/Project/1_prj/test/test/test.cache/compile_simlib/questa} {riviera=D:/Project/1_prj/test/test/test.cache/compile_simlib/riviera} {activehdl=D:/Project/1_prj/test/test/test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_files -from_files D:/Project/1_prj/test/test/test.srcs/sources_1/new/test_top.sv -to_files D:/Project/1_prj/test/test/test.srcs/sources_1/new/test_top.v -filesets [get_filesets *]
file mkdir D:/Project/1_prj/test/test/test.srcs/constrs_1
file mkdir D:/Project/1_prj/test/test/test.srcs/constrs_1/new
close [ open D:/Project/1_prj/test/test/test.srcs/constrs_1/new/test_top.xdc w ]
add_files -fileset constrs_1 D:/Project/1_prj/test/test/test.srcs/constrs_1/new/test_top.xdc
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
set_property -dict [list CONFIG.C_PROBE_IN0_WIDTH {32} CONFIG.C_EN_PROBE_IN_ACTIVITY {1} CONFIG.C_NUM_PROBE_IN {1}] [get_ips vio_0]
generate_target all [get_files  d:/Project/1_prj/test/test/test.srcs/sources_1/ip/vio_0/vio_0.xci]
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files d:/Project/1_prj/test/test/test.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
reset_run vio_0_synth_1
launch_runs -jobs 8 vio_0_synth_1
export_simulation -of_objects [get_files d:/Project/1_prj/test/test/test.srcs/sources_1/ip/vio_0/vio_0.xci] -directory D:/Project/1_prj/test/test/test.ip_user_files/sim_scripts -ip_user_files_dir D:/Project/1_prj/test/test/test.ip_user_files -ipstatic_source_dir D:/Project/1_prj/test/test/test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Project/1_prj/test/test/test.cache/compile_simlib/modelsim} {questa=D:/Project/1_prj/test/test/test.cache/compile_simlib/questa} {riviera=D:/Project/1_prj/test/test/test.cache/compile_simlib/riviera} {activehdl=D:/Project/1_prj/test/test/test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property file_type SystemVerilog [get_files  D:/Project/1_prj/test/test/test.srcs/sources_1/new/test_top.sv]
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
