INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.sim/sim_1/impl/func/xsim/nexys_PIC_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-3107] analyzing entity 'CPU'
INFO: [VRFC 10-3107] analyzing entity 'Controlador_DMA'
INFO: [VRFC 10-3107] analyzing entity 'RAM_ES'
INFO: [VRFC 10-3107] analyzing entity 'RAM_PG'
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_0_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'rrx'
INFO: [VRFC 10-3107] analyzing entity 'shiftregister'
INFO: [VRFC 10-3107] analyzing entity 'trx'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'fifo_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'fifo_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'RAM_top'
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_0'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'fifo_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'fifo_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_v8_4_8_synth'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_v8_4_8'
INFO: [VRFC 10-3107] analyzing entity 'fifo_memory'
INFO: [VRFC 10-3107] analyzing entity 'fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'fifo_generator_v13_2_10_synth'
INFO: [VRFC 10-3107] analyzing entity 'fifo_generator_v13_2_10'
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-3107] analyzing entity 'RS232_top'
INFO: [VRFC 10-3107] analyzing entity 'PICtop'
INFO: [VRFC 10-3107] analyzing entity 'nexys_PIC'
