read -sv run_verilog_mid/adder_32b_9_71_a7eada3bdfb1789f4f2d378cc7922b40.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_71_a7eada3bdfb1789f4f2d378cc7922b40_yosys.v
