.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000000110000110000
000001010000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000001111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000000
000011110000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 12 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000111000100010
000000000000010000
001000000000000000
000000000000000000
000000011000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
100000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000010110000000001000000001000000000
000000000000000000000110000000001110000000000000001000
011000000000000000000110000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
010000000000000000000011101000001000000100101100000000
110000000000000000000000001101001001001000010100000000
000000000000001001100011111000001000000100101100000000
000000000000000001000010000011001101001000010100000000
000000000000000000000110001101101000010100001100000000
000000000000000000000000001101000000000001010100000000
000000000000000001000000001101101000010100001100000000
000000000000000000100000000011000000000001010100000100
000000000000000000000000001101101000010100001100000001
000000000000000000000000001101100000000001010100000000
110000000000000101100000001000001001000100101100000000
100000000000000000000000000011001001001000010100000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
011000000000001000000000001101111010000100000000000000
000000000000000101000000001111011101100000000000100000
010000000000000111100000010000000000000000000000000000
010000000000000000100010100000000000000000000000000000
000000000000000001100110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000111100111000000001010000011110000000001
000000000000000000000100000000010000000011110000000000
000000000000000011100000001101100000010110100100000000
000000000000000000100000000011000000000000000100000000
000000000000000000000000000101000000011001100000000000
000000000000000000000000000000101010011001100000000000
110000000000000000000011110001111111101011010000000000
100000000000000000000010000011011011001011100000000000

.logic_tile 3 1
000000000000000000000111100011000000000000001000000000
000000000000000000000100000000000000000000000000001000
011000000000000001100000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
110000000000000000000111100111001000010100001100000000
010000000000000000000100001101100000000001010100000000
000000000000000000000000000111001000010100001100000000
000000000000001101000000001001100000000001010100000000
000000000000000101000000000111101000010100001100000000
000000000000000000000010001101000000000001010100000000
000000000000000000000110010000001001000100101100000000
000000000000000000000010001001001000001000010100000000
000000000000000000000110010000001001000100101100000000
000000000000000000000010001101001101001000010100000000
110000000000001000000000000000001001000100101100000000
100000000000000001000000001001001101001000010100000000

.logic_tile 4 1
000000000001010000000110100001000000010110100000000000
000000000000010000000000000000100000010110100000000000
000000000000000101100110011101111111000010000000000000
000000000000000000000010101001001010000000010000000000
000100000000001101000000000001100000010110100000000000
000000000000001101100000000000000000010110100000000000
000000000000000101100110100101100000010110100000000000
000000000000000001000000000000100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000000000000000000000101001110010101010000000000
000000000000000000000000000000010000010101010000000000
000000000000000000000010001000000000010110100000000000
000000001010000000000100001001000000101001010000000000
000001000000000001100000000000011010001100110000000000
000000100000000000000000000000011010001100110000000000

.logic_tile 5 1
000000000010000111000110110011000001000000001000000000
000000000000000000100010100000101000000000000000001000
000000000000001000000000000011100001000000001000000000
000000000000000101000000000000001110000000000000000000
000000000100001000000110100101100001000000001000000000
000000000110000101000100000000001101000000000000000000
000000001100000000000111110111100000000000001000000000
000000000000001111000010100000001010000000000000000000
000000000000000000000011100111100000000000001000000000
000000000000000000000010110000101101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000001000010110000101000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000001011100000000101000000000000001000000000
000000000000001011100011100000101001000000000000000000

.logic_tile 6 1
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001011000000000000001000
011000000000001000000000000101100000000000001000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000010100000001000001100111100000000
110000000000000000000100000000001001110011000110000000
000000000000000101000000000000001000001100111110000000
000000000000000000100000000000001101110011000110000000
000000000000000000000110000000001001001100111110000111
000000000000000000000000000000001000110011000110000001
000001000000000001100000001000001000001100110100000101
000010100000000000000000000011000000110011000110000100
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000100000000000010101111000101000000010000001
000000000000000000000010100000000000101000000000000011
000000000000001101100110000000000000000000000000000000
000000000000000001000000001111000000000010000000000000
000000000100100000000110100000000001000000100000000000
000010000000000000000000000000001110000000000000000000
000000000000001000000000000111000001010000100010000000
000000000000000101000000000000101100010000100000000000
000001000000000000000000000000011100000011000010000000
000000000100000001000000000000001111000011000010000100
000000000000000101000010101000000001100000010000000100
000000000000000000100100001011001001010000100010000001
000101000000000000000010100000011111100000000000000000
000000000000000000000111010011011000010000000010000010
000000000000000011000000000101001000000010100000000101
000000000000000000000010110000110000000010100000000000

.ramb_tile 8 1
000000000000001111100111111000000000000000
000000010000001111100110100001000000000000
011000000000001000000011101000000000000000
000000000100001111000000001101000000000000
010000000000000101100011110111000000000000
110000000000000111000010110101000000000010
000000000001000000000111100000000000000000
000000000000000000000010010001000000000000
000000000001000000000000000000000000000000
000000000000000000000000000001000000000000
000000000000000000000000000000000000000000
000000000000000000000000001001000000000000
000000000000000000000000001001100000000000
000000000000000111000000001101101001000100
110010100000000011100000000000000000000000
110001000000000000000000001101001010000000

.logic_tile 9 1
000000000000000000000000001111000000100000010000000000
000000000000010000000011110101001100000000000000000000
000000000000000000000000001001100000100000010000000000
000000000000000000000011101101101011000000000000000000
000000000000001001100000001111011100101000000000000000
000000000000000001000011100101000000000000000000000000
000000000001000001110010010101101100010110100000000000
000000000010000000000111100101100000000001010000000001
000000000000001111110110100011011101000010000000000000
000000000000001111100000000101111100000000000000000000
000000000000001001010110000111000000010000100000000100
000000000000000111000000000000101100010000100010000001
000000000000001000000111110111100000111001110000000000
000000000000000111000111101001001111100000010000000000
000000000000000000000000001000000000100000010000000000
000000000000001001000000000011001111010000100000000000

.logic_tile 10 1
000000000110101000000000000001101100101000000000000010
000000000000010001000011110000110000101000000000000000
000000000000000011100111011101001111000011100000000000
000000000010000000100110001001101111000011110000000000
000000000000001000000011101001101010101000000000000000
000000000000000101000011110101010000000000000000000001
000000000000000101100000000001000000100000010000000000
000000000000100000000000000000001011100000010000000000
000000000110000000000110110101001111000010000000000010
000000000001000000000010001011011001000000000000000000
000000000000000000000000000000011010101000000000000000
000001000000000000000000001101000000010100000000000000
000000000000001101000000010001111000100000000000000000
000000000000000001000011000000011001100000000000000000
000000000000010000000000010001100001010110100000000100
000000001000100000000011100111101111000110000000000000

.logic_tile 11 1
000000000000000000000010110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000000000001010101000110000000000
000000000010000000000000000111001001010100110000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001111100000001101100000000000000010000001
000000000000000111100000000101000000010110100001100101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001001110100010000000000
000000000000000000000000000000011110110100010000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000011100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000010100111001000010100001100000000
000000000000000001000000000001000000000001010100010001
011000000000000000000000000000001000000100101100000000
000000000000000101000000000101001100001000010100000000
010000000000000000000110110101001000000101000100000000
110000000000001001000110000000101000000101000100000000
000000000000000001100000000111011010010100000100000000
000000000000000000100000000101100000000001010100000000
000000100000000001100000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
110000000000000000000000000000000000001111000000000000
100000000000000000000000000000001001001111000000000000

.logic_tile 2 2
000000000000000001100111110000011000000011110000000000
000000000000000000000010000000000000000011110000000000
000000000000000101000111000011101010100010000000000000
000000000000001001000000001011001010001000100000000000
000000000000001101100110000011011111101011010000000000
000000000000000101000000001011001110000111010000000000
000000000000000000000111100111001111110011000000000000
000000000000000000000100000111101101000000000000000000
000000000000000001000011111000000000010110100000000000
000000000000000000100011011111000000101001010000000000
000000000000000000000110000000001010000011110000000100
000000000000001001000100000000000000000011110000000000
000000000000001001000110011001001111111001110001000100
000000000000011011100111000001111011111000110010000000
000000000000001001100110000001001011100000000000000000
000000000000001001100100000001111001000000000000000000

.logic_tile 3 2
000001000000000001100000011101001000010100001100000000
000000000000000000000010000011000000000001010100010000
011000000000000000000000000000001000000100101100000000
000000000000000101000010011111001000001000010100000001
110000000000001000000000000111001000000100100100000000
010000000000000001000000000000101001000100100100000000
000000000000000000000000000001100000010110100000000000
000000000000000101000000000000000000010110100000000000
000000000010000000000000000111101110000000000100000000
000000000000000000000010000111010000000011110100000000
000000000000000000000000000000000000001111000000000000
000000000000001111000000000000001010001111000010000000
000000000000000101100000010000011110000011110000000000
000000000000000000000011100000000000000011110010000000
110000000000001011100000001001111111100010000000000000
100000000000000001000000000111101010000100010000000000

.logic_tile 4 2
000000000000000000000010110111111110101010000000000000
000000000000000001000111110001011111001010100000000000
011000000000001000000010000000000000000110000100000000
000000000000000001000100000101001100001001000100000000
110000000000000101000110100000000000000000000000000000
010000000000000001000010111101000000000010000000000000
000000000000000111100110100101011110010000110010000001
000000000000000000000000000111011101110000110000000000
000000000000000001100110100111011100100010100000000000
000000000000000000000011110001101111101000100000000000
000000000000000011110000000001011011101001110010000100
000000000000000000000000000101101001110110110000100000
000100000000001000000110010000001110000011110000000000
000000000000000001000110010000010000000011110000000000
110000000000000000000110010101111000100000000000000000
100000000000000111000010011001101011000000000000000000

.logic_tile 5 2
000010100000000000000000000101000000000000001000000000
000000000000000000000000000000101101000000000000010000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000010000000000000010111100000000000001000000000
000000000000000000000010110000001100000000000000000000
000000001100000000000000000000001000111100001000000000
000000000000001111000000000000000000111100000000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001101000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000010101000000001010000100000000000
000000001100000000000000000101001000100000010010000001
011000000000000000000000000000000000010000100010000000
000000000000000101000000001101001001100000010010000000
010000000000000000000010001000000001000110000000000000
110000000000000000000010100101001000001001000011100110
000000000000000101000000000111000000010110100110000001
000000000000000000000000000000100000010110100110000000
000000000000000000000000001101001000000000010001000101
000000000000000000000000000111111111000000000010000000
000000000000000001100000000111011110001100110100000000
000000000000000000000000000000100000110011000110000010
000000000000000000000110000101001000101000000000000000
000000000000000000000000000000110000101000000010000001
110000000000000001100000001000001110010100000000000000
100000000000000000000000000011010000101000000010000001

.logic_tile 7 2
000000000000000101000010100101100000100000010010000001
000000000000000000100000000000001010100000010000000101
000000000000000101100000010000011010101000000010000000
000000000110001111000010101001010000010100000010000001
000000000000101101100000010101111111000010000000000000
000001000001010101010010100000101101000010000000000100
000000000000000000010010100000011011110000000010000000
000000000000000101010010100000011010110000000000000000
000000100010000000010000000001001010101000000000000000
000000000000000000010000000000000000101000000010000000
000000000000000001100000000000011001001000000000000000
000000000000000000110010111001011100000100000010000101
000000000000000000000000000101001000100000000000000000
000010100000000000000000000000111010100000000010000000
000000000000001000000000000000011001110000000000000000
000000000000100001000000000000001000110000000010000000

.ramt_tile 8 2
000000010000000000000000001000000000000000
000000000000000000000000000101000000000000
011000010000000000000111000000000000000000
000000000100001001000100001011000000000000
110000000000010001000000011001100000000000
010000000000000000000011110111100000000000
000000000000000001000000000000000000000000
000000000000000000100010000011000000000000
000011000000100001000010000000000000000000
000010100000000001100110000011000000000000
000000000000000000000010001000000000000000
000000000000000001000100001111000000000000
000000001110000000000000001101000000000000
000000001010000000000000000001101010000000
110000000000000001000000001000000001000000
010000000000000000000010001011001011000000

.logic_tile 9 2
000000000000000001100111101001111100100000000000000000
000000001010000000100110100001111111000000000000100000
000000000000001001100110000001011100000010100000000000
000000000000000001100100000000110000000010100000000100
000000000000000101000010100001011110000000000000000000
000000000000000000000000001001001011100000000000000001
000000000000000001100111111101011010001111110000000000
000000000010000001100111100101011111000110100000000000
000000000000001111010000000111101101000110000000000000
000000001110001111000000001001101100001000000000000000
000000100000001111100110001101111100000010100000000000
000000000000000111100010001101000000000011110000000000
000000000110010000000110001000001000000011010000000000
000000000001110000000010001111011010000011100000000010
000000000000000000000111111011011011000111110000000001
000000000000000001000111100011011000000011110000000000

.logic_tile 10 2
000010001010010111000110100011101010000010100000000000
000011100000101111100000000000010000000010100000000000
000000100000011101000111110001111110101000000000000000
000000000000100001000111110000100000101000000010000011
000001000000000000000110001101111111010000000000000000
000010001110000011000110101111001000000000000000000000
000000100000001000000110001011011000010000000000000000
000000001000001011000000000001101001110000000000000100
000010100000101001100000010011001010001111100000000000
000001100000010111000011100000001101001111100000000000
000000000000000111100110101101101101000010000000000000
000000000000000000100010011011101111000000000000000000
000001001000000000000000001001000000011111100000000001
000010000000000000000000001011001011001111000000000000
000000100000001001100111110001011001100000000000000010
000000000010101001100110100000011001100000000000100000

.logic_tile 11 2
000000000000000000000010111001101101000010110000000000
000000000000000000000010010011011011000011110000100000
000000001000000111100000010011000001001001000000000000
000000000000100000000011100000001110001001000000000100
000000000000000000000111101001000000010110100000000001
000000001010000000000100000101101001011111100000000000
000010000010001111100111100101100000000000000000000000
000010101110001111100100000000100000000001000000000000
000000000000001000000110000001111100101000000000000000
000000000000001001000100000000000000101000000000000000
000000000000000001100000001101111100011111110000000000
000000000000000001100000000101101001001111110010000000
000000000000000000000000000000000000100000010000000000
000000000000000000000000001101001100010000100000000000
000000000000001000000000000101111000101000000000000000
000001000010001011000000000000010000101000000000000100

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000010110000000001001111000000000000
000000000000000000000011000000001010001111000000000000
000000000000000011100000000000000000010110100000000000
000000000000000000100000001101000000101001010000000000
000000000000000000000010100001000000010110100000000000
000000000000000000000010100000100000010110100000000000
000000000000001001000110001101111100010000110000000000
000000000000000001000100000101111101110000110000000001
000000000000000000000010101111101010110011000000000000
000000000000000000000000000101111110010010000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000011100000000001111100100010010000000000
000000000000000000100000001001001011000110010000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000010000000010000000011110000000000

.logic_tile 2 3
000000000000000000000111110001000000000000001000000000
000000000000000101000010100000101000000000000000001000
000000000000000011000011100001000000000000001000000000
000000000000000101100000000000101110000000000000000000
000000000000001001000000000001100000000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000000111000110100101100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001001000110000101100001000000001000000000
000000000000001001000100000000101100000000000000000000
000000000000110000000010010101000000000000001000000000
000000000000000001000011100000001111000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 3 3
000000000000001000000111000001100000000000001000000000
000000000000000111000111110000001111000000000000001000
000000000000000101000000010001000001000000001000000000
000000000000000000100011100000001100000000000000000000
000000000000000000000000000011000001000000001000000000
000000001010000000000000000000001100000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000011000010110000001101000000000000000000
000000000000000011100111000001000001000000001000000000
000000000000000000100100000000101001000000000000000000
000010100000011011100011110011100001000000001000000000
000001000000100101000010100000101011000000000000000000
000000000001010101100111000011100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000110100001000001000000001000000000
000000000000000000000000000000101010000000000000000000

.logic_tile 4 3
000000000000000000000010000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000011100000010000000011110010000100
000000001110000001000000000011011100100010010000000000
000000000000000111100000000101011101001001100000000000
000000000000000000000000001001101101110011000000000000
000000000000000000000000001011101111010010000000000000
000000000000001001100000010101000000010110100000000000
000000000000001001100010010000000000010110100010000100
000100000000000000000010000000000000001111000000000000
000000000000000000000110000000001100001111000000000000
000000000000000011100000000000001000000011110000000000
000000000000000000100000000000010000000011110010000100
000000000100010000000000000111000000010110100000000100
000000000000100000000011010000000000010110100000000000

.logic_tile 5 3
000000000000100000000000001000000000010110100010000000
000000000000000000000000000001000000101001010001000000
000000000000001011100000000000000000001111000000000000
000000000000001011100000000000001011001111000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000011100000000001001111000010000000
000000000000000000000011100000001011001111000001000000
000000000000000000000000000000000000010110100010000000
000000000000000000000000000111000000101001010000000100
000000000000000000000000000101000000010110100010000001
000000000000000000000000000000000000010110100000000101
000000000000000011100000001001101111100010000000000100
000000000000000111000000000111001011001000100000000000
000000000000000001000000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000

.logic_tile 6 3
000000000000000011100010101001000000101001010000000000
000000000000000000100000000101100000000000000000000000
000000000000000000000000000011001010101000000000000000
000000000000000000000010100000000000101000000000000001
000000000000000101000000010000000000000000000000000000
000000000000000101000011000000000000000000000000000000
000000000000000101000010101000000000100000010000000001
000000000000000101000000000101001010010000100010000000
000000000000001000000000000101000000100000010000000000
000000000000000001000000000101001100000000000010000000
000000000000000000000000000101111000101000000000000001
000000000000000000000000000001110000000000000010000000
000000000000000000000000001000001010000000010000000000
000000000000000000000000001001011100000000100010000001
000000000000000000000000000101111000101000000000000000
000000000000000000000000000101110000000000000010000001

.logic_tile 7 3
000001001100101001100000000101011010100000000010000000
000000000001010101000000000000011100100000000000000000
000000000000000000000010101001000000101001010010000000
000000000000000000000010101101000000000000000000000000
000001001110101101100010101111001010101000000010000000
000000101011000011000000001011000000000000000000000000
000000000001000000000000001011001110110111110010000001
000000000000000000000011100011001101011111110001000000
000001001100001001000110010001001111000111000001000100
000000100000001001000110010000011001000111000000000000
000000100000011001100000010101011101000110100000000000
000000000000001001100010010011111001001111110010000000
000001000000101001100000010000000001100000010000000000
000000100001001001100010011011001100010000100010000001
000000000000000000000000000001101010010110100010000001
000000000100000000000000001111100000000010100010000000

.ramb_tile 8 3
000000000001011000000111111000000000000000
000000010000001111000111111001000000000000
011000000000001111100111111000000000000000
000000000000001111000011111001000000000000
110000001100000000000000001101000000000000
110000000000100111000000000001000000000010
000000000000000111000010000000000000000000
000000000000100000100000001001000000000000
000000001100000000000000000000000000000000
000000000000000000000000001001000000000000
000000000000000000000000001000000000000000
000000000010100000000000000001000000000000
000000000000000000000010000111000001000100
000000000001010111000011100001101011000000
010000000000001000000000001000000000000000
110000000000100011000000000111001110000000

.logic_tile 9 3
000000001000001111100000000011011001000000000000000000
000000000010000001100000001101101001100000000000000000
000000000000000001100000011001100000001001000000000000
000000000000000000100010010111101000101001010000000000
000000000000100101000011110101001101110110100000000000
000000100001000000000111110111101101111111110000000000
000000000000001101000111001011100000000000000000000000
000001000000000111000110101111000000010110100010000000
000010100000000111000110000101101110100000000000000000
000000000100000000010000000000011010100000000000000000
000000000000001011100010000001000001100000010000000000
000000000000001111010010010000001101100000010000000001
000001000000010001000011110011100000100000010000000100
000010000000000000100010000111001111000000000000000000
000000000000000000000000011101111011100000000000000100
000000000000001001000011111101011111000000000000000000

.logic_tile 10 3
000000000001011001100011100001011100000000000000000000
000000001101110011100110100001010000010100000000000000
000000100000001011100110110011011000100000000000000000
000000001000001111100110100101101101000000000000000000
000000000000000101000010100101111001000000000000000000
000010100000000101000011111001111010010000000000000000
000000100000001001100110011111101111111111100000000000
000000000000101001000110001111101000011111110000000000
000000000000000001100111110101001101000000000000000100
000000001100000000000011001101101011000100000000000000
000000000000000001000111101001100000010110100000000000
000000000000100000000110000101100000000000000000000000
000010100000000111100110000001000001100000010000000000
000001000001010000100000000101101101110000110000000000
000000000000000000000011111000001110010100000000000000
000001000010000000000111010011010000101000000000000000

.logic_tile 11 3
000000001000000111000000001000001010110111110100000000
000000000000000111100010101001011100111011110100000100
011000000000000101000110010011011101111111110100000000
000000000000000101000010001011001100101111111100000100
000000000000000011100011111101011010000000000000000000
000000000000000101100010100001011101100000000000000000
000000000000000011100010110011111011001000000000000000
000000001000000111000111110001101001101000000000000000
000000000001000000000110000111011111000000000000000000
000000000000101101000010111101001111001001010000000000
000000000000001111000011111111101001010000000000000000
000000000000000001100011000101111000110000000000000000
000010100000001111000000010111100001100000010000000000
000001000000001001100011110001101011000000000000000000
110000000000000000000111000101001111111101000000000000
100000000000000111000111111111001101111100000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001100001111000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
010000000000000000
000100000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 4
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000010
000000000000000000000010101101000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 4
000000100001010011100111100011100000000000001000000000
000001000000000000100100000000001011000000000000010000
000000000000000011000111000011100000000000001000000000
000000000000000000100110110000001011000000000000000000
000000000000000000000011100001100000000000001000000000
000000000000000000000011100000001110000000000000000000
000000000001000101000000000000001000111100001000000000
000000000000000000100000000000000000111100000000000000
000000000001010000000000000001100001110000110000000000
000000000000001001000000000011101101000000000000000000
000000000000000001100000010000000000010110100000000000
000000000000000001000010000001000000101001010000000000
000000000000010001100110101001011001000011000000000000
000000001010000000100000000101101100000000000000000000
000000000000001000000000001111011000010110100000000000
000000000000000001000000000111110000000010100000000010

.logic_tile 3 4
000000100000000000000010000111000001000000001000000000
000001000000000000000000000000001111000000000000010000
011000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
110000000000010000000000000011000000000000001000000000
010010000100000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010000000000000000011101111111100110011000000000000
000010000000010000000011110111011110000000000000000000
000000000000000000000010000111000000010110100000000100
000000000000000000000110000000100000010110100010000000
000010000000001111000011100001000000000000000100000010
000000000000001011100100000000100000000001000100000000
110000000000001001000110000000000001001111000000000000
100000000000001011000010000000001111001111000000000111

.logic_tile 4 4
000000000000001001100000000001000000000000001000000000
000000000000001001100000000000000000000000000000001000
000000000000000000000010100101100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000001000101000110000000000000000000001000000000
000000000000100000000100000000001000000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000101000000000000001010000000000000000000
000010000000000111010000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000100000000000000000000000101000000000000001000000000
000000000000000000010000000000101100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 5 4
000010000000000000000010100011000000000000001000000000
000000000100000000000000000000101101000000000000001000
000000001110000101000000000111100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000100000000000000000000101100001000000001000000000
000001000000000101000000000000001100000000000000000000
000001000000000000000000000111000001000000001000000000
000000100000001001000000000000001100000000000000000000
000000100000001000000011110001000001000000001000000000
000001001010000111000111100000101101000000000000000000
000001001110001011100110000011000001000000001000000000
000010100000001001000111110000001111000000000000000000
000000000000010001100111000011100001000000001000000000
000000001010000000100000000000101111000000000000000000
000000000000000001000111010111000001000000001000000000
000000000000000000100010010000101000000000000000000000

.logic_tile 6 4
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010101000011010000110100000000000
000000000000000000100000001001001011001001010000000000
000000000000100000000000000000011001111000100000100000
000000000001000000000010000011001011110100010000000000
000000000000000011100111000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001000011010000001010000000000
000000000000000000000000001101000000000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 4
000000000000000101000011111000011001000111000000000000
000000000000000101000111110011011010001011000010000000
000000000000000101000011100011100000010110100000000000
000000000000000000000110101011001000011111100000000000
000001000000001101110000000101011010110110110000000000
000010100000001011010010100111001001110100110010000000
000000000000001101100111011001001111000000000000000001
000000000000000011000010001101011000000000100000000000
000000001110000001100010010111101010000010100000000000
000000000000000000010011100000010000000010100010000000
000000000000010000000000000101101101000000000010000000
000000000000000001000000000011011011010000000000000000
000001001100101001100110000001001001000111110000000000
000000100000000001100100000000011011000111110000000000
000000000000001000000000000101011001000000010000000000
000000000000001001000000000111011011000000000000000010

.ramt_tile 8 4
000001010000000000000000001000000000000000
000010100000000000000000000111000000000000
011000010000000000000000000000000000000000
000000000000000000000000001011000000000000
110001000001010001000000000111100000000000
110010100000000001000000000111000000000000
000000000000000001000000010000000000000000
000000000000000000100011110011000000000000
000000000000000001000010001000000000000000
000000000000000000000010010101000000000000
000000000000001000000010001000000000000000
000000000001001011000000001111000000000000
000000001100000001000111000101100000000000
000000000000000000100100000101101101000000
110000000000000111100000001000000000000000
010000000000000111100010011011001010000000

.logic_tile 9 4
000010001110011101000000010111101011010000000000000000
000000000100100001100011110000001011010000000000000000
000000000000000001110111100001101111100000000000000000
000000000000000101000100000000011000100000000000000000
000000000001000101000000000101101110010111110000000000
000000001010101101000000000000100000010111110000000000
000000000000001111100010001001011101001000000000000000
000000000000000001000010000011011010000000000010000000
000010100000001000000010011000000000100000010000000000
000000000000000111000011100101001001010000100000000000
000000000000100001000000001000001100101000000000000000
000000000001010000000010101001000000010100000000000000
000000000000000000000010000001001100000000000000000000
000000000000000001000000001011011010100000000000000000
000000000100000001000000000111100001000110000000000000
000000000000001001100000000000001010000110000000000010

.logic_tile 10 4
000000001000000101100010101001011000100000000000000000
000000000000000101000000001111011000000000000000000100
011000000000000001100011101111011010100000000000000000
000000000000000000000000000001001001000000000000000000
000000000000000001100000010000011101100000000000000000
000000000001000111000010100011001011010000000000000000
000000000000000101000010100111101110000000000000000000
000000000000000000000000001011110000101000000000000000
000000000000000101000011010011011110100000000000000000
000000000000001101100011011111001010000000000000000000
000000000000001111100000000111111100010000100000000000
000000000000000001000010000101011011100000110000000000
000010000000001111100010100111000001111111110100000000
000000000000000001100100000001001100101111011100000001
110000000000001011100110001011000000001001000000000000
100000000000001001100000000001101010010110100000000000

.logic_tile 11 4
000000000000001000000111011000011100101000000000000000
000000001010001111000111011111010000010100000000000000
011000000000001101000000010011001001111111110100000000
000000000000000111000010000101111000111111100100000001
000000000000001111100110100001011111011111110000000000
000000000000000101000010100001111000100110110000000000
000000000000001000000011101011100000110110110100000000
000000000000001011000100001011101010111111110100000000
000000001000000111000000010101001011111011110100000001
000000000000000000100010000000011001111011111100000000
000000000000000000000110000101000000111111110100000100
000000000000000000000011110101101110011111100100000000
000010000000001011100000000101101100101000000000000000
000001100000000001100000000111000000000000000000000000
110000000000000000000110011101101010000111110000000000
100000000000000000000111101111101001000011110000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000001011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100010101010000000000
000000000000000000000000000001000000101010100000000000

.logic_tile 2 5
000000000001010001100111100000011110111100010000000001
000000000000000000000110011111001011111100100000000001
011000000000001000000000010000001100000100000100000000
000000000000001001000010010000000000000000000101000010
010000000000000000000011100000001110000100000100000000
010000000000000000000010010000010000000000000100000011
000000000000000000000110100011101100100010000000000000
000000000000001001000000000111011000000100010000000000
000010000000001000000110010101000000000000000100000000
000000000000001011000010000000100000000001000101000010
000000000000001000000110000000000001000000100100000000
000000000000000011000000000000001010000000000101000010
000000000000000000000011111011101101001000000000000000
000000000000001001000011010001111011000000000000000000
110000000000000101000000000001111111110011000000000000
100000000000000111000011111001101111000000000000000000

.logic_tile 3 5
000000000000000000000000000001100001000000001000000000
000000000110010000000000000000001101000000000000001000
000000100000000101000000000101100000000000001000000000
000000000000000000000011100000101110000000000000000000
000000000010000000000000000101000001000000001000000000
000000001010000001000011100000001111000000000000000000
000000000000000111100111100011000001000000001000000000
000000000000000001100000000000101101000000000000000000
000000000000100000000010000011000001000000001000000000
000000000001010000000110000000101001000000000000000000
000000000000000000000110110111100001000000001000000000
000000001110000101000010100000001010000000000000000000
000000000000001000000000000111100001000000001000000000
000000000000001011000000000000101100000000000000000000
000000000000000101100010100101100000000000001000000000
000000000010000000000010000000001011000000000000000000

.logic_tile 4 5
000000000000100000000000000101000000000000001000000000
000000000001001001000000000000100000000000000000010000
011000000000000000000000000000000001000000001000000000
000000000000000000000010010000001101000000000000000000
010000000010000000000011100000000001000000001000000000
110001000000000001000010000000001111000000000000000000
000010000000000000000000000000000000000000001000000000
000001000000000000000000000000001010000000000000000000
000000000000000000000000000000001000111100001000000100
000001000000000000000000000000000000111100000000000000
000001000000000000000110000001000000000000000100000010
000000100000000000000111100000000000000001000100000000
000000100000100000000000000000000001000000100100000000
000011100001000000000000000000001001000000000110000000
110000000000000000000110100011100000000000000100000010
100000001000000000000000000000100000000001000100000100

.logic_tile 5 5
000000000000001000000110000001100000000000001000000000
000000001010000011000000000000101101000000000000010000
000001001100001011100111110111100001000000001000000000
000000100000000011000011110000101110000000000000000000
000000100001000101000000000011000000000000001000000000
000001001010100000100011100000001000000000000000000000
000000001110000000000111010000001000111100001000000000
000000000000000000000110000000000000111100000000000000
000000000001010011100000001101101000000011100000000001
000000000000000000100011110111111010000011110000000000
000001000000000011100000001111011001100010000000000000
000010100000000000000000000011001111001000100000000000
000000000000000001000000000101011001100010000000000000
000000000000000000000000001011101001001000100000000000
000000000000000001100110010000011010000011110000000001
000000000000001111000011010000010000000011110010000000

.logic_tile 6 5
000010000000000000000000010011011000101000000000000000
000000000000000000000010000000010000101000000000000000
011000000000100000000111011000000001100000010000000000
000000000001000000000110000011001010010000100000000000
110000000000000000000000000101111101000000010100000000
110000000000000000000010110000001011000000010100000000
000000000000000111100010100001011010101000000000000000
000000000000001111000100000000100000101000000000000010
000000001110001001100000001101000000111001110000000001
000000000000001101000000000101101100100000010000000000
000000000000000111100000000101100001001001000100000000
000000000000010000100000000111101111000000000100000000
000000000000101000000111001001101100000000000100000000
000000000001010001000100001101100000010100000100000000
110000000000000000000000000001111010101000000010000000
100000000000000000000010000000100000101000000000000000

.logic_tile 7 5
000000000101001101000111011000001110100000000000000000
000000000000101011000110000001011000010000000010000000
000000000000001111010011110101101011000011010000000000
000000000000001011000011110000011011000011010000000000
000000000000100011100111011001001100101000000000000000
000010000001000111000011111001100000111100000000000000
000000000000000001000011101111101110010100000000000000
000000000000000101000010000011001011000100000010000000
000010100100000001000000000101111101001000000000000000
000000000000000000000010001011011011000000000000000000
000000000000001111000110000001011100000000000010000000
000000000000000001000000000101101000010000000000000000
000001001110100001100000010001111010000000000000000000
000000100000000000000011010111101010010000000010000000
000000000000000001000000001101100001010110100000000000
000000000000000000000000001101001000011111100010000010

.ramb_tile 8 5
000001000000001111000000011000000000000000
000010010000001111000011110001000000000000
011000000000001000000111111000000000000000
000000000000001111000111110101000000000000
110000000000000000000000000001000000000000
110000001100000111000000001001000000000010
000000000000001111000010011000000000000000
000000000000000111100111101001000000000000
000001001100100000000010000000000000000000
000000100001010000000000000001000000000000
000000000000000000000000001000000000000000
000000000000000000010000001101000000000000
000000000000000000000010001011000001001000
000000000000000111000100001001101011000000
010000000000000000000000000000000000000000
110000000000000000000000000111001010000000

.logic_tile 9 5
000000000000001001000000000001000000000110000000000000
000000000000000001100010100101001011010110100000000000
011000000000001000000000000001000000001001000000000000
000010100000000111000010100000001110001001000000000000
000000000000001001000111110101011010000000000000000000
000000000000001001000111110011101000000000010000000000
000000000000000101000000000111111010101000000000000000
000000000000000111000000000000100000101000000000000000
000000000000000000000010000011111100010011100000000000
000000000000001111000010000101101101100011110000000000
000000000000001001010010010001111100110111110100000000
000000000010000001000011100000101010110111110110000000
000000100000010000000111000111101101000000010000000000
000000000000001111000000001001111101010000100000000000
110000000000000000000110001001101110000010100000000000
100000000000000000000010001111010000000011110000000000

.logic_tile 10 5
000000001000000111000111010001001101100000000000000000
000000000000000101100010100011111011000000000000000000
011000000000000111000011110011001011110111110100000000
000000000000000111000010100001111000111111110100000000
000000000000000000000110001001111010111111110100000000
000000000000000111000000001001011001111111010100000000
000000001110000001100110111101101110000001010000000000
000000000000000000000010011011000000000000000000000000
000000000000001011100110010101000000110110110100000000
000000000000001101000010011111001000111111110110000000
000000000000000000000011101000011001000111000000000000
000000000000000000000110001001001011001011000000000000
000000000000001011000111101011011001000110100000000000
000000000000000111000100001011011000000110000000000000
110000000000000000000110000001011111111111110100000000
100000000000000000000100000111011011111011110100000000

.logic_tile 11 5
000000000000001111100000010001001111111101110100000000
000000000000001011100011010001001011111100101100000000
011000000000001101000000010101100000111111110100000000
000000000000001111000010000001001110111001111100000000
010000000000001101000010110001001110111100010100000000
000000000000000001000010100111001011111110111100000000
000000000000000111100110001001011000101001110100000000
000000000000000000100000001011101010111110111100000000
000010000000000000000000011000011111101100010000000000
000001000000001101000010001111001001011100100000000010
000000000000000000000010010011011000111001010100000000
000000000000000001000110010111101111110111111100000000
000000000000000001100000011101011000100000000010000000
000000000000000001000011101011101010000000000000100001
110000000000001000000010000011101100111101110100000000
100000000000000011000000000001001110111000111100000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000001000000010000011101001010001110100100000
000000000000000001000100000001111010010010101100000000
011000000000001000000000000001001110111101010100000000
000000000000000001000000001001000000101000000100000000
000000000000000000000000000001011010111100100100000000
000000000000000000000000000000111101111100100100000000
000000000000000001100000011011011001001100000000000000
000000000000000000000010001111001101000100000000000000
000000000000000000000110010001001100111101010100000000
000000000000000011000010001011111110111100010100000000
000000000000000000000011100101111001110000010100000000
000000000000000000000100000000001101110000010100000000
000000000000001001100000010011111111000000000000000010
000000000000000001000010000011111000000000100010100011
110000000000000000000000010000001110000010000000000100
100000000000000000000011100111001111000001000000000101

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011001000010000100000000
000000000000001011000000000011011100000001000100000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 5
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001100000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000100000111000110101000000000000000
000000010000000000100100001111000000000000
011000000000001000000000001000000000000000
000000000000001111000000001111000000000000
110000000000000000000000001001000000000001
110000000000000000000000000111000000000000
000000000000001111100000001000000000000000
000000000000001011100000000111000000000000
000000000000000000000000011000000000000000
000000000000000000000011110011000000000000
000000000000000000000111101000000000000000
000000000000000001000100000101000000000000
000000000000000000000010011001000000001000
000000000000000000000111100001101101000000
010000000000000011100011111000000000000000
110000000000000001000111011011001111000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000101000011100101100000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001100000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000011110000001001000000000000000000
000000000000000000000000000111100001000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000000111000000000111000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000111100101000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000111100000000000001000111100001000000000
000000000000000001100000000000000000111100000000000011

.logic_tile 2 6
000000000000100000000000000000000000000000001000000000
000000000001000000000000000000001011000000000000001000
011000000000000000000000000001100000000000001000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000010110101001000010100001100000000
010000000000000000000110000111100000000001010110000000
000000000000000000000000000111001000010100001110000000
000000000000000000000000000011100000000001010100000000
000000100000000011100000000000001001000100101100000001
000000000000000000100010110111001100001000010110000000
000001000000101001100000000000001001000100101100000001
000010100001000001000000000011001100001000010110000000
000000000000000011100110000111101000010100001100000000
000000000000000000100000000111100000000001010110000000
110000000000000000000110010111101000010100001100000000
100000000000000000000010000011100000000001010110000000

.logic_tile 3 6
000000100001011000000011110101100000000000001000000000
000001000000000111000011100000101000000000000000010000
011000000000010000000000000011100000000000001000000000
000000000000100000000000000000100000000000000000000000
010000000000000000000000000001000000000000001000000000
010000000000001001000000000000100000000000000000000000
000000000000000000000000010000001000111100001000000000
000000000000000000000011000000000000111100000000000010
000000000000000000000000000000001010000100000100000000
000000000010000000000000000000000000000000000100100000
000000000000000000000000000000000001000000100100000000
000000000000000000000010010000001111000000000100100000
000000001111000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000100100001
110000000000000000000010100000000001000000100100000000
100000000000000101000010100000001110000000000100100010

.logic_tile 4 6
000000000000000001000010010001001101100010000000000000
000000000000000000000010001011011011001000100000000000
011000000000001101000111001111011001100010000000000000
000000000000000001000010111111101101001000100000000000
010010100000101001100110101000011101100100000000000000
110000000001010001000110111111001110011000000000000000
000000000000000001100110001001011010010110100000000000
000000000000000000000010101001101010001001010010000000
000000100000001000000110110000000001000000100100000100
000000000000000101000011000000001001000000000100000000
000000000000000101000110110101011101100000000000000000
000000000000000000100010001001011011001000000000000000
000000000000000011000011100001111110100010000000000000
000000000000000000100000000111001100001000100000000000
110000000000000101100011010000000000000000100100000000
100000000000000111000011000000001011000000000100100000

.logic_tile 5 6
000000000001000011100111100000000000000000100100000000
000000000000100000100011100000001110000000000101000000
011000000000001000000000001011000000100000010000000000
000000000000000001000000001101101000000000000000000000
010010000001010000000010010000001011100000100000000000
110001000100100000000011001001011000010000010000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010110000001100000000000100000001
000000000000000101000000011001011101100010000000000000
000000001110000000100010000111111100000100010000000000
000000000000000000000111100000011110000100000110000000
000000000000000111000110100000010000000000000100000000
001000000000010111000000001111100000000000000001000000
000000000001010000000000001011100000101001010011000000
110000000000000011100010100000000001000000100110000000
100000000000001101100111100000001110000000000100000000

.logic_tile 6 6
000000000000010000000000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
011000001110000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010010100000000111000000000101011101101000010100000000
010001001100000101100000000011011000010100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010001000000000000111100000010000100110000000
000000000000001011000000000000101010010000100100000000
110000000000000000000000000000000001001001000000000000
100000000000000000000011110111001101000110000000000000

.logic_tile 7 6
000000000100000000010110010000000001000000001000000000
000000000000000000000010000000001110000000000000001000
011110100000000001100110010011000000000000001000000000
000001000000000000000010000000000000000000000000000000
110000000000000000000000001000001000000100101100000000
110000000000000000000000001111001001001000010110100000
000000000000001000000000001000001000000100101100000000
000000001110000001010000001011001001001000010110100000
000100000000000000000000001101101000010100001110000010
000000000000001101000000001111000000000001010110000000
000000000000000000000010101000001001000100101110000000
000000000000000000000100001011001000001000010110000000
000000000000000000000010101000001001000100101110000110
000000000000000000000100001111001001001000010100000010
110000000000000101000010101000001001000100101100000000
100000001110000000100100001011001001001000010110100000

.ramt_tile 8 6
000000010000000000000011100000000000000000
000000000000000000000110001001000000000000
011000010000001001000010001000000000000000
000000000100001011100100001001000000000000
110001001001110001000000000101000000000000
010000000110101001100010000111100000000000
000000000000000001000000001000000000000000
000000000000000000000000000001000000000000
000010000000100000000000001000000000000000
000000100101011001000011010101000000000000
000000000000000001000000001000000000000000
000000000000000000000000001111000000000000
000000000000000001000000000001000000000000
000000000000000000000000000101101100000000
010010000001000000000000001000000000000000
010000000010000000000010000011001010000000

.logic_tile 9 6
000000000001001000010111000000001010101000000000000000
000000000000101111000100001101010000010100000000000000
011000000000000111100010100111101101111111100100000000
000001000000000000100000001001101100111111110110000000
000000000001001000010111111011011110000000000000000000
000000000000101001000110001101010000000001010001000000
000000000000000000000010000011011110111111110100000000
000000001000000000000110001111010000101011110110000000
000000000000000111000000000000000000010110100000000100
000000000000000001100000000001000000101001010000000000
000000000000000001110000001000000001100000010000000000
000000000010000000010010001001001000010000100000000000
000000000000000000000000001101101110111111110100000000
000000000000000001000011101011101100111110110100000000
110000000000000000000110100011011100111111010100000000
100000000000000000000010100111011010111111110100000000

.logic_tile 10 6
000000000000000101000000001001101100111001110100000000
000000000000000000000000000011111110111010111100000000
011000000000000001100010110111011001111001110100000000
000000000000000000100010101011011000111101011100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000001000000000001000010100000000000000000000000000000
000000000000000001100010000001001101101001110100000000
000000000000000000000000000111011101111110111100000000
000000000001001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000111000000001011001100111001110100000000
000000000000000000100000001101011110110101111100000000
110000000000000000000000001000000001100000010000000000
100000000000000000000000000101001011010000100000000000

.logic_tile 11 6
000000000000000001100010101101011001101101010100000000
000000000000000000000000000101111001111110111100000000
011000000000000111000110000101101101111001010100000000
000000000000000000000011111001011011111111011100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001000000000000011110000000000000000000000000000
000000000000000000000010001111001111111001010100000000
000000000000000000000011110101011001111111101100000000
000000000000000001100000000101111001111001010100000000
000000000000100000000000000001011111111011111100000000
000000000001001000000000011111101101111001010100000000
000000000000000001000010010101011001111111101110000000
110000000001001000000000001001111011111101110100000000
100000001000000001000011110001101100111100101100000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000001000000000000000011000101001110100000000
000000000000001111000000000001001010010110111101000000
011000000000000111100000001001000001111001110100000000
000000000000000000000000000101001000111111111100000000
010000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001111110111101010100000000
000000000000000000000000000001000000010110101100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110101011011000000000000100000000
000000000000000000000000000101110000000001010110000000
000000000000000000000000001000011011000001000110000000
000000000000000000000000001111001001000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001000000000000011111000001100111000000000
000000000000001001000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001101100000000000001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001000000000010111001000001100111000000000
000010000000100101000010100000100000110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101100110100011101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 16 6
000000000000000101100000010011011100000010000000000000
000000000000000000000010101011111010000000000000000000
011001000000001101100000001011011011000010000000000000
000000000000000101000000001111001010000000000000000000
000000000000000101000000001111011110000000000100000000
000000000000000000100000001111100000000001010100000000
000000000000100001100110101000011111000001000100000000
000000000001010101000000000001011110000010000100000000
000000000000001000000110011111100001010000100100000000
000000000000000111000010001111001011000000000100000000
000000000000000000000110001001011110000000000100000000
000000000010000000000000000111110000000001010100000000
000000000000000000000000001001011110000000000100000000
000000000000000000000010111111000000000001010100000000
110000000000000000000110011001111110000000000100000000
100000000000000001000110000111010000000001010100000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 6
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000010000001000000000001000000000000000
000000000110001111000011100011000000000000
011000010000000000000111000000000000000000
000000000000000111000100000111000000000000
010000000000000111100000000011100000000000
010000000000000000100000001011100000010000
000000000000000000000000000000000000000000
000000000000000000000000000011000000000000
000000000000000111000000011000000000000000
000000000000000000100011001111000000000000
000000000000000111100011101000000000000000
000000000000000001100000000011000000000000
000000000000001000000000000001100000000000
000000000000001111000010000101101000100000
010000000000000000000111111000000000000000
010000000000000000000011111111001111000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000001100000000101100000000000000100000000
000000000000000000000000000000000000000001000100000001
011000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000100000100
000010000000001000000000001000000000000000000000000000
000000001010000001000000001111000000000010000000000000
000000000000001000000000000000000000010110100000000000
000000000000000011000000000001000000101001010000000000
000000100000000111000000000000001010000011110000000000
000001000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000010101101001000010100001100000000
000000000000001101000110111101000000000001010100010001
011000000000000000000000001101001000010100001110000000
000000000000001101000000000101000000000001010100000001
010000000000001001100111101000001000000100100110000000
110000000010000001000100001101001101001000010100000000
000000000001000000000111001000000000000110000110000001
000000000000100111000100000101001101001001000100000000
000000000001000000000110010111111010000001100100000000
000000000000000000000010000000001111000001100110000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000110000001011100010111100000000000
000000001000100111000000001001101000000111010010000000
110010100000001000000000001001100000111001110000000000
100001000000000001000000000101001110010110100010000000

.logic_tile 3 7
000000000001000000000000000011011001010111100000000000
000000000000000000000011100011111000000111010010000000
011000000000001101000010100000000000000000000100000000
000000000000000001000000000111000000000010000100000000
010000000000000001100000000000011110000100000100000000
010000000010000000000010010000010000000000000100000000
000000000001010000000000000011001011010111100000000001
000000000000100101000010001011001010000111010000000000
000000001100000000000010110000011110000100000100000000
000000000000001101000110000000000000000000000100000000
000000000000000101100000001111011110000011000000000000
000000000000000000000000001101001011000000000000000000
000000000000000001000000000011100000000000000100000000
000000000000000101000000000000000000000001000100000000
110010000000001011100000010011001101010111100000000000
100001000000000101000010101011101000000111010000000001

.logic_tile 4 7
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001111000000000000001000
000000000000000000000000001011001110010100001000000001
000000000000001101000000001111110000000001010011000000
000000000000000000000000001111101000010100001010000000
000000000010000000000000001011000000000001010000000001
000000000000000000000000011000001000000100101010000001
000000000000000000000011011111001000001000010000100000
000000000000000000000011111011101000010100001010000010
000000000000000000000010101011000000000001010000000000
000000000001010101100000001001101000010100001010000100
000000000000100000000010101111000000000001010000000011
000000001100000000000010101101101000010100001010000001
000000000000000000000100001011100000000001010000100001
000000000001011000000000001000001000000100101000000100
000000000000000011000010101111001101001000010000000011

.logic_tile 5 7
000000000000000111100000000111011000010111100000000000
000000000000000101000000001011011000001011100000000000
011000000000001101000011100111011000000010100100100010
000000000000001011100110110000010000000010100100000001
110010100111010001000111000111011011011111110000000000
110001100000110000100000000101101010111111110000000000
000000000000000001000010101001100000010110100000100000
000000000000001111100000001111100000000000000001000100
000000000100000000000000001001101111000110100000000000
000000001100001111000010111011101011001111110000000000
000001000000001111100110001011011100011111110000000000
000010000000000001100010110001001000111111110000000000
000011001100000001100111000111111101110011000000000000
000001000000000111000110101101001000000000000000000000
110000000000001000000000001001101110010100000100000001
100000000000001011000010001011100000000010100101100010

.logic_tile 6 7
000000000000000000000000000101011111000001100100000000
000000000000000000000000000000011010000001100111100000
011000000000000000000110101101011011110011000000000000
000000000000000000000000000101001001000000000000000000
110000000000001111000000011101101100100000000000000000
110000000000000001000010000011101110000100000000000000
000000100001001001100111101000000000111001110000000000
000000000000001001000110011111001111110110110000000000
000000001110110001100000000101011101010000000000000000
000000000000100000000000000000111011010000000000000000
000000000000001000000010000101100001000110000100000000
000000000010000101000000000000001111000110000110000001
000000000001000101100110001000011110000010100000000010
000000000000100000000010110111010000000001010000000000
110000100000000001000000000000000001000000100000000000
100000001010000000100010110000001111000000000000000000

.logic_tile 7 7
000100001111000111000010100111001000010100001100000001
000000000000000000000000000101000000000001010110010001
011000100001000101000110010111001000010100001100000011
000000000000000111000011010001000000000001010110000000
010101000010101111000110100000001000000100100100000001
110010100000000101000010100101001101001000010100000001
000010000000001101000010101001111011110011000000000000
000000000010001011100000000001011100000000000000000000
000100000100101000000010010101101011100000000000000000
000010000001001011000110000011011110000000100000000000
000010100001000111000000000111001101100000000000000000
000001000000100000100000001011111001000000010000000000
000100000100101001100110000000000001001111000000000001
000000000001000001000000000000001010001111000010000000
110000100000000001100010000001111110110011000000000000
100001000000000000000000000101111001000000000000000000

.ramb_tile 8 7
000000000000001000000110111000000000000000
000000010010001111000110110001000000000000
011010100000001111100111101000000000000000
000000000010000111100100000001000000000000
110001000000000111100111110011100000000000
010000000000000111100111110001000000000010
000000000000010111000000001000000000000000
000000000000000000100000001001000000000000
000011000000000000000010000000000000000000
000010100000000000000111010101000000000000
000000000000010111000000000000000000000000
000000000100000000000000001001000000000000
000000100000000000000000000011000000001000
000001000000000000000000001101101001000000
010000000000010000000000000000000000000000
110000001001000000000000000101001011000000

.logic_tile 9 7
000100000000000000000000000011100001000000001000000000
000000000000000000000000000000101011000000000000001000
000000000000000001000000010001101001001100111000000000
000000000000000000100011100000101100110011000000000001
000000000000000000000111100011001001001100111000000000
000000000000000000010100000000101010110011000000000000
000000000000000101000010100111001001001100111000000000
000000000000000101110110110000101110110011000000000001
000000000000000000010011100101101001001100111000000000
000000000010000000000100000000101110110011000000000000
000000000000001111110111100011101000001100111000000000
000000000000000111000110010000001111110011000000000000
000000000000000000000111100101101000001100111000000000
000000000000000000000011100000001011110011000000000000
000000000000001011100000000011101001001100111000000000
000000000000000101100000000000101000110011000000000000

.logic_tile 10 7
000000000001010111000000010101100000010110100000000000
000000000000100000000011000011001111011001100000000000
011000100000000000000010001001111000010001000000000000
000000000000001101000111101001011010000100010000000000
010000000000000111000011100111000000001001000100000000
010010100000001101000110010000001010001001000100000010
000000100000001001100000000000001010000000010100000001
000000000000000101000000000111011000000000100100000000
000000000000000001100010100000011100000011110000000100
000000000000001001000000000000000000000011110000000000
000000000000000001000010101011001110100110010000000000
000000000000000000000000000101011011011010010000000000
000000000000001000000010101011101100010100000000000000
000000000000001001000100001111110000111100000001000000
110000000000000000010110000101100001100000010000000000
100000000000000101000000000011001110000000000000000000

.logic_tile 11 7
000000000000001000000000000111100001000000001000000000
000000000000000101000011100000001100000000000000001000
000000000000000000000000000011100001000000001000000000
000001000000000000000000000000101101000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000000100000000000101001000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000111000000000000101010000000000000000000
000000000000000000000010100111000000000000001000000000
000000000000000000000110110000101000000000000000000000
000000000000000101000010100111100000000000001000000000
000000000010000001100110000000001110000000000000000000
000000000000000011100000010011100000000000001000000000
000000000000001101100011000000001110000000000000000000
000000000000000011000000000101000000000000001000000000
000000000000001101000010110000001101000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000101000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
011010000000000000000110010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001001111010100000000000000000
000000000000000000000000001001101000000000000010000000
000000000000000000000000000111101010000000100100000000
000000000000000000000000000000101100000000100100000000
110000000000000000000110100000011111000100000100000000
100000000000000000000010000101011111001000000100000000

.logic_tile 15 7
000001000000000000000000000000001001001100111000000000
000010100000000000000000000000001001110011000000010000
000000000000000000000000010111001000001100111000000000
000000000000000000000010100000000000110011000010000000
000000000000000000000000010101001000001100111000000000
000000000000000000000010010000100000110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000001000000110100011001000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000101000000000000001100110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 16 7
000000000000000101000110111001100001010000100100000000
000000000000000101100010000011001001000000000100000000
011000000000001111100111111011100001010000100100000000
000000000001000101000010100001001001000000000100000000
000000000000000101000010100111011100100000000000000000
000000000000000000000110110101111000000000000000000000
000000000000000000000010110001111101000001000100000000
000000000000000101000110000000001000000001000100000000
000000000000000000000110000101011010101000000010000000
000000000000000000000011101001110000000000000000100010
000000000000001000000110001000011100000000100100000000
000000000001000001000000000001001001000000010100000000
000000000000000000000000011001011011000100000000000000
000000000000000000000011101101001110000000000000000000
110000000000100001100000001011001010000000000000000000
100000000000010001000000000111111101000001000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000001010111100010000000000000000000
000000010000000000100111101011000000000000
011000000000000000000000011000000000000000
000000000000001001000011101101000000000000
010000000001010000000000001011000000000000
010000000001110000000000001101000000000100
000000000000000111000011110000000000000000
000000000100000000100111011111000000000000
000000001010000011100000001000000000000000
000000000110000000000011111001000000000000
000000000000000000000000010000000000000000
000000000000000000000011110111000000000000
000010000000000000000000001001000001000100
000001000000000111000010000001001101000000
010000000000000000000000010000000001000000
110000000000000000000011001001001111000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001011000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000010110000001011000000000000000000
000000000000000000000010100011100000000000001000000000
000000000000000101000100000000101001000000000000000000
000000010000000101100000000111100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000010000000000000000001000000000
000000010000000000000011010000001011000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000010100000000000111100000000000000

.logic_tile 2 8
000010000001001111100000010000001010001000000000000000
000000000000000001000011100011011010000100000000000000
011000000000000000000000011000000000010110100000000000
000000000110000000000011100111000000101001010000000000
010000000000000101000111100000000000000000100100000000
010000000000000000100110110000001011000000000100000000
000010100000000000000000000011100000101001010000100000
000001000000000000000000001101000000000000000000100000
000000010000001000000111000000000000010000100000000000
000000010100001011000000000011001010100000010000000000
000010110000001000000000000001000000101001010000000000
000000010000000001000000000001001101110110110011100010
000000010000010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
110010010000000000000000000000011000000100000100000000
100001010000001101000000000000010000000000000100000000

.logic_tile 3 8
000000000000001000000110100000011000000100000100000000
000000000000001111000010010000010000000000000100000000
011000000000001001100110011011101100010111100000000000
000000000000000001000111100111001001001011100000000000
010000000001010000000111000101101111011110100000000000
110000000100010000000111100001011110011111110000000000
000000000000001111000010100101111001011111110010000000
000000000000000101000110100011001000111111110000000000
000000110000000101000000000001011101010111100000000000
000001011100000011000000001111101111001011100000000000
000000010000001101100000001001101000000110100000000000
000000010000001101000000001111111011001111110000000000
000000110000000011100010000111011010010100000000000000
000001010000000000100110110000100000010100000010000010
110000010000001001000010011101101110101100010000000000
100000011110001011000010001101101111011100010000000000

.logic_tile 4 8
000000000101011101100110001111001000010100000000100001
000000000000000111000010001011000000000001010000010001
011000000000001000000000010111100001011111100000000000
000000000000001111000010101011101101111111110000000000
110010001110001000000110000000000000000000100100000000
110000000110001111000100000000001100000000000100000000
000000000000000000000110100111101000011000100000000000
000000000000000101000011111111011010101101010000000000
000010110000001011000010101001001000111111100000000000
000010010000000001000100001101011000011111100000000000
000000010000000000000010010000001010000100000100000000
000000010000000000010110100000010000000000000100000000
000000010010101000000010000101100000000000000100000000
000000010001010101000010000000000000000001000100000000
110010110000000101100110000001111001010111100000000000
100000010000000000100000000011011011000111010000000000

.logic_tile 5 8
000001100000100111100000000001011011011111110000000000
000011100111000101100010110001001001111111110000000000
011000000001010111000110000000000000000000100100000000
000000001010001001100010110000001010000000000100000000
010000001110001101100010100101101101100000010000100000
010010000000000101100000000101111000000000010000000000
000010000000001000000111110101000000000000000100000000
000010000000000001000111010000100000000001000101000000
000000010000000001100011101011101101000110100000000000
000000010110000000000000001101001100001111110000000000
000001010000001101000010101101111101000110100000000000
000000010000000111100100001011101001001111110000000000
000100010000010000000000000001100001100000010010000011
000000010000000000000000000000001110100000010001000111
110000010000001001000000001000000000000000000100000000
100000010000001001000000000111000000000010000100000000

.logic_tile 6 8
000000001000000111000010100001011010000110100000000000
000000000000001001100100001101011000001111110001000000
011000000000000111100111000000011010000100000100000000
000000000000000000000100000000010000000000000110000000
110000000000100111100110001001011000000110100000000000
010000000111001101100000000111011110001111110000000000
000000000001100101000111110000000000000000100100000000
000000000000110000100011100000001111000000000100000000
000000010000000000000000000101001001010110100000000001
000000010000000000000010111111011010001001010010100000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001000000000000100000000
000000010000010111000111100000000000000000100100000000
000000010000110000100011100000001010000000000101000000
110000010000000001100000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 7 8
000100000101000000000000000001100000000000001000000000
000000000110100000000000000000100000000000000000001000
011000000000000000000010100001100000000000001000000000
000000000000000000000110110000100000000000000000000000
110010001000000000000000001000001000000100101110000001
110000001100000000000000001111001101001000010100000000
000000000000000001100000001000001000000100101100000000
000000000000001111000000000101001101001000010110000000
000100010000000000000110011111101000010100001100000000
000000010000000000000010001111000000000001010110000000
000000010000000000010110001101101000010100001100000000
000000010000000000010000000101000000000001010110000000
000010110001000000000010001111101000010100001100000001
000000010000100000000000001111100000000001010100000010
110000110000001000000110011000001001000100101100000000
100000010000000001000110000101001101001000010100000010

.ramt_tile 8 8
000001010000000000000010001000000000000000
000010100000000000000110001011000000000000
011000010000000001000000001000000000000000
000000000000000000100000000001000000000000
110000000000010001000000001001000000000000
110010000000000001000000001111100000000000
000000000000000000000000001000000000000000
000000000000000000000000000011000000000000
000000010010100000000111000000000000000000
000000010001000001000000001001000000000000
000000010000000011000010011000000000000000
000000010000001001100011110111000000000000
000010011110000000000010000011000000000000
000000010110000000000000000101101100000000
110000010001000000000010001000000000000000
010000010000100001000000001011001010000000

.logic_tile 9 8
000110100001000000000000000001101001001100111000000000
000000000100100000000000000000101101110011000000010000
011000000000000111100111110011001001001100111000000000
000000000000000000000110010000101000110011000000000001
110000000000000000000000000011101001001100111000000000
110000000000000000000000000000101010110011000000000000
000000000000100111110000000000001001111100001000000001
000000000001000000100000000000001110111100000000000010
000010010000001000000000011111101001100000010100000000
000000010000000111010011011001101110010000110100000010
000000010000001000000010110011100000010110100000000000
000000010000001111000011010000000000010110100000000000
000000010000000001000010000000000000010110100000000000
000000010000000000000000000011000000101001010000000000
110000010000101111100000010000001110000011110000000000
100000010001001011100011000000000000000011110000000000

.logic_tile 10 8
000000001010000000000010101011100000010110100000000000
000000000000000000000100000111001011100110010000000000
000000000000000000000000000101001101100111000000000000
000000000000001101000000001111111110110001100000000000
000000000000000000000110100011000000010110100000000000
000000001010000000000000001111101011100110010000000000
000000000000000000000000001111101010010110100000000000
000000000000000000000000001011110000010101010000000000
000000010000000101000010110000001001001011100000000000
000000010000000000000010011101011000000111010000000000
000000010000000101000010110101011101000111010000000000
000000010000000000000010010000111111000111010000000000
000000010000010001100110000111000000011111100000000000
000000010000100000100110101101101101000110000000000000
000000010000001001100110000111001010010110100000000000
000000010000000111100110100011010000010101010000000000

.logic_tile 11 8
000010100000000101100110100000000001000000001000000000
000001000000000000000000000000001101000000000000010000
000000000000001000000000010111100000000000001000000000
000000000010000111000010000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101100000000000001000111100001000000000
000000000000000111000000000000000000111100000000000000
000000010000000101000000000011011011001000010000000000
000000010100001101100000000011001010000000000000000000
000000010000000000000000000001100000010110100000000000
000000010000000001000010110000000000010110100000000000
000000110000000000000000001001001111100000000000000000
000001010000000000000010111011011110000000000000000000
000000010001000101000000000001111100000001010000000000
000000011000000000100000001001100000101000000000000000

.logic_tile 12 8
000000000001000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000001011101100000000000100100000
000000000000000000000000001011010000000010100100000000
011000000000000000000000000111100001000000000100000000
000000000000000000000000001011001100001001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011100000010000000000000000000000000000
000000010000000000100010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000101100000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000101100111000000001000001100111000000000
000000000000000000000100000000001111110011000000010000
011000000000001000000110000000001000001100111000000000
000000000000001001000000000000001100110011000000000000
000000000000001000000000000111101000001100111000000000
000000000000000101000000000000100000110011000000000010
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000010000000101100000000000001001001100111000000000
000000010000000000000000000000001100110011000000000000
000000010000001000000000000000001000001100111000000000
000000010000000101000000000000001000110011000000000000
000000010000000000000110100101001000001100111000000000
000000010000000000000000000000000000110011000000000000
110000010000000000000110110001101001000100100100000000
100000010000000000000010101001001001000000000100000000

.logic_tile 16 8
000000000000001000000110111101101010000000000100000000
000000000000000101000011010111010000000010100100000000
011000000000001000000110101101000000000000000100000000
000000000000000101000000000101001011001001000100000000
000000000000000101100000011101011000100000000000000000
000000000000000101000011011011011100000000000000000000
000000000000000011100000000001000001000000000100000000
000000000000000101000000001101001010001001000100000000
000000010000001000000000001101101010000000000100000000
000000010000000001000000000001010000000010100100000010
000000010000010000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000101101011000000100100000000
000000010000000000000000000000011010000000100100000000
110001010000000001100000000000001001000001000100000000
100000110000000000100000001001011010000010000100000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000010001010000000000001000000000000000
000000000000000000000000000101000000000000
011000110000000000000011101000000000000000
000001000000000000000011110011000000000000
110010000000000000000111101001100000000000
010001000000000000000111101001100000000000
000000000000000111000000000000000000000000
000000000000000000000000001011000000000000
000001010110000000000011100000000000000000
000000011000000000000111101111000000000000
000000010001000111100111000000000000000000
000000010000000000100110001111000000000000
000000010000000000000111110011100001000000
000000010000000000000011111101101101000000
110000010000000111000000011000000000000000
110000010000000000000011101111001011000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000101000000010111101101000000000000000000
000000000000000000100011011001001101000001000000000000
011000000000001000000010100000011001110000100000000000
000000000000000001000000000101001001110000010000000000
000000000000001000000000000000000000010110100000000000
000000000000000001000000000011000000101001010000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000000
000000010000000001000000000001000000000000000100000000
000000010000000101000000000000000000000001000100100000
000000010000000000000000011011101000000000000000000000
000000010000000101000010000111111100100000000000000000
000000010000000000000010100000000000000000100100000000
000000010000000000000000000000001111000000000100100000
110000010000000000000000000011100000010110100000000000
100000010000000101000000000000100000010110100000000000

.logic_tile 2 9
000000000000000000000000000000000001000000001000000000
000000000000001101000000000000001000000000000000001000
011000000000000000000000000011011001001100111010000001
000000000000001101000000000000101011110011000000000001
110000000000100000000000010000001000001100110010000001
110000000001010101000011011011001000110011000000000001
000000000000000000000010100000011010101000000000000000
000000000000000000000010110101010000010100000000000000
000010110000000001000000001101011010101000010000000000
000000010000000000100010011111111000111100110000000000
000000010000000000000000000111000000000000000100000000
000000010000000000000000000000000000000001000100000000
000000010000000011100011100101100000010110100000000000
000000010000000000100000000000100000010110100000000000
110000010000000000000110000000000000000000000100000000
100000010000000000000100000011000000000010000100000000

.logic_tile 3 9
000000000000001001000110100001011010010111100000000000
000000001010000011100010101111011000000111010000000000
011000000000000101000010101111101001011111110000000001
000000000000000000100110100001011001111111110000000000
010000001111000101000010000000011110000100000100000000
110000000010100101100100000000010000000000000100000000
000000000000001101100110101101001100000100000000000000
000000000000000011000010110111001001001100000000000000
000000010000001000000000011111011101010111100000000000
000000010000000001000010001011011010001011100000100000
000000010000000000000010000011001010010111100000000000
000000010000000000000010100111101010000111010000000000
000001010000001000000110001101101111000110100000000000
000000010000001001000110001001001011001111110000000000
110000010000001001100000000000000000000000100100000000
100000010000001101000010000000001111000000000100000000

.logic_tile 4 9
000000000101010111100000001001001100000110100000000000
000000000000000101100000000111001110001111110000000000
011000000000001011100011110101111100000110100000000000
000000000000000001000010000011111010001111110000000000
110000000000000101000010101111011010011111110000100000
110000000000001101100100001111011011111111110000000000
000000000000000001000111111101011000011111110000000000
000000000000000000000010101001011101111111110000000100
000001110010000101000110101000000000000000000100000000
000011110000010000100000000101000000000010000100000000
000000010000000000000000000001000000000000000100000000
000000010000001101000010110000000000000001000100000000
000010110000001101100011001001111111010111100000000000
000010010000010001000000000001011100001011100000000000
110000010000001111000010101000000000000000000100000000
100000010000001101100010110111000000000010000100000000

.logic_tile 5 9
000010000010110001000111101000011010111001010000000000
000000001010000000000100001001001111110110100010000000
011000000000000101000000000101100000000000000100000000
000000100000000000100010100000000000000001000100000000
110010100000000111100010101000001000111001010000000000
010011000000010000000100001001011011110110100000000000
000000000000000011100000010011101010000110100000000000
000000000000001101100011010001101001001111110000000000
000010110000001000000000000000000000000000000100000000
000011011100001001000011100011000000000010000100000000
000000010000000000000000000000000001000000100110000000
000000010000000001000010110000001011000000000100000000
000010110001111111100111001111111001000110100000000000
000000011011011011000010110011001101001111110000000000
110000010000001000000000000111011100000110100000000000
100001010000000001000000001111011110001111110001000000

.logic_tile 6 9
000001000000000000000111110101011101000100000000000000
000000100110000000000110100011001111000000000000000000
011000000000001000000000011000011100111101010000000000
000000000000000111000011110111010000111110100001000010
010000000001011000000111001000000000000000000110000000
010000000000101111000110011001000000000010000100000000
000000000000000000000111011101111000000010000000000000
000000000000000000000011101101101101000000000000000000
000000011101011111100011100000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010001010111000000010101001110000010000000000000
000000010100000000000010010011111001000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000011100000000000000000000100000000
100000010000001101000100001101000000000010000101000000

.logic_tile 7 9
000100000000000000000000011111001000010100001100000001
000000001010000000000010000101000000000001010100010000
011000000000000111100000001111001000010100001100000000
000000000000000000000000000001000000000001010110100000
010001000000000011100111000001101000000100100100000000
110000000000000000100000000000001001000100100110000000
000000000000000111100010100000011010000011110010000000
000000000000000000000000000000010000000011110000000000
000000110100000001000000010011001110100010000000000000
000001010110000000000011110101011101000100010000100000
000000010000000000000000000000000001001111000000000001
000000010000000000000000000000001111001111000010000000
000000010000001001100000001111100001010000100100000000
000010010000000001000011110101101111001001000110000000
110000010000000000000110010000011111000011000100000000
100000010000000000000010000000011000000011000110000000

.ramb_tile 8 9
000000000110100001000000000000000000000000
000000010001010000100000000111000000000000
011010100000000000000111001000000000000000
000000000000001001000100001011000000000000
110000000110000000000000001101100000000000
010000000000000000000000000011000000000010
000000000000001011000000001000000000000000
000000000000001111100000000011000000000000
000001111010101000000000010000000000000000
000010110001010111000011100011000000000000
000000010000001011100011001000000000000000
000000010000001011100100001111000000000000
000000010000110111100000001001100001000010
000000010001110000000011110101101110000000
010000010000000111000000000000000000000000
010000010000000000100011110001001111000000

.logic_tile 9 9
000000000001011111100111100111000001000000001000000000
000000000001011011100000000000101011000000000000001000
000000000000001011100000010011000001000000001000000000
000000000000001011000011110000101010000000000000000000
000100000110100000000000000001000001000000001000000000
000000000000010000000011110000101010000000000000000000
000000000000000101000010100001100000000000001000000000
000000000000001111000010100000001110000000000000000000
000000010001010000000000010101100001000000001000000000
000000010000100000000011100000101110000000000000000000
000000010000000000000000010001100000000000001000000000
000000010000000000000011110000101000000000000000000000
000000010001010000000000010001100000000000001000000000
000000010101010001000011110000001000000000000000000000
000000010000000001000000000011100000000000001000000000
000000010000000000100000000000101011000000000000000000

.logic_tile 10 9
000000000000000000000111010001011001110010010000000000
000000000000000000000111011001111110100111000000000000
000000000000100000000111100101101000111110010000000000
000000000001010000000100000101111101000001100000000000
000100000111011101000011110111001010010111000000000000
000000100010101111100111010000111101010111000000000000
000000000000100000000111000101001011001100110000000000
000000000001010000000111100000011100110011000000000000
000010110000001111100110100000011101001100110000000000
000001010000001001100010101111001111110011000000000000
000101010000100111000000001111000000010110100000000000
000010110001010000100000001101001011100110010000000000
000100010000000101000111010101001110000010100000000000
000000010001010101000010010011100000101011110000000000
000001011100000111000110000000000000010110100000000000
000010110000000000000100000011000000101001010000000000

.logic_tile 11 9
000000000001000000000000000101100000000000001000000000
000000000000100000000000000000101110000000000000001000
000000000000000101000000000101001001001100111000000000
000000000000100000000010110000001000110011000001000000
000000000000000111100000000101001001001100111000000000
000000000000000000100010000000101111110011000000000000
000000000000000000000000010111101001001100111000000000
000000001000000000000011100000001111110011000000000000
000000010000000000000000000111101000001100111000000000
000000011100000000000010110000001101110011000000100000
000000010000000111100011100011101001001100111000000000
000000010000000000100010110000101101110011000000000000
000010110000000101000111100111001000001100111000000000
000001010000001101100100000000001111110011000000000000
000000010000001101000010100001101001001100111000000000
000000010000001011100111100000101100110011000000000000

.logic_tile 12 9
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 9
000100000000000000000000001000011111111100100100000000
000000000000000000000000000011011010111100011100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000010000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 9
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 9
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000001000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001011010000000000000000000000000000000000000000
000100000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000001010000000000000011111101011010111100000000000
000000000000000000000010011001111100001011100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000101001111000110100000000000
000000001110000000000011101001111100001111110000000000
000000000000000000000000001011111100010111100000000000
000000000000000000000000000111101011000111010000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000111000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000010100000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000001000000000000000
000000011010000000000011100111000000000000
011000000000001111100110111000000000000000
000000000000000111100110110011000000000000
010000000000100000000000011101000000001000
010000000000010111000011100101100000000000
000000000001000111000000001000000000000000
000000000000000000100000001111000000000000
000010110001010000000111000000000000000000
000001010110001001000000000011000000000000
000000010000000001100000000000000000000000
000000010000000000100000000101000000000000
000000010100000000000000001001100001000000
000000011010000000000000001001001111000000
010000010000000111000010000000000001000000
010000010000000000100010001011001001000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000101000000000000000100000010
000000000000000000000000000000100000000001000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000001100000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
011000000000000000000000001000001110000100101100000000
000000000000000000000010111101011000001000010100000000
000000000000000000000000001111001000010100001100100000
000000000000000000000000001001100000000001010100000000
000000000000001001100000001000001000000100101100000001
000000000000000001000010111101001101001000010100000000
000000000000000000000110001101101000010100001100000000
000000000000000000000000001001000000000001010100000000
000000000000000000000000001101101000010100001100000000
000000000000000000000000001101000000000001010100000000
000000000000000000000110110111101001000101000100000000
000000000000000000000010000000101001000101000100100000
110000000000000000000000010101101111000000000000000000
100000000000000000000010000001011010000100000000000000

.logic_tile 2 10
000000000000000101000110101000000000000000000100100000
000000000000000111100000000101000000000010000100000000
011000000000000001100010100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000000000000001001011000000100000010000000
000001000000100000000000000001001110000000000010000000
000000000000001101100000000000001110000011110100000000
000000000000000101000000000000010000000011110100000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000100100010
000000000000000000000000001001011111010110100000000000
000000000000000000000000001001001110100000000000000000
000000000000000001100110000101100000000000000100000000
000000000000000000100000000000000000000001000100100000
110000000000001001100000000000000000000000000000000000
100000000000001001100000000000000000000000000000000000

.logic_tile 3 10
000000000000100000000000000011000000000000000100000000
000000000001010111000010110000100000000001000100000000
011000000000001000000000000111001100101000000010000000
000000000000001101000000000000010000101000000000000000
010000000000001000000111110000000001000000100100000100
010000000000000001000011000000001011000000000100000000
000000000000001000000010010001000000000000000100000001
000000000000000101000010000000000000000001000100000000
000001000000000001100010010101101100000001000010000001
000000100000000000100010010000001101000001000010000010
000000000000001000000000000111001011010111100000000000
000000000000000001000000000101111011000111010000000000
000000000000000101000010100101101100101000000000000101
000000000000000000000000001011000000000000000000100100
110000000000000000000000010011111001000110100000000000
100000000000000000000010101101001111001111110000000000

.logic_tile 4 10
000000000001001101000111100000000000000000000100000000
000000000000000111100100001101000000000010000100000000
011000000000001001100111111001011010011111110000000000
000000000000000101000010101001011000001111100000000000
110000000000000101100010001000000000000000000100000000
010000000000000001000000000101000000000010000100000000
000000000000000111000010101001111001000110100000000000
000000000000000001000111101101011000001111110000000000
000000000000000000000110101101101100101001010000000010
000000000000000000000010111001010000111101010000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000100000000
000000000000000000000010100001101000000000000000000000
000000000000000000000100001111110000010100000000000000
110000000000000000000000001101000000101001010000000001
100000000000000000000000000101001101110110110000100000

.logic_tile 5 10
000001000100101111100011100101000000000000000101000000
000010101011010011000010110000100000000001000100000000
011010100001000000000000010000000001000000100100100000
000000000000000000000010100000001011000000000100000000
010000001110010011100111010000000000000000000110000000
010000000000000000100011011101000000000010000100000000
000000000001000000000000010111100000110000110000000000
000000000100000000000011001001001000100000010001000010
000001000000100000000010100001001001000000000000000001
000010100000000000000111111011011110100001010001000000
000000000000000000000000010101000000000000000100000000
000000000000000000000010000000000000000001000100000000
000000000101000000000000000000000000000000000100000000
000000100000110000000000000001000000000010000100000000
110000000000000011000000010001111101010111100000000000
100000000000000000100010101011111111000111010000000000

.logic_tile 6 10
000000000000000111100000010000000001000000100100000000
000000001110000000100010000000001011000000000101000000
011000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000100000000
010000000000000000000111100000000000000000100000000000
010000001100000000000100000000001100000000000000000000
000000000000010111100111110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000000001000000000000000000000000000100100000000
000000100000001001000000000000001110000000000100000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000100000010
000000000000100001000000000000000000000000100100000000
000000000001010000000000000000001011000000000100000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000101000000

.logic_tile 7 10
000000001110001000000111100101100001000000001000000000
000000000000000011000100000000101010000000000000001000
000000000000001000000000010011100000000000001000000000
000000000000000011000011010000001110000000000000000000
000000000000000000000000010101000001000000001000000000
000000000000000000000011010000101110000000000000000000
000000000000000011100000010001000000000000001000000000
000000000000000111100011000000001111000000000000000000
000100000100011000000000000111100000000000001000000000
000000000000101101000010000000101100000000000000000000
000000000000000000010000000001100001000000001000000000
000000000000000001010000000000001010000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000001000010000000001101000000000000000000
000000000000001001000000000001100000000000001000000000
000000000000001101000010000000101001000000000000000000

.ramt_tile 8 10
000001010000010000000000010000000000000000
000000100000000000000011110111000000000000
011000110000000000000000001000000000000000
000001000000000111000000001111000000000000
010010100000001000000000000101000000000010
010000000000000111000000000011000000000000
000000000000000000000000000000000000000000
000000001010000000000000000011000000000000
000010000001100111100011110000000000000000
000000000110101111000111101011000000000000
000000000000001001000011100000000000000000
000000000000001101100100001111000000000000
000000001110100111000000001011100001010000
000000000001000000100011110011001110000000
010000000000000111000000011000000000000000
010000000000000000100011001011001101000000

.logic_tile 9 10
000100000111100000000000000011100000000000001000000000
000000001100110000000011110000101001000000000000010000
000000000000000001100110000001100001000000001000000000
000000000000001111000100000000001000000000000000000000
000000001011010111000000000001100000000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000000000000111111011001001000000010000100000
000000000000000000000111110011001011000000000000000000
000000000000011111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000001010110000000000000010110100000000000
000000000000000000000000000011000000101001010000100000
000000001111000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000100000

.logic_tile 10 10
000000000000100000000000000001100000010110100000000000
000000000001010000000000000000100000010110100000000000
000011001100100000000111101000000000010110100000000000
000011100001010000000100001101000000101001010000000000
000100000000000000000000000000000000001111000000000000
000000000000000000000000000000001100001111000000000000
000001000000100000000000010000000001001111000000000000
000010100011010001000011010000001100001111000000000000
000000000000000000000010000000001110000011110000000000
000000000000000001000010000000010000000011110000000000
000000001100000001000000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
000100000000000000000000000000000000001111000000000000
000000000000000000000010000000001101001111000000000000
000001001100000000000000000000000001001111000000000000
000010100000000000000000000000001010001111000000000000

.logic_tile 11 10
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101011110011000000010000
000000000000000000000111100111101001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000110100011101000110011000000000000
000000000000000000000000000000001110001100110000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101001100111100000100000000
000000000000000101000000001111010000111101011100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000111001100110100110100000000
100000000000000000000000000000111101110100111100000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000010100110000011100010100111101010001000000000000000
000000000000000000000000001111011011101000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000111000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001001010010100000000000010
000000000110000000000000001111000000111100000000000000
000000000000000000000000000111001110000001010000000000
000000000000000000000000001001010000010110100000000100
000000000000000001000111001000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.ramt_tile 25 10
000000010000000000000011101000000000000000
000000000000000000000000000111000000000000
011000010000001000000000000000000000000000
000000000000000111000000000111000000000000
110000000000010111100000001011100000000000
010000000000100000100000001011100000000000
000000000000000111000000001000000000000000
000000000000100000000000000011000000000000
000000000000000000000000010000000000000000
000000001000000000000011001111000000000000
000000000000000111000111010000000000000000
000000000000000000000111001111000000000000
000000000000000000000111011001000000000000
000000000000001001000011100001101010000000
010000000000001011100000001000000001000000
110000000000000111100011100111001111000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000110100000000001000000001000000000
000000000000000000000100000000001100000000000000001000
000000000000000000000010100101000001000000001000000000
000000000000000000000010100000101111000000000000000000
000000000000000000000110100000000001000000001000000000
000001000000000000000110100000001011000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000100000000101001000000000000000000
000000000000001000000000000001000000000000001000000000
000000000000000101000010000000101100000000000000000000
000000000000001000000000000000001000111100001000000000
000000000000000101000000000000000000111100000000000000
000000000000000000000000000001101011100000000000000000
000000000000000000000000001011111001000000000000000000
000010100000000000000110001000000000010110100000000000
000001000000000101000010100111000000101001010000000000

.logic_tile 2 11
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
011000000000000101000000011011101010101001000000000000
000000000000001101100011010011111011101001010000000000
110000000000000101000010100000001111000011000100000000
110000000000000000100110110000011001000011000100000000
000000000000000101100000010000011001111100110000000000
000000000000000000000010100000011011111100110000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000000000001100000001001101010000100000000000000
000000000000000000000010110001001111000000000000000000
000000000000000000000110011001101110001000000000000000
000000000000000000000010000001011010000000000000000000
110000000000000000000000010101101011010110100000000000
100000000000000000010010001101011111010110000000000000

.logic_tile 3 11
000000000000000000000000001000000000000000000100000100
000000000000000000000000000101000000000010000100000000
011000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000010000000000001000000100000000000
110000000000000000000000000000001000000000000000000000
000000000000000011100000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 11
001000000000000000000110100000011100000100000100000000
000000000000000000000010010000010000000000000100000000
011000000000000000000000001000000000000110000000000001
000000000000000111000010101101001001001001000000000010
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000010111001000000001010000100001
000000000000000000000011110000010000000001010000000010
000000000000000001100110101011001101010111100000000000
000000000000000000100000001001011010001011100000000010
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001110000000000100000000
000000000000001001100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000000000011000000100000100000000
100000000000000000000000000000000000000000000100000000

.logic_tile 5 11
000000100000000101100110100011000000000000000100000000
000001000000010000000000000000000000000001000100000010
011000000000001000000111001001111100010111100000100000
000000000000001001000100001011011001001011100000000000
110000000000001001100010100000011110111000110000000000
010000000000010101100000001101011100110100110000000000
000000000000001001000000000000011010000100000100000000
000000000000001011000000000000000000000000000100000000
000000100000000001000000010000011000000100000100000000
000001000000000001000010000000010000000000000100100000
000000000000000000000110010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000011100000000001001010010111110000000001
000000000000000000100000000111001010011111100000000000
110000000000000000000000010000000001000000100100000000
100000000000000000000010010000001010000000000100000000

.logic_tile 6 11
000000000000001000000000000101000001000000001000000000
000000000000001111000000000000001000000000000000001000
000000000000000101000111100001000001000000001000000000
000000000000001101100000000000001011000000000000000000
000000000000000000000011100111000001000000001000000000
000000000000000111000000000000001111000000000000000000
000000000000000111000000000101000000000000001000000000
000000000000000000000010110000101111000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000001000011000000001000000000000000000000
000000001100000101000000010111100000000000001000000000
000000000000000001100011010000101110000000000000000000
000000000000001000000110110011100001000000001000000000
000000000000000101000010100000101001000000000000000000

.logic_tile 7 11
000100001100001000000000000101100000000000001000000000
000000000110011011000010110000101101000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000010110000101111000000000000000000
000100001111110000000000000111100000000000001000000000
000000000001010111000000000000101000000000000000000000
000000000000000000000111110000001000111100001000000000
000000000000001101000111000000000000111100000000100000
000000000100000000010000000101100000010110100000000000
000000000100000000000010000000000000010110100000000000
000000000000000000000000000111101001100010000001000000
000000000000000000000000000101111010000100010000000000
000000000000100000000000001000000000010110100000000000
000010000000000000000011001001000000101001010000000000
000000000000000000000010000001000000010110100000000000
000000000000000000000010000000100000010110100000000000

.ramb_tile 8 11
000000000000001111100110101000000000000000
000000010000001111100111101001000000000000
011000000000001000000000010000000000000000
000000000000000111000011111001000000000000
010000000000100000000000011111000000000000
010000000000000111000011111101000000000010
000100000000001111000111100000000000000000
000000000000001111100000000001000000000000
000010100000000000000000000000000000000000
000000000000000000000000000001000000000000
000000000001010000000010101000000000000000
000000000000000000000000000101000000000000
000000100000000000000000001011100001000100
000000000000000111000000000001101010000000
110000000000000111100000000000000000000000
110000000000000000100000000101001011000000

.logic_tile 9 11
000100000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000010000011001100100000000000000
000000000000000000000010111111011100011000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101111111101110100000010
000000000000000000000000000000001011111101111100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001011101000010111100000000100
000000000000010011000000000101011011000111010000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000100010
000000000000000000000000000000000000000000000011100111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000001000001010000000000001000000000000000
000000010000000000000000001111000000000000
011000000000000111000000011000000000000000
000000000000000000000010110001000000000000
110000100000000000000000010111100000000000
010001000000001111000011110111100000000000
000000000000000111100000001000000000000000
000000000000000000100000001011000000000000
000010000000010000000000011000000000000000
000000000100100000000011101001000000000000
000000000000000011100010010000000000000000
000000000000100000000010010111000000000000
000000000000010001000000001101000001000000
000000000000100111000000000111101101001000
010000000000000001000011100000000001000000
110000000000000000000111110101001100000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000001000000000000000000001000000001000000000
000000000000001001000000000000001111000000000000001000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000010100000000001000000001000000000
000000000000001001000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110010001000000000000001000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000110100000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000110100111000000010110100000000000
000000000000000111000000000000100000010110100000000000

.logic_tile 2 12
000000000000000000000111000000000000000000001000000000
000001000000000000000010100000001001000000000000001000
011000000000001000000000000111001000010100001100000000
000000000000000001000000001001010000000001010100000000
010000000000000011100010110101001000010100001100000000
110000000000000000100010000101100000000001010100000000
000000000000000000000000000111001000010100001100000000
000000000000000000000000001001100000000001010100000000
000000000000000000000000000000001001000100101100000000
000000000010000000000000000101001000001000010100000000
000000000000000001100000001000001000000101000100000000
000000000000000000000000000011001001001010000100000000
000000000001000001100110000101000000010110100000000000
000000000000000000000000000000100000010110100000000000
110010100000000000000000000001000000010110100000000000
100000000000000000000000000000100000010110100000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000110010111000000000000001000000000
000000000000000000000010000000000000000000000000001000
011000000000000000000111110101000000000000001000000000
000000000000000000000110000000100000000000000000000000
110000000000000000000010001000001000000100101110000001
110000000000000000000000001101001001001000010100000011
000000000000001000000111101000001000000100101110100101
000000000000000001000100001001001001001000010100000000
000000000000000000000000001101101000010100001110000001
000000000000000000000000001101000000000001010110100010
000000000000000000000000001111101000010100001110000000
000000000000000000000000001001000000000001010110100010
000000000000000000000111101000001001000100101100000000
000000000000000001000000001101001001001000010110100010
110000000000000001100110001111101000010100001110000000
100000000000000000000000001001100000000001010110100010

.logic_tile 5 12
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000110101000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001101000011010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000011111100101001010000000000
000000000000000000000000001111011100111011110001100000

.logic_tile 6 12
000000000000000011100000000111000000000000001000000000
000000000001000000000000000000101010000000000000010000
000000000000000000000010100011100001000000001000000000
000000000000001101000110110000101001000000000000000000
000000000000000101000000000111000001000000001000000000
000000000000000000100010110000001001000000000000000000
000000000000000111100110100000001000111100001010000000
000000000000000000000000000000000000111100000000000000
000010100001010000000110101000000000010110100000000000
000001100000100000000100000001000000101001010000000000
000000000000000101100000001000000000010110100000000000
000000000000000000000010000011000000101001010000000000
000000000000000000000000000101000000010110100000000000
000000000000000001000010000000100000010110100000000000
000000000000000000000000000101111010110000000000000000
000000000000000000000000001011101000111001010010100010

.logic_tile 7 12
000000001000000011100000000000000001000000001000000000
000000001100000000100000000000001100000000000000001000
011000000000000001100000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
110010100001010011100000000111001000010100001100000000
110001000000100000100000000101100000000001010100000000
000000000000001000000000010000001000000100101100000000
000000000000000001000010000001001101001000010100000000
000101000000000000010110000101101000010100001100000000
000010000000000000010010110101000000000001010100000000
000000000000000000010110000000001001000100101100000000
000000000000001101010000000001001000001000010100000000
000000000100000000000011110101101000010100001100000000
000000000000000000000110000101100000000001010110000000
110000000000000000000000000000001001000100101100000000
100001000000000000000000000001001101001000010100000010

.ramt_tile 8 12
000110010001010000000010000000000000000000
000000000110101001000110000011000000000000
011000010000000000000000000000000000000000
000000000000000000000000000011000000000000
010000000001010001000010001001000000000000
110000000000000000000000001111100000000000
000000000000000111000000000000000000000000
000000000000000001000000001111000000000000
000010100000001001000000000000000000000000
000000000110001111100000000001000000000000
000000000000000000000111000000000000000000
000000000000100000000000000111000000000000
000010100000000000000000000011100000000000
000000001100000001000010000101101001000000
010000000000000000000010001000000001000000
110000000000000001000000000111001010000000

.logic_tile 9 12
000100000000000000000111101101001000011100000000100000
000000001010000000000000001101111010111100000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010000001000101000000000000000000000000000000000000
000000000110100000010010110000000000000000000000000000
000000000000100000010111000000000000000000000000000000
000000000001010000000111100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000001101101000011100000000100
000000000000000000000000000000111011000011100000100000

.logic_tile 10 12
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 12
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000011110001011010000110100000000010
000000001100000000000110011011111001001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000010000000000000010000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000010100000000000000000001001011011010111100010000000
000000000000000000000000001011111100001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000010001010000000000011000000000000000
000000000000000000000011101111000000000000
011010110001000000000000000000000000000000
000001000000000000000000000111000000000000
010010100000000000000011001011000000000000
010001000000000000000000000101100000000000
000000000000000011000110101000000000000000
000000000000000111000111101011000000000000
000000000000000011100010001000000000000000
000001000000001001100000001101000000000000
000000000001010000000011100000000000000000
000000000000000000000100000011000000000000
000000001000000000000000000101100000000000
000000000000000001000000001101001100000000
110010100000000111000010101000000001000000
110000000000000000000010011111001011000000

.logic_tile 26 12
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000001000000000010000001000000100101110000100
000000000000000001000010000111001000001000010100010011
011000000000000000000000001101001000010100001111100101
000000000000000000000000000011000000000001010101000000
010000000000000001100010000000001000000100101110100001
110000000000000000000000000111001001001000010100000000
000000000000000000000000000111001000010100000110100101
000000000000000000000000001011000000000010100100000010
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 13
000010001110100000000110000000000000000000000000000000
000000000001010000000100000000000000000000000000000000
011000000000001000000000000000000000010110100000000000
000000000000000001000000000111000000101001010000000000
010000000000000000000111011101001010010100000100000000
110000000000000111000010000001010000000010100100000000
000000000000000000000110000000011010000011110000100000
000000000000000000000100000000010000000011110000000000
000000000000000000000000010000001011000011000100000000
000000000000000000000010100000001000000011000100000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001001001111000000100000
000000000000001101100000000000000000001111000000000000
000000000000000101000000000000001101001111000000000000
110000000000000000000000000000001110000011110000000000
100000000000000000000000000000000000000011110000000000

.logic_tile 7 13
000001000000000011100111111101001000010100001100000000
000010001110011111000011001101000000000001010100010000
011000000000001000000111111000001000000100101100000000
000000001100000111000010001001001100001000010100000000
010011100011011011100010110001101000000100100100000000
010011100111100001000010100000101101000100100100000000
000010100000001101000111100101011110101010000000000000
000001000000000101000000000001101010001010100010000000
000100000000100001100000010101101001100010000000000000
000000001101000000000010001011011000000100010000000000
000000000000000000000000001101111001100000000010000000
000000000000000111000000000111011111000100000000000000
000100000000000000000000000101001100110011110000000000
000000000001000000000000000101001000100001010000000000
110000000000001001000000000001011100100010100000000000
100000000000000001100011111101001100010100010010000000

.ramb_tile 8 13
000000000000100000000000001000000000000000
000000010001000000000000001101000000000000
011000000000000111100110011000000000000000
000000000000001111100111100011000000000000
010000000010000111100011111111000000000000
110000000000000000100010110001100000010000
000100000000000111000111101000000000000000
000000000000000000100000000001000000000000
000000000000000000000000001000000000000000
000000000000100000000000001001000000000000
000000000001010101000010100000000000000000
000000000000000000100100000111000000000000
000000000000000000000000000001100001000000
000000000000001101000010110101101110100000
010010100000000011100000000000000001000000
110001000000000000000000001101001101000000

.logic_tile 9 13
000000100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111111101100000000000000000
000000000000000000000000001101101101000000010000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 10 13
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000100000000000001101001111000110100000000000
000000000000000000000010100011111111001111110000000100
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000100001000000000000000000000000000000
000000010000100000000011101011000000000000
011000000000000011100000001000000000000000
000000000000000000000011111011000000000000
010000000000000000000000001101100000000000
010000000000000111000000001001100000000000
000000000000000111100000011000000000000000
000000000000000000100011110011000000000000
000000000001010000000010000000000000000000
000010100110100000000011101111000000000000
000000000000000001000011100000000000000000
000000000000000000000000000101000000000000
000010100001011001000010001011000000001000
000001001010100011000100001111101110000000
010001000000000000000010000000000001000000
110000100010000000000100000111001000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000001100000000000000000000000
000000000000000000000000000000000000000001000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000011100011000000000000000000000000
000000000000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000010010000000001001000011000000000000
000000000000000000010000000000011001000011000000000010
000000000000000000000000001101001100000010100000000000
000000000000001111000000000101110000000011110000000011
000001000000000000000011010000000000000000000000000000
000000000110000011010011010000000000000000000000000000
000000000000000000000000000000001110000100000000000000
000000000000000000010000000000010000000000000000000000
000100000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001100000100000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 14
000000010000010000000010000000000000000000
000000000000001001000100000001000000000000
011010010000000000000111000000000000000000
000000000000000000000000000011000000000000
010000000000000001000010001111100000000000
110001000000000000000000000111000000000000
000000000000000001000000000000000000000000
000000000100000000000000001111000000000000
000010100001000001000000001000000000000000
000000000000100000000010011111000000000000
000000000000000001000010001000000000000000
000000000000000000100100000011000000000000
000000000001010000000000000001100000000000
000000000000000000000010011011101010000000
010010000000001001000111101000000000000000
110000000000000101000000001011001001000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000101000000010110100000000000
000000000000000000000000001111000000000000000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000

.ramt_tile 25 14
000000010000000000000000011000000000000000
000000000000000000000011101101000000000000
011000010000000000000110111000000000000000
000000000000001111000110110111000000000000
010000001000000000000000000011000000000000
010000000000000000000000000011100000000000
000000000000000111100110000000000000000000
000000001000000000000100001111000000000000
000000000010001000000010010000000000000000
000000001000000011000111001011000000000000
000000000000000011100011101000000000000000
000000000000000000100000001001000000000000
000010001000000000000000001011100001000000
000001000000000000000011110101001001000100
010000100000000000000000001000000001000000
010000001000001001000010001111001101000000

.logic_tile 26 14
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110100111100000000000000101000000
100000000000000000000100000000100000000001000101000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000011010000001010000000000
000000000000000000100000000111000000000010100010000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 15
000000000000000111100000001000000000000000
000010010000000000100000000111000000000000
011000000000001000000000011000000000000000
000000000000000111000011110011000000000000
010000000000110000000011100111000000001000
110000000000000000000000001111100000000000
000100000000000111000000000000000000000000
000000000000000000100000000011000000000000
000100000000000011100010001000000000000000
000000000000000000000000001011000000000000
000010000000010001100010110000000000000000
000001000000000000100111000111000000000000
000000000000001000000111011011000001001000
000000000110001001010110011001101010000000
010000000000000111000000001000000000000000
010000000000000000000000001011001000000000

.logic_tile 9 15
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000111101110111100100100000000
000000000000000000000000000000011110111100101100000001
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000101000000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001100000000000010100000000000000000000000000000
000000000000000000000000001011011011010111100000000000
000000000000000000000000001111101110000111010000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000001100000
000010100000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.ramb_tile 25 15
000011000000000000000000000000000000000000
000000010000000000000011101001000000000000
011000000000001000000011101000000000000000
000000000000000111000000001001000000000000
110000000000000000000000001011100000000000
010000000000001111000000000111100000000000
000000000000000000000000011000000000000000
000000000000000000000011010011000000000000
000000100000000011100111000000000000000000
000001001110000000000011101111000000000000
000000000000010001000111011000000000000000
000000001010000000000011101101000000000000
000000000000000000000010001011000001001000
000000000000000000000000001111001101000000
010000000000000001000010000000000000000000
010000000000000000000000000101001101000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
010100000000000000
000000000000000000
000000000000000001
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000001
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000100000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000101000000000000000100000000
000000000000000000100000000000000000000001000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000110000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000001000000000000000101000011
000000000100000000000011010000100000000001000100000000
110000000000000000010000000000000000000000000000000000
100000000000000000000000001111000000000010000000000000

.ramt_tile 8 16
000010010000000000010000000000000000000000
000000000110000001000000000001000000000000
011000010000000000000111000000000000000000
000000000000000111000100000011000000000000
110000000001000000000000000101000000000000
110000000000100001000000000111000000000000
000000000000000000000000000000000000000000
000000000000000000000000001111000000000000
000111000000000001000000000000000000000000
000010000000001001100010010011000000000000
000000000000000001000010001000000000000000
000000000000000000000000000011000000000000
000010000001010001000010001001100000000000
000000000100000000100010000111101101000000
010000000000001101100000001000000001000000
010000000000000101000000001011001110000000

.logic_tile 9 16
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000100100000110
000000000000000000000010000000001110000000000100100000
000000000000000000000000000011000000000000000100000110
000000000000000000000000000000100000000001000110100000
000000000001000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
100000001100100000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000100000011
111000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 19 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000001000011000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000100000000000000000000000000000000000000000
000000000000010000000010110000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000001001101001000010000011000010
000000000000001101100000000101111100000000000000000011
000001000000000000000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101101110001000000000100001
000000000000000000000000000001001101010100000000000100

.logic_tile 24 16
000000000000000111100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000011001101010111100000000000
000000000000000000000010111111101110000111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011111000110100000000000
000000000000000001000010110101001001001111110000100000
000000000000000000000000000001000000000000000100000100
000000000000001001000000000000100000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000011101111101010111100000000000
000000000000001101000010100111001111001011100000000100

.ramt_tile 25 16
000000010000000000000000010000000000000000
000000000000000111000011000001000000000000
011000010000000000000011101000000000000000
000000000000000000000000000111000000000000
110011100000000001000011111011100000000000
010001000000010000100111100101100000010000
000000000000000111000000000000000000000000
000000000000000000100000001111000000000000
000010000000000000000000010000000000000000
000001000110000000000011011001000000000000
000000000000001101000010100000000000000000
000000000000000011100100001101000000000000
000000000100000000000000000011100000000000
000000000110000000000011111101001010000000
110000000000001000000000001000000001000000
010000000000000111000011111111001001000000

.logic_tile 26 16
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010100000001000000000000100000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000110000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
011000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 17
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000101000000
000000000000000000000011100000100000000001000100100000
000000100000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111100000011110000100000101000001
100000000000000000000011110000010000000000000100000010

.ramb_tile 8 17
000000000000001000000011101000000000000000
000000010100000111000000000101000000000000
011000000000000000000111100000000000000000
000000000000000000000100001001000000000000
110000000000000111100111100111000000000000
010000000000000000100011100001000000010000
000000000000000111000000001000000000000000
000000001100000000000011111101000000000000
000010000000000101000000000000000000000000
000010000000010000100011101101000000000000
000000000001010000000110001000000000000000
000000001010000001000100001001000000000000
000000000001010000000000000011000001000000
000000000000010111000000000101001110100000
110010000001000011100000001000000000000000
010001000000100000000000001011001011000000

.logic_tile 9 17
000100100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000100000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 17
000001000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000100101000111
000010000000000000000000000000001001000000000001000101
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000011010000100000100000001
000000000000000000000000000000010000000000000000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000011010000100000100100100
000000000000000000000000000000010000000000000100000010
011000000000001101000000010000000000000000000000000000
000000000000000101000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000001000011100000010000000000000100000010
000000000000000000000000001101111001010111100000000000
000000000000000000000000001011001000000111010000000010
000000000000000000000000010000001110000100000100000001
000000000000000000000010100000000000000000000100000000
000000000000010111100011100000001110000100000000000000
000000000000100000100010100000010000000000000000000000
110000000000000000000000000111000000000000000100000000
100000000000000000000000000000000000000001000101000000

.ramb_tile 25 17
000010100010000111000110100000000000000000
000001010000000000100000000011000000000000
011000000000000000000000001000000000000000
000000000000000111000000001011000000000000
010011000001011000000011100001000000000000
110001000000000101000100001111100000000000
000000000000000000000000000000000000000000
000000000000000000000000001111000000000000
000000000000000000000000001000000000000000
000000000000000111000000001011000000000000
000000000000000000000111001000000000000000
000000000000000000000110010111000000000000
000000000000011111100010001101000000000000
000000000000100011000110010111001110000000
010000000001000001000000000000000000000000
010000000000000111100000000111001000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101001000010111110100000000
000000000000000000000000001011110000101000000110000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000111100000010111011111010110000000000000
000000000000000000100010000101111001000110010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000011011000110110110010000000
000000000000000000000010101101111101101101110000100000

.logic_tile 6 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 18
000100000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000110000000000000
000000000000000000000000000001001101001001000000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101110000111000000000000
000000000000000000000000000000011101000111000000000011

.ramt_tile 8 18
000000010000000000010000000000000000000000
000000000000000000000000000011000000000000
011000110000000000000110101000000000000000
000001000100001001000000001101000000000000
010000000000000000010010000001100000000000
110000000000000000000100000111100000000000
000000001010000001000000001000000000000000
000000000000000000000010000011000000000000
000100100001001011100000001000000000000000
000101001010100101000010000011000000000000
000000100001011101100000001000000000000000
000001001010000101000000000111000000000000
000000000000000001000000001011000000000000
000000000110000001000000000001001101000000
010100000000000000000000001000000000000000
110100000000001001000010001111001110000000

.logic_tile 9 18
000100000000000000000000001000000000000000000100100010
000000000000000000000000001011000000000010000100000100
011000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000100000000101010000000000000000000000000000000000
000001000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010000000000000000000000000011110000100000100000110
000000000000000000000000000000010000000000000110100000
000000000000010000000000000000001010000100000101000110
000000000000100000000010010000000000000000000110000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000001100000000000010010000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000111001101010000100100000000
010000000000000000000000001011101010000001000100000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000001100111100110000000000
000000000000000000000010100000001101111100110000100000
000000000000000000000000000011011010000010100100000000
000000000000000000000000001111101100000010000100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000011010000001010000000001
100000000000000000000000001111000000000010100000000000

.logic_tile 15 18
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001010000000000111001101011010000000010000000000
000000000000000000000000001001101000010000100001000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 18
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000001101001111010111100000000000
000000000000000000000011101011111100000111010001000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000010001010000000000001000000000000000
000000000000100000000000000011000000000000
011000010000001000000000000000000000000000
000001000000001111000000001101000000000000
110000000000000000000000000011100000000000
010000000000000000000010010011100000000000
000000000001000111000000001000000000000000
000000000000000000000000001111000000000000
000000000000001001000000011000000000000000
000000001010000011100011101111000000000000
000000001110000001100110000000000000000000
000001000000000111100100001111000000000000
000000000000000000000111010011100001000000
000000000000001001000011011111001000000100
010000000000000000000011100000000000000000
110000000000000000000111110011001110000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010101101100011101000100000010
010000000000000000000010000000111101011101000100000000
000000000000000000000000000000001111011001010100000000
000000000000000000000010101101011011100110100100000100
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001110000000000000000100
000000000000000000000000001111110000101000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 6 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000000000000100001
000000000000000000000000001011000000010110100010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000011100000000111111001000000010000000000
000000000000000000000000000111011101100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 7 19
000100000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000101101011000110100000000000
000000000000000000000000000001001000001111110000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 8 19
000000000000000000000000000000000000000000
000000010000000000000000000011000000000000
011000000000000000000000001000000000000000
000000000000001111000000001111000000000000
010000000000110000000011100111000000000000
110000000000000000000000001111100000010000
000000000000000111000000001000000000000000
000000000000000111100011100011000000000000
000000000000000111000000001000000000000000
000000000000000111000000001011000000000000
000000000000000011100000011000000000000000
000000001010000000000011000111000000000000
000000000000000000000111001101100001000000
000000000000000000000010110111101010000000
010000000001000101000000011000000000000000
010000000110101101100011010101001100000000

.logic_tile 9 19
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000011100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000010110100100000100
000000000000000000000000001011000000101001010110000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000111000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001111000000001101111110010100000000000000
000000000000000111000010000101010000111100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000110000101001011000110100000000000
000000000000000000000000000001101011001111110000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001010000000000000001111100000101001010000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000011111110100001010100000101
000000000000000000000000001011011111100010111100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000001000000000000110000100000000
000000000000000000000000000001001011001001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
011000000000001000010000000101011000010100001100000000
000000000000000101000000001011000000000001010100000000
000000000000000001100000000111001000010100001100000000
000000000000000000000000001111100000000001010100000000
000000000000000000000000000000001000000100101100000000
000000000000000000000000001011001001001000010100000000
000000000000000000000010100000001001000100101100000000
000000000000000000000100001111001100001000010100000000
000000000000001000000000010111101000010100001100000000
000000000000000001000010001011000000000001010100000000
000000001000000000000010111000001000000101000100000000
000000000000000000000110001011001111001010000100000000
110000000000000001100000000101011000000010000000000000
100000000000000000000000001001001111000000000000000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000011111011010111100000000000
000000000000000000000000000101011110000111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.ramb_tile 25 19
000010100000000000000011100000000000000000
000001010000000111000000000001000000000000
011000000000001111000000001000000000000000
000000000000001111000000000001000000000000
110000000000001000000000000011000000010000
110000000000000011000000000111000000000000
000000000000000000000000000000000000000000
000000000000001001000000001111000000000000
000000000000000001000000001000000000000000
000000000000000000100000001011000000000000
000000000000000000000000000000000000000000
000001000000000000000010001001000000000000
000000000000001001000111001101100001000000
000000000000001011000010000111001111000000
010001000000000001000111100000000000000000
010000100000000000000100000101001110000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011001001001000000000000000
000000000000000000000010011011111011001000100000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000001100000010100000000100
000000000000000000000000001101010000000001010000000110
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110101000001100000010100000000000
000000000000000000000100001011010000000001010000000010
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000100000000001000000000000
000100000000000000000110000000011100000100000000000000
000000000010000000000100000000010000000000000000000000
000000000000000000010011010000011110000100000000000000
000000000000000000010110010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 8 20
000100010000000000010000000000000000000000
000101000000100000000010000011000000000000
011000010000000000000011101000000000000000
000000000000000111000000001101000000000000
110010100000001000000000000001100000000000
110000000000000101000000000111100000000000
000000000000000000000000000000000000000000
000000000000000000000010011111000000000000
000010000000000101000010000000000000000000
000000000100000001000010001001000000000000
000000000000000000000000011000000000000000
000000000000000000000011100111000000000000
000010100000000001000010000101000001000000
000000000100000000100010001011001101000000
010000000000000000000000000000000000000000
010000000000000001000000000011001101000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001000000000000010001101000100000000000100000
000000001010100000000010001101111111000000000000000000
000000100000000000000000011011011010101000000000000000
000001000000000000000010000111100000000000000000000000
000101000000001000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000101100110100011111110101000000000000000
000000000000000101010000000111100000000000000000000000
000000000000010000010110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000010111101100010100000000000000
000000000000000000000010100011100000000000000000000000
000000000001001101100000010000000000000000000000000000
000000000000100101000010100000000000000000000000000000

.logic_tile 10 20
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
011000000000000000000110000101001100010100001100100110
000000000000000000000000001011010000000001010110000000
000000000000000001100110010101001000010100001110000110
000000001000000000000010001111100000000001010100100000
000000000000000001100000010101001000010100001100000110
000000000000000000000010001011100000000001010110100000
000000000000000000000111010000001001000100101111000000
000000000000000000000010011111001100001000010110000000
000000000000001000000000000101101000010100001111000000
000000000000000001000000001011000000000001010110000100
000000000000000000000111000101101000010100001101000000
000000000000000000000000001111100000000001010110000100
110000000000000000000000000000001001000100101101000000
100000000000000000000000001011001001001000010110100000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001111000000000000001000
011000000000000000000000001101011111110111101100000000
000000000000000000000000000111011100101101111100000000
010000000000000001100000000111101000011110110100000000
010010100000000001000000001011000000110111101100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000010101001111000000000000000000
000000100000000000000010000101011111000001000000000000
000000000000000001000000000000001110110011110000000000
000000000000000000000000000000001010110011110010000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000001000000110000111011110010111110100000000
100000000000000101000000000000010000010111111100000000

.logic_tile 16 20
000000100000100000000111010000000000000000000000000000
000000000001010000000111110000000000000000000000000000
011000000000000000000110000111011011110001110100000000
000000000000000000000000000000001110110001110100000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000001111001000111000100100100100
000000000000000101000000001001011101010000100100000000
000000000000000001100110000011011010000001010000000000
000000000000000000000000000000000000000001010000000000
000000000000000000000000010001011101000011010000000000
000000000000000000000010000000111001000011010000000000
000000000000100101100000000000001001111100100100000000
000000000001000000000000000111011101111100010100000000
110000000000001000000110000111101111100001010100000000
100000000000000001000000000011101010010001110100000000

.logic_tile 17 20
000000000000000101100110100000000000000000000000000000
000010100001010000000000000000000000000000000000000000
011000000000000001100000010111000001100000010010000000
000000000000000000000011111111101000000000000000000000
010001000000000000000110001111000000010110100100000000
110010000000000000000000001101100000000000000100000000
000000000000000000000111100101101110111101010000000000
000000000000000000000000000000110000111101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011010000001100100000000
000000000000000000000000000001011111000010010100000000
000000000000000001100110110001001001111101110000000010
000000000000000000000010000111011001111100110000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000000000000000010100000000000000000000000000000
000100000000000101000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000101000000001001111011000000000000000000
000000000000000000000010101101001001000000100000000000
000000001010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 22 20
000011000001010101000000001001001010001000000001000000
000111001110100000000000000101011101101000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000010000000000000000000000000000
000010000001000000000011010000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001001100000000000010000000000000000000000000000
000000000000110000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000011010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000010110000010000000000011000000000000000
000010000000101111000011110001000000000000
011000010000000000000011101000000000000000
000000000010100111000000001011000000000000
010010101000010111100000000011000000100000
010000000000100000000000000101100000000000
000000000000000000000000001000000000000000
000000000000101111000011101001000000000000
000010000000010000000010000000000000000000
000001000000100000000000000111000000000000
000000000001000000000111101000000000000000
000000000000000001000100000101000000000000
000010100001010111100000000101100001000000
000011001110100001000000000001101100010000
110000000000000011100000001000000000000000
110000000000000000000011111111001110000000

.logic_tile 26 20
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000011100101100000000000001000000000
000000000000000000000011110000000000000000000000001000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000010100001000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000111000000000000101110000000000000000000
000000000000000000000011000111100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000011100001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000001001000010010000100000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 21
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100101000000000000000
000000000010000000000000000011000000010100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 21
000100000000000011100111001001011011010111100000000000
000000000000000000000000000111001101000111010000000000
000000000000001101000010110111000001001001000000000000
000000000000000011100111001111101000101001010000000000
000000000000000101000010101101101010010111100000000000
000000000000000001100000000011001010000111010000000000
000000000000000101000010001101001011010111100000000000
000000000000001101100000001111011001000111010000000000
000001000000000000000010000101111101010111100000000000
000000000000000001000000000101001011000111010000000000
000000000000000001000000011011011001000110100000000100
000000000000000001000011001001011000001111110000000000
000000001100000011100110000101101000010111100000000000
000000000000000000110010000101011110000111010000000000
000000000000000001000000010101111001010111100000000100
000000000000000000000010101011001001000111010000000000

.ramb_tile 8 21
000000000001010111000011110000000000000000
000000010110000111000011000001000000000000
011000000000000000000111111000000000000000
000000000001000000000111001101000000000000
010010100000010000000111111111000000000000
110000000000000000000111101101100000000000
000000000000000000000011110000000000000000
000000000000000000000111011101000000000000
000010100100000000000000001000000000000000
000000000000000000000000001001000000000000
000000000001010000000000001000000000000000
000000000000100001000000001001000000000000
000000000010000000000000010001000001000000
000000000000000000000010011001101110000000
110000000000001011100000001000000000000000
010000000000001011000000000111001000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000001000000100000000000
000000100110000000000000000000001110000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000110110000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000110001000000000000000000000000000000000000000
000000000100000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000011011100000100000001000000
000000001010001011000000000000101101000100000001000001

.logic_tile 10 21
000000000000000000000000001101001000010100001111000110
000000000000000000000000001001000000000001010100010000
011000000000011000000000011000001000000100101100000100
000000000000100001000011011101001100001000010110000110
000000000000001000000000001000001000000100101100000000
000000000000000001000000001001001101001000010100000100
000000000000000000000000011000001000000100101100000000
000000000000000000000011011101001101001000010100000100
000000000000000001100110011000001001000101000100000000
000000000000000000000010000001001001001010000100000100
000000000000000000000000000011011000000000000001000001
000000000000000000000000001011100000000001010000100000
000000000000000000000000000000001101001000000000000000
000000000000000000000000001011011000000100000010000010
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000001000000000000000000000000000000000100000001
000000000000100000000000001101000000000010000100000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000001011001100000000000
000000000001000000000010101001001010100110010000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001101000110000000011100111101110000000010
000000000000000111000000001011011100111110110000000000
000000000001000001100110000011101011111111100000000000
000000000000100000100100001101101011111111000010000000
000000000000000000000110011101101010110111110001000000
000000000000000000000110010101111100010111110000000000
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000011001011010001111110000000000
000000000000000000000010011111101101001101010000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000010000000000000000000011000000000000
011000000001000111000000001000000000000000
000000000000000000100000001011000000000000
010010100000100000000111100011000000010000
110001000000010000000100000111000000000000
001000000000000011100000000000000000000000
000000000000000001100000001111000000000000
000000000001010001000000001000000000000000
000000000000100111000000000111000000000000
000000000000000111000111001000000000000000
000000000010001001000100000011000000000000
000010100000000001000111101101100000000000
000000001100000000100110010011001111000100
010000100000000001000000011000000001000000
110000000000000000100011001111001000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000001000000000000000000000000001000000000
000000000000000000000010000000001101000000000000001000
000000000000000000000000010111100001000000001000000000
000000000000001001000011010000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001000000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000011010000101011000000000000000000
000000000000000111100000000001000001000000001000000000
000000000000000000100010000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000111000101100000000000001000000000
000000000000000000000100000000101001000000000000000000
000000000000000111100000000111000000000000001000000000
000000000000000000100000000000100000000000000000000000

.logic_tile 2 22
000000000001010000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000001000010000000000000000000000000000000
000000001110000000000000000000000001000000001000000000
000000000000000001000010000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010110000001101000000000000000000
000000000000100000000000000000000000000000001000000000
000000000001000000000000000000001011000000000000000000
000000000000000000000000000000001000111100001000000001
000000000110000000000000000000000000111100000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 3 22
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000010100100000111000000000101100000000000001000000000
000000000000000000100000000000000000000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001000000000000000011100000011110000000000
000000000000000001000000000000010000000011110000100001
000010100000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000010111111011011010000000000000000
000000000000000000000110010101111101110000000000000100
011000000000000000000010000000011000000100000100000000
000000001010000101000110010000010000000000000000100100
000100000000000001100000001001011110000001010000000000
000100000000000000000010100001110000010110100000000100
000000000001000001100000000111000000001001000000000000
000000000000100000000010101101001001010110100000000100
000100000000100000010011100000011000000100000100000010
000000000001000000000000000000010000000000000000000000
000000000000000000000010011111101010000010000000000000
000000000000000000000010000111101001000000000000100000
000000000000000001000000000011101001010111100000000000
000000000000000000000010001001111111000111010000000000
000000000000001000000110000000000000000000100100000010
000000000000000001000010000000001101000000000000000000

.ramt_tile 8 22
000000010001000001100000000000000000000000
000000000000101001100000000001000000000000
011000010000000111110011100000000000000000
000000000000000000100000001011000000000000
110000100000010000010010000001100000000000
010001000100000000000100000111100000000000
000000000000000011100000001000000000000000
000000000000000001100000000101000000000000
000000000000000000000110110000000000000000
000000000000000001000010100011000000000000
000000000000000000000000000000000000000000
000000000000000000000000001111000000000000
000000000000000001000000001001100000000000
000000000000000001000010001111001011000000
010000000000000000000010000000000000000000
110000000000000000000000000001001110000000

.logic_tile 9 22
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111000000000010000000000000
000000000001000000000000000000000001000000100100100100
000000000000100001010000000000001010000000000100100100
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000010100000000000000000000000000000
000000000110000000000010100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001001000000000110000010000000
000000000000000000000000000001101001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000001001000000000000000001000000
000000000000000000000000000001101001001001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000010000000111100000001000000000000000
000000000000000000000000000011000000000000
011000010000000000000000000000000000000000
000000000000000000000000001101000000000000
110000000000000000000000000101100000000000
110000001100000000000010011011000000000100
000000000000010011100000000000000000000000
000001000000000011000010010011000000000000
000000000000000111000111011000000000000000
000000000000000000000111011011000000000000
000000000000001000000010000000000000000000
000000000000001011000111111011000000000000
000001000000000001000010001001000000100000
000010000000000000100100001111001110000000
010000100000000000000111001000000001000000
110001000000100000000000001101001101000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000001000000000000000100001101000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000001000000011100000000001000000001000000000
000000000000001101000000000000001101000000000000000000
000000000000000111000000000011100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001001000000000101000000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000011100011000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000111000111000001100001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000011100000000101100001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000000000011100101100001000000001000000000
000000000000000000010000000000001010000000000000000000

.logic_tile 3 23
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000001000000000000000111100001000000001000000000
000000000000100000000000000000001011000000000000000000
000000000000010000000110100011100000000000001000000000
000000000000100000000100000000100000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000011100111010000000001000000001000000000
000000000000000000100111010000001101000000000000000000
000000000000001000000000010000001000111100001000000000
000000000000001011000011010000000000111100000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 4 23
001000000000000000000010100000000000000000001000000000
000000000000000000000100000000001111000000000000001000
000000000001000000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000010100011100000000000001000000000
000000000000000011000000000000100000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000001101100000000000001010000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000011100101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111000011100000000000000000001000000000
000000000000010000000000000000001110000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000100000000001001000000000000000000

.logic_tile 5 23
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011110000001101000000000000000000
000000000000000000000010110111100000000000001000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000110000000001000000000110000000100
000000000000000111000100000000001101000000110000000000
000000000000001101000000000000000001001111000000000010
000000000000001001100000000000001011001111000000000100

.logic_tile 6 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000100100000
000000000000001111000000000101000000000010000010000001
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 23
000000000000000000000000000000000000000000
000001010000010000000011110011000000000000
011010000000000111100000000000000000000000
000001000000000000100000001101000000000000
110000000001010000000000011111100000001000
010000000000000000000011101111100000000000
000000000000001111000000000000000000000000
000000000000001011100000000111000000000000
000000000000000111000000000000000000000000
000000000000000111000011101111000000000000
000000000000000001000000011000000000000000
000000000000000000100011000001000000000000
000000000010001000000011101011100000000000
000000000000000011000000001011001001100000
010000000000000000000111011000000000000000
110000000000000000000011010101001100000000

.logic_tile 9 23
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000001
000000000000000000000000000000000000000000000010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101100000000000000100000001
000000000000000000000000000000000000000001000101000001
110000000000000000000000000000011110000100000100000000
010000000000000000000000000000010000000000000101000011
000010100000000111100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000100000000000010110000000000000000000000000000

.ramb_tile 25 23
000000000000000101100000000000000000000000
000000010000000111000000000001000000000000
011000000001011111000111001000000000000000
000000001000000111000100001001000000000000
110000000000000000000000010001000000000000
110000000000000000000010100111000000000000
000000000000010000000000010000000000000000
000000000000000000000011001111000000000000
000000000000000000000000001000000000000000
000000000000000000000000000111000000000000
000000000000000000000111011000000000000000
000000000000000001000011100001000000000000
000000000000000001000111101101000001100000
000000000000000000000010000011101101000000
010000000000000001000000001000000001000000
010000000000000000000000001101001101000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000100001000000000001100000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000101000000000001100000000000001000000000
000000000000001101100010010000000000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010100011000000000000001000000000
000000000000000001000100000000000000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000011001000000000000000000000000000000000000
000000010000000000000000010001100001000000001000000000
000000010000000000000011010000101111000000000000000000
000000010001010000000000000111100000000000001000000000
000000010000000000000000000000101010000000000000000000
000000010000000000000000010011100000000000001000000000
000000010000000000000011010000101000000000000000000000

.logic_tile 2 24
000000000001011000000000000001100000000000001000000000
000000001010000011000000000000000000000000000000010000
000010100000000111100000010000001000111100001000000000
000001000000000000100010010000000000111100000000000000
000000000000001001100110000111101110101111110000000000
000000000100000011000000000001101011111111110000000000
000000000000000001000111100101101011000011100000000000
000000000000000000000000001111101101100011110000000000
000000010000000000000110100111101100000000000000000100
000000010000000000000000000001110000000001010010000010
000000010000010001000110001111011010000010000000000010
000000010000100000000000000011111111000000000000000001
000000010000001000000010001011001011111110110000000000
000000010100001001000010001001101010111111110000100000
000000010000001000000000001111000001001001000000000000
000000010000000011000010110111101100000000000000000000

.logic_tile 3 24
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001011000000000000001000
000000000000000000000010100011000000000000001000000000
000000000000001101000110110000001110000000000000000000
000000000000000101000000000111000000000000001000000000
000000000000000000100010110000100000000000000000000000
000000000001010101000010100000001000111100001000000000
000000000000000000100100000000000000111100000000000000
000000010000001001000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000000110000101111000000000000000000000
000000010000000000000000001111001100010000000000000000
000000010000000000000000011001111101010000000000000010
000000010000000111000011001001111110000000000000000001
000000010000000001100000000011001010100000000000000000
000000010000000000000000001001001011000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000110000000000001001111000000100001
000000000000000000000100000000001101001111000000000100
000000010000000000000010100011000000010110100000000100
000000010000000000000100000000100000010110100000000010
000000010000000000000010101000000000010110100000000100
000000010000000000000100000111000000101001010000000010
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000110100101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000100001000000000010100101100000000000001000000000
000001000000100000000000000000000000000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001101100111000000000001000000001000000000
000000000000000101000100000000001100000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000011100000000101000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000000000000000000111100000000000000

.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000001000011001111011110000000000
000000000000000000000010010011011101110111110000000001
011000000001000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000001101111000001000100000000
010000000000000000000000000000111100000001000110100000
000000000000000000000111001000011011000000100000000100
000000000110001101000111101101011010000000010010000000
000100010000000000000000000101111011000000010001000000
000000010000000000000000000000011011000000010000000000
000010110000000000000000000000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000011010000000000000000000000000000000000000000000

.ramt_tile 8 24
000100010000000000000010000000000000000000
000100001010000000000110010011000000000000
011000010000000000000000001000000000000000
000000000000000000000000001011000000000000
010000000000000001000010000001000000000000
010000000000000000000010000111100000000000
000000000000000111000000000000000000000000
000000000000000000000000001111000000000000
000000110000000111000000001000000000000000
000001010110000001000000000011000000000000
000000010000000001000010000000000000000000
000000010000000001100100000111000000000000
000000010000000001000000000011000000000000
000000011000000001100010000101001011000000
010000010000000000000000001000000000000000
110000010000000000000000000011001011000000

.logic_tile 9 24
000110100000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000010000000000000011101110001100111000000000
000000000100000000000000000000110000110011000000000000
000000100000000000000000000111001000001100111000000000
000001000000000000010000000000100000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000010000001000000110100000001001001100111000000000
000000010000000101000000000000001111110011000000000000
000000010000000000000110110000001001001100111000000000
000000010110000000000010100000001101110011000000000000
000000010000000101100110110000001000001100111000000000
000000010000000000000010100000001110110011000000000000
000000010000010000000010100000001001001100111000000000
000000010000000000000010100000001111110011000000000000

.logic_tile 10 24
000000000000001000000110100001101001010000100100000110
000000000000001111000010110001011101010100000110000011
011000000000000111000000001001001111001101000100000100
000000000000000000000000001101001000000100000111000000
010000001110001101100000010101011001000001110110000100
010000000000001111000010100001101100000000010100000000
000000000000000101100000010001001111000001000100000100
000000001010000000000010100111011000000111000110000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000001000000000010000000000000000000000000000
000001010000000101000010100000000000000000000000000000
000000010000001111000110010001101110010100000101000000
000000010000000101000010100001011010010000100110000000
110000010000000000000111000101111111001101000101000000
100000010000000000000100000101011000001000000110000100

.logic_tile 11 24
000000000000000000000010100000000000000000100100000000
000000000001010000000100000000001110000000000100000000
011000000000000000000000000101011010100000000000100100
000000000000000000000000000000011001100000000000100010
110000000000000101000000000000000000000000100100000000
110000000000000000100000000000001110000000000100000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010110000000000000000000000000000000000100000000
000000010000000000000000000111000000000010000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000010000000000000000000100100000000
000000010000000000000000000000001110000000000100000000
110000110000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000110001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000100010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010111010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010100000000000000000000000000000000000000000
000000110000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000111001011010111100000000000
000000000000000000000000001101111000001011100000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000010000000111000000011000000000000000
000000000000000000000011100001000000000000
011000110000001000000000001000000000000000
000000000010001011000000000011000000000000
110000000000001000000000000011000000000000
110000001110000111000000001001000000000000
000000100000010000000011100000000000000000
000000000000000000000110000001000000000000
000000011000000101000010110000000000000000
000000011101000000100111111011000000000000
000010010001000111100010000000000000000000
000000011000100000100000000101000000000000
000000011001010001000111101011000000001000
000000011100100000000000001101101110000000
110010110001000011100000001000000001000000
110000010010100000000000001101001101000000

.logic_tile 26 24
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000000011000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000010
000100000100000000
000000011100000000
000000001100000001
000000000100010010
000000000100110000
001000000100000000
000011110100000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 25
000000000000000000000000010011000001000000001000000000
000000000000000000000010010000101111000000000000010000
000010100000000001100000000011100000000000001000000000
000001000000000000100000000000100000000000000000000000
000000000000000000000000010000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000000000000000000000000001000000100000000000000
000000000000000000000000000000010000000000000000000000
000000010000000000000111000111000000010110100000000001
000000010000000000000000000000000000010110100000000010
000000010000000000000111011000000000010110100000000001
000000010000000000000111011011000000101001010000000000
000000010000001001000000010001101010010100000000000000
000000010000000111000011100111010000111100000000000000
000000010000000000000010100000000000010110100000000001
000000010000000000000000001111000000101001010000000010

.logic_tile 2 25
000000000000000000000010100001100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000001101100110100001100000000000001000000000
000000001100000101000000000000000000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000001000011100101100001000000001000000000
000000000000001101100010110000001010000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000000000000000000101010000000000000000000
000000010000000000000000000101100000000000001000000000
000010010000000000000000000000001001000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001111000000000000000000
000000010000000000000011100101100000000000001000000000
000000011100000000000000000000100000000000000000000000

.logic_tile 3 25
000010100000100000000000010111100000000000001000000000
000000000000000000000011110000000000000000000000001000
011000000000000000000110001101001110010100001100100000
000000000000000000000010101101000000000001010100000000
010000000000000001100110001000001000000100101100000001
010000000000000000000000001001001101001000010100000100
000000000001000000000000001101001000010100001100000000
000000000000100000000010101101100000000001010100000000
000010010000000000000000011000001001000100101100000000
000000010010000000000010001001001100001000010100100000
000000010000101001100000011000001001000100101100000000
000000011101010001000010001101001100001000010110100011
000000010000000111000000001000001001000100101100000000
000000010000000000100000001001001101001000010110100001
110000011111000000000000001000001001000100101110000000
100000011100100001000000001101001001001000010100100001

.logic_tile 4 25
000000000000001101000110101011111011000000010000000000
000000000000000001100010101001001010000000000000000000
000000000000001000000110101101101000010100000010000000
000000000000000101000010110011111000000100000001000000
000000000000001101100110011011101010000000000000000000
000000000000000001000010101011100000000001010000000000
000000000000001101100110010101111000000000000000000000
000000000000000101000110101001000000010100000000000000
000000010000000000000000000111011101000000000000000000
000000010000001101000000000001011101001000000000000100
000000010000000001100110111111001101000010000000000000
000000010000000000000010001101001001000000000000000000
000000010000000101000000001111111100001001010000000000
000000010000000011100010101111001011101001010000000000
000000010000000000000110000000001010000010000000000000
000000010000000001000000001111001011000001000000000000

.logic_tile 5 25
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000001100000000000000000101100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000001000000111110011000000000000001000000000
000000000100000011000111000000100000000000000000000000
000000010000000000000110000011000000000000001000000000
000000010000000111000110110000100000000000000000000000
000010110000001001100000000000000001000000001000000000
000000010000001001100000000000001010000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000110000000000000000000011001000000001010000000000
000001010110000000000000000000000000000001010000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101000000010110100100000000
000000000000000000000010000000100000010110100110100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000001101011010000000010000000000
000000000000100000000011110111101010000000000000000000
011000000000000000000000000000001001000001000010000100
000000000100000000000000000111011011000010000000000000
000000000000000011100010010000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000001000001000010000000000000101
000000000000001111000011111101011110100000000000000000
000100110000000000000000000101011011100000000000000000
000001010000000000000000000101101110000000000000000000
000000010000000000000000000000001010000100000100000000
000000010000000000000000000000010000000000000100000000
000000010001001000000000000111011010000000000001000000
000000010010000001000000001001010000101000000010000000
110000010001010001100000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramb_tile 8 25
000000100000000111000000010000000000000000
000001011000000111000011010001000000000000
011000000000000011100000011000000000000000
000000000000000000100011000001000000000000
110000000001011000000000011011000000000000
010001000000000011000011101101000000000000
000000000000000111000111000000000000000000
000000000000000000100000000101000000000000
000000110000000101000000000000000000000000
000001010110000000100011101001000000000000
000000010001010000000011100000000000000000
000000010000100000000000001101000000000000
000000010010000011100000001111000000000000
000000011010000101100000001001001110000000
010000011010000000000000001000000000000000
110000010000000000000000001011001000000000

.logic_tile 9 25
000010000000000000000110000000001000001100111000000000
000000000000000000000011110000001100110011000000010000
011000000000000000000000010111001000001100111000000000
000000000000000000000010000000000000110011000000000000
110000000000000000000000000000001001001100111000000000
010000000000000000000011110000001001110011000000000000
000000000000001111000000000111101000001100111000000000
000000001010000001100000000000000000110011000000000000
000000010000001000000000011000001000001100110000000000
000000010000000101000010101111000000110011000000000000
000010110000000001000000000101111100000100000110000000
000000010100001001100010011001011011010100100100000000
000000010000000101100000011101001111001000000110000000
000000010000000000000010000011111010001110000100000000
110000010001010001100110001001011011000000010110000000
100000010000000000000000000011101010000010110100000000

.logic_tile 10 25
000000000000001001100000010001101010000001110100000100
000000000000000101100010000001101100000000100110100000
011000000000010000000111100101011010001001000100000100
000000000000000000000000001111011010001010000110100000
010000000110001101100000000001000001111001110000000000
010000000000001111000000000000001110111001110000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000010001001000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
000010110000001000000110010111000001101001010000000000
000000010000001001000111000101001001011111100000100000
000000010110000101100000011101011101010000000101000010
000000010000000000000011011011011011010110000110100000
110000010000000001100000001101111100001110000101000010
100000010000000000000000001101101010001000000110100000

.logic_tile 11 25
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000011000000000000000101000000
000000000000000001000000000000100000000001000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000001100000000000000000000000
000000000000010000000000001111000000010110100001000000
000000010000000000000110000111000000000000000100000000
000000010000000000000011110000100000000001000100000000
000000010000000000000000000011100000000000000001000000
000000010000000111000000000001001101010000100000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101000000000000000100000000
000000001000000000000011110000100000000001000100000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000001000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000010000000000000000000000000000000000000000
000010010000100000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000011011111001000000010000000
000000010000000000000000000001011110010100000000100000
000000010000000101100000000000000000000000000000000000
000000010000000000100010100000000000000000000000000000

.logic_tile 24 25
000000000000000111000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000100000001
010000000000000000000000010000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001111000000000100000101
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000001000000000000011011100010111100000000000
000000010000000011000000001101101000000111010000000000
000000011000000000000000010000000000000000000000000000
000000011100000000000011110000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000111010000000000000000
000000011100000001000111000011000000000000
011000000000000011100111001000000000000000
000000000000000111100000000111000000000000
010000000000000000000000001001000000000000
010000001111000000000000000101100000000000
000000100001010111000000001000000000000000
000000000000000000100000000011000000000000
000000010000000000010000000000000000000000
000000010000000111000000000111000000000000
000000110000000001000000001000000000000000
000000010100000000000000001111000000000000
000000010000000001000000011001100000000000
000000010000000000100011000111001000000000
010000010000010001000000000000000001000000
010001011000000111100011101111001001000000

.logic_tile 26 25
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010010000000000000000000001100000000000000100000000
000001010000000000000000000000000000000001000101000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001010000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000101000010110000000001000000001000000000
000000000000000000000011010000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000010000000000010111000000000000001000000000
000000000000100000000010100000100000000000000000000000
000000000000000000000110100001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000111100001000000001000000000
000000000000000101000000000000001011000000000000000000

.logic_tile 2 26
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000001000111100001000000000
000000000100000000000000000000000000111100000010000000
000000000000000000000000000000011110000011110000100000
000000000000000000000000000000010000000011110000000000
000000000000000000000010000000000000010110100000000000
000000000000000001000000001111000000101001010000100000
000000000000000000000010100000000000010110100000000000
000000000000000000000100001011000000101001010010100000
000000000000000000000010001000000000010110100000000000
000000000000000000000100000111000000101001010000000100
000000000000000001000010000000001100000011110000000001
000000000000000000000000000000000000000011110000000110

.logic_tile 3 26
000000000000001011100000011000001000000100101100100000
000000000000000001100010010111001000001000010101010011
011000000000000000000011110111101000010100000100100001
000000000000000000000110010011000000000010100100000100
010000000000000001100111110001001011010000100000000000
110000000000000000100110010101011011101000010000000100
000000000000001001100110011001101011000000110000000000
000000000000000111000010001101101100000001110000000100
000000000011010001100010001101101100001111110000000000
000000000000000000000000001001111001001001010000000100
000000000000001001000110111011100000010110100000000000
000000000000000101000011001001000000111111110000000000
000000000001010000000000001101111101000010110000000000
000000000000000000000000001011011010000000010000000000
110000000001010001000000000000011001001100000000000000
100000000000000000000000000000011011001100000000000000

.logic_tile 4 26
000000000000001000000000000000001100000011110000000100
000000000000001011000000000000000000000011110000000001
000000000000000000000000011001111110000001010000000000
000000000000000000000010000111100000000000000000000001
000000000000000000000000000000011110000011110000100000
000000000000000000000000000000010000000011110000000011
000010100000000000000000000011000000010110100000100000
000001000000000000000000000000100000010110100000000001
000000000000000001100110011111001100000010000000000000
000000000000000111100110101011101100000100010000000000
000000000000010111000000010000000000001111000000000001
000000001100000000000011010000001111001111000000100000
000000000000000000000000010011001100000010000000000000
000001000000000000000010011011011000000000000000000001
000000000000001001100000010000001101000000010000000000
000000000000001001100010011111011100000000100000000000

.logic_tile 5 26
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000001010000011110110000000
010000000000000000000010000000010000000011110101000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000001011100000011001100000010110100000000001
000000000000000111000010010101000000000000000000000001
000000000000000101100000010001011010000010100000000001
000000000000001001100010010000000000000010100000000010
000000000000000001000010100001011011000000010000000000
000000000000001101000110001101001100010000100000100000
000000000000001011100000010011001000000110100000000000
000000000000001011000011011101111110001111110000000000
000000000000000000000000001111011011010111100000000000
000000000000000000000010100001011001001011100000000000
000000000000001000000000000101001110010000000000000000
000000000000000001000000000001011010110000000001000000
000000000000001000000110000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000010010000000000000000001000000000000000
000000000000000001000000001101000000000000
011000010000000000000000001000000000000000
000000000000000000000000001011000000000000
010000001111001000000110100111100000000000
110000001010100101000100000111000000000000
000000000000010011100010001000000000000000
000000000000100000100110001101000000000000
000010100000000101000000000000000000000000
000000000110000000000010001011000000000000
000000100000000001000010000000000000000000
000001000000000000000000000011000000000000
000000000000010001000010000101000000000000
000000000000000001000000001111001000000000
010000000000001000000000001000000000000000
110000000000000101000000000011001110000000

.logic_tile 9 26
000000000000000001100000001111101111010110100010100000
000000000000000000000000000101101100010000000000000100
011000000001010000000000000001100000000000000100000000
000000000110101001000010010000000000000001000100000000
000000000000000101100111101001011010010000000000100010
000000000000000000100000000111011111000000000010000000
000100000000000111100000000000011100000100000100000000
000000000000000000100010110000010000000000000100000000
000000000000000000000000000111100000010110100000000100
000000000000000000000000000101101011000110000010100000
000000000000000000000000000000011000000100000100000000
000000000000000001000010000000010000000000000100000000
000000100000000000000110001001011010001000000001000000
000000000000000001000000000111011111000000000000000100
110000000000000001100000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000101011000010100000100000000
000000000000000000000000000000000000010100000100000000
011000000000000101000010100000000000001001000100000000
000000000000000000100110111101001010000110000100000000
110000000000001101000010100000001010000001010100000000
110000000000001111100110111101000000000010100100000000
000000000000000000000000001000000000001001000100000000
000000000000001101000000001001001010000110000100000000
000000000000000000000000000000001010000000110100000000
000000000000000000000000000000001010000000110100000000
000000000000000000000000001000000000001001000100000000
000000000000000000000000000101001010000110000100000000
000001000000000000000011100101011110000010100100000000
000010100000000000000000000000010000000010100100000000
110000000000000000000000010000011000010100000100000000
100000000110000000000010000101010000101000000100000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 22 26
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010101000000001001000000000000
000000000000000101000010110011101101010110100001000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000100001000000111000001001100011100000000000000
000000000000000011000011100000101111011100000000000000
000000000000000111000011101011101001000110100000000000
000000000000001001000000001001111011001111110000000000
000000000000000111000111000101101000000110100000000000
000000000000000000100000000001011010001111110000000000
000000000000000101000010011011011111000000010001000000
000000000000000001000010010001101110100000010000000000
000000000000000001100000011111111000010111100000000000
000000000000000001000010000011111001001011100000000000
000000100000000000000000001101111000010111100000000000
000000000000001001000010101001101001001011100001000000
000000000000000001000011100001101110010111100000000000
000000000000000000100010101101111110000111010000000000
000000000000001001000000011101101100000001010001000000
000000000000000001000010100001000000101001010000000000

.ramt_tile 25 26
000000010000000000000000001000000000000000
000000000000000000000000000011000000000000
011010010000000000000000001000000000000000
000000001010000000000000001101000000000000
110000000000000000000000010011000000000000
010000000000000000000011011111000000000000
000000000001010011100010001000000000000000
000000000000000000000110011111000000000000
000000000000001001100010001000000000000000
000000001010000011100110011101000000000000
000000100000000000000010000000000000000000
000001000110000111000100001111000000000000
000000000000000001000111010101000000000000
000000000000000000100011010011101110000000
010010000000000000000000010000000001000000
110000000000000000000011011011001101000000

.logic_tile 26 26
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000000011000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000010010000000000

.logic_tile 1 27
000000000000000000000111000001000001000000001000000000
000000000000000000000000000000101011000000000000010000
000000000000000000000110000000000001000000001000000000
000000000000001001000000000000001001000000000000000000
000000000000000000000011000000001000111100001000000000
000000000000001101000000000000000000111100000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000001101001111000000010000000000
000000000000001111000000000101001000000110100000000000
000000000000000000000011100111100000010110100001000000
000000000000000000000100000000100000010110100000100010

.logic_tile 2 27
000000001110000000000111000001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000101000000000101000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000011100010100000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000101000111000000000001000000001000000000
000000000000000101100000000000001010000000000000000000
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000000000000000000000000000001000000001000000000
000010100000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000001000000001011100000000000000000000000001000000000
000010000000001111000000000000001011000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000011110000000000000000000000000000
000000000000001011100000000011100001000000001000000000
000000000000000111000000000000001000000000000000000000
000000000001110000000110000111100000000000001000000000
000000000001010000000100000000100000000000000000000000
000000001100001001100000000000000000000000001000000000
000000000000001001100000000000001101000000000000000000
000000000000100000000000000000000001000000001000000000
000000000111010000000000000000001110000000000000000000
000000100000000101000000010101100001000000001000000000
000001000000000000100010010000001100000000000000000000

.logic_tile 4 27
000000000000000000000111010000000000000000001000000000
000000000000000000000011000000001011000000000000001000
000000000000000101000111000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000101000010100000000000000000000000000000
000000000000000011100000010101100000000000001000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 5 27
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000001
000000000000000000000011000000000000111100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000011101001011011010111100000000000
000000000000000000000000000111101011001011100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000010001111111001010111100000000000
000000000000001001000000001111011100001011100000000000
000000000001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000

.ramb_tile 8 27
000000000000001000000000001000000000000000
000000010000000111000000000001000000000000
011110100001011011100011101000000000000000
000100001110001011100000000011000000000000
010000000000011011100111100101100000000000
110000000000001001100100000001100000000000
000100000000000111000000010000000000000000
000100000000000000100011000011000000000000
000100000000000011100000001000000000000000
000100001010010000100000001111000000000000
000000000000000011100000001000000000000000
000000001100000000100000000001000000000000
000000100000000000000111000101000000000000
000001000000000000000000001111001010000000
010000000000001000000111001000000001000000
110000000000001011000000001001001110000000

.logic_tile 9 27
000010000000001101000000001001011010000000000000000100
000000000000001111000000000101011011000100000010000000
011000000000010101000000000000000001000000100110000100
000000000110000000000000000000001101000000000100000000
000000000000000000000010100000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100101000000010000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000000000000001001011000000000000000000000
000000000000000000000000001011001011000010000000000100
000010100000000000000010010101011101000000000001000000
000001000000000000000010000001111000000100000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000101100000000000001000000000
000000001000000101000000000000100000000000000000001000
000000000000000101010010100001111000001100111000100000
000000000000000101000010100000010000110011000000000000
000000000000000101000010100101101000001100111000100000
000000000000000000000010100000001010110011000000000000
000000000000001000000000000000001000001100111000100000
000000000000001101000010100000001011110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000100000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000100000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000011101000000000000000
000000010000000000000000000101000000000000
011000000000001011100000001000000000000000
000000000000001111000000000101000000000000
110000000000000000000111110001000000000000
110000000000000000000011001101100000000000
000000000001000111000000001000000000000000
000000001010100111000011100011000000000000
000000000001010000000000000000000000000000
000000000000000001000000000111000000000000
000000000000000001000111001000000000000000
000000000110000000000000001101000000000000
000000000000100001000011101001100000000000
000000000000010000000000000111001100000000
010000000000000001000000000000000001000000
010000000000000000000000001101001101000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000010010000000000
000000000000000000
000000000000000000
000010000000100010
000010010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 28
000000000000000101000010101011011100010111100000000000
000000000000100000100110111111111001000111010000000000
000000000000000000000110010101001110101000000000000000
000000000000000000000011110001101001101001000000000000
000000000000000000000111100101011000000000100000000000
000000000000000001000010100111011100010000110000000000
000000000000000111100010100011001110000000100000000000
000000000000000000100100001111111011000000000000000000
000000000000000000000110010011000001001001000000000000
000000000000000001000011100000101010001001000000000000
000000000000000001100011101111011011000100000000000000
000000000000000000000100000111011111010110100000000000
000000000000000001000010110111011100000001000000000000
000000000000001111000010100011001110000010100000000000
000000000000001000000110110001111011000110100000000000
000000000000000001000010101011111111001111110000000000

.logic_tile 2 28
000000000000000101000011100011100001000000001000000000
000000000000000000100100000000001001000000000000010000
000010000000011101000000010000000001000000001000000000
000001000000100001100011000000001101000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000001000010110000000000111100000000000000
000000000000000000000011100011111001000001010000000000
000000000000000000000000000001001110000110100000000000
000000000000101000000000010001101000000000100000000000
000000000001011011000010100011011101000000110000000000
000000000000000001100110000000000001001111000000000000
000000000000000001100110000000001111001111000000100000
000000000000000000000000001111101011100000000000000000
000000000000000000000000001011011000110000000000000000
000000000000001000000000000001111011100000010000000000
000000000000000101000010100101011110100001010000000000

.logic_tile 3 28
000000000000000000000000010001100000000000001000000000
000000000000001111000011010000100000000000000000010000
011001000000000000000111000101100000000000001000000000
000010000000000000000000000000000000000000000000000000
010000000000000011100010000000001000111100001000000000
110000000000000111000011100000000000111100000000000000
000000000000000111100000000011101011000010100000100000
000000000000000000100010000101101111010100100000000000
000000000000000001000000000011101010101000000000000000
000000000000000000000000000000110000101000000000000000
000000001100000001100010111000000000010110100110000000
000000000000000000000011000011000000101001010100000100
000000001100100000000110100000011110101000000000000010
000000000001010000000000000001000000010100000001000000
110000000100001000000000010111001001000001000000000000
100000000000001101000010100011111011000000000000000000

.logic_tile 4 28
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001110000000000000010000
000000000000001000000000000000000001000000001000000000
000000000000000001000000000000001110000000000000000000
000010100000001011100110000000001000111100001000000000
000001000000001011100000000000000000111100000000000010
000010000000000101100111110001000000010000100000000000
000000000000000000000111110000101010010000100000000000
000000000000000101000010000000000001000110000010000000
000000000000000000100010110101001011001001000000000000
000000000000100000000111000101011000101000000010000000
000000000000000000000000001011100000000000000000000000
000000000000000001000000000011000001000000000000000000
000000000000000000000000001011001010001001000000000000
000000000000000000000010101111100001010000100000000000
000000000000010001000000001011101011110000110001000000

.logic_tile 5 28
000000000000000011100111000001100000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000000000011100111010000000000000000001000000000
000000000000000000100110010000001000000000000000000000
000000000000001000000011110001000000000000001000000000
000000000000000011000011000000100000000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101001101001001010000000000
000010000000000000000000001111011101101001010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010100011101011011100000000000000
000000000000000001000100001101001101111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000011101101000010000000000001
000000000000000000000000000000101110000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000011011101100000001010000000000
000000000000000000000011000111100000000000000001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001011011100010100000000100000
000010000000000011000000000111010000000000000000100010

.ramt_tile 8 28
000010010000000001100011101000000000000000
000000001010000000100100001101000000000000
011000010000000000000000001000000000000000
000000000000000000000000001111000000000000
110001000000000001000000001111000000000000
010010101010000000000010001011000000000000
000000000001010111000010000000000000000000
000000000000000000000000001111000000000000
000000000000001000000000010000000000000000
000100001100000101000010100111000000000000
000000000000000001000000000000000000000000
000000000000000000100010100001000000000000
000000000000000001000000000001000000000000
000000001010000001000010000101101100000000
010000000000000000000000001000000000000000
110000000000000000000010000011001011000000

.logic_tile 9 28
000000000000000000000000000000011100000100000100100100
000000000000000000000000000000010000000000000100000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001010000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000001000001100110000100000
000000000000000000000000000111000000110011000000010000
011000000000000000000000010001101100010100000100000000
000000000000000000000011010000100000010100000100000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000100000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 22 28
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000010000001011100000001000000000000000
000000000000000011000000000001000000000000
011000010000000000000011101000000000000000
000000000000000111000000001101000000000000
110000000000000000000111010111000000000000
110000000000000000000011001101100000001000
000000000000000000000010001000000000000000
000000001010000000000010001001000000000000
000000000000000000000010001000000000000000
000000000000000000000000001101000000000000
000000000000000000000010000000000000000000
000010100000000000000000000001000000000000
000000000000000001000010000101000000000000
000000000000000000000011100001101110000100
110000000001010011100000000000000001000000
110000001010000000000000001011001101000000

.logic_tile 26 28
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000110000000011001000111000000000000
000000000000000000000100001101001001001011000000000000
000000000000001111000000000101111100010100000000000000
000000000000000001000011000011101111111000000000000000
000000000000001000000010100000000001100000010000000000
000000000000000011000000000111001100010000100000000000
000000000000000000000110000000001011001100000000000000
000000000000001111000100000000011010001100000000000000
000000000000000101000000011000001010000110100000000000
000000000000000000000010001001001011001001010000000000
000000000000001000000010000011111110001100000000000000
000000000000000101000000001001001110101100000000000000
000000000000001101100000011011101000000000010000000000
000000000000000001000010100001111101101001010000000000
000000000000000111100000000011100000100000010000000000
000000000000000000000000000000001100100000010000000000

.logic_tile 2 29
000000000000001011100000001000001100000000010000000000
000000000000000001000000000001011101000000100000000000
000000000000001001100110011101011000000000110000000000
000010100000000111000010001001111011000000010000000000
000000000000000000000111111101101101010110100000000000
000000000010000000000110000001111011010110000000000000
000000000000000000000110001011001110000000010000000000
000000000000001101000110110001001100000000000000000000
000000000000000101100010000000011111000010000000000000
000000000000000101100010001111001111000001000000000000
000000000000001101100110111011111101000000000000000000
000000000000000101000010101011101100000010000000000000
000000000000000101000110001001011110000000000000000000
000000000000000000000100000111011000010000000000000000
000000000000000011100111001011111101100000000000000000
000000000000000001100110000011011010000000000000000000

.logic_tile 3 29
000000000000000000000110000001100000000000001000000000
000000000000000000000010110000000000000000000000001000
011000000000000101000000000111011010010100001100100000
000000000000000000000000001101000000000001010100000010
110000000000100000000000000000001000000100101100100000
110000000001000000000010111001001101001000010100000010
000000000000000101000000000000001000000100101100100000
000000000000000000000000001101001001001000010100000000
000000000000000000000000010111101000010100001100000000
000000000000000000000010001001000000000001010100000100
000000000000000001100110000000001001000100101100000100
000000000000000000000000001101001100001000010100000100
000000000000000001100011000111101000010100001110000000
000000000000000000000000001001100000000001010100000000
110000000000001000000000010000001001000100101110000000
100000000000000001000010001101001101001000010100100000

.logic_tile 4 29
000000000000001101100000011001001011010111110000000000
000000000000001111000010100111011010001111000000000000
000000000000000001100000011001000000000000000000000000
000000000000000000000010000001000000101001010000000000
000000000000001001000000011001011100000001010000000000
000000000000001111000010100101001001000100000000000000
000000000000000111000000010101011000010001110000000000
000000000000000000000011010111011010010111110000000000
000000000000000000000110010001011100000000100000000000
000000000000000000000010000000001001000000100000100000
000000000000000001100000000001011011000010000000000000
000000000000000000100000000001101100000000100000000000
000000000000001001100000001001001011111101100000000000
000000000000000001000000000101011110101101100000000000
000000000000000001100000001011001110000000110000000000
000000000000000000100000001101101101100000110000000000

.logic_tile 5 29
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000000000000000000000010000
000000000010000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001000000000010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000000000010000000001000000100000000000
000000000000000000000010110000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000111000000010000100000000000
000000000000000000000010110000101110010000100010000010
000000000000000001100000001111101000000000000000100000
000000000000000000100000001101010000010100000001000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000010001000000000001001011000000011110000000000
000000000000000101000000000101011011100011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000000000000000010101000011010001000011100000100
000000000000000000000100000111011100000100100100000011
010000000000000000000110101000001000001000011100000100
110000000000000000000000000011001101000100100100000011
000000000000001000000010101111001000000001011100000101
000000000000000001000100000111100000010100000100000011
000000000000000001100000011101101000000001011100000010
000000000000000000000010000011000000010100000100000011
000000000000001001100000001000001001001000011100000011
000000000000000111000000000111001100000100100100000010
000000000000000000000110001111101000000001011100100011
000000000000000000000000000011100000010100000100000010
110000000000001000000110011111101000000001011100000010
100000000000000111000010000111100000010100000100000111

.ramb_tile 8 29
000000000000000000000011111000000000000000
000000010000000000000011001101000000000000
011010100001010000000000001000000000000000
000001000000000000000000001101000000000000
010000000000000101100110111001000000000000
010000000000000111000010100101100000001000
000000000000001101100110111000000000000000
000000000000000101000010100101000000000000
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
000000000000000000000010100000000000000000
000000001110001011000100001101000000000000
000000000000000101000000000101000000000010
000000000000001101100000000101001110000000
110000000000000000000000001000000000000000
010000000000000000000000001011001110000000

.logic_tile 9 29
000001000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
011000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000010
000000000000000000000000000000001111000000000110000100
110000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000010101000000000000000100000000
000000000000000000000011110000100000000001000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000011000000000000000000100000000
000000000001000000000010000101000000000010000100000000
000000000000000001100000000001011010100000000010100000
000000000000000000000000000111101011000000000001100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000111001000000000000000
000000010000000000000111101111000000000000
011000000000000011100110110000000000000000
000000000110000111100110111111000000000000
010000000000000000000000001001000000000000
010000000001000000000000000101100000001000
000000000000000111000000001000000000000000
000000000000000000100011101011000000000000
000000000000000000000000000000000000000000
000000000000001001000010011011000000000000
000000000000000011100010001000000000000000
000000000000000000000000001101000000000000
000000000000000000000000001001100000000000
000000000000000000000011101001001100100000
010000100000000000000011101000000001000000
010001000000000000000100000011001001000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000001010000000000
000000000000000001
000000000000000010
000001010000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000010101001100000010000000000000
000000000000100000000010010101101100000000000000000000
000000000000001001100000010111111101000111000000000000
000000000000001001100010010000001011000111000000000000
000000000000000001100110001011000001100000010000100000
000000000000000000100110001101101001000000000000000000
000000000000001000000110001011011000000001000000000000
000000000000001001000110100001001100000000000000000000
000000000000001101100110000000001110010000000000000000
000000000000000101000000001001001011100000000000100000
000000000000001000000110101101111001000000000000000000
000000000000000001000000000101111000010000000000000000
000000000000001000000000001111111101100000000000000000
000000000000000001000000001101011001000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 3 30
000000000000000101000010100111001000010100001100100000
000000000000000000000010101011000000000001010100010000
011000000000000000000000000011001000000100100100000000
000000000000000101000010100000101100000100100100100000
010000000000000000000010011000011110100000000000000000
110000000000000000000111000011011111010000000000000000
000000000000000101000010100001000000100000010000100000
000000000000000000000010101101101000000000000000000000
000000000000000001100000011001000001000110000000000000
000000000000000000000010000101101000000000000000000000
000000000000001000000000001000011010000000100000000000
000000000000000001000000001101011001000000010000000000
000000000000001000000110001011001111000000000000000000
000001000000000001000000001001001011000001000000000000
110000000000000000000000010101111000000000000000000000
100000000000000000000010000011001110001000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001001111000101000000010000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000001000001000001000011100000100
000000000000000000000000000101001100000100100100110010
011000000000000111100000001000001000001000011100000101
000000000000000000000000000001001100000100100100000000
110000000000000000000110011101001000000001011100100000
110000000000000000000010000101100000010100000100000000
000000000000000111100110001101001000000001011100100000
000000000000000000000000000001100000010100000100000000
000000000000001001100000001000001001001000010100000000
000000000000000001000000000101001100000100100100100000
000000000000001000000000000011101010000000000000000000
000000000000000001000000001101010000000001010000000010
000000000000000000000110000000001011000100000000100000
000000000000000000000100001101011100001000000000100000
110000000000000000000000001101100000000000000101000011
100000000000000000000000000001100000010110100100000000

.ramt_tile 8 30
000000010000000000000000000000000000000000
000000000000000000000000000011000000000000
011000010000000011100000011000000000000000
000000000000000111100010011011000000000000
110000000000000001000000001101000000000000
110000000000001001000010001001100000000000
000000000000001001000000000000000000000000
000000000000001011000000000011000000000000
000000000000000101100000000000000000000000
000000000000000001100000000101000000000000
000000000000000000000010001000000000000000
000000000000000000000000000101000000000000
000000000000000111100010001001100000000000
000000000000000101000000000101001110000000
010000000000000000000000000000000000000000
010000000000000000000000000111001010000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000010000000011100000001000000000000000
000000000000000000000000000011000000000000
011000010000000000000000000000000000000000
000000000000000000000000000011000000000000
010000000000000000000111100101000000000000
110000000000000001000111101111100000001000
000000000001010011100000000000000000000000
000000000000000000000000000101000000000000
000000000000000001000010011000000000000000
000000000000000000100111011011000000000000
000000000000000000000010001000000000000000
000000000000000111000111110111000000000000
000000000001010001000111000001000000000000
000000000000100000100100001011001110100000
010010000000001000000000000000000001000000
110000000010000011000000001011001101000000

.logic_tile 26 30
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000100000100
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000111000111101000000000000000
000000010000000000000000000101000000000000
011000000000000011100000000000000000000000
000000000000001111100000001001000000000000
110000000000000111100111010101000000000000
010000000000000000000111000101100000001000
000010100000000111100111000000000000000000
000000000000000000000100000001000000000000
000000000000000000000000011000000000000000
000000000000000000000011001101000000000000
000000000000000000000110001000000000000000
000000000000000000000100000001000000000000
000001100000101001100000000111100000000000
000010100001011001100000001101101110000100
010000000000000000000000001000000000000000
010000000000000000000010001011001110000000

.logic_tile 9 31
000000000000000000010000000111100000000000000100100100
000000000000000000000000000000000000000001000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000001000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000100000000000000000000000000000000000
000001010000000000000000000111000000000000
011000000000000011100000010000000000000000
000000000000000000000010111101000000000000
110000000000000000000011100101100000000000
110000100000000000000111101101100000010000
000010100000001000000000001000000000000000
000000000000000011000010000011000000000000
000000000000000000000000001000000000000000
000000000000000001000000001001000000000000
000000000000000001000011101000000000000000
000000000000000111000000001011000000000000
000000000000001111100010001101100000000000
000000000000001111000000000111001100010000
110000000000000001000000001000000000000000
010000000000000000000000000001001110000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000010000000000000000001000000000000000
000000000000000000000011101101000000000000
011000010000000011100000000000000000000000
000000000000000000000000001111000000000000
110000000000001000000010000111000000000000
110000000000001001000000001001000000000000
000000000000000011100010001000000000000000
000000000000000000100000001011000000000000
000000000000000000000000000000000000000000
000000000000000001000000000111000000000000
000000000000000000000010001000000000000000
000000000000000000000000001111000000000000
000000000000000001000010000001100000000000
000000000000000001000010001101001100000000
010000000000000000000000010000000001000000
110000000000001001000011010101001110000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000010000000000000000011000000000000000
000000000000000000000011010001000000000000
011000010000000000000000000000000000000000
000000000000000111000000000011000000000000
110000000000001000000111000111100000000100
110000000000001111000100001101100000000000
000000000000001000000110111000000000000000
000000000000000011000110111101000000000000
000000000000000001000010001000000000000000
000000001000000000000000001101000000000000
000000000000000000000010001000000000000000
000000000000000000000000000101000000000000
000000000000000001000010000101000000000100
000000000000000000000000001001001110000000
110000000000000011100000010000000001000000
110000000000000000000011011011001101000000

.logic_tile 26 32
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000000000000000000000100000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 29 32
000000000000000000000000010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
011000000000000001100000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001101001010101010100000000
000000000000000000000000001001001011001010100100000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001000001001011001100100000000
000000000000000000000000001011011000100110010100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000011110100000000
100000000000000000000000000000010000000011110100000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
001000000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000001
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 33
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 27 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000010110001
000000000011110000
001001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000

.io_tile 28 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 29 33
100000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 2 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 5 clk50mhz_$glb_clk
.sym 7 rst$SB_IO_IN_$glb_sr
.sym 41 img_proc.colorpxls_bin67[2]
.sym 42 img_proc.colorpxls_bin67[3]
.sym 43 img_proc.colorpxls_bin67[4]
.sym 44 img_proc.colorpxls_bin67[5]
.sym 45 img_proc.colorpxls_bin67[6]
.sym 46 img_proc.colorpxls_bin67[7]
.sym 47 img_proc.colorpxls_bin67[8]
.sym 48 img_proc.colorpxls_bin67[9]
.sym 49 img_proc.colorpxls_bin67[10]
.sym 50 img_proc.colorpxls_bin67[1]
.sym 51 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 54 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 126 img_proc.colorpxls[7]
.sym 143 rst$SB_IO_IN
.sym 177 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 178 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 179 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 180 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 181 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 183 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 184 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 185 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_O
.sym 292 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 294 img_proc.proc_ctrl_rg1
.sym 308 img_proc.colorpxls[3]
.sym 325 img_proc.colorpxls[8]
.sym 376 rst$SB_IO_IN
.sym 381 proc_ctrl$SB_IO_IN
.sym 412 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 422 img_proc.colorpxls[11]
.sym 454 rst$SB_IO_IN
.sym 526 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 552 rst$SB_IO_IN
.sym 553 img_proc.histogram[7][0]
.sym 559 img_proc.histogram[7][2]
.sym 561 img_proc.histogram[7][3]
.sym 595 img_proc.colorpxls[7]
.sym 599 rst$SB_IO_IN
.sym 633 img_proc.col_rg[6]
.sym 634 img_proc.col_inframe[2]
.sym 635 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_O
.sym 636 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 637 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 644 display_img_addr[8]
.sym 689 img_proc.col_rg[5]
.sym 691 img_proc.col_rg[3]
.sym 754 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 861 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 862 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3
.sym 863 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 864 img_proc.col_inframe[3]
.sym 865 img_proc.col_inframe[1]
.sym 866 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 867 img_proc.col_inframe[0]
.sym 868 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 903 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 976 img_proc.col[1]
.sym 977 img_proc.col[2]
.sym 978 img_proc.col[3]
.sym 979 img_proc.col[4]
.sym 980 img_proc.col[5]
.sym 981 img_proc.col[6]
.sym 982 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 1002 orig_img_addr[1]
.sym 1055 rst$SB_IO_IN
.sym 1094 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 1095 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 1096 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 1209 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 1210 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 1211 $PACKER_VCC_NET
.sym 1451 img_proc.colorpxls[9]
.sym 1511 rst$SB_IO_IN
.sym 1549 img_proc.proc_ctrl_rg2
.sym 1551 img_proc.pulse_proc_ctrl
.sym 1691 img_proc.pulse_proc_ctrl
.sym 1742 rst$SB_IO_IN
.sym 1743 ov7670_d[5]
.sym 1748 ov7670_d[3]
.sym 1768 rst$SB_IO_IN
.sym 1774 capture.data_rg1[7]
.sym 1775 capture.data_rg2[7]
.sym 1776 capture.data_rg1[6]
.sym 1781 proc_fb.dina_SB_LUT4_O_I2
.sym 1838 ov7670_d[3]
.sym 1850 ov7670_d[5]
.sym 1857 ov7670_d[7]
.sym 1862 ov7670_d[6]
.sym 2456 vga_vsync_SB_LUT4_O_I1
.sym 2458 $PACKER_VCC_NET
.sym 2509 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 2514 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 2578 $PACKER_VCC_NET
.sym 2686 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 2687 vga_vsync$SB_IO_OUT
.sym 2688 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 2689 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 2690 vga_vsync_SB_LUT4_O_I2
.sym 2691 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 2771 vga_hsync$SB_IO_OUT
.sym 2776 vga_vsync$SB_IO_OUT
.sym 2785 vga_vsync$SB_IO_OUT
.sym 2788 vga_hsync$SB_IO_OUT
.sym 2844 vga_row[1]
.sym 2846 vga_row[2]
.sym 2854 vga_hsync$SB_IO_OUT
.sym 2914 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 2917 $PACKER_VCC_NET
.sym 2918 vga_blue[2]
.sym 2919 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 2999 vga_blue[3]
.sym 3004 vga_blue[2]
.sym 3019 vga_blue[3]
.sym 3024 vga_blue[2]
.sym 3026 vga_blue_2b_SB_LUT4_O_1_I2
.sym 3027 vga_blue[3]
.sym 3028 vga_green[2]
.sym 3029 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 3030 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 3031 vga_green_2b_SB_LUT4_O_I1
.sym 3032 vga_green[3]
.sym 3033 vga_green_2b_SB_LUT4_O_1_I2
.sym 3053 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 3056 $PACKER_VCC_NET
.sym 3063 vga_blue_2b_SB_LUT4_O_1_I3
.sym 3068 vga_row[9]
.sym 3113 vga_green[3]
.sym 3118 vga_green[2]
.sym 3130 vga_green[3]
.sym 3134 vga_green[2]
.sym 3140 vga_red_2b_SB_LUT4_O_I1
.sym 3141 vga_blue_2b_SB_LUT4_O_I3
.sym 3142 vga_red_2b_SB_LUT4_O_1_I2
.sym 3143 vga_blue_2b_SB_LUT4_O_I2
.sym 3144 vga_red_2b_SB_LUT4_O_1_I1
.sym 3145 vga_red[3]
.sym 3146 vga_red[2]
.sym 3147 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 3171 proc_fb.ram.0.2.0_RCLKE
.sym 3175 vga_col[5]
.sym 3177 vga_green_2b_SB_LUT4_O_I3
.sym 3182 vga_row[5]
.sym 3188 vga_col[9]
.sym 3218 vga_col[6]
.sym 3219 i_vga.new_line
.sym 3267 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 3283 display_img_addr[6]
.sym 3303 vga_red_2b_SB_LUT4_O_I0
.sym 3341 vga_red[3]
.sym 3346 vga_red[2]
.sym 3365 vga_red[3]
.sym 3366 vga_red[2]
.sym 3397 proc_fb.ram.0.1.0_RCLKE
.sym 3704 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 3707 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 3708 img_proc.colorpxls_bin67[0]
.sym 3709 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 3710 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 3750 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_O
.sym 3755 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 3758 img_proc.colorpxls_bin67[5]
.sym 3770 img_proc.colorpxls[2]
.sym 3795 img_proc.colorpxls_bin67[2]
.sym 3796 img_proc.colorpxls_bin67[1]
.sym 3800 img_proc.colorpxls_bin67[7]
.sym 3804 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_O
.sym 3805 img_proc.colorpxls_bin67[4]
.sym 3806 img_proc.colorpxls_bin67[5]
.sym 3807 img_proc.colorpxls_bin67[6]
.sym 3808 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 3812 img_proc.colorpxls_bin67[3]
.sym 3814 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 3822 img_proc.colorpxls_bin67[0]
.sym 3825 $nextpnr_ICESTORM_LC_16$O
.sym 3828 img_proc.colorpxls_bin67[0]
.sym 3831 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 3834 img_proc.colorpxls_bin67[1]
.sym 3837 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 3838 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 3840 img_proc.colorpxls_bin67[2]
.sym 3841 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 3843 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 3844 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 3846 img_proc.colorpxls_bin67[3]
.sym 3847 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 3849 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 3850 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 3851 img_proc.colorpxls_bin67[4]
.sym 3853 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 3855 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 3856 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 3857 img_proc.colorpxls_bin67[5]
.sym 3859 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 3861 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 3862 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 3863 img_proc.colorpxls_bin67[6]
.sym 3865 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 3867 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 3868 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 3870 img_proc.colorpxls_bin67[7]
.sym 3871 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 3872 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_O
.sym 3873 clk50mhz_$glb_clk
.sym 3874 rst$SB_IO_IN_$glb_sr
.sym 3887 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 3888 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 3889 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 3890 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 3891 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 3892 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 3893 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_O
.sym 3894 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 3905 img_proc.colorpxls[3]
.sym 3921 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 3933 img_proc.colorpxls_bin67[6]
.sym 3940 img_proc.colorpxls[1]
.sym 3942 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 3944 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 3950 img_proc.colorpxls_bin67[8]
.sym 3951 img_proc.colorpxls[4]
.sym 3952 img_proc.colorpxls[7]
.sym 3953 img_proc.colorpxls[5]
.sym 3963 img_proc.colorpxls[6]
.sym 3967 img_proc.colorpxls[11]
.sym 3971 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 3976 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 3979 img_proc.colorpxls_bin67[3]
.sym 3980 img_proc.colorpxls_bin67[4]
.sym 3984 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 3986 img_proc.colorpxls_bin67[10]
.sym 3987 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_O
.sym 3989 img_proc.colorpxls_bin67[0]
.sym 3993 img_proc.colorpxls_bin67[9]
.sym 4000 img_proc.colorpxls_bin67[8]
.sym 4003 img_proc.colorpxls_bin67[1]
.sym 4008 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 4009 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 4010 img_proc.colorpxls_bin67[8]
.sym 4012 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 4014 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 4015 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 4017 img_proc.colorpxls_bin67[9]
.sym 4018 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 4022 img_proc.colorpxls_bin67[10]
.sym 4023 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 4024 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 4027 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 4028 img_proc.colorpxls_bin67[1]
.sym 4030 img_proc.colorpxls_bin67[0]
.sym 4033 img_proc.colorpxls_bin67[4]
.sym 4053 img_proc.colorpxls_bin67[3]
.sym 4055 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_O
.sym 4056 clk50mhz_$glb_clk
.sym 4057 rst$SB_IO_IN_$glb_sr
.sym 4071 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_O
.sym 4072 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 4076 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 4085 img_proc.colorpxls[9]
.sym 4088 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4089 img_proc.colorpxls[9]
.sym 4090 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_O
.sym 4113 img_proc.colorpxls_bin67[5]
.sym 4114 img_proc.colorpxls_bin67[1]
.sym 4116 img_proc.colorpxls[2]
.sym 4121 img_proc.colorpxls_bin67[10]
.sym 4122 img_proc.colorpxls_bin67[1]
.sym 4123 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 4124 img_proc.colorpxls_bin67[6]
.sym 4126 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 4130 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.sym 4132 img_proc.colorpxls[6]
.sym 4133 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 4136 img_proc.colorpxls[11]
.sym 4141 img_proc.colorpxls[7]
.sym 4146 img_proc.colorpxls_bin67[6]
.sym 4150 img_proc.colorpxls_bin67[10]
.sym 4157 img_proc.colorpxls_bin67[1]
.sym 4162 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 4163 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 4164 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.sym 4165 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 4168 img_proc.colorpxls_bin67[6]
.sym 4169 img_proc.colorpxls[7]
.sym 4170 img_proc.colorpxls[11]
.sym 4171 img_proc.colorpxls_bin67[10]
.sym 4180 img_proc.colorpxls_bin67[5]
.sym 4181 img_proc.colorpxls[2]
.sym 4182 img_proc.colorpxls_bin67[1]
.sym 4183 img_proc.colorpxls[6]
.sym 4189 img_proc.colorpxls_bin67[5]
.sym 4196 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.sym 4197 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 4198 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 4199 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4200 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 4203 img_proc.proc_ctrl_rg1
.sym 4220 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 4224 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 4231 $PACKER_VCC_NET
.sym 4234 img_proc.col[6]
.sym 4236 $PACKER_VCC_NET
.sym 4260 proc_ctrl$SB_IO_IN
.sym 4262 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 4286 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 4297 proc_ctrl$SB_IO_IN
.sym 4326 clk50mhz_$glb_clk
.sym 4327 rst$SB_IO_IN_$glb_sr
.sym 4328 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 4329 img_proc.histogram[7][0]
.sym 4330 img_proc.histogram[7][1]
.sym 4331 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 4332 img_proc.histogram[7][2]
.sym 4333 img_proc.histogram[7][3]
.sym 4334 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 4335 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4341 img_proc.colorpxls[5]
.sym 4344 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 4345 img_proc.colorpxls[1]
.sym 4348 img_proc.colorpxls[4]
.sym 4349 img_proc.colorpxls[2]
.sym 4355 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 4357 img_proc.colorpxls[1]
.sym 4360 img_proc.col_rg[4]
.sym 4361 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 4362 img_proc.colorpxls[1]
.sym 4363 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 4382 img_proc.colorpxls[3]
.sym 4401 img_proc.histogram[7][2]
.sym 4456 img_proc.colorpxls[3]
.sym 4459 img_proc.histogram[7][2]
.sym 4465 img_proc.colorpxls_bin012[2]
.sym 4466 img_proc.colorpxls_bin012[3]
.sym 4467 img_proc.colorpxls_bin012[4]
.sym 4468 img_proc.colorpxls_bin012[5]
.sym 4469 img_proc.colorpxls_bin012[6]
.sym 4470 img_proc.colorpxls_bin012[7]
.sym 4475 img_proc.colorpxls[6]
.sym 4476 img_proc.colorpxls[3]
.sym 4481 img_proc.colorpxls[11]
.sym 4483 img_proc.colorpxls[6]
.sym 4488 img_proc.colorpxls[4]
.sym 4490 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 4491 rst$SB_IO_IN
.sym 4493 img_proc.colorpxls[5]
.sym 4494 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 4495 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 4497 img_proc.colorpxls[7]
.sym 4498 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 4508 img_proc.col_inframe[1]
.sym 4510 img_proc.col_inframe[2]
.sym 4517 img_proc.col_inframe[2]
.sym 4519 $PACKER_VCC_NET
.sym 4522 $PACKER_VCC_NET
.sym 4524 img_proc.col_rg[6]
.sym 4530 img_proc.col_inframe[0]
.sym 4537 img_proc.col_inframe[1]
.sym 4543 img_proc.col_rg[5]
.sym 4544 img_proc.col_rg[4]
.sym 4545 img_proc.col_rg[3]
.sym 4548 $nextpnr_ICESTORM_LC_37$O
.sym 4550 img_proc.col_inframe[0]
.sym 4554 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 4557 img_proc.col_inframe[1]
.sym 4560 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 4562 img_proc.col_inframe[2]
.sym 4566 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 4568 img_proc.col_rg[3]
.sym 4569 $PACKER_VCC_NET
.sym 4572 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 4574 img_proc.col_rg[4]
.sym 4575 $PACKER_VCC_NET
.sym 4578 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 4580 img_proc.col_rg[5]
.sym 4581 $PACKER_VCC_NET
.sym 4584 $nextpnr_ICESTORM_LC_38$I3
.sym 4586 img_proc.col_rg[6]
.sym 4594 $nextpnr_ICESTORM_LC_38$I3
.sym 4598 img_proc.colorpxls_bin012[8]
.sym 4599 img_proc.colorpxls_bin012[9]
.sym 4600 img_proc.colorpxls_bin012[10]
.sym 4601 img_proc.colorpxls_bin012[0]
.sym 4602 img_proc.colorpxls_bin012[1]
.sym 4604 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4605 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_O
.sym 4611 img_proc.colorpxls_bin012[6]
.sym 4613 img_proc.colorpxls_bin012[3]
.sym 4615 img_proc.colorpxls_bin012[7]
.sym 4618 img_proc.col_inframe[0]
.sym 4629 img_proc.colorpxls[9]
.sym 4630 img_proc.col_rg[6]
.sym 4632 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 4633 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 4634 img_proc.col_inframe[0]
.sym 4639 img_proc.col[2]
.sym 4652 img_proc.col_inframe[2]
.sym 4659 img_proc.col_rg[6]
.sym 4663 img_proc.col[6]
.sym 4668 img_proc.col[2]
.sym 4682 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_O
.sym 4685 img_proc.col[6]
.sym 4690 img_proc.col[2]
.sym 4696 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_O
.sym 4702 img_proc.col_inframe[2]
.sym 4711 img_proc.col_rg[6]
.sym 4731 clk50mhz_$glb_clk
.sym 4732 rst$SB_IO_IN_$glb_sr
.sym 4733 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 4734 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 4735 img_proc.histogram[4][1]
.sym 4736 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 4737 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3
.sym 4738 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 4740 img_proc.histogram[4][3]
.sym 4746 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4748 img_proc.colorpxls_bin012[0]
.sym 4750 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_O
.sym 4753 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_O
.sym 4754 img_proc.colorpxls_bin012[9]
.sym 4756 img_proc.colorpxls_bin012[10]
.sym 4758 img_proc.col_rg[5]
.sym 4759 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 4761 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 4766 img_proc.col_rg[3]
.sym 4769 img_proc.col[6]
.sym 4771 $PACKER_VCC_NET
.sym 4789 img_proc.col_inframe[3]
.sym 4796 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4797 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 4798 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 4801 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 4803 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 4808 $PACKER_VCC_NET
.sym 4816 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 4818 $nextpnr_ICESTORM_LC_41$O
.sym 4821 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 4824 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 4827 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 4830 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 4833 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 4836 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 4838 $PACKER_VCC_NET
.sym 4839 img_proc.col_inframe[3]
.sym 4842 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 4844 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 4848 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 4851 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4854 $nextpnr_ICESTORM_LC_42$I3
.sym 4856 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 4864 $nextpnr_ICESTORM_LC_42$I3
.sym 4869 img_proc.col_inframe[4]
.sym 4870 img_proc.col_inframe[5]
.sym 4871 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4872 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I1
.sym 4873 img_proc.histogram[4][0]
.sym 4874 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 4875 img_proc.histogram[4][2]
.sym 4885 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 4888 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 4892 img_proc.col_rg[4]
.sym 4896 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 4900 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 4903 img_proc.col[3]
.sym 4922 img_proc.col[1]
.sym 4923 img_proc.col_inframe[2]
.sym 4925 img_proc.col_inframe[1]
.sym 4928 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4929 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 4937 img_proc.col_rg[5]
.sym 4938 img_proc.col_rg[6]
.sym 4941 img_proc.col_rg[3]
.sym 4943 img_proc.col_inframe[0]
.sym 4948 img_proc.col[0]
.sym 4949 img_proc.col_rg[3]
.sym 4954 img_proc.col_inframe[2]
.sym 4955 img_proc.col_rg[3]
.sym 4956 img_proc.col_inframe[0]
.sym 4957 img_proc.col_rg[6]
.sym 4960 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 4962 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4963 img_proc.col_inframe[1]
.sym 4966 img_proc.col_rg[5]
.sym 4975 img_proc.col_rg[3]
.sym 4979 img_proc.col[1]
.sym 4984 img_proc.col_rg[3]
.sym 4985 img_proc.col_inframe[0]
.sym 4986 img_proc.col_rg[6]
.sym 4987 img_proc.col_inframe[2]
.sym 4992 img_proc.col[0]
.sym 4997 img_proc.col_inframe[0]
.sym 5001 clk50mhz_$glb_clk
.sym 5002 rst$SB_IO_IN_$glb_sr
.sym 5003 img_proc.col_rg[5]
.sym 5005 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 5006 img_proc.col[0]
.sym 5007 img_proc.col_rg[3]
.sym 5008 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0
.sym 5009 img_proc.col_rg[4]
.sym 5015 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 5024 img_proc.col_inframe[4]
.sym 5026 img_proc.col_inframe[5]
.sym 5027 rst$SB_IO_IN
.sym 5028 img_proc.colorpxls[4]
.sym 5029 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 5033 img_proc.colorpxls[5]
.sym 5034 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 5035 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 5037 img_proc.colorpxls[7]
.sym 5057 img_proc.col[1]
.sym 5062 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5068 img_proc.col[4]
.sym 5069 img_proc.col[5]
.sym 5070 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5075 img_proc.col[3]
.sym 5082 img_proc.col[2]
.sym 5083 img_proc.col[0]
.sym 5086 img_proc.col[6]
.sym 5088 $nextpnr_ICESTORM_LC_11$O
.sym 5091 img_proc.col[0]
.sym 5094 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 5095 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5097 img_proc.col[1]
.sym 5098 img_proc.col[0]
.sym 5100 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 5101 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5102 img_proc.col[2]
.sym 5104 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 5106 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 5107 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5109 img_proc.col[3]
.sym 5110 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 5112 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 5113 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5114 img_proc.col[4]
.sym 5116 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 5118 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 5119 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5120 img_proc.col[5]
.sym 5122 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 5126 img_proc.col[6]
.sym 5127 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5128 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 5131 img_proc.col[1]
.sym 5132 img_proc.col[5]
.sym 5133 img_proc.col[4]
.sym 5134 img_proc.col[0]
.sym 5136 clk50mhz_$glb_clk
.sym 5137 rst$SB_IO_IN_$glb_sr
.sym 5138 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 5139 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2
.sym 5140 img_proc.row_num[0]
.sym 5141 img_proc.row_num_SB_DFFER_Q_E
.sym 5142 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 5143 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 5144 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 5145 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 5146 img_proc.histogram[2][7]
.sym 5150 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5161 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 5173 img_proc.colorpxls[9]
.sym 5194 $PACKER_VCC_NET
.sym 5197 img_proc.col[6]
.sym 5198 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5201 img_proc.col[2]
.sym 5202 $PACKER_VCC_NET
.sym 5206 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5207 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 5209 img_proc.col[3]
.sym 5211 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 5219 img_proc.row_num[4]
.sym 5221 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5222 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5223 $nextpnr_ICESTORM_LC_35$O
.sym 5226 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 5229 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 5231 $PACKER_VCC_NET
.sym 5232 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5235 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 5238 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5241 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 5243 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5244 $PACKER_VCC_NET
.sym 5247 $nextpnr_ICESTORM_LC_36$I3
.sym 5249 $PACKER_VCC_NET
.sym 5250 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 5257 $nextpnr_ICESTORM_LC_36$I3
.sym 5260 img_proc.col[3]
.sym 5261 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5262 img_proc.col[6]
.sym 5263 img_proc.col[2]
.sym 5266 img_proc.row_num[4]
.sym 5274 img_proc.row_num[1]
.sym 5275 img_proc.row_num[2]
.sym 5276 img_proc.row_num[3]
.sym 5277 img_proc.row_num[4]
.sym 5278 img_proc.row_num[5]
.sym 5279 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5280 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 5290 $PACKER_VCC_NET
.sym 5317 $PACKER_VCC_NET
.sym 5326 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 5338 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 5341 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5346 $PACKER_VCC_NET
.sym 5348 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5349 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5353 img_proc.row_num[3]
.sym 5354 $PACKER_VCC_NET
.sym 5357 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 5358 $nextpnr_ICESTORM_LC_39$O
.sym 5361 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 5364 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 5366 $PACKER_VCC_NET
.sym 5367 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 5370 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 5372 $PACKER_VCC_NET
.sym 5373 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5376 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 5379 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5382 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 5385 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5388 $nextpnr_ICESTORM_LC_40$I3
.sym 5390 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 5398 $nextpnr_ICESTORM_LC_40$I3
.sym 5402 img_proc.row_num[3]
.sym 5575 rst$SB_IO_IN
.sym 5743 img_proc.proc_ctrl_rg2
.sym 5756 img_proc.proc_ctrl_rg1
.sym 5788 img_proc.proc_ctrl_rg1
.sym 5800 img_proc.proc_ctrl_rg1
.sym 5803 img_proc.proc_ctrl_rg2
.sym 5811 clk50mhz_$glb_clk
.sym 5812 rst$SB_IO_IN_$glb_sr
.sym 6001 ov7670_d[7]
.sym 6011 ov7670_d[6]
.sym 6027 capture.data_rg1[7]
.sym 6048 ov7670_d[7]
.sym 6052 capture.data_rg1[7]
.sym 6061 ov7670_d[6]
.sym 6081 clk50mhz_$glb_clk
.sym 6082 rst$SB_IO_IN_$glb_sr
.sym 6103 capture.data_rg2[7]
.sym 6105 capture.data_rg1[6]
.sym 6115 rst$SB_IO_IN
.sym 6380 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 6388 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 6391 $PACKER_VCC_NET
.sym 6534 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6629 vga_hsync_SB_LUT4_O_I2
.sym 6647 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 6648 rst$SB_IO_IN
.sym 6650 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6652 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 6658 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 6677 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 6678 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6680 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 6682 $PACKER_VCC_NET
.sym 6686 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 6690 $PACKER_VCC_NET
.sym 6693 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6694 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 6703 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6705 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 6708 $nextpnr_ICESTORM_LC_65$O
.sym 6711 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 6714 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[4]
.sym 6716 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 6717 $PACKER_VCC_NET
.sym 6720 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[5]
.sym 6723 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 6726 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[6]
.sym 6728 $PACKER_VCC_NET
.sym 6729 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 6732 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[7]
.sym 6734 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 6735 $PACKER_VCC_NET
.sym 6738 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[8]
.sym 6740 $PACKER_VCC_NET
.sym 6741 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6744 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[9]
.sym 6746 $PACKER_VCC_NET
.sym 6747 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6750 $nextpnr_ICESTORM_LC_66$I3
.sym 6752 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6782 vga_hsync$SB_IO_OUT
.sym 6790 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 6806 $nextpnr_ICESTORM_LC_66$I3
.sym 6822 $PACKER_VCC_NET
.sym 6847 $nextpnr_ICESTORM_LC_66$I3
.sym 6856 $PACKER_VCC_NET
.sym 6894 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 6895 vga_vsync$SB_IO_OUT
.sym 6896 vga_vsync_SB_LUT4_O_I0
.sym 6897 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 6898 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6899 vga_hsync$SB_IO_OUT
.sym 6900 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 6910 $PACKER_VCC_NET
.sym 6920 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 6922 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6924 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 6926 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 6928 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6931 $PACKER_VCC_NET
.sym 6947 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6950 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 6951 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 6952 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 6955 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 6958 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 6961 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 6962 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 6968 $PACKER_VCC_NET
.sym 6976 $PACKER_VCC_NET
.sym 6978 $nextpnr_ICESTORM_LC_61$O
.sym 6980 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 6984 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[2]
.sym 6986 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 6990 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[3]
.sym 6993 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 6996 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[4]
.sym 6998 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 7002 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[5]
.sym 7004 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 7008 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[6]
.sym 7010 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 7011 $PACKER_VCC_NET
.sym 7014 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[7]
.sym 7016 $PACKER_VCC_NET
.sym 7017 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 7020 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[8]
.sym 7022 $PACKER_VCC_NET
.sym 7023 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7044 vga_row[0]
.sym 7050 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7052 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 7054 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 7056 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7058 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 7066 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7067 vga_row[0]
.sym 7076 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[8]
.sym 7083 vga_vsync$SB_IO_OUT
.sym 7086 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7091 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7100 $PACKER_VCC_NET
.sym 7103 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7104 vga_row[0]
.sym 7105 vga_row[1]
.sym 7106 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7107 vga_row[2]
.sym 7112 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7113 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[9]
.sym 7115 $PACKER_VCC_NET
.sym 7116 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7119 $nextpnr_ICESTORM_LC_62$I3
.sym 7121 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7129 $nextpnr_ICESTORM_LC_62$I3
.sym 7135 vga_vsync$SB_IO_OUT
.sym 7139 vga_row[1]
.sym 7144 vga_row[0]
.sym 7150 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7151 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7153 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7156 vga_row[2]
.sym 7165 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 7166 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 7167 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 7168 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7169 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 7170 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7176 vga_col[0]
.sym 7183 vga_col[7]
.sym 7188 vga_green_2b_SB_LUT4_O_1_I3
.sym 7190 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7192 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 7194 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7196 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7198 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 7200 vga_col[7]
.sym 7217 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 7220 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 7229 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 7230 $PACKER_VCC_NET
.sym 7231 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 7238 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 7243 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 7244 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 7245 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7248 $nextpnr_ICESTORM_LC_59$O
.sym 7251 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 7254 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[2]
.sym 7256 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 7260 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[3]
.sym 7263 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 7266 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[4]
.sym 7269 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 7272 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[5]
.sym 7275 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 7278 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[6]
.sym 7280 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 7284 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[7]
.sym 7286 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 7290 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[8]
.sym 7292 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7293 $PACKER_VCC_NET
.sym 7320 vga_col[8]
.sym 7322 vga_col[6]
.sym 7327 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7333 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 7343 vga_col[8]
.sym 7346 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[8]
.sym 7354 $PACKER_VCC_NET
.sym 7355 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7358 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7359 vga_blue_2b_SB_LUT4_O_1_I2
.sym 7362 $PACKER_VCC_NET
.sym 7364 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7366 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7375 vga_blue_2b_SB_LUT4_O_1_I3
.sym 7382 vga_row[9]
.sym 7383 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[9]
.sym 7385 $PACKER_VCC_NET
.sym 7386 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7389 $nextpnr_ICESTORM_LC_60$I3
.sym 7392 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7399 $nextpnr_ICESTORM_LC_60$I3
.sym 7415 $PACKER_VCC_NET
.sym 7420 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7421 vga_blue_2b_SB_LUT4_O_1_I2
.sym 7422 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7423 vga_blue_2b_SB_LUT4_O_1_I3
.sym 7427 vga_row[9]
.sym 7435 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 7436 vga_red_2b_SB_LUT4_O_I3
.sym 7437 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7438 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 7439 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7440 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7460 vga_red_2b_SB_LUT4_O_1_I0
.sym 7462 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7466 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7487 vga_blue_2b_SB_LUT4_O_I3
.sym 7488 vga_red_2b_SB_LUT4_O_1_I2
.sym 7489 vga_blue_2b_SB_LUT4_O_I2
.sym 7492 vga_col[5]
.sym 7493 vga_green_2b_SB_LUT4_O_1_I2
.sym 7494 vga_green_2b_SB_LUT4_O_1_I3
.sym 7496 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 7497 vga_blue_2b_SB_LUT4_O_I0
.sym 7499 vga_col[6]
.sym 7501 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7502 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7504 vga_col[9]
.sym 7505 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 7507 vga_green_2b_SB_LUT4_O_I1
.sym 7509 vga_row[5]
.sym 7510 vga_green_2b_SB_LUT4_O_I3
.sym 7511 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7512 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 7513 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 7514 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7516 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7517 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7519 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7520 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 7521 vga_red_2b_SB_LUT4_O_1_I2
.sym 7522 vga_row[5]
.sym 7525 vga_blue_2b_SB_LUT4_O_I3
.sym 7526 vga_blue_2b_SB_LUT4_O_I0
.sym 7527 vga_blue_2b_SB_LUT4_O_I2
.sym 7528 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7531 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7532 vga_green_2b_SB_LUT4_O_1_I3
.sym 7533 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7534 vga_green_2b_SB_LUT4_O_1_I2
.sym 7537 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 7538 vga_col[9]
.sym 7539 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 7540 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 7544 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 7545 vga_col[6]
.sym 7549 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7550 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7551 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7552 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7555 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7556 vga_green_2b_SB_LUT4_O_I3
.sym 7557 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7558 vga_green_2b_SB_LUT4_O_I1
.sym 7561 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 7562 vga_col[5]
.sym 7563 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7564 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7568 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7569 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 7570 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7571 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 7572 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 7573 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7574 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 7575 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 7583 vga_blue_2b_SB_LUT4_O_I0
.sym 7584 vga_row[0]
.sym 7624 vga_red_2b_SB_LUT4_O_I3
.sym 7625 vga_red_2b_SB_LUT4_O_1_I1
.sym 7626 vga_col[8]
.sym 7627 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7629 vga_col[7]
.sym 7632 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 7633 vga_row[6]
.sym 7636 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7638 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7639 vga_red_2b_SB_LUT4_O_1_I2
.sym 7641 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 7644 vga_red_2b_SB_LUT4_O_1_I0
.sym 7645 vga_red_2b_SB_LUT4_O_I1
.sym 7646 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 7647 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7650 vga_red_2b_SB_LUT4_O_I0
.sym 7654 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 7656 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7657 vga_col[8]
.sym 7660 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7661 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7662 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7663 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 7666 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 7668 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 7674 vga_row[6]
.sym 7675 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 7678 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7680 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 7681 vga_col[7]
.sym 7684 vga_red_2b_SB_LUT4_O_I3
.sym 7685 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 7686 vga_red_2b_SB_LUT4_O_I1
.sym 7687 vga_red_2b_SB_LUT4_O_I0
.sym 7690 vga_red_2b_SB_LUT4_O_1_I1
.sym 7691 vga_red_2b_SB_LUT4_O_1_I0
.sym 7692 vga_red_2b_SB_LUT4_O_1_I2
.sym 7693 vga_red_2b_SB_LUT4_O_I3
.sym 7697 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 7698 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7703 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7704 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7705 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7706 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7707 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7708 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7709 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7716 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7721 vga_row[6]
.sym 7723 vga_row[7]
.sym 7728 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7730 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8223 img_proc.colorpxls_bin567[2]
.sym 8224 img_proc.colorpxls_bin567[3]
.sym 8225 img_proc.colorpxls_bin567[4]
.sym 8226 img_proc.colorpxls_bin567[5]
.sym 8227 img_proc.colorpxls_bin567[6]
.sym 8228 img_proc.colorpxls_bin567[7]
.sym 8265 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_O
.sym 8267 img_proc.colorpxls_bin67[4]
.sym 8272 img_proc.colorpxls[3]
.sym 8273 img_proc.colorpxls_bin67[2]
.sym 8276 img_proc.colorpxls_bin67[0]
.sym 8277 img_proc.colorpxls_bin67[6]
.sym 8278 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 8280 img_proc.colorpxls[7]
.sym 8282 img_proc.colorpxls[1]
.sym 8284 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8293 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 8294 img_proc.colorpxls[5]
.sym 8302 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 8303 img_proc.colorpxls_bin67[0]
.sym 8304 img_proc.colorpxls[1]
.sym 8305 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 8323 img_proc.colorpxls_bin67[2]
.sym 8326 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8327 img_proc.colorpxls_bin67[0]
.sym 8333 img_proc.colorpxls_bin67[2]
.sym 8334 img_proc.colorpxls[3]
.sym 8338 img_proc.colorpxls[7]
.sym 8339 img_proc.colorpxls_bin67[4]
.sym 8340 img_proc.colorpxls_bin67[6]
.sym 8341 img_proc.colorpxls[5]
.sym 8342 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_O
.sym 8343 clk50mhz_$glb_clk
.sym 8344 rst$SB_IO_IN_$glb_sr
.sym 8349 img_proc.colorpxls_bin567[8]
.sym 8350 img_proc.colorpxls_bin567[9]
.sym 8351 img_proc.colorpxls_bin567[10]
.sym 8352 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 8353 img_proc.colorpxls_bin567[1]
.sym 8354 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 8355 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 8356 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8365 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_O
.sym 8369 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8391 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 8394 img_proc.histogram[7][7]
.sym 8402 img_proc.histogram[7][4]
.sym 8404 img_proc.colorpxls[6]
.sym 8408 img_proc.colorpxls[2]
.sym 8409 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 8411 img_proc.colorpxls[7]
.sym 8412 img_proc.colorpxls[6]
.sym 8427 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8428 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8429 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 8430 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 8431 img_proc.colorpxls_bin67[0]
.sym 8433 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8434 img_proc.colorpxls_bin67[8]
.sym 8435 img_proc.colorpxls_bin67[9]
.sym 8437 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8441 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8443 img_proc.colorpxls[6]
.sym 8444 img_proc.colorpxls[5]
.sym 8445 img_proc.colorpxls[9]
.sym 8446 img_proc.colorpxls[10]
.sym 8449 img_proc.colorpxls_bin67[7]
.sym 8450 img_proc.colorpxls[4]
.sym 8451 img_proc.colorpxls[8]
.sym 8452 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 8453 img_proc.colorpxls_bin67[3]
.sym 8454 img_proc.colorpxls_bin67[4]
.sym 8455 img_proc.colorpxls_bin67[5]
.sym 8457 img_proc.colorpxls_bin67[7]
.sym 8462 img_proc.colorpxls_bin67[0]
.sym 8465 img_proc.colorpxls[9]
.sym 8466 img_proc.colorpxls[10]
.sym 8467 img_proc.colorpxls_bin67[8]
.sym 8468 img_proc.colorpxls_bin67[9]
.sym 8471 img_proc.colorpxls[5]
.sym 8472 img_proc.colorpxls[6]
.sym 8473 img_proc.colorpxls_bin67[5]
.sym 8474 img_proc.colorpxls_bin67[4]
.sym 8477 img_proc.colorpxls[4]
.sym 8478 img_proc.colorpxls_bin67[3]
.sym 8479 img_proc.colorpxls_bin67[7]
.sym 8480 img_proc.colorpxls[8]
.sym 8483 img_proc.colorpxls_bin67[7]
.sym 8492 img_proc.colorpxls_bin67[9]
.sym 8495 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 8496 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 8497 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8498 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 8501 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8502 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8503 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8504 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8521 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 8523 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 8524 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 8532 img_proc.colorpxls[10]
.sym 8534 img_proc.histogram[7][0]
.sym 8535 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 8536 img_proc.histogram[7][1]
.sym 8537 img_proc.colorpxls[8]
.sym 8540 img_proc.histogram[7][2]
.sym 8542 img_proc.histogram[7][3]
.sym 8549 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 8551 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 8552 img_proc.colorpxls[1]
.sym 8553 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 8554 img_proc.colorpxls[3]
.sym 8556 img_proc.colorpxls[5]
.sym 8557 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 8558 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 8562 img_proc.colorpxls[4]
.sym 8564 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 8569 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 8570 img_proc.colorpxls[6]
.sym 8572 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 8573 img_proc.colorpxls[2]
.sym 8575 img_proc.colorpxls[8]
.sym 8576 img_proc.colorpxls[7]
.sym 8581 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 8583 img_proc.colorpxls[1]
.sym 8584 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 8587 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 8589 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 8590 img_proc.colorpxls[2]
.sym 8593 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 8595 img_proc.colorpxls[3]
.sym 8596 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 8599 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 8601 img_proc.colorpxls[4]
.sym 8602 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 8605 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 8607 img_proc.colorpxls[5]
.sym 8608 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 8611 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 8613 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 8614 img_proc.colorpxls[6]
.sym 8617 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 8619 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 8620 img_proc.colorpxls[7]
.sym 8623 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 8625 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 8626 img_proc.colorpxls[8]
.sym 8634 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 8635 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8636 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 8637 img_proc.histogram[7][5]
.sym 8638 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8646 img_proc.colorpxls[1]
.sym 8648 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 8656 img_proc.col_rg[3]
.sym 8658 img_proc.col_inframe[4]
.sym 8660 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 8661 img_proc.histogram[0][7]
.sym 8662 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8664 img_proc.histogram[7][8]
.sym 8665 img_proc.histogram[0][4]
.sym 8666 img_proc.histogram[7][6]
.sym 8667 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 8673 img_proc.colorpxls_bin67[8]
.sym 8675 img_proc.colorpxls[4]
.sym 8677 img_proc.colorpxls[11]
.sym 8678 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 8679 img_proc.colorpxls[9]
.sym 8682 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8683 img_proc.colorpxls[9]
.sym 8685 img_proc.histogram[7][3]
.sym 8688 img_proc.histogram[7][8]
.sym 8692 img_proc.colorpxls[10]
.sym 8693 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 8694 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8697 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 8699 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 8700 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 8704 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 8706 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 8707 img_proc.colorpxls[9]
.sym 8710 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 8712 img_proc.colorpxls[10]
.sym 8713 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8716 $nextpnr_ICESTORM_LC_26$I3
.sym 8718 img_proc.colorpxls[11]
.sym 8719 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 8726 $nextpnr_ICESTORM_LC_26$I3
.sym 8729 img_proc.histogram[7][8]
.sym 8730 img_proc.colorpxls[9]
.sym 8731 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8735 img_proc.colorpxls_bin67[8]
.sym 8741 img_proc.histogram[7][3]
.sym 8742 img_proc.colorpxls[4]
.sym 8743 img_proc.colorpxls[10]
.sym 8744 img_proc.colorpxls[11]
.sym 8747 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 8748 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 8750 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 8778 img_proc.histogram[7][7]
.sym 8780 img_proc.histogram[7][4]
.sym 8781 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 8783 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 8784 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 8785 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 8786 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 8787 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 8796 img_proc.histogram[7][0]
.sym 8797 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 8798 img_proc.colorpxls[6]
.sym 8799 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8801 img_proc.histogram[7][5]
.sym 8805 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 8806 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 8807 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 8810 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8811 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 8813 img_proc.histogram[7][1]
.sym 8814 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8815 img_proc.colorpxls[1]
.sym 8818 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8819 img_proc.colorpxls[2]
.sym 8821 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 8822 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 8823 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8824 img_proc.histogram[7][6]
.sym 8825 img_proc.colorpxls[7]
.sym 8828 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 8830 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 8831 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8837 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 8843 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 8846 img_proc.colorpxls[2]
.sym 8847 img_proc.colorpxls[1]
.sym 8848 img_proc.histogram[7][0]
.sym 8849 img_proc.histogram[7][1]
.sym 8853 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 8860 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 8864 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8865 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8866 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8867 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8870 img_proc.colorpxls[6]
.sym 8871 img_proc.histogram[7][5]
.sym 8872 img_proc.colorpxls[7]
.sym 8873 img_proc.histogram[7][6]
.sym 8874 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 8875 clk50mhz_$glb_clk
.sym 8876 rst$SB_IO_IN_$glb_sr
.sym 8880 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 8881 img_proc.histogram[7][8]
.sym 8882 img_proc.histogram[7][6]
.sym 8883 img_proc.histogram[7][7]
.sym 8884 img_proc.histogram[7][4]
.sym 8893 img_proc.histogram[0][1]
.sym 8899 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 8901 img_proc.colorpxls_bin012[4]
.sym 8902 img_proc.histogram[7][1]
.sym 8903 img_proc.colorpxls_bin012[5]
.sym 8905 img_proc.colorpxls[2]
.sym 8906 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 8907 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 8908 img_proc.colorpxls[7]
.sym 8909 img_proc.colorpxls[6]
.sym 8911 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 8912 img_proc.colorpxls_bin012[0]
.sym 8922 img_proc.colorpxls_bin012[1]
.sym 8928 img_proc.colorpxls_bin012[2]
.sym 8929 img_proc.colorpxls_bin012[0]
.sym 8935 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8936 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_O
.sym 8938 img_proc.colorpxls_bin012[4]
.sym 8939 img_proc.colorpxls_bin012[5]
.sym 8943 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8945 img_proc.colorpxls_bin012[3]
.sym 8948 img_proc.colorpxls_bin012[6]
.sym 8949 img_proc.colorpxls_bin012[7]
.sym 8950 $nextpnr_ICESTORM_LC_13$O
.sym 8953 img_proc.colorpxls_bin012[0]
.sym 8956 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 8958 img_proc.colorpxls_bin012[1]
.sym 8962 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 8963 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8964 img_proc.colorpxls_bin012[2]
.sym 8966 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 8968 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 8969 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8970 img_proc.colorpxls_bin012[3]
.sym 8972 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 8974 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 8975 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8977 img_proc.colorpxls_bin012[4]
.sym 8978 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 8980 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 8981 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8983 img_proc.colorpxls_bin012[5]
.sym 8984 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 8986 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 8987 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8988 img_proc.colorpxls_bin012[6]
.sym 8990 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 8992 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 8993 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 8994 img_proc.colorpxls_bin012[7]
.sym 8996 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 8997 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_O
.sym 8998 clk50mhz_$glb_clk
.sym 8999 rst$SB_IO_IN_$glb_sr
.sym 9000 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9001 img_proc.histogram[4][8]
.sym 9002 img_proc.histogram[4][6]
.sym 9003 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9004 img_proc.histogram[4][4]
.sym 9005 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9006 img_proc.histogram[4][5]
.sym 9007 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9013 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 9014 img_proc.colorpxls_bin012[5]
.sym 9016 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 9018 img_proc.colorpxls_bin012[2]
.sym 9022 img_proc.colorpxls_bin012[4]
.sym 9023 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 9024 img_proc.colorpxls[8]
.sym 9025 img_proc.histogram[7][3]
.sym 9028 img_proc.colorpxls[10]
.sym 9029 img_proc.histogram[3][2]
.sym 9030 img_proc.histogram[0][0]
.sym 9032 img_proc.colorpxls_bin012[8]
.sym 9033 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 9034 img_proc.colorpxls_bin012[9]
.sym 9035 img_proc.histogram[7][2]
.sym 9036 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 9041 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 9043 img_proc.histogram[4][1]
.sym 9044 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 9045 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3
.sym 9049 img_proc.colorpxls_bin012[8]
.sym 9050 img_proc.colorpxls_bin012[9]
.sym 9052 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_O
.sym 9053 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9056 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9059 img_proc.colorpxls_bin012[10]
.sym 9060 img_proc.colorpxls_bin012[0]
.sym 9062 img_proc.histogram[7][1]
.sym 9065 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 9068 img_proc.colorpxls_bin012[0]
.sym 9069 img_proc.colorpxls_bin012[1]
.sym 9073 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 9074 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9075 img_proc.colorpxls_bin012[8]
.sym 9077 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 9079 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 9080 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9081 img_proc.colorpxls_bin012[9]
.sym 9083 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 9086 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9088 img_proc.colorpxls_bin012[10]
.sym 9089 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 9092 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9094 img_proc.colorpxls_bin012[0]
.sym 9099 img_proc.colorpxls_bin012[1]
.sym 9100 img_proc.colorpxls_bin012[0]
.sym 9101 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9110 img_proc.histogram[4][1]
.sym 9111 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 9112 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 9113 img_proc.histogram[7][1]
.sym 9116 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9117 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3
.sym 9118 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 9120 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_O
.sym 9121 clk50mhz_$glb_clk
.sym 9122 rst$SB_IO_IN_$glb_sr
.sym 9123 img_proc.histogram[4][7]
.sym 9124 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9125 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9126 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 9127 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9128 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9129 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 9130 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9135 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 9137 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 9138 img_proc.colorpxls[1]
.sym 9139 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 9140 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 9141 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 9145 img_proc.colorpxls_bin012[1]
.sym 9150 img_proc.histogram[0][7]
.sym 9154 img_proc.col_inframe[4]
.sym 9155 img_proc.col_rg[3]
.sym 9156 img_proc.col_inframe[5]
.sym 9164 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 9165 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9166 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 9170 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 9173 img_proc.col_inframe[4]
.sym 9174 img_proc.col_inframe[5]
.sym 9175 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 9180 img_proc.col_rg[3]
.sym 9183 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 9184 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3
.sym 9192 img_proc.col_inframe[1]
.sym 9197 img_proc.col_rg[3]
.sym 9199 img_proc.col_inframe[4]
.sym 9200 img_proc.col_inframe[5]
.sym 9203 img_proc.col_inframe[1]
.sym 9211 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 9215 img_proc.col_inframe[5]
.sym 9216 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3
.sym 9221 img_proc.col_rg[3]
.sym 9223 img_proc.col_inframe[4]
.sym 9227 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9228 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 9229 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 9242 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 9243 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 9244 clk50mhz_$glb_clk
.sym 9245 rst$SB_IO_IN_$glb_sr
.sym 9246 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 9247 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 9248 img_proc.histogram[5][7]
.sym 9249 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9250 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 9251 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9252 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9253 img_proc.histogram[5][5]
.sym 9259 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 9260 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 9261 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 9263 img_proc.histogram[3][0]
.sym 9265 img_proc.histogram[3][7]
.sym 9269 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9270 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 9274 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 9278 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 9280 img_proc.col_inframe[4]
.sym 9281 $PACKER_VCC_NET
.sym 9287 img_proc.col_rg[5]
.sym 9291 img_proc.col_rg[3]
.sym 9295 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 9297 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 9301 img_proc.col_rg[4]
.sym 9302 img_proc.histogram[4][3]
.sym 9304 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 9305 $PACKER_VCC_NET
.sym 9312 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 9314 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 9318 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 9319 $nextpnr_ICESTORM_LC_19$O
.sym 9322 img_proc.col_rg[3]
.sym 9325 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 9327 $PACKER_VCC_NET
.sym 9328 img_proc.col_rg[4]
.sym 9329 img_proc.col_rg[3]
.sym 9332 $PACKER_VCC_NET
.sym 9334 img_proc.col_rg[5]
.sym 9335 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 9338 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 9341 img_proc.histogram[4][3]
.sym 9344 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 9345 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 9346 img_proc.col_rg[5]
.sym 9347 img_proc.col_rg[4]
.sym 9351 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 9357 img_proc.col_rg[4]
.sym 9362 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 9366 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 9367 clk50mhz_$glb_clk
.sym 9368 rst$SB_IO_IN_$glb_sr
.sym 9369 img_proc.histogram[6][7]
.sym 9370 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 9371 img_proc.histogram[6][5]
.sym 9372 img_proc.histogram[6][3]
.sym 9373 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9374 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9375 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 9376 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9384 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9388 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 9394 img_proc.col_inframe[5]
.sym 9395 img_proc.colorpxls[7]
.sym 9398 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 9400 img_proc.colorpxls[6]
.sym 9401 img_proc.colorpxls[2]
.sym 9404 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9410 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 9411 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2
.sym 9413 img_proc.col[3]
.sym 9414 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I1
.sym 9415 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0
.sym 9417 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 9422 img_proc.col[4]
.sym 9423 img_proc.col[5]
.sym 9435 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3
.sym 9437 img_proc.col[0]
.sym 9438 img_proc.col_inframe[1]
.sym 9439 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 9443 img_proc.col[5]
.sym 9455 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I1
.sym 9456 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2
.sym 9457 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3
.sym 9458 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0
.sym 9464 img_proc.col[0]
.sym 9470 img_proc.col[3]
.sym 9473 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 9474 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 9475 img_proc.col_inframe[1]
.sym 9476 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 9480 img_proc.col[4]
.sym 9490 clk50mhz_$glb_clk
.sym 9491 rst$SB_IO_IN_$glb_sr
.sym 9492 img_proc.histogram[5][3]
.sym 9494 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 9495 img_proc.col_rg[3]
.sym 9509 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 9510 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 9511 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 9513 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 9519 img_proc.colorpxls[10]
.sym 9524 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 9527 img_proc.colorpxls[8]
.sym 9537 img_proc.row_num[4]
.sym 9538 img_proc.row_num[5]
.sym 9539 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9542 img_proc.row_num[1]
.sym 9543 img_proc.row_num[2]
.sym 9544 img_proc.row_num[3]
.sym 9546 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 9547 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 9554 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9555 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9559 img_proc.row_num[0]
.sym 9560 img_proc.row_num_SB_DFFER_Q_E
.sym 9563 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 9569 img_proc.row_num[5]
.sym 9572 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9573 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9574 img_proc.row_num[2]
.sym 9575 img_proc.row_num[3]
.sym 9580 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9581 img_proc.row_num[0]
.sym 9586 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 9587 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9590 img_proc.row_num[1]
.sym 9596 img_proc.row_num[5]
.sym 9597 img_proc.row_num[4]
.sym 9598 img_proc.row_num[0]
.sym 9599 img_proc.row_num[1]
.sym 9602 img_proc.row_num[4]
.sym 9603 img_proc.row_num[5]
.sym 9604 img_proc.row_num[1]
.sym 9605 img_proc.row_num[0]
.sym 9608 img_proc.row_num[2]
.sym 9609 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 9610 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 9611 img_proc.row_num[3]
.sym 9612 img_proc.row_num_SB_DFFER_Q_E
.sym 9613 clk50mhz_$glb_clk
.sym 9614 rst$SB_IO_IN_$glb_sr
.sym 9658 img_proc.row_num[0]
.sym 9659 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9660 img_proc.row_num[4]
.sym 9665 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9666 img_proc.row_num[2]
.sym 9667 img_proc.row_num_SB_DFFER_Q_E
.sym 9677 img_proc.row_num[5]
.sym 9681 img_proc.row_num[1]
.sym 9683 img_proc.row_num[3]
.sym 9688 $nextpnr_ICESTORM_LC_21$O
.sym 9691 img_proc.row_num[0]
.sym 9694 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 9695 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9696 img_proc.row_num[1]
.sym 9698 img_proc.row_num[0]
.sym 9700 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 9701 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9702 img_proc.row_num[2]
.sym 9704 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 9706 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 9707 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9708 img_proc.row_num[3]
.sym 9710 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 9712 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 9713 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9715 img_proc.row_num[4]
.sym 9716 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 9719 img_proc.row_num[5]
.sym 9721 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 9722 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 9726 img_proc.row_num[2]
.sym 9732 img_proc.row_num[0]
.sym 9735 img_proc.row_num_SB_DFFER_Q_E
.sym 9736 clk50mhz_$glb_clk
.sym 9737 rst$SB_IO_IN_$glb_sr
.sym 9750 img_proc.colorpxls[4]
.sym 9753 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 9754 img_proc.colorpxls[5]
.sym 9758 img_proc.colorpxls[7]
.sym 9875 img_proc.colorpxls[9]
.sym 10108 capture.data_rg1[5]
.sym 10112 capture.data_rg2[5]
.sym 10230 capture.data_rg2[6]
.sym 10363 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10623 rgbfilter[2]
.sym 10624 vga_col[8]
.sym 10626 vga_col[9]
.sym 10628 vga_col[6]
.sym 10630 vga_col[7]
.sym 10750 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10873 vga_hsync_SB_LUT4_O_I2
.sym 10877 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 10894 vga_col[8]
.sym 10896 vga_col[9]
.sym 10898 vga_col[6]
.sym 10900 vga_col[7]
.sym 10904 $PACKER_VCC_NET
.sym 10915 vga_col[4]
.sym 10917 vga_col[5]
.sym 10918 $nextpnr_ICESTORM_LC_47$O
.sym 10921 vga_col[4]
.sym 10924 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 10926 vga_col[5]
.sym 10930 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10932 vga_col[6]
.sym 10936 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 10939 vga_col[7]
.sym 10942 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 10944 vga_col[8]
.sym 10945 $PACKER_VCC_NET
.sym 10948 $nextpnr_ICESTORM_LC_48$I3
.sym 10951 vga_col[9]
.sym 10958 $nextpnr_ICESTORM_LC_48$I3
.sym 10974 vga_hsync_SB_LUT4_O_I0
.sym 10993 vga_row[2]
.sym 10995 vga_col[1]
.sym 10998 vga_row[1]
.sym 10999 vga_row[3]
.sym 11001 vga_col[4]
.sym 11003 vga_col[5]
.sym 11013 $PACKER_VCC_NET
.sym 11016 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 11018 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 11021 $PACKER_VCC_NET
.sym 11022 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11028 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 11030 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 11032 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 11034 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 11040 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11041 $nextpnr_ICESTORM_LC_63$O
.sym 11044 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 11047 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[3]
.sym 11050 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 11053 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[4]
.sym 11055 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 11056 $PACKER_VCC_NET
.sym 11059 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[5]
.sym 11061 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 11065 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[6]
.sym 11067 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 11068 $PACKER_VCC_NET
.sym 11071 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[7]
.sym 11073 $PACKER_VCC_NET
.sym 11074 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 11077 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[8]
.sym 11079 $PACKER_VCC_NET
.sym 11080 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11083 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[9]
.sym 11085 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11086 $PACKER_VCC_NET
.sym 11094 vga_hsync_SB_LUT4_O_I1
.sym 11096 i_vga.new_line_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 11097 i_vga.new_line_SB_LUT4_O_I3
.sym 11098 i_vga.new_line_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11115 vga_col[6]
.sym 11116 vga_col[8]
.sym 11117 vga_col[7]
.sym 11118 vga_col[9]
.sym 11123 rgbfilter[2]
.sym 11124 vga_row[8]
.sym 11125 vga_row[7]
.sym 11127 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[9]
.sym 11132 rst$SB_IO_IN
.sym 11137 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11138 vga_hsync_SB_LUT4_O_I0
.sym 11140 rst$SB_IO_IN
.sym 11141 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11143 vga_vsync_SB_LUT4_O_I0
.sym 11145 vga_hsync_SB_LUT4_O_I2
.sym 11147 vga_row[0]
.sym 11151 vga_hsync_SB_LUT4_O_I1
.sym 11153 vga_row[2]
.sym 11155 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11156 vga_vsync_SB_LUT4_O_I1
.sym 11158 vga_row[1]
.sym 11159 vga_row[3]
.sym 11160 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11162 vga_vsync_SB_LUT4_O_I2
.sym 11164 $nextpnr_ICESTORM_LC_64$I3
.sym 11166 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11174 $nextpnr_ICESTORM_LC_64$I3
.sym 11177 rst$SB_IO_IN
.sym 11178 vga_vsync_SB_LUT4_O_I2
.sym 11179 vga_vsync_SB_LUT4_O_I0
.sym 11180 vga_vsync_SB_LUT4_O_I1
.sym 11183 vga_row[1]
.sym 11184 vga_row[0]
.sym 11185 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11186 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11189 rst$SB_IO_IN
.sym 11190 vga_vsync_SB_LUT4_O_I2
.sym 11192 vga_hsync_SB_LUT4_O_I1
.sym 11195 vga_row[2]
.sym 11196 vga_row[3]
.sym 11197 vga_row[1]
.sym 11198 vga_row[0]
.sym 11201 vga_hsync_SB_LUT4_O_I0
.sym 11202 vga_hsync_SB_LUT4_O_I1
.sym 11203 vga_hsync_SB_LUT4_O_I2
.sym 11204 rst$SB_IO_IN
.sym 11207 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11208 vga_row[3]
.sym 11209 vga_row[2]
.sym 11215 vga_col[1]
.sym 11216 vga_col[2]
.sym 11217 vga_col[3]
.sym 11218 vga_col[4]
.sym 11219 vga_col[5]
.sym 11220 vga_col[6]
.sym 11221 vga_col[7]
.sym 11234 vga_green_2b_SB_LUT4_O_1_I3
.sym 11236 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 11241 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11242 $PACKER_VCC_NET
.sym 11245 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11247 vga_row[4]
.sym 11249 vga_row[5]
.sym 11258 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 11259 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 11260 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 11262 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 11267 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 11268 $PACKER_VCC_NET
.sym 11269 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 11270 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11286 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 11287 $nextpnr_ICESTORM_LC_57$O
.sym 11289 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 11293 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[2]
.sym 11295 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 11299 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[3]
.sym 11301 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 11302 $PACKER_VCC_NET
.sym 11305 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[4]
.sym 11307 $PACKER_VCC_NET
.sym 11308 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 11311 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[5]
.sym 11313 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 11314 $PACKER_VCC_NET
.sym 11317 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[6]
.sym 11319 $PACKER_VCC_NET
.sym 11320 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 11323 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[7]
.sym 11326 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 11329 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[8]
.sym 11331 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11337 vga_col[8]
.sym 11338 vga_col[9]
.sym 11339 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11340 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11341 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11342 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11343 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11344 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11350 vga_col[6]
.sym 11351 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 11358 vga_new_pxl
.sym 11361 vga_col[2]
.sym 11362 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11365 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 11367 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11368 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11372 vga_col[9]
.sym 11373 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[8]
.sym 11385 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11394 vga_row[8]
.sym 11397 vga_row[7]
.sym 11401 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11405 vga_row[3]
.sym 11407 vga_row[4]
.sym 11409 vga_row[5]
.sym 11410 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[9]
.sym 11412 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11416 $nextpnr_ICESTORM_LC_58$I3
.sym 11419 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11426 $nextpnr_ICESTORM_LC_58$I3
.sym 11432 vga_row[5]
.sym 11435 vga_row[3]
.sym 11441 vga_row[7]
.sym 11447 vga_row[4]
.sym 11456 vga_row[8]
.sym 11473 vga_col[0]
.sym 11474 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11478 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 11480 vga_new_pxl
.sym 11484 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11486 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11487 vga_row[1]
.sym 11488 vga_col[1]
.sym 11489 vga_row[2]
.sym 11490 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 11491 vga_row[3]
.sym 11494 vga_col[4]
.sym 11495 vga_col[5]
.sym 11504 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 11506 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11507 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 11510 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 11512 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 11513 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 11514 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 11516 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 11533 $nextpnr_ICESTORM_LC_55$O
.sym 11535 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 11539 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[2]
.sym 11541 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 11545 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[3]
.sym 11548 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 11551 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[4]
.sym 11554 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 11557 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[5]
.sym 11560 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 11563 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[6]
.sym 11565 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 11569 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[7]
.sym 11572 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 11575 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[8]
.sym 11578 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11585 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11586 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11587 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11588 vga_row[0]
.sym 11589 i_vga.new_line
.sym 11590 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11596 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 11604 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 11606 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 11608 vga_row[8]
.sym 11609 vga_row[7]
.sym 11610 vga_row[0]
.sym 11614 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11615 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 11617 vga_col[7]
.sym 11619 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[8]
.sym 11625 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 11627 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11628 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11629 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11630 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11632 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11634 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11639 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 11640 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11642 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11644 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11645 $PACKER_VCC_NET
.sym 11646 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11647 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11652 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11654 vga_row[6]
.sym 11656 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[9]
.sym 11658 $PACKER_VCC_NET
.sym 11659 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11662 $nextpnr_ICESTORM_LC_56$I3
.sym 11665 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11672 $nextpnr_ICESTORM_LC_56$I3
.sym 11675 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 11676 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11677 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11678 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11681 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11682 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11683 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11684 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11689 vga_row[6]
.sym 11693 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11694 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11695 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11696 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11699 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11700 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11701 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11702 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 11707 vga_row[1]
.sym 11708 vga_row[2]
.sym 11709 vga_row[3]
.sym 11710 vga_row[4]
.sym 11711 vga_row[5]
.sym 11712 vga_row[6]
.sym 11713 vga_row[7]
.sym 11718 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11722 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 11723 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11728 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11731 vga_row[4]
.sym 11733 vga_row[5]
.sym 11736 vga_row[9]
.sym 11738 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11747 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11748 vga_col[6]
.sym 11751 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11752 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11753 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11754 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11757 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11758 vga_row[7]
.sym 11759 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11761 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11762 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11763 vga_row[8]
.sym 11764 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11765 vga_col[5]
.sym 11766 vga_col[4]
.sym 11767 vga_row[4]
.sym 11768 vga_row[5]
.sym 11769 vga_row[6]
.sym 11770 vga_row[7]
.sym 11772 vga_row[9]
.sym 11774 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 11775 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 11776 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11777 vga_col[7]
.sym 11778 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 11780 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11782 vga_col[5]
.sym 11783 vga_col[4]
.sym 11786 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11787 vga_row[7]
.sym 11788 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11789 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11792 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11793 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11794 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11795 vga_col[4]
.sym 11798 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11799 vga_row[8]
.sym 11800 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11801 vga_row[9]
.sym 11804 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 11806 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 11807 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 11810 vga_row[7]
.sym 11811 vga_row[6]
.sym 11812 vga_row[5]
.sym 11813 vga_row[4]
.sym 11816 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11817 vga_col[6]
.sym 11818 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11819 vga_col[7]
.sym 11822 vga_row[5]
.sym 11823 vga_row[4]
.sym 11824 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11825 vga_row[6]
.sym 11829 vga_row[8]
.sym 11830 vga_row[9]
.sym 11831 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 11832 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11833 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 11834 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 11835 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 11836 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 11844 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 11847 vga_red_2b_SB_LUT4_O_I0
.sym 11859 vga_row[5]
.sym 11872 vga_row[2]
.sym 11874 vga_row[4]
.sym 11875 vga_row[5]
.sym 11876 vga_row[6]
.sym 11879 vga_row[1]
.sym 11880 vga_row[0]
.sym 11881 vga_row[3]
.sym 11882 vga_row[4]
.sym 11884 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11885 vga_row[7]
.sym 11886 vga_row[8]
.sym 11887 vga_row[9]
.sym 11889 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11890 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11893 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 11894 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11898 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11899 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11903 vga_row[1]
.sym 11904 vga_row[0]
.sym 11905 vga_row[8]
.sym 11906 vga_row[9]
.sym 11910 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11911 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11912 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11915 vga_row[7]
.sym 11916 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11917 vga_row[6]
.sym 11921 vga_row[5]
.sym 11922 vga_row[8]
.sym 11923 vga_row[9]
.sym 11924 vga_row[4]
.sym 11927 vga_row[2]
.sym 11929 vga_row[3]
.sym 11930 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11933 vga_row[4]
.sym 11934 vga_row[7]
.sym 11935 vga_row[5]
.sym 11936 vga_row[6]
.sym 11939 vga_row[7]
.sym 11940 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11941 vga_row[6]
.sym 11942 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 11968 vga_red_2b_SB_LUT4_O_1_I0
.sym 12298 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12299 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 12300 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 12301 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 12302 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 12303 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12304 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12305 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12317 img_proc.histogram[7][5]
.sym 12319 img_proc.histogram[5][3]
.sym 12322 img_proc.histogram[6][5]
.sym 12331 led[7]$SB_IO_OUT
.sym 12343 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 12345 img_proc.colorpxls_bin567[5]
.sym 12351 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 12352 img_proc.colorpxls_bin567[1]
.sym 12357 img_proc.colorpxls_bin567[0]
.sym 12358 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 12362 img_proc.colorpxls_bin567[6]
.sym 12363 img_proc.colorpxls_bin567[7]
.sym 12366 img_proc.colorpxls_bin567[2]
.sym 12367 img_proc.colorpxls_bin567[3]
.sym 12368 img_proc.colorpxls_bin567[4]
.sym 12372 $nextpnr_ICESTORM_LC_15$O
.sym 12374 img_proc.colorpxls_bin567[0]
.sym 12378 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 12381 img_proc.colorpxls_bin567[1]
.sym 12384 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 12385 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 12386 img_proc.colorpxls_bin567[2]
.sym 12388 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 12390 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 12391 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 12392 img_proc.colorpxls_bin567[3]
.sym 12394 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 12396 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 12397 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 12398 img_proc.colorpxls_bin567[4]
.sym 12400 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 12402 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 12403 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 12405 img_proc.colorpxls_bin567[5]
.sym 12406 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 12408 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 12409 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 12411 img_proc.colorpxls_bin567[6]
.sym 12412 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 12414 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 12415 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 12417 img_proc.colorpxls_bin567[7]
.sym 12418 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 12419 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 12420 clk50mhz_$glb_clk
.sym 12421 rst$SB_IO_IN_$glb_sr
.sym 12426 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 12427 img_proc.colorpxls_bin567[0]
.sym 12428 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12429 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 12430 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12431 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 12432 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 12433 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 12452 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 12462 led[6]$SB_IO_OUT
.sym 12466 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 12478 img_proc.colorpxls[8]
.sym 12485 img_proc.colorpxls[3]
.sym 12488 img_proc.colorpxls[5]
.sym 12491 img_proc.colorpxls_bin567[9]
.sym 12498 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 12504 img_proc.colorpxls_bin567[9]
.sym 12505 img_proc.colorpxls_bin567[10]
.sym 12507 img_proc.colorpxls_bin567[4]
.sym 12509 img_proc.colorpxls[5]
.sym 12511 img_proc.colorpxls_bin567[8]
.sym 12515 img_proc.colorpxls_bin567[4]
.sym 12521 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 12523 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 12528 img_proc.colorpxls_bin567[0]
.sym 12529 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 12531 img_proc.colorpxls_bin567[1]
.sym 12532 img_proc.colorpxls[2]
.sym 12535 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 12536 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 12537 img_proc.colorpxls_bin567[8]
.sym 12539 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 12541 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 12542 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 12544 img_proc.colorpxls_bin567[9]
.sym 12545 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 12549 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 12550 img_proc.colorpxls_bin567[10]
.sym 12551 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 12555 img_proc.colorpxls_bin567[4]
.sym 12560 img_proc.colorpxls_bin567[0]
.sym 12561 img_proc.colorpxls_bin567[1]
.sym 12563 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 12568 img_proc.colorpxls_bin567[8]
.sym 12575 img_proc.colorpxls_bin567[1]
.sym 12578 img_proc.colorpxls_bin567[1]
.sym 12579 img_proc.colorpxls[5]
.sym 12580 img_proc.colorpxls_bin567[4]
.sym 12581 img_proc.colorpxls[2]
.sym 12582 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 12583 clk50mhz_$glb_clk
.sym 12584 rst$SB_IO_IN_$glb_sr
.sym 12585 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 12586 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12587 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12588 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12589 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12590 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12591 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12592 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 12597 img_proc.col_rg[3]
.sym 12598 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12599 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 12600 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 12606 img_proc.col_inframe[4]
.sym 12610 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12611 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12612 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12614 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12615 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 12616 led[6]$SB_IO_OUT
.sym 12617 img_proc.colorpxls[7]
.sym 12618 img_proc.colorpxls[8]
.sym 12619 img_proc.colorpxls[9]
.sym 12620 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12626 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 12628 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 12629 img_proc.histogram[7][4]
.sym 12631 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 12632 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 12638 img_proc.histogram[7][7]
.sym 12640 img_proc.histogram[7][5]
.sym 12643 img_proc.histogram[7][2]
.sym 12645 img_proc.histogram[7][3]
.sym 12646 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12647 img_proc.histogram[7][1]
.sym 12648 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12649 img_proc.histogram[7][6]
.sym 12651 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12653 img_proc.histogram[7][0]
.sym 12657 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 12658 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 12660 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 12661 img_proc.histogram[7][0]
.sym 12664 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 12666 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 12667 img_proc.histogram[7][1]
.sym 12670 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 12672 img_proc.histogram[7][2]
.sym 12673 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12676 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 12678 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12679 img_proc.histogram[7][3]
.sym 12682 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 12684 img_proc.histogram[7][4]
.sym 12685 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 12688 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 12690 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12691 img_proc.histogram[7][5]
.sym 12694 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 12696 img_proc.histogram[7][6]
.sym 12697 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 12700 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 12702 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 12703 img_proc.histogram[7][7]
.sym 12720 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 12721 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12724 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 12730 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 12734 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 12738 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 12739 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 12742 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 12744 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 12752 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 12767 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 12768 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 12771 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12772 img_proc.histogram[7][4]
.sym 12773 img_proc.histogram[7][8]
.sym 12774 img_proc.colorpxls[5]
.sym 12776 img_proc.colorpxls[1]
.sym 12777 img_proc.histogram[7][7]
.sym 12778 img_proc.colorpxls[8]
.sym 12779 img_proc.colorpxls[9]
.sym 12780 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12781 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 12783 img_proc.histogram[7][8]
.sym 12784 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12787 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]
.sym 12789 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12793 $nextpnr_ICESTORM_LC_25$I3
.sym 12795 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 12803 $nextpnr_ICESTORM_LC_25$I3
.sym 12806 img_proc.colorpxls[8]
.sym 12807 img_proc.histogram[7][7]
.sym 12808 img_proc.colorpxls[5]
.sym 12809 img_proc.histogram[7][4]
.sym 12813 img_proc.colorpxls[1]
.sym 12819 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 12826 img_proc.colorpxls[9]
.sym 12828 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 12829 clk50mhz_$glb_clk
.sym 12830 rst$SB_IO_IN_$glb_sr
.sym 12835 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 12836 img_proc.histogram[0][5]
.sym 12837 img_proc.histogram[0][0]
.sym 12838 img_proc.histogram[0][3]
.sym 12845 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 12848 img_proc.colorpxls_bin012[0]
.sym 12851 img_proc.colorpxls_bin012[4]
.sym 12853 img_proc.colorpxls_bin012[5]
.sym 12857 img_proc.histogram[0][2]
.sym 12858 img_proc.histogram[7][4]
.sym 12860 $PACKER_VCC_NET
.sym 12862 img_proc.histogram[0][3]
.sym 12865 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 12866 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12877 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 12878 img_proc.histogram[0][4]
.sym 12880 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12882 img_proc.histogram[0][7]
.sym 12884 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12885 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 12887 img_proc.histogram[0][1]
.sym 12890 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12891 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 12892 img_proc.histogram[0][6]
.sym 12894 img_proc.histogram[0][0]
.sym 12895 img_proc.histogram[0][3]
.sym 12896 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 12901 img_proc.histogram[0][5]
.sym 12902 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 12903 img_proc.histogram[0][2]
.sym 12904 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 12906 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 12907 img_proc.histogram[0][0]
.sym 12910 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 12912 img_proc.histogram[0][1]
.sym 12913 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 12916 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 12918 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12919 img_proc.histogram[0][2]
.sym 12922 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 12924 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12925 img_proc.histogram[0][3]
.sym 12928 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 12930 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 12931 img_proc.histogram[0][4]
.sym 12934 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 12936 img_proc.histogram[0][5]
.sym 12937 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12940 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 12942 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 12943 img_proc.histogram[0][6]
.sym 12946 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 12948 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 12949 img_proc.histogram[0][7]
.sym 12954 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 12955 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12956 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 12957 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 12958 img_proc.histogram[0][6]
.sym 12959 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 12960 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12961 img_proc.histogram[0][2]
.sym 12967 img_proc.histogram[0][0]
.sym 12970 img_proc.colorpxls_bin012[8]
.sym 12972 img_proc.colorpxls_bin012[9]
.sym 12976 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 12978 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 12979 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 12980 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 12981 img_proc.colorpxls[3]
.sym 12982 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 12983 img_proc.colorpxls[4]
.sym 12985 img_proc.colorpxls[5]
.sym 12988 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 12989 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12990 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 12995 img_proc.histogram[0][8]
.sym 12997 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 12998 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 13003 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 13009 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13017 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13023 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13025 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 13026 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13027 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 13029 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13030 img_proc.histogram[0][8]
.sym 13033 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 13035 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13039 $nextpnr_ICESTORM_LC_31$I3
.sym 13041 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 13049 $nextpnr_ICESTORM_LC_31$I3
.sym 13055 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 13060 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 13064 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13072 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13074 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 13075 clk50mhz_$glb_clk
.sym 13076 rst$SB_IO_IN_$glb_sr
.sym 13078 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 13079 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 13080 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 13081 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13082 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13083 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 13084 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13085 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 13091 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 13093 img_proc.histogram[0][7]
.sym 13097 img_proc.histogram[0][4]
.sym 13099 img_proc.histogram[0][8]
.sym 13102 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 13103 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13104 img_proc.colorpxls[11]
.sym 13105 img_proc.histogram[0][6]
.sym 13106 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 13108 img_proc.colorpxls[7]
.sym 13109 img_proc.colorpxls[6]
.sym 13110 img_proc.histogram[7][7]
.sym 13111 display_img_addr[0]
.sym 13112 img_proc.histogram[7][0]
.sym 13120 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 13122 img_proc.histogram[4][4]
.sym 13123 img_proc.histogram[7][6]
.sym 13125 img_proc.histogram[7][4]
.sym 13127 img_proc.histogram[4][8]
.sym 13128 img_proc.colorpxls[11]
.sym 13130 img_proc.histogram[7][8]
.sym 13132 img_proc.histogram[0][3]
.sym 13134 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 13136 img_proc.histogram[4][6]
.sym 13137 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 13139 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13142 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 13143 img_proc.colorpxls[4]
.sym 13146 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13147 img_proc.colorpxls[10]
.sym 13148 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 13151 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 13152 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 13153 img_proc.histogram[4][4]
.sym 13154 img_proc.histogram[7][4]
.sym 13157 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 13166 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 13169 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 13170 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 13171 img_proc.histogram[7][8]
.sym 13172 img_proc.histogram[4][8]
.sym 13178 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13181 img_proc.histogram[0][3]
.sym 13182 img_proc.colorpxls[4]
.sym 13183 img_proc.colorpxls[11]
.sym 13184 img_proc.colorpxls[10]
.sym 13188 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13193 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 13194 img_proc.histogram[4][6]
.sym 13195 img_proc.histogram[7][6]
.sym 13196 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 13197 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 13198 clk50mhz_$glb_clk
.sym 13199 rst$SB_IO_IN_$glb_sr
.sym 13200 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 13201 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13202 img_proc.histogram[1][8]
.sym 13203 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13204 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 13205 img_proc.histogram[1][0]
.sym 13206 img_proc.histogram[1][4]
.sym 13207 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13212 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13215 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 13221 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 13223 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 13227 img_proc.histogram[2][0]
.sym 13230 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13231 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 13232 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13234 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13235 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13241 img_proc.histogram[3][7]
.sym 13243 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13244 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 13245 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13246 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13247 img_proc.histogram[3][0]
.sym 13248 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13251 img_proc.histogram[0][0]
.sym 13252 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 13253 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3
.sym 13254 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13255 img_proc.histogram[4][5]
.sym 13256 img_proc.histogram[5][5]
.sym 13257 img_proc.histogram[6][5]
.sym 13258 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13261 img_proc.histogram[7][5]
.sym 13262 img_proc.histogram[1][0]
.sym 13266 img_proc.col_rg[3]
.sym 13267 img_proc.col_inframe[5]
.sym 13268 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13269 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 13270 img_proc.histogram[7][7]
.sym 13271 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 13272 img_proc.histogram[7][0]
.sym 13277 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13280 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 13281 img_proc.histogram[7][5]
.sym 13282 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 13283 img_proc.histogram[6][5]
.sym 13286 img_proc.histogram[3][7]
.sym 13287 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3
.sym 13288 img_proc.histogram[7][7]
.sym 13289 img_proc.col_inframe[5]
.sym 13292 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13293 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13294 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13295 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13298 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13299 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 13300 img_proc.histogram[7][0]
.sym 13301 img_proc.histogram[1][0]
.sym 13304 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 13305 img_proc.histogram[3][0]
.sym 13306 img_proc.histogram[0][0]
.sym 13307 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13311 img_proc.col_inframe[5]
.sym 13313 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3
.sym 13316 img_proc.histogram[4][5]
.sym 13317 img_proc.histogram[5][5]
.sym 13318 img_proc.col_inframe[5]
.sym 13319 img_proc.col_rg[3]
.sym 13320 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 13321 clk50mhz_$glb_clk
.sym 13322 rst$SB_IO_IN_$glb_sr
.sym 13323 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13324 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13325 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 13326 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 13327 img_proc.histogram[6][6]
.sym 13328 img_proc.histogram[6][8]
.sym 13329 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13330 img_proc.histogram[6][4]
.sym 13341 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 13342 img_proc.col_inframe[5]
.sym 13346 img_proc.histogram[3][3]
.sym 13349 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 13354 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13356 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 13357 img_proc.histogram[0][2]
.sym 13358 img_proc.histogram[6][3]
.sym 13364 img_proc.histogram[7][3]
.sym 13365 img_proc.histogram[6][3]
.sym 13366 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13367 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13369 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13370 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 13371 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13372 img_proc.histogram[4][7]
.sym 13373 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 13375 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 13376 img_proc.histogram[3][2]
.sym 13377 img_proc.histogram[4][0]
.sym 13378 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 13379 img_proc.histogram[4][2]
.sym 13380 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13382 img_proc.histogram[5][7]
.sym 13386 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 13387 img_proc.histogram[2][0]
.sym 13388 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 13390 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13391 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 13392 img_proc.histogram[5][3]
.sym 13393 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13394 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13397 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 13398 img_proc.histogram[6][3]
.sym 13399 img_proc.histogram[7][3]
.sym 13400 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 13403 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13404 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13405 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13406 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13412 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13415 img_proc.histogram[5][3]
.sym 13416 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 13417 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13418 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13421 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 13422 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 13423 img_proc.histogram[4][0]
.sym 13424 img_proc.histogram[2][0]
.sym 13427 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 13428 img_proc.histogram[5][7]
.sym 13429 img_proc.histogram[4][7]
.sym 13430 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 13433 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 13434 img_proc.histogram[3][2]
.sym 13435 img_proc.histogram[4][2]
.sym 13436 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 13441 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13443 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 13444 clk50mhz_$glb_clk
.sym 13445 rst$SB_IO_IN_$glb_sr
.sym 13446 img_proc.histogram[6][0]
.sym 13447 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13448 img_proc.histogram[6][1]
.sym 13449 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13450 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 13451 img_proc.histogram[6][2]
.sym 13452 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 13453 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 13461 img_proc.histogram[3][2]
.sym 13462 img_proc.histogram[5][0]
.sym 13464 img_proc.histogram[7][2]
.sym 13469 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 13470 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13472 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 13474 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 13477 img_proc.colorpxls[3]
.sym 13478 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 13479 img_proc.colorpxls[4]
.sym 13481 img_proc.colorpxls[5]
.sym 13487 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 13489 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 13491 img_proc.histogram[2][7]
.sym 13495 img_proc.histogram[6][7]
.sym 13497 img_proc.histogram[0][7]
.sym 13498 img_proc.histogram[1][7]
.sym 13499 img_proc.col_rg[3]
.sym 13501 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 13502 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13504 img_proc.col_inframe[4]
.sym 13505 img_proc.col_inframe[5]
.sym 13506 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13507 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13512 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 13514 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13517 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 13521 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13527 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 13529 img_proc.col_inframe[5]
.sym 13534 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13539 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 13545 img_proc.col_rg[3]
.sym 13546 img_proc.col_inframe[5]
.sym 13547 img_proc.col_inframe[4]
.sym 13550 img_proc.histogram[6][7]
.sym 13551 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13552 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 13553 img_proc.histogram[1][7]
.sym 13556 img_proc.col_inframe[5]
.sym 13557 img_proc.col_rg[3]
.sym 13559 img_proc.col_inframe[4]
.sym 13562 img_proc.histogram[0][7]
.sym 13563 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13564 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 13565 img_proc.histogram[2][7]
.sym 13566 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 13567 clk50mhz_$glb_clk
.sym 13568 rst$SB_IO_IN_$glb_sr
.sym 13569 img_proc.histogram[5][1]
.sym 13570 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 13572 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13573 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13574 img_proc.histogram[5][4]
.sym 13576 img_proc.histogram[5][6]
.sym 13584 img_proc.histogram[1][7]
.sym 13585 img_proc.col_inframe[5]
.sym 13589 img_proc.col_inframe[4]
.sym 13591 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13593 img_proc.colorpxls[6]
.sym 13595 img_proc.colorpxls[7]
.sym 13596 img_proc.colorpxls[9]
.sym 13598 img_proc.colorpxls[10]
.sym 13600 img_proc.colorpxls[11]
.sym 13614 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 13621 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 13623 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 13630 img_proc.col_rg[3]
.sym 13643 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 13657 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 13664 img_proc.col_rg[3]
.sym 13689 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 13690 clk50mhz_$glb_clk
.sym 13691 rst$SB_IO_IN_$glb_sr
.sym 13694 img_proc.colorpxls[2]
.sym 13695 img_proc.colorpxls[3]
.sym 13696 img_proc.colorpxls[4]
.sym 13697 img_proc.colorpxls[5]
.sym 13698 img_proc.colorpxls[6]
.sym 13699 img_proc.colorpxls[7]
.sym 13707 img_proc.col_inframe[4]
.sym 13711 $PACKER_VCC_NET
.sym 13815 img_proc.colorpxls[8]
.sym 13816 img_proc.colorpxls[9]
.sym 13817 img_proc.colorpxls[10]
.sym 13818 img_proc.colorpxls[11]
.sym 13828 img_proc.colorpxls[6]
.sym 13829 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 13830 img_proc.colorpxls[3]
.sym 13832 img_proc.colorpxls[7]
.sym 13838 img_proc.colorpxls[2]
.sym 13953 img_proc.colorpxls[11]
.sym 13957 img_proc.colorpxls[8]
.sym 13959 img_proc.colorpxls[9]
.sym 13961 img_proc.colorpxls[10]
.sym 14234 capture.data_rg1[5]
.sym 14246 ov7670_d[5]
.sym 14266 ov7670_d[5]
.sym 14289 capture.data_rg1[5]
.sym 14305 clk50mhz_$glb_clk
.sym 14306 rst$SB_IO_IN_$glb_sr
.sym 14308 capture.data_rg3[6]
.sym 14321 capture.data_rg2[5]
.sym 14338 img_proc.pulse_proc_ctrl
.sym 14342 img_proc.pulse_proc_ctrl
.sym 14364 capture.data_rg1[6]
.sym 14381 capture.data_rg1[6]
.sym 14428 clk50mhz_$glb_clk
.sym 14429 rst$SB_IO_IN_$glb_sr
.sym 14436 rgbfilter[2]
.sym 14555 rgbfilter[1]
.sym 14556 rgbfilter[0]
.sym 14564 i_vga.new_line_SB_LUT4_O_I3
.sym 14566 rgbfilter[2]
.sym 14573 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 14701 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14702 rgbfilter[0]
.sym 14707 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 14708 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 14833 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14924 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 14925 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14926 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14953 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15056 i_vga.new_line
.sym 15079 vga_col[5]
.sym 15101 $PACKER_VCC_NET
.sym 15107 vga_col[8]
.sym 15108 vga_col[7]
.sym 15109 vga_col[9]
.sym 15110 vga_col[4]
.sym 15112 vga_col[5]
.sym 15114 vga_col[6]
.sym 15118 $nextpnr_ICESTORM_LC_43$O
.sym 15120 vga_col[4]
.sym 15124 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 15126 $PACKER_VCC_NET
.sym 15127 vga_col[5]
.sym 15130 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 15132 vga_col[6]
.sym 15133 $PACKER_VCC_NET
.sym 15136 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 15138 vga_col[7]
.sym 15142 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 15144 vga_col[8]
.sym 15145 $PACKER_VCC_NET
.sym 15148 $nextpnr_ICESTORM_LC_44$I3
.sym 15151 vga_col[9]
.sym 15158 $nextpnr_ICESTORM_LC_44$I3
.sym 15170 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 15171 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15172 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 15173 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 15187 $PACKER_VCC_NET
.sym 15192 vga_col[8]
.sym 15197 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15199 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 15200 vga_col[0]
.sym 15201 vga_col[2]
.sym 15202 rgbfilter[0]
.sym 15203 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 15212 vga_col[3]
.sym 15213 vga_col[4]
.sym 15215 vga_col[6]
.sym 15216 vga_col[7]
.sym 15218 vga_col[1]
.sym 15219 vga_col[2]
.sym 15222 vga_col[5]
.sym 15224 vga_col[7]
.sym 15225 vga_col[8]
.sym 15226 vga_col[0]
.sym 15232 i_vga.new_line_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15233 $PACKER_VCC_NET
.sym 15235 vga_col[9]
.sym 15238 i_vga.new_line_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15241 $nextpnr_ICESTORM_LC_45$O
.sym 15244 vga_col[7]
.sym 15247 vga_hsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 15249 vga_col[8]
.sym 15250 $PACKER_VCC_NET
.sym 15253 $nextpnr_ICESTORM_LC_46$I3
.sym 15255 vga_col[9]
.sym 15263 $nextpnr_ICESTORM_LC_46$I3
.sym 15272 vga_col[9]
.sym 15273 vga_col[5]
.sym 15274 vga_col[0]
.sym 15275 vga_col[4]
.sym 15278 vga_col[6]
.sym 15279 vga_col[7]
.sym 15280 i_vga.new_line_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15281 i_vga.new_line_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15284 vga_col[3]
.sym 15285 vga_col[8]
.sym 15286 vga_col[2]
.sym 15287 vga_col[1]
.sym 15291 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15292 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 15293 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15294 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 15295 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15296 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15297 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15298 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 15316 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15317 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15318 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 15319 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 15321 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 15322 vga_col[9]
.sym 15324 i_vga.new_line_SB_LUT4_O_I3
.sym 15334 vga_new_pxl
.sym 15338 i_vga.new_line_SB_LUT4_O_I3
.sym 15339 vga_col[7]
.sym 15341 vga_col[1]
.sym 15343 vga_col[3]
.sym 15346 i_vga.new_line_SB_LUT4_O_I3
.sym 15350 vga_col[2]
.sym 15352 vga_col[4]
.sym 15353 vga_col[5]
.sym 15354 vga_col[6]
.sym 15357 vga_col[0]
.sym 15360 vga_col[0]
.sym 15364 $nextpnr_ICESTORM_LC_8$O
.sym 15366 vga_col[0]
.sym 15370 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 15371 i_vga.new_line_SB_LUT4_O_I3
.sym 15372 vga_col[1]
.sym 15374 vga_col[0]
.sym 15376 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 15377 i_vga.new_line_SB_LUT4_O_I3
.sym 15379 vga_col[2]
.sym 15380 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 15382 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 15383 i_vga.new_line_SB_LUT4_O_I3
.sym 15384 vga_col[3]
.sym 15386 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 15388 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 15389 i_vga.new_line_SB_LUT4_O_I3
.sym 15391 vga_col[4]
.sym 15392 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 15394 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 15395 i_vga.new_line_SB_LUT4_O_I3
.sym 15397 vga_col[5]
.sym 15398 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 15400 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 15401 i_vga.new_line_SB_LUT4_O_I3
.sym 15403 vga_col[6]
.sym 15404 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 15406 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 15407 i_vga.new_line_SB_LUT4_O_I3
.sym 15409 vga_col[7]
.sym 15410 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 15411 vga_new_pxl
.sym 15412 clk50mhz_$glb_clk
.sym 15413 rst$SB_IO_IN_$glb_sr
.sym 15414 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 15415 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 15416 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15417 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 15418 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15419 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 15420 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15421 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15428 vga_col[5]
.sym 15430 vga_row[1]
.sym 15435 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 15440 i_vga.new_line
.sym 15445 vga_col[5]
.sym 15446 vga_col[8]
.sym 15447 vga_col[6]
.sym 15449 vga_col[7]
.sym 15450 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 15455 vga_col[8]
.sym 15456 rgbfilter[2]
.sym 15457 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15461 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15462 vga_row[0]
.sym 15464 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 15465 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15466 vga_new_pxl
.sym 15467 vga_col[0]
.sym 15468 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15469 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15470 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15472 vga_col[9]
.sym 15474 rgbfilter[0]
.sym 15475 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15476 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15477 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15478 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15484 i_vga.new_line_SB_LUT4_O_I3
.sym 15487 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 15488 i_vga.new_line_SB_LUT4_O_I3
.sym 15490 vga_col[8]
.sym 15491 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 15494 vga_col[9]
.sym 15495 i_vga.new_line_SB_LUT4_O_I3
.sym 15497 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 15500 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 15501 rgbfilter[2]
.sym 15502 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15503 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15506 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15507 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15508 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15509 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 15512 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15513 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15514 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15515 rgbfilter[0]
.sym 15518 vga_row[0]
.sym 15519 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15524 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15525 vga_col[0]
.sym 15526 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15527 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15532 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15533 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15534 vga_new_pxl
.sym 15535 clk50mhz_$glb_clk
.sym 15536 rst$SB_IO_IN_$glb_sr
.sym 15558 vga_row[0]
.sym 15563 vga_row[1]
.sym 15565 vga_row[2]
.sym 15570 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 15582 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 15583 $PACKER_VCC_NET
.sym 15588 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 15590 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 15591 $PACKER_VCC_NET
.sym 15597 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 15598 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 15599 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 15607 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 15608 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 15610 $nextpnr_ICESTORM_LC_51$O
.sym 15613 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 15616 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[2]
.sym 15619 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 15622 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[3]
.sym 15624 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 15628 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[4]
.sym 15630 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 15631 $PACKER_VCC_NET
.sym 15634 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[5]
.sym 15636 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 15640 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[6]
.sym 15643 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 15646 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[7]
.sym 15649 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 15652 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[8]
.sym 15654 $PACKER_VCC_NET
.sym 15655 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 15662 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15663 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15664 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15665 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15666 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15667 vga_blue_2b_SB_LUT4_O_I0
.sym 15675 $PACKER_VCC_NET
.sym 15682 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15683 vga_blue_2b_SB_LUT4_O_1_I3
.sym 15686 vga_col[0]
.sym 15690 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 15693 vga_col[2]
.sym 15696 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[8]
.sym 15701 vga_new_pxl
.sym 15703 vga_col[9]
.sym 15708 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15709 vga_col[1]
.sym 15710 vga_col[2]
.sym 15711 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 15712 i_vga.new_line
.sym 15714 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 15715 vga_col[5]
.sym 15718 vga_col[8]
.sym 15722 vga_row[0]
.sym 15723 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15724 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15728 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15729 i_vga.new_line_SB_LUT4_O_I3
.sym 15731 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15733 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[9]
.sym 15735 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15739 $nextpnr_ICESTORM_LC_52$I3
.sym 15741 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 15749 $nextpnr_ICESTORM_LC_52$I3
.sym 15752 vga_col[1]
.sym 15753 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15754 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15755 vga_col[2]
.sym 15759 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15761 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 15764 vga_row[0]
.sym 15770 vga_new_pxl
.sym 15773 i_vga.new_line_SB_LUT4_O_I3
.sym 15776 vga_col[8]
.sym 15777 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15778 vga_col[5]
.sym 15779 vga_col[9]
.sym 15780 i_vga.new_line
.sym 15781 clk50mhz_$glb_clk
.sym 15782 rst$SB_IO_IN_$glb_sr
.sym 15783 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15784 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15785 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15786 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15787 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 15788 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15789 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15790 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15795 vga_new_pxl
.sym 15797 vga_col[9]
.sym 15798 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 15806 vga_green_2b_SB_LUT4_O_I3
.sym 15826 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15827 vga_row[3]
.sym 15829 vga_row[0]
.sym 15834 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15837 vga_row[0]
.sym 15842 vga_row[2]
.sym 15845 vga_row[5]
.sym 15847 vga_row[7]
.sym 15849 vga_row[1]
.sym 15851 i_vga.new_line
.sym 15852 vga_row[4]
.sym 15854 vga_row[6]
.sym 15856 $nextpnr_ICESTORM_LC_7$O
.sym 15858 vga_row[0]
.sym 15862 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 15863 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15864 vga_row[1]
.sym 15866 vga_row[0]
.sym 15868 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 15869 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15871 vga_row[2]
.sym 15872 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 15874 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 15875 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15877 vga_row[3]
.sym 15878 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 15880 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 15881 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15882 vga_row[4]
.sym 15884 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 15886 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 15887 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15889 vga_row[5]
.sym 15890 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 15892 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 15893 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15894 vga_row[6]
.sym 15896 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 15898 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 15899 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15901 vga_row[7]
.sym 15902 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 15903 i_vga.new_line
.sym 15904 clk50mhz_$glb_clk
.sym 15905 rst$SB_IO_IN_$glb_sr
.sym 15908 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 15925 vga_col[1]
.sym 15932 i_vga.new_line
.sym 15942 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 15948 vga_row[1]
.sym 15949 vga_row[2]
.sym 15950 vga_row[3]
.sym 15951 vga_row[4]
.sym 15953 vga_row[6]
.sym 15957 vga_row[0]
.sym 15958 i_vga.new_line
.sym 15960 vga_row[5]
.sym 15961 vga_row[6]
.sym 15962 vga_row[7]
.sym 15964 vga_row[9]
.sym 15965 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15967 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 15971 vga_row[8]
.sym 15974 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15977 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 15979 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 15980 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15981 vga_row[8]
.sym 15983 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 15987 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15988 vga_row[9]
.sym 15989 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 15992 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 15994 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15995 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 15998 vga_row[0]
.sym 15999 vga_row[2]
.sym 16000 vga_row[1]
.sym 16004 vga_row[5]
.sym 16005 vga_row[3]
.sym 16006 vga_row[4]
.sym 16010 vga_row[6]
.sym 16012 vga_row[3]
.sym 16013 vga_row[7]
.sym 16016 vga_row[6]
.sym 16017 vga_row[9]
.sym 16018 vga_row[7]
.sym 16019 vga_row[8]
.sym 16022 vga_row[9]
.sym 16023 vga_row[5]
.sym 16024 vga_row[8]
.sym 16025 vga_row[4]
.sym 16026 i_vga.new_line
.sym 16027 clk50mhz_$glb_clk
.sym 16028 rst$SB_IO_IN_$glb_sr
.sym 16052 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 16350 led[7]$SB_IO_OUT
.sym 16353 led[6]$SB_IO_OUT
.sym 16369 led[6]$SB_IO_OUT
.sym 16372 led[7]$SB_IO_OUT
.sym 16393 img_proc.histogram[0][5]
.sym 16396 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 16398 img_proc.histogram[0][3]
.sym 16420 img_proc.colorpxls_bin567[3]
.sym 16422 img_proc.colorpxls_bin567[5]
.sym 16423 img_proc.colorpxls_bin567[6]
.sym 16424 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16425 img_proc.colorpxls[8]
.sym 16426 img_proc.colorpxls_bin567[0]
.sym 16429 img_proc.colorpxls[6]
.sym 16430 img_proc.colorpxls_bin567[5]
.sym 16432 img_proc.colorpxls_bin567[7]
.sym 16444 img_proc.colorpxls[1]
.sym 16446 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16451 img_proc.colorpxls_bin567[3]
.sym 16456 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16457 img_proc.colorpxls_bin567[5]
.sym 16458 img_proc.colorpxls[6]
.sym 16459 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16463 img_proc.colorpxls_bin567[5]
.sym 16469 img_proc.colorpxls_bin567[7]
.sym 16474 img_proc.colorpxls_bin567[0]
.sym 16481 img_proc.colorpxls_bin567[0]
.sym 16483 img_proc.colorpxls[1]
.sym 16486 img_proc.colorpxls_bin567[6]
.sym 16494 img_proc.colorpxls[8]
.sym 16495 img_proc.colorpxls_bin567[7]
.sym 16506 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0
.sym 16511 img_proc.colorpxls[8]
.sym 16514 img_proc.colorpxls[8]
.sym 16515 camera_config_steps[4]
.sym 16519 img_proc.colorpxls[7]
.sym 16532 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 16555 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 16557 img_proc.colorpxls[2]
.sym 16558 img_proc.colorpxls[4]
.sym 16559 img_proc.colorpxls[4]
.sym 16561 img_proc.colorpxls[6]
.sym 16564 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 16565 img_proc.colorpxls[1]
.sym 16568 img_proc.colorpxls[5]
.sym 16569 img_proc.colorpxls[5]
.sym 16580 img_proc.colorpxls[4]
.sym 16582 img_proc.col_inframe[4]
.sym 16583 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16584 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16587 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 16588 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 16589 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 16590 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16591 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 16593 img_proc.col_rg[3]
.sym 16595 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16597 img_proc.colorpxls_bin567[0]
.sym 16598 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 16599 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0
.sym 16601 img_proc.colorpxls[3]
.sym 16604 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 16606 img_proc.colorpxls_bin567[2]
.sym 16607 img_proc.colorpxls_bin567[3]
.sym 16608 img_proc.colorpxls[7]
.sym 16610 img_proc.colorpxls_bin567[6]
.sym 16611 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 16613 img_proc.colorpxls[4]
.sym 16614 img_proc.colorpxls[7]
.sym 16615 img_proc.colorpxls_bin567[3]
.sym 16616 img_proc.colorpxls_bin567[6]
.sym 16619 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 16621 img_proc.colorpxls_bin567[0]
.sym 16625 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 16631 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 16632 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 16633 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0
.sym 16634 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 16637 img_proc.colorpxls[4]
.sym 16638 img_proc.colorpxls_bin567[2]
.sym 16639 img_proc.colorpxls_bin567[3]
.sym 16640 img_proc.colorpxls[3]
.sym 16643 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 16644 img_proc.col_inframe[4]
.sym 16645 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 16646 img_proc.col_rg[3]
.sym 16652 img_proc.colorpxls_bin567[2]
.sym 16655 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16656 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16657 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16658 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16659 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.sym 16660 clk50mhz_$glb_clk
.sym 16661 rst$SB_IO_IN_$glb_sr
.sym 16662 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 16663 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 16665 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 16666 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 16667 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 16668 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16671 img_proc.colorpxls[9]
.sym 16672 img_proc.colorpxls[9]
.sym 16673 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 16686 img_proc.colorpxls[11]
.sym 16687 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 16688 img_proc.colorpxls[6]
.sym 16689 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 16690 img_proc.colorpxls[7]
.sym 16691 img_proc.colorpxls[3]
.sym 16695 img_proc.colorpxls[6]
.sym 16706 img_proc.colorpxls[6]
.sym 16709 img_proc.colorpxls_bin567[9]
.sym 16711 img_proc.colorpxls[3]
.sym 16712 img_proc.colorpxls[11]
.sym 16719 img_proc.colorpxls_bin567[8]
.sym 16720 img_proc.colorpxls_bin567[9]
.sym 16721 img_proc.colorpxls_bin567[10]
.sym 16725 img_proc.colorpxls[4]
.sym 16726 img_proc.colorpxls[10]
.sym 16728 img_proc.colorpxls[7]
.sym 16733 img_proc.colorpxls[9]
.sym 16738 img_proc.colorpxls_bin567[10]
.sym 16745 img_proc.colorpxls[4]
.sym 16748 img_proc.colorpxls[11]
.sym 16749 img_proc.colorpxls_bin567[9]
.sym 16750 img_proc.colorpxls_bin567[10]
.sym 16751 img_proc.colorpxls[10]
.sym 16754 img_proc.colorpxls[10]
.sym 16755 img_proc.colorpxls_bin567[9]
.sym 16756 img_proc.colorpxls[9]
.sym 16757 img_proc.colorpxls_bin567[8]
.sym 16761 img_proc.colorpxls[3]
.sym 16768 img_proc.colorpxls_bin567[9]
.sym 16775 img_proc.colorpxls[6]
.sym 16779 img_proc.colorpxls[7]
.sym 16795 img_proc.colorpxls[3]
.sym 16800 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 16801 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 16802 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 16803 img_proc.colorpxls[8]
.sym 16804 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 16807 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 16811 img_proc.colorpxls_bin012[7]
.sym 16812 img_proc.colorpxls[10]
.sym 16813 img_proc.colorpxls_bin012[3]
.sym 16814 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 16815 img_proc.colorpxls_bin012[6]
.sym 16817 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16819 img_proc.colorpxls[10]
.sym 16826 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 16827 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 16832 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 16833 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 16835 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 16837 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 16838 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 16839 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 16843 $PACKER_VCC_NET
.sym 16858 $nextpnr_ICESTORM_LC_32$O
.sym 16860 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 16864 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 16866 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 16870 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 16873 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 16876 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 16879 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 16882 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 16885 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 16888 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 16890 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 16891 $PACKER_VCC_NET
.sym 16894 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 16897 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 16900 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 16903 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 16911 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0
.sym 16912 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 16913 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 16914 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 16915 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16918 img_proc.colorpxls[11]
.sym 16930 led_SB_LUT4_O_I1
.sym 16934 img_proc.colorpxls_bin012[10]
.sym 16935 img_proc.colorpxls[0]
.sym 16936 img_proc.colorpxls_bin012[0]
.sym 16938 img_proc.colorpxls_bin012[9]
.sym 16939 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 16940 img_proc.colorpxls_bin012[10]
.sym 16942 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 16943 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 16944 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 16949 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 16955 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 16957 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 16959 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 16960 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 16971 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 16972 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16980 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16981 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 16983 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 16987 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 16990 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16993 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[11]
.sym 16996 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16999 $nextpnr_ICESTORM_LC_33$I3
.sym 17002 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 17009 $nextpnr_ICESTORM_LC_33$I3
.sym 17013 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 17020 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 17025 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 17028 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 17029 clk50mhz_$glb_clk
.sym 17030 rst$SB_IO_IN_$glb_sr
.sym 17031 img_proc.histogram[0][8]
.sym 17032 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 17033 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17034 img_proc.histogram[0][1]
.sym 17035 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17036 img_proc.histogram[0][7]
.sym 17037 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 17038 img_proc.histogram[0][4]
.sym 17046 img_proc.colorpxls[9]
.sym 17047 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17048 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17049 display_img_addr[0]
.sym 17051 led[6]$SB_IO_OUT
.sym 17054 rst$SB_IO_IN
.sym 17055 img_proc.colorpxls[2]
.sym 17056 img_proc.colorpxls[4]
.sym 17057 img_proc.colorpxls[1]
.sym 17058 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 17060 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 17061 img_proc.colorpxls[5]
.sym 17062 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 17065 img_proc.colorpxls[5]
.sym 17066 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 17073 img_proc.colorpxls[2]
.sym 17074 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 17075 img_proc.colorpxls[1]
.sym 17076 img_proc.histogram[0][6]
.sym 17077 img_proc.histogram[0][5]
.sym 17078 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 17079 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 17080 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 17081 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17082 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 17083 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 17085 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 17086 img_proc.histogram[0][0]
.sym 17087 img_proc.histogram[0][2]
.sym 17088 img_proc.histogram[0][8]
.sym 17090 img_proc.colorpxls[3]
.sym 17091 img_proc.histogram[0][1]
.sym 17093 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17094 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17095 img_proc.histogram[0][4]
.sym 17097 img_proc.colorpxls[9]
.sym 17099 img_proc.colorpxls[7]
.sym 17100 img_proc.colorpxls[6]
.sym 17101 img_proc.histogram[0][7]
.sym 17102 img_proc.colorpxls[5]
.sym 17103 img_proc.colorpxls[8]
.sym 17105 img_proc.colorpxls[3]
.sym 17106 img_proc.colorpxls[2]
.sym 17107 img_proc.histogram[0][2]
.sym 17108 img_proc.histogram[0][1]
.sym 17111 img_proc.colorpxls[5]
.sym 17112 img_proc.colorpxls[7]
.sym 17113 img_proc.histogram[0][4]
.sym 17114 img_proc.histogram[0][6]
.sym 17117 img_proc.colorpxls[8]
.sym 17119 img_proc.histogram[0][7]
.sym 17120 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17123 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 17124 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 17125 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 17126 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 17131 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 17135 img_proc.colorpxls[1]
.sym 17136 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17137 img_proc.histogram[0][0]
.sym 17138 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17141 img_proc.colorpxls[9]
.sym 17142 img_proc.histogram[0][5]
.sym 17143 img_proc.histogram[0][8]
.sym 17144 img_proc.colorpxls[6]
.sym 17149 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 17151 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 17152 clk50mhz_$glb_clk
.sym 17153 rst$SB_IO_IN_$glb_sr
.sym 17154 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17155 img_proc.colorpxls[0]
.sym 17156 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 17157 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 17158 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17159 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17160 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17161 img_proc.colorpxls[1]
.sym 17164 display_img_addr[0]
.sym 17167 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 17169 display_img_addr[8]
.sym 17172 centroid[0]
.sym 17173 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 17174 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 17178 img_proc.colorpxls[3]
.sym 17179 img_proc.colorpxls[6]
.sym 17180 img_proc.col_inframe[5]
.sym 17181 img_proc.colorpxls[7]
.sym 17182 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 17183 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 17184 img_proc.col_inframe[4]
.sym 17185 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 17186 img_proc.colorpxls[8]
.sym 17188 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 17189 img_proc.colorpxls[11]
.sym 17196 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 17199 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 17209 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 17213 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 17214 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 17216 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17217 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17222 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 17223 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 17225 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17227 $nextpnr_ICESTORM_LC_20$O
.sym 17230 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 17233 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 17234 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17235 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 17237 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 17239 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 17240 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17241 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 17243 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 17245 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 17246 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17248 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 17249 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 17251 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 17252 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17253 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17255 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 17257 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 17258 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17259 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 17261 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 17263 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 17264 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17265 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 17267 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 17269 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 17270 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17272 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 17273 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 17277 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 17278 img_proc.histogram[3][8]
.sym 17279 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 17280 img_proc.histogram[3][0]
.sym 17281 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17282 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17283 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17284 img_proc.histogram[3][4]
.sym 17291 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17292 $PACKER_VCC_NET
.sym 17293 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 17299 img_proc.colorpxls_rght[1]
.sym 17301 img_proc.colorpxls[11]
.sym 17302 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 17303 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 17304 img_proc.histogram[2][5]
.sym 17305 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17306 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17308 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 17309 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 17310 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 17311 img_proc.colorpxls[10]
.sym 17312 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 17313 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 17318 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17319 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17320 img_proc.histogram[2][5]
.sym 17321 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17322 img_proc.histogram[3][3]
.sym 17324 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 17326 img_proc.col_inframe[5]
.sym 17329 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 17330 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 17332 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17333 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17334 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 17335 img_proc.histogram[0][3]
.sym 17337 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17340 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17341 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17342 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 17344 img_proc.col_inframe[4]
.sym 17345 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 17347 img_proc.histogram[0][5]
.sym 17349 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17351 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17352 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 17354 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 17357 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17358 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17359 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17365 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 17369 img_proc.col_inframe[4]
.sym 17370 img_proc.histogram[0][5]
.sym 17371 img_proc.col_inframe[5]
.sym 17372 img_proc.histogram[2][5]
.sym 17375 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17376 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17377 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17378 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17384 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 17388 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 17393 img_proc.histogram[0][3]
.sym 17394 img_proc.histogram[3][3]
.sym 17395 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17396 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 17397 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 17398 clk50mhz_$glb_clk
.sym 17399 rst$SB_IO_IN_$glb_sr
.sym 17400 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 17401 img_proc.histogram[5][2]
.sym 17402 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 17403 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17404 img_proc.histogram[5][8]
.sym 17405 img_proc.histogram[5][0]
.sym 17406 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17407 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17413 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17414 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 17415 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 17418 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17420 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17422 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17425 img_proc.colorpxls[8]
.sym 17426 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 17427 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17430 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17431 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 17432 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17433 img_proc.histogram[2][1]
.sym 17441 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 17442 img_proc.histogram[7][2]
.sym 17445 img_proc.histogram[6][6]
.sym 17446 img_proc.histogram[0][6]
.sym 17447 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17448 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17449 img_proc.histogram[6][0]
.sym 17450 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17452 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17454 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 17455 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17456 img_proc.histogram[5][0]
.sym 17458 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 17460 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17461 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17463 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 17465 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17466 img_proc.histogram[5][2]
.sym 17468 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 17469 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 17470 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 17471 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 17472 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17474 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 17475 img_proc.histogram[7][2]
.sym 17476 img_proc.histogram[5][2]
.sym 17477 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 17480 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 17481 img_proc.histogram[5][0]
.sym 17482 img_proc.histogram[6][0]
.sym 17483 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 17486 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17487 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17488 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17489 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17492 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17493 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17494 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17495 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17498 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 17505 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 17510 img_proc.histogram[6][6]
.sym 17511 img_proc.histogram[0][6]
.sym 17512 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17513 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 17516 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 17520 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 17521 clk50mhz_$glb_clk
.sym 17522 rst$SB_IO_IN_$glb_sr
.sym 17523 img_proc.histogram[2][7]
.sym 17524 img_proc.histogram[2][5]
.sym 17525 img_proc.histogram[2][0]
.sym 17526 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 17527 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 17528 img_proc.histogram[2][8]
.sym 17529 img_proc.histogram[2][2]
.sym 17530 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17536 img_proc.colorpxls[6]
.sym 17537 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O
.sym 17538 img_proc.colorpxls[11]
.sym 17543 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 17544 img_proc.colorpxls[9]
.sym 17545 img_proc.colorpxls[7]
.sym 17546 img_proc.colorpxls[10]
.sym 17547 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 17549 img_proc.colorpxls[1]
.sym 17550 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 17551 img_proc.colorpxls[2]
.sym 17553 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 17554 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 17555 img_proc.colorpxls[4]
.sym 17557 img_proc.colorpxls[5]
.sym 17558 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17564 img_proc.histogram[1][6]
.sym 17565 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 17567 img_proc.col_inframe[4]
.sym 17568 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17569 img_proc.histogram[6][2]
.sym 17570 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 17571 img_proc.col_inframe[5]
.sym 17572 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 17573 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 17575 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 17576 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17577 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 17578 img_proc.histogram[0][2]
.sym 17579 img_proc.histogram[5][6]
.sym 17582 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 17583 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 17591 img_proc.col_rg[3]
.sym 17597 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 17603 img_proc.col_inframe[5]
.sym 17604 img_proc.histogram[1][6]
.sym 17605 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 17606 img_proc.histogram[5][6]
.sym 17609 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 17615 img_proc.histogram[0][2]
.sym 17616 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17617 img_proc.histogram[6][2]
.sym 17618 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 17621 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 17622 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17624 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 17629 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 17633 img_proc.col_rg[3]
.sym 17634 img_proc.col_inframe[5]
.sym 17636 img_proc.col_inframe[4]
.sym 17639 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17640 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 17641 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 17643 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 17644 clk50mhz_$glb_clk
.sym 17645 rst$SB_IO_IN_$glb_sr
.sym 17646 img_proc.histogram[2][6]
.sym 17647 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17648 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 17649 img_proc.histogram[2][4]
.sym 17650 img_proc.histogram[2][1]
.sym 17652 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17653 img_proc.histogram[2][3]
.sym 17668 img_proc.histogram[1][6]
.sym 17669 img_proc.histogram[2][0]
.sym 17670 img_proc.colorpxls[8]
.sym 17671 img_proc.colorpxls[6]
.sym 17672 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 17673 img_proc.colorpxls[7]
.sym 17674 img_proc.colorpxls[0]
.sym 17676 img_proc.colorpxls[11]
.sym 17678 img_proc.col_inframe[5]
.sym 17679 img_proc.colorpxls[2]
.sym 17681 img_proc.colorpxls[3]
.sym 17689 img_proc.col_inframe[5]
.sym 17690 img_proc.col_rg[3]
.sym 17691 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 17693 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 17698 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 17700 img_proc.histogram[5][4]
.sym 17701 img_proc.col_inframe[4]
.sym 17704 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 17706 img_proc.histogram[2][4]
.sym 17710 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 17711 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 17712 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 17723 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 17726 img_proc.col_inframe[4]
.sym 17728 img_proc.col_rg[3]
.sym 17739 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 17741 img_proc.col_inframe[5]
.sym 17744 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 17745 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 17746 img_proc.histogram[5][4]
.sym 17747 img_proc.histogram[2][4]
.sym 17752 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 17765 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 17766 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 17767 clk50mhz_$glb_clk
.sym 17768 rst$SB_IO_IN_$glb_sr
.sym 17770 img_proc.colorpxls[7]
.sym 17776 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 17793 img_proc.colorpxls[4]
.sym 17794 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17796 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 17797 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17798 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17800 img_proc.colorpxls[9]
.sym 17802 img_proc.colorpxls[10]
.sym 17804 img_proc.colorpxls[11]
.sym 17812 img_proc.colorpxls[2]
.sym 17813 img_proc.colorpxls[3]
.sym 17816 img_proc.colorpxls[6]
.sym 17817 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17821 img_proc.colorpxls[1]
.sym 17822 img_proc.colorpxls[4]
.sym 17825 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17834 img_proc.colorpxls[0]
.sym 17837 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 17839 img_proc.colorpxls[5]
.sym 17841 img_proc.colorpxls[7]
.sym 17842 $nextpnr_ICESTORM_LC_12$O
.sym 17844 img_proc.colorpxls[0]
.sym 17848 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 17850 img_proc.colorpxls[1]
.sym 17854 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 17855 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17857 img_proc.colorpxls[2]
.sym 17858 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 17860 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 17861 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17863 img_proc.colorpxls[3]
.sym 17864 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 17866 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 17867 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17868 img_proc.colorpxls[4]
.sym 17870 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 17872 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 17873 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17874 img_proc.colorpxls[5]
.sym 17876 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 17878 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 17879 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17881 img_proc.colorpxls[6]
.sym 17882 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 17884 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 17885 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17886 img_proc.colorpxls[7]
.sym 17888 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 17889 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 17890 clk50mhz_$glb_clk
.sym 17891 rst$SB_IO_IN_$glb_sr
.sym 17906 img_proc.colorpxls[5]
.sym 17914 img_proc.colorpxls[4]
.sym 17917 img_proc.colorpxls[2]
.sym 17918 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 17924 img_proc.colorpxls[8]
.sym 17928 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 17933 img_proc.colorpxls[8]
.sym 17935 img_proc.colorpxls[10]
.sym 17942 img_proc.colorpxls[9]
.sym 17944 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 17952 img_proc.colorpxls[11]
.sym 17954 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17958 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17965 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 17966 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17968 img_proc.colorpxls[8]
.sym 17969 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 17971 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 17972 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17973 img_proc.colorpxls[9]
.sym 17975 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 17977 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 17978 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17980 img_proc.colorpxls[10]
.sym 17981 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 17984 img_proc.colorpxls[11]
.sym 17985 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 17987 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 18012 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 18013 clk50mhz_$glb_clk
.sym 18014 rst$SB_IO_IN_$glb_sr
.sym 18149 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 18268 capture.data_rg1[3]
.sym 18279 img_proc.pulse_proc_ctrl
.sym 18387 capture.data_rg3[7]
.sym 18393 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 18401 capture.data_rg1[3]
.sym 18402 ov7670_d[3]
.sym 18410 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 18425 capture.data_rg2[6]
.sym 18465 capture.data_rg2[6]
.sym 18505 clk50mhz_$glb_clk
.sym 18506 rst$SB_IO_IN_$glb_sr
.sym 18509 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18514 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 18516 capture_data[6]
.sym 18518 rgbfilter[1]
.sym 18523 capture.data_rg3[6]
.sym 18551 rgbfilter[0]
.sym 18558 rgbfilter[1]
.sym 18559 img_proc.pulse_proc_ctrl
.sym 18570 rgbfilter[2]
.sym 18617 rgbfilter[2]
.sym 18618 rgbfilter[1]
.sym 18620 rgbfilter[0]
.sym 18627 img_proc.pulse_proc_ctrl
.sym 18628 clk50mhz_$glb_clk
.sym 18629 rst$SB_IO_IN_$glb_sr
.sym 18631 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 18640 display_img_addr[0]
.sym 18648 proc_fb.dina_SB_LUT4_O_I2
.sym 18660 proc_fb.dina_SB_LUT4_O_8_I2
.sym 18673 img_proc.pulse_proc_ctrl
.sym 18681 rgbfilter[1]
.sym 18685 rgbfilter[2]
.sym 18689 rgbfilter[1]
.sym 18690 rgbfilter[0]
.sym 18698 rgbfilter[0]
.sym 18717 rgbfilter[2]
.sym 18718 rgbfilter[1]
.sym 18719 rgbfilter[0]
.sym 18722 rgbfilter[1]
.sym 18724 rgbfilter[2]
.sym 18725 rgbfilter[0]
.sym 18750 img_proc.pulse_proc_ctrl
.sym 18751 clk50mhz_$glb_clk
.sym 18752 rst$SB_IO_IN_$glb_sr
.sym 18756 proc_fb.dina_SB_LUT4_O_4_I2_SB_LUT4_I0_O
.sym 18919 $PACKER_VCC_NET
.sym 18920 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 18922 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18928 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18929 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 18936 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 18944 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18945 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 18947 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 18949 $nextpnr_ICESTORM_LC_69$O
.sym 18951 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 18955 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[2]
.sym 18958 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 18961 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[3]
.sym 18963 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 18967 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[4]
.sym 18969 $PACKER_VCC_NET
.sym 18970 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 18973 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[5]
.sym 18975 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 18976 $PACKER_VCC_NET
.sym 18979 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[6]
.sym 18981 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18985 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[7]
.sym 18987 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18991 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[8]
.sym 18993 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19015 $PACKER_VCC_NET
.sym 19031 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 19033 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 19035 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[8]
.sym 19041 vga_col[8]
.sym 19052 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19062 vga_col[5]
.sym 19071 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19072 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[9]
.sym 19074 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19078 $nextpnr_ICESTORM_LC_70$I3
.sym 19080 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19088 $nextpnr_ICESTORM_LC_70$I3
.sym 19094 vga_col[5]
.sym 19098 vga_col[8]
.sym 19128 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 19129 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19135 vga_col[8]
.sym 19149 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19151 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19153 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19157 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19166 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19171 $PACKER_VCC_NET
.sym 19174 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19175 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 19176 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 19186 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 19188 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19190 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 19194 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 19195 $nextpnr_ICESTORM_LC_71$O
.sym 19198 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 19201 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[2]
.sym 19203 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 19207 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[3]
.sym 19209 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 19213 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[4]
.sym 19216 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 19219 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[5]
.sym 19221 $PACKER_VCC_NET
.sym 19222 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 19225 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[6]
.sym 19227 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19231 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[7]
.sym 19234 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19237 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[8]
.sym 19240 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19252 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 19260 vga_col[9]
.sym 19273 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19277 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 19281 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[8]
.sym 19301 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19305 vga_col[3]
.sym 19309 vga_col[7]
.sym 19311 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19314 vga_col[4]
.sym 19318 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[9]
.sym 19321 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19324 $nextpnr_ICESTORM_LC_72$I3
.sym 19326 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19334 $nextpnr_ICESTORM_LC_72$I3
.sym 19339 vga_col[7]
.sym 19344 vga_col[3]
.sym 19349 vga_col[4]
.sym 19375 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19409 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19410 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 19411 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 19412 vga_col[3]
.sym 19413 vga_col[4]
.sym 19415 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19416 vga_col[7]
.sym 19417 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19418 vga_col[1]
.sym 19419 vga_col[2]
.sym 19420 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 19421 vga_col[4]
.sym 19422 vga_col[5]
.sym 19423 vga_col[6]
.sym 19424 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 19425 vga_col[8]
.sym 19430 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19431 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19432 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19433 rgbfilter[1]
.sym 19434 vga_col[9]
.sym 19435 vga_col[0]
.sym 19437 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 19440 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 19442 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19443 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19444 vga_col[5]
.sym 19445 vga_col[4]
.sym 19448 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19449 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 19450 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 19451 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 19454 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19455 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19457 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19460 vga_col[3]
.sym 19461 vga_col[5]
.sym 19463 vga_col[4]
.sym 19466 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19467 rgbfilter[1]
.sym 19468 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19469 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19472 vga_col[6]
.sym 19473 vga_col[9]
.sym 19474 vga_col[7]
.sym 19475 vga_col[8]
.sym 19478 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 19479 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 19480 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 19481 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19484 vga_col[0]
.sym 19486 vga_col[2]
.sym 19487 vga_col[1]
.sym 19493 vga_col[0]
.sym 19505 $PACKER_VCC_NET
.sym 19516 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 19517 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 19518 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 19519 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19523 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 19525 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 19532 vga_col[2]
.sym 19538 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19548 vga_row[2]
.sym 19549 vga_col[1]
.sym 19550 vga_col[0]
.sym 19551 vga_col[3]
.sym 19553 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 19554 vga_row[1]
.sym 19558 vga_col[2]
.sym 19560 vga_col[4]
.sym 19561 vga_col[5]
.sym 19562 vga_col[6]
.sym 19568 vga_col[1]
.sym 19571 vga_col[4]
.sym 19572 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19574 vga_col[5]
.sym 19580 vga_col[6]
.sym 19584 vga_col[0]
.sym 19589 vga_row[1]
.sym 19590 vga_col[2]
.sym 19591 vga_row[2]
.sym 19592 vga_col[1]
.sym 19597 vga_col[2]
.sym 19601 vga_col[0]
.sym 19602 vga_col[1]
.sym 19603 vga_col[2]
.sym 19604 vga_col[3]
.sym 19607 vga_col[2]
.sym 19609 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 19610 vga_col[0]
.sym 19617 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19635 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 19637 vga_col[0]
.sym 19638 vga_col[0]
.sym 19639 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19641 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 19643 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19645 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19646 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19647 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19649 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19657 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19658 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19660 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 19662 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 19663 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 19665 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19666 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 19668 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 19669 $PACKER_VCC_NET
.sym 19687 $nextpnr_ICESTORM_LC_67$O
.sym 19690 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 19693 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[2]
.sym 19696 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 19699 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[3]
.sym 19701 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 19705 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[4]
.sym 19707 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 19711 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[5]
.sym 19713 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 19717 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[6]
.sym 19719 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19720 $PACKER_VCC_NET
.sym 19723 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[7]
.sym 19725 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19729 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[8]
.sym 19732 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19773 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[8]
.sym 19780 vga_col[7]
.sym 19782 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19786 vga_col[6]
.sym 19787 vga_col[8]
.sym 19789 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19791 vga_row[0]
.sym 19792 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 19793 vga_col[9]
.sym 19795 vga_row[1]
.sym 19796 vga_row[2]
.sym 19797 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 19801 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 19803 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19806 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19809 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19810 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[9]
.sym 19813 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19816 $nextpnr_ICESTORM_LC_68$I3
.sym 19819 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19826 $nextpnr_ICESTORM_LC_68$I3
.sym 19830 vga_col[7]
.sym 19831 vga_col[6]
.sym 19835 vga_col[8]
.sym 19837 vga_col[9]
.sym 19841 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 19842 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19844 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19847 vga_row[2]
.sym 19848 vga_row[1]
.sym 19849 vga_row[0]
.sym 19853 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 19854 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19855 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 19862 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 19864 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19866 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 19867 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19881 proc_fb.ram.0.3.0_RCLKE
.sym 19901 vga_col[1]
.sym 19902 vga_row[1]
.sym 19903 vga_row[2]
.sym 19906 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19907 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19909 vga_col[1]
.sym 19910 vga_col[0]
.sym 19911 vga_row[2]
.sym 19914 vga_col[2]
.sym 19915 vga_col[0]
.sym 19919 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19920 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19922 vga_row[0]
.sym 19925 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19926 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19930 vga_row[0]
.sym 19934 vga_row[0]
.sym 19935 vga_row[1]
.sym 19936 vga_col[2]
.sym 19937 vga_row[2]
.sym 19940 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19941 vga_col[1]
.sym 19946 vga_col[2]
.sym 19947 vga_row[1]
.sym 19948 vga_row[2]
.sym 19949 vga_row[0]
.sym 19952 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19953 vga_col[0]
.sym 19954 vga_col[1]
.sym 19955 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19959 vga_row[1]
.sym 19960 vga_row[2]
.sym 19961 vga_row[0]
.sym 19964 vga_row[1]
.sym 19965 vga_row[2]
.sym 19966 vga_row[0]
.sym 19967 vga_col[2]
.sym 19970 vga_col[2]
.sym 19971 vga_row[1]
.sym 19972 vga_row[0]
.sym 19973 vga_row[2]
.sym 19976 vga_col[0]
.sym 19977 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19978 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19979 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19996 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20028 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 20029 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 20031 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 20069 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 20070 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 20072 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 20115 display_img_addr[0]
.sym 20454 camera_config_steps[2]
.sym 20455 camera_config_steps[3]
.sym 20456 camera_config_steps[4]
.sym 20457 camera_config_steps[5]
.sym 20495 img_proc.colorpxls[6]
.sym 20496 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 20497 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 20498 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 20502 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 20505 img_proc.colorpxls[8]
.sym 20506 img_proc.colorpxls[3]
.sym 20508 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 20509 img_proc.colorpxls[7]
.sym 20512 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 20513 img_proc.colorpxls[1]
.sym 20514 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 20516 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 20522 img_proc.colorpxls[2]
.sym 20523 img_proc.colorpxls[4]
.sym 20524 img_proc.colorpxls[5]
.sym 20526 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 20528 img_proc.colorpxls[1]
.sym 20529 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 20532 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 20534 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 20535 img_proc.colorpxls[2]
.sym 20538 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 20540 img_proc.colorpxls[3]
.sym 20541 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 20544 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 20546 img_proc.colorpxls[4]
.sym 20547 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 20550 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 20552 img_proc.colorpxls[5]
.sym 20553 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 20556 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 20558 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 20559 img_proc.colorpxls[6]
.sym 20562 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 20564 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 20565 img_proc.colorpxls[7]
.sym 20568 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 20570 img_proc.colorpxls[8]
.sym 20571 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 20580 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 20581 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 20582 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20583 camera_config_steps[0]
.sym 20584 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 20585 camera_config_steps[1]
.sym 20586 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 20587 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 20592 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 20593 img_proc.colorpxls[6]
.sym 20595 camera_config_steps[3]
.sym 20598 img_proc.colorpxls[3]
.sym 20608 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 20623 camera_config_steps[5]
.sym 20631 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20639 camera_config_steps[4]
.sym 20640 led[5]$SB_IO_OUT
.sym 20641 camera_config_steps[5]
.sym 20652 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 20667 img_proc.colorpxls[9]
.sym 20669 img_proc.colorpxls[10]
.sym 20673 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 20675 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 20685 img_proc.colorpxls[11]
.sym 20686 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20689 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 20691 img_proc.colorpxls[9]
.sym 20692 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 20695 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 20697 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20698 img_proc.colorpxls[10]
.sym 20701 $nextpnr_ICESTORM_LC_27$I3
.sym 20703 img_proc.colorpxls[11]
.sym 20704 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 20711 $nextpnr_ICESTORM_LC_27$I3
.sym 20739 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20740 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20742 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 20743 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 20744 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 20745 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20746 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 20750 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 20752 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 20754 camera_config_steps[0]
.sym 20756 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 20757 img_proc.colorpxls[10]
.sym 20760 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 20763 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20764 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 20765 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 20767 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 20784 img_proc.colorpxls[2]
.sym 20785 img_proc.colorpxls[4]
.sym 20789 img_proc.colorpxls[8]
.sym 20790 img_proc.colorpxls[0]
.sym 20794 img_proc.colorpxls[5]
.sym 20795 img_proc.colorpxls[5]
.sym 20804 img_proc.colorpxls_bin012[3]
.sym 20805 img_proc.colorpxls[11]
.sym 20809 img_proc.colorpxls_bin012[4]
.sym 20813 img_proc.colorpxls[2]
.sym 20821 img_proc.colorpxls[0]
.sym 20833 img_proc.colorpxls[5]
.sym 20837 img_proc.colorpxls[11]
.sym 20844 img_proc.colorpxls[8]
.sym 20849 img_proc.colorpxls_bin012[4]
.sym 20850 img_proc.colorpxls[4]
.sym 20851 img_proc.colorpxls[5]
.sym 20852 img_proc.colorpxls_bin012[3]
.sym 20863 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 20864 led[5]$SB_IO_OUT
.sym 20867 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20875 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20878 img_proc.colorpxls[0]
.sym 20879 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 20882 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20888 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 20889 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 20891 img_proc.colorpxls_bin012[2]
.sym 20893 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 20895 img_proc.colorpxls_bin012[4]
.sym 20906 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 20908 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 20911 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 20915 img_proc.colorpxls_bin012[2]
.sym 20919 img_proc.colorpxls_bin012[5]
.sym 20921 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 20922 img_proc.colorpxls_bin012[0]
.sym 20923 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 20924 img_proc.colorpxls_bin012[3]
.sym 20925 img_proc.colorpxls_bin012[4]
.sym 20926 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 20928 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 20930 img_proc.colorpxls_bin012[7]
.sym 20932 img_proc.colorpxls_bin012[1]
.sym 20933 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 20934 img_proc.colorpxls_bin012[6]
.sym 20935 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 20937 img_proc.colorpxls_bin012[0]
.sym 20938 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 20941 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 20943 img_proc.colorpxls_bin012[1]
.sym 20944 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 20947 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 20949 img_proc.colorpxls_bin012[2]
.sym 20950 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 20953 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 20955 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 20956 img_proc.colorpxls_bin012[3]
.sym 20959 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 20961 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 20962 img_proc.colorpxls_bin012[4]
.sym 20965 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 20967 img_proc.colorpxls_bin012[5]
.sym 20968 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 20971 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 20973 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 20974 img_proc.colorpxls_bin012[6]
.sym 20977 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 20979 img_proc.colorpxls_bin012[7]
.sym 20980 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 20985 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 20986 img_proc.centroid_tmp_SB_LUT4_O_2_I1
.sym 20987 centroid[7]
.sym 20988 led[7]$SB_IO_OUT
.sym 20989 led[4]$SB_IO_OUT
.sym 20990 centroid[5]
.sym 20991 centroid[6]
.sym 20992 led[6]$SB_IO_OUT
.sym 20995 img_proc.colorpxls[0]
.sym 20999 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21001 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 21007 proc_img_addr[7]
.sym 21009 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 21015 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21018 img_proc.colorpxls_bin012[1]
.sym 21019 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21021 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 21026 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 21029 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0
.sym 21030 img_proc.colorpxls[3]
.sym 21031 img_proc.colorpxls[7]
.sym 21032 img_proc.colorpxls[9]
.sym 21033 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21035 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 21036 img_proc.colorpxls_bin012[6]
.sym 21040 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 21041 img_proc.colorpxls[10]
.sym 21043 img_proc.colorpxls_bin012[10]
.sym 21044 img_proc.colorpxls_bin012[8]
.sym 21047 img_proc.colorpxls_bin012[0]
.sym 21051 img_proc.colorpxls_bin012[2]
.sym 21054 img_proc.colorpxls_bin012[9]
.sym 21055 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 21056 img_proc.colorpxls[1]
.sym 21057 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21058 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 21060 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21061 img_proc.colorpxls_bin012[8]
.sym 21064 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 21066 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21067 img_proc.colorpxls_bin012[9]
.sym 21070 $nextpnr_ICESTORM_LC_29$I3
.sym 21072 img_proc.colorpxls_bin012[10]
.sym 21073 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 21080 $nextpnr_ICESTORM_LC_29$I3
.sym 21083 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 21084 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 21085 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 21086 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0
.sym 21089 img_proc.colorpxls_bin012[0]
.sym 21090 img_proc.colorpxls_bin012[2]
.sym 21091 img_proc.colorpxls[1]
.sym 21092 img_proc.colorpxls[3]
.sym 21095 img_proc.colorpxls_bin012[8]
.sym 21096 img_proc.colorpxls_bin012[6]
.sym 21097 img_proc.colorpxls[9]
.sym 21098 img_proc.colorpxls[7]
.sym 21104 img_proc.colorpxls[10]
.sym 21110 centroid[4]
.sym 21114 centroid[0]
.sym 21115 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 21120 led_SB_LUT4_O_I1
.sym 21124 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 21135 img_proc.colorpxls[1]
.sym 21136 img_proc.colorpxls_rght[1]
.sym 21137 img_proc.colorpxls[5]
.sym 21141 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 21142 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 21150 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21151 img_proc.colorpxls_bin012[9]
.sym 21152 img_proc.colorpxls_bin012[7]
.sym 21153 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21159 img_proc.colorpxls[10]
.sym 21160 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 21163 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21166 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 21167 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21169 img_proc.colorpxls[8]
.sym 21171 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 21172 img_proc.colorpxls_bin012[5]
.sym 21174 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 21177 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 21178 img_proc.colorpxls[6]
.sym 21179 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 21180 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 21184 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 21188 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21189 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21190 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21194 img_proc.colorpxls_bin012[9]
.sym 21196 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21197 img_proc.colorpxls[10]
.sym 21202 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 21206 img_proc.colorpxls[6]
.sym 21207 img_proc.colorpxls_bin012[7]
.sym 21208 img_proc.colorpxls[8]
.sym 21209 img_proc.colorpxls_bin012[5]
.sym 21215 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 21218 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 21219 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 21226 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 21228 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 21229 clk50mhz_$glb_clk
.sym 21230 rst$SB_IO_IN_$glb_sr
.sym 21231 img_proc.colorpxls_rght[1]
.sym 21232 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21233 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21234 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 21235 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 21236 img_proc.colorpxls_rght[0]
.sym 21237 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 21238 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21243 img_proc.colorpxls_rght[4]
.sym 21246 img_proc.colorpxls_bin012[7]
.sym 21247 img_proc.colorpxls_rght[5]
.sym 21249 img_proc.colorpxls_rght[6]
.sym 21255 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21256 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21258 img_proc.histogram[0][1]
.sym 21259 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21261 img_proc.colorpxls[1]
.sym 21264 cam_fb.ram.0.4.0_RCLKE
.sym 21265 img_proc.colorpxls[0]
.sym 21272 img_proc.histogram[0][8]
.sym 21273 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21276 img_proc.colorpxls[2]
.sym 21277 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21278 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21279 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21281 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21283 img_proc.colorpxls_bin012[10]
.sym 21284 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21285 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21287 img_proc.histogram[0][4]
.sym 21288 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21290 img_proc.histogram[1][8]
.sym 21292 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21293 img_proc.colorpxls_bin012[1]
.sym 21294 img_proc.histogram[1][4]
.sym 21295 img_proc.colorpxls[1]
.sym 21296 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21297 img_proc.colorpxls[0]
.sym 21298 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21299 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 21300 img_proc.colorpxls[11]
.sym 21302 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 21305 img_proc.histogram[1][8]
.sym 21306 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21307 img_proc.histogram[0][8]
.sym 21308 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21312 img_proc.colorpxls[0]
.sym 21314 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21317 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21318 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21319 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21320 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21323 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 21324 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21329 img_proc.histogram[1][4]
.sym 21330 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21331 img_proc.histogram[0][4]
.sym 21332 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21335 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21336 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21337 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21338 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21341 img_proc.colorpxls_bin012[10]
.sym 21342 img_proc.colorpxls[11]
.sym 21343 img_proc.colorpxls[2]
.sym 21344 img_proc.colorpxls_bin012[1]
.sym 21347 img_proc.colorpxls[1]
.sym 21348 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21350 img_proc.colorpxls[0]
.sym 21351 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 21352 clk50mhz_$glb_clk
.sym 21353 rst$SB_IO_IN_$glb_sr
.sym 21354 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21355 img_proc.histogram[3][7]
.sym 21356 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21357 img_proc.histogram[3][5]
.sym 21358 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 21359 img_proc.histogram[3][1]
.sym 21360 img_proc.histogram[3][3]
.sym 21368 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 21371 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_O
.sym 21372 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21373 img_proc.colorpxls[8]
.sym 21375 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21377 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21378 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 21382 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21383 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 21384 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 21385 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 21395 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21396 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21397 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 21399 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 21400 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2
.sym 21401 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21402 img_proc.histogram[3][4]
.sym 21403 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 21404 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 21406 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 21407 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21409 img_proc.col_inframe[5]
.sym 21410 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 21412 img_proc.histogram[3][8]
.sym 21414 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 21415 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 21416 img_proc.histogram[6][8]
.sym 21418 img_proc.histogram[6][4]
.sym 21423 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 21424 cam_fb.ram.0.4.0_RCLKE
.sym 21428 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21429 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21430 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21431 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21436 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 21440 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 21441 img_proc.col_inframe[5]
.sym 21442 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 21443 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 21447 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 21452 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 21453 img_proc.histogram[6][8]
.sym 21454 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 21455 img_proc.histogram[3][8]
.sym 21458 img_proc.histogram[6][4]
.sym 21459 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 21460 img_proc.histogram[3][4]
.sym 21461 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 21465 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2
.sym 21466 cam_fb.ram.0.4.0_RCLKE
.sym 21470 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 21474 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 21475 clk50mhz_$glb_clk
.sym 21476 rst$SB_IO_IN_$glb_sr
.sym 21477 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 21478 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O
.sym 21479 img_proc.histogram[3][6]
.sym 21480 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21482 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21484 img_proc.histogram[3][2]
.sym 21486 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 21487 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 21489 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 21492 proc_img_addr[7]
.sym 21493 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 21494 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21495 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 21496 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2
.sym 21501 img_proc.histogram[2][6]
.sym 21503 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 21505 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 21507 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 21509 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 21510 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21512 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21519 img_proc.histogram[2][6]
.sym 21521 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 21523 img_proc.histogram[2][8]
.sym 21524 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21527 img_proc.histogram[3][6]
.sym 21529 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 21530 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 21531 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 21532 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 21534 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 21536 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 21538 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 21540 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 21542 img_proc.histogram[2][1]
.sym 21543 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 21544 img_proc.histogram[6][1]
.sym 21545 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 21546 img_proc.histogram[5][8]
.sym 21551 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21553 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 21554 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 21558 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 21563 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21565 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 21566 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 21569 img_proc.histogram[2][6]
.sym 21570 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 21571 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 21572 img_proc.histogram[3][6]
.sym 21575 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 21583 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 21587 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 21588 img_proc.histogram[5][8]
.sym 21589 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 21590 img_proc.histogram[2][8]
.sym 21593 img_proc.histogram[6][1]
.sym 21594 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 21595 img_proc.histogram[2][1]
.sym 21596 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 21597 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 21598 clk50mhz_$glb_clk
.sym 21599 rst$SB_IO_IN_$glb_sr
.sym 21600 img_proc.histogram[1][6]
.sym 21601 img_proc.histogram[1][1]
.sym 21602 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 21604 img_proc.histogram[1][3]
.sym 21605 img_proc.histogram[1][5]
.sym 21606 img_proc.histogram[1][2]
.sym 21607 img_proc.histogram[1][7]
.sym 21612 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 21613 img_proc.colorpxls[2]
.sym 21615 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 21616 img_proc.colorpxls[7]
.sym 21617 img_proc.colorpxls[3]
.sym 21619 img_proc.colorpxls[6]
.sym 21620 img_proc.colorpxls[8]
.sym 21623 img_proc.histogram[3][6]
.sym 21624 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 21628 img_proc.colorpxls[1]
.sym 21631 img_proc.colorpxls[4]
.sym 21633 img_proc.colorpxls[5]
.sym 21641 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 21642 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 21643 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 21644 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 21647 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 21650 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 21651 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 21652 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 21655 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 21659 img_proc.col_inframe[5]
.sym 21660 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21663 img_proc.histogram[2][2]
.sym 21670 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 21671 img_proc.histogram[1][2]
.sym 21675 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 21682 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 21686 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 21692 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 21693 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 21694 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 21698 img_proc.col_inframe[5]
.sym 21699 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 21700 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 21701 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 21705 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 21710 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 21716 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21717 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 21718 img_proc.histogram[1][2]
.sym 21719 img_proc.histogram[2][2]
.sym 21720 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 21721 clk50mhz_$glb_clk
.sym 21722 rst$SB_IO_IN_$glb_sr
.sym 21735 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 21736 img_proc.colorpxls[4]
.sym 21737 img_proc.colorpxls[11]
.sym 21738 img_proc.colorpxls[9]
.sym 21739 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 21741 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 21743 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 21745 img_proc.colorpxls[10]
.sym 21746 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 21748 cam_fb.ram.0.4.0_RCLKE
.sym 21749 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_O
.sym 21751 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21753 img_proc.colorpxls[1]
.sym 21754 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 21756 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21758 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 21765 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 21767 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21768 img_proc.histogram[1][3]
.sym 21771 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 21772 img_proc.histogram[5][1]
.sym 21773 img_proc.histogram[1][1]
.sym 21775 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 21776 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 21777 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 21780 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21781 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 21782 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 21786 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 21787 img_proc.histogram[2][3]
.sym 21789 img_proc.col_inframe[5]
.sym 21794 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 21798 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 21803 img_proc.histogram[2][3]
.sym 21804 img_proc.histogram[1][3]
.sym 21805 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21806 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 21809 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 21811 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21812 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 21818 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 21824 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 21833 img_proc.col_inframe[5]
.sym 21834 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 21835 img_proc.histogram[1][1]
.sym 21836 img_proc.histogram[5][1]
.sym 21841 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 21843 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 21844 clk50mhz_$glb_clk
.sym 21845 rst$SB_IO_IN_$glb_sr
.sym 21849 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 21850 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 21851 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 21852 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 21853 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_O
.sym 21862 img_proc.colorpxls[8]
.sym 21865 img_proc.colorpxls[2]
.sym 21868 $PACKER_VCC_NET
.sym 21874 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21894 img_proc.colorpxls[7]
.sym 21904 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 21907 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21909 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 21913 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 21926 img_proc.colorpxls[7]
.sym 21962 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 21963 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 21964 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 21965 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 21970 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 21971 img_proc.colorpxls_bin01[1]
.sym 21972 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 21973 img_proc.colorpxls_bin01[0]
.sym 21974 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 21975 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 21976 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21981 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 21984 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 21986 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_O
.sym 21988 proc_img_addr[7]
.sym 22108 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 22112 img_proc.colorpxls[6]
.sym 22231 proc_img_addr[3]
.sym 22240 cam_fb.ram.0.4.0_RCLKE
.sym 22341 capture.data_rg3[5]
.sym 22380 ov7670_d[3]
.sym 22454 ov7670_d[3]
.sym 22459 clk50mhz_$glb_clk
.sym 22460 rst$SB_IO_IN_$glb_sr
.sym 22469 capture_data[5]
.sym 22492 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 22511 capture.data_rg2[7]
.sym 22556 capture.data_rg2[7]
.sym 22582 clk50mhz_$glb_clk
.sym 22583 rst$SB_IO_IN_$glb_sr
.sym 22604 capture.data_rg3[7]
.sym 22607 capture.data_rg2[7]
.sym 22611 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 22615 proc_fb.dina_SB_LUT4_O_I2
.sym 22631 rgbfilter[2]
.sym 22634 proc_fb.dina_SB_LUT4_O_I2
.sym 22635 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22643 proc_fb.dina_SB_LUT4_O_8_I2
.sym 22644 rgbfilter[0]
.sym 22651 rgbfilter[1]
.sym 22655 proc_fb.dina_SB_LUT4_O_4_I2
.sym 22670 proc_fb.dina_SB_LUT4_O_I2
.sym 22671 rgbfilter[1]
.sym 22672 rgbfilter[2]
.sym 22673 proc_fb.dina_SB_LUT4_O_4_I2
.sym 22700 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22701 proc_fb.dina_SB_LUT4_O_8_I2
.sym 22702 rgbfilter[0]
.sym 22703 rgbfilter[2]
.sym 22710 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 22713 proc_fb.dina_SB_LUT4_O_4_I2
.sym 22717 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 22731 cam_fb.ram.1.4.0_RDATA
.sym 22736 cam_fb.ram.0.4.0_RCLKE
.sym 22759 proc_fb.dina_SB_LUT4_O_4_I2_SB_LUT4_I0_O
.sym 22775 proc_fb.dina_SB_LUT4_O_I2
.sym 22778 rgbfilter[2]
.sym 22787 rgbfilter[2]
.sym 22788 proc_fb.dina_SB_LUT4_O_4_I2_SB_LUT4_I0_O
.sym 22790 proc_fb.dina_SB_LUT4_O_I2
.sym 22873 proc_fb.dina_SB_LUT4_O_8_I2
.sym 22885 proc_fb.dina_SB_LUT4_O_4_I2
.sym 22889 rgbfilter[1]
.sym 22890 rgbfilter[0]
.sym 22922 rgbfilter[0]
.sym 22923 rgbfilter[1]
.sym 22924 proc_fb.dina_SB_LUT4_O_4_I2
.sym 22925 proc_fb.dina_SB_LUT4_O_8_I2
.sym 22955 vga_green_2b_SB_LUT4_O_1_I3
.sym 22970 proc_img_addr[9]
.sym 23088 proc_fb.ram.0.0.0_WCLKE
.sym 23097 proc_fb.dina_SB_LUT4_O_8_I2
.sym 23100 vga_green_2b_SB_LUT4_O_1_I3
.sym 23254 vga_col[9]
.sym 23258 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 23259 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23263 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 23264 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 23267 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 23268 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23269 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 23272 $nextpnr_ICESTORM_LC_24$O
.sym 23275 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 23278 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[6]
.sym 23280 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 23284 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[7]
.sym 23286 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 23290 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[8]
.sym 23293 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23296 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[9]
.sym 23298 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23302 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 23305 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 23311 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 23312 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 23317 vga_col[9]
.sym 23354 vga_new_pxl
.sym 23366 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23370 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 23372 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23375 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 23376 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 23378 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 23384 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 23395 $nextpnr_ICESTORM_LC_73$O
.sym 23397 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 23401 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_CARRY_CO_CI[5]
.sym 23403 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 23407 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_CARRY_CO_CI[6]
.sym 23410 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 23413 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_CARRY_CO_CI[7]
.sym 23416 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 23419 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_CARRY_CO_CI[8]
.sym 23421 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23425 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_CARRY_CO_CI[9]
.sym 23427 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23431 $nextpnr_ICESTORM_LC_74$I3
.sym 23433 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 23441 $nextpnr_ICESTORM_LC_74$I3
.sym 23447 vga_new_pxl
.sym 23496 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 23498 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23500 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 23501 $PACKER_VCC_NET
.sym 23502 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23504 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 23505 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23506 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 23507 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 23518 $nextpnr_ICESTORM_LC_23$O
.sym 23521 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 23524 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 23526 $PACKER_VCC_NET
.sym 23527 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 23530 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[6]
.sym 23532 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 23536 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[7]
.sym 23538 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 23542 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[8]
.sym 23544 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23548 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[9]
.sym 23551 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23554 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23556 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 23562 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23564 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23576 cam_fb.ram.0.4.0_WCLKE
.sym 23592 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 23603 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23611 vga_new_pxl
.sym 23619 vga_col[0]
.sym 23657 vga_col[0]
.sym 23688 vga_new_pxl
.sym 23689 clk50mhz_$glb_clk
.sym 23690 rst$SB_IO_IN_$glb_sr
.sym 23697 $PACKER_VCC_NET
.sym 23700 proc_fb.dina_SB_LUT4_O_11_I2
.sym 23725 vga_red_2b_SB_LUT4_O_I0
.sym 23746 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 23748 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23763 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 23764 $nextpnr_ICESTORM_LC_53$O
.sym 23767 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 23770 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 23772 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23776 $nextpnr_ICESTORM_LC_54$I3
.sym 23778 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 23786 $nextpnr_ICESTORM_LC_54$I3
.sym 23817 vga_red_2b_SB_LUT4_O_I0
.sym 23819 vga_red_2b_SB_LUT4_O_1_I0
.sym 23833 proc_fb.ram.0.2.0_RDATA_1
.sym 23839 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 23841 vga_red_2b_SB_LUT4_O_1_I0
.sym 23842 vga_new_pxl
.sym 23843 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 23849 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 23856 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 23858 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 23860 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 23861 $PACKER_VCC_NET
.sym 23862 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 23863 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 23865 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 23866 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23870 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 23887 $nextpnr_ICESTORM_LC_49$O
.sym 23889 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 23893 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 23896 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 23899 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 23901 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 23905 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 23908 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 23911 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 23913 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 23914 $PACKER_VCC_NET
.sym 23917 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 23919 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 23923 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 23925 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 23926 $PACKER_VCC_NET
.sym 23929 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 23931 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23940 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 23973 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 23980 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 23990 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23992 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 23996 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 24003 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 24004 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 24007 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24010 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 24012 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 24016 $nextpnr_ICESTORM_LC_50$I3
.sym 24018 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 24026 $nextpnr_ICESTORM_LC_50$I3
.sym 24037 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24048 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 24049 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 24053 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 24054 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24056 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 24507 led[5]$SB_IO_OUT
.sym 24514 led[5]$SB_IO_OUT
.sym 24529 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 24530 display_img_addr[5]
.sym 24531 display_img_addr[9]
.sym 24532 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24533 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 24534 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 24535 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24536 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 24559 camera_config_steps[4]
.sym 24573 camera_config_steps[2]
.sym 24575 camera_config_steps[4]
.sym 24582 camera_config_steps[0]
.sym 24584 camera_config_steps[1]
.sym 24590 camera_config_steps[3]
.sym 24592 camera_config_steps[5]
.sym 24598 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 24603 $nextpnr_ICESTORM_LC_4$O
.sym 24606 camera_config_steps[0]
.sym 24609 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 24611 camera_config_steps[1]
.sym 24615 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 24618 camera_config_steps[2]
.sym 24619 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 24621 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 24624 camera_config_steps[3]
.sym 24625 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 24627 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 24630 camera_config_steps[4]
.sym 24631 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 24634 camera_config_steps[5]
.sym 24637 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 24650 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 24651 clk50mhz_$glb_clk
.sym 24652 rst$SB_IO_IN_$glb_sr
.sym 24657 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 24658 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24659 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 24660 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 24661 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 24662 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 24663 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 24664 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24668 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 24670 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24671 camera_config_steps[5]
.sym 24672 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24675 camera_config_steps[2]
.sym 24676 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 24677 camera_config_steps[3]
.sym 24679 camera_config_steps[4]
.sym 24687 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 24689 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 24692 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 24696 camera_config_steps[1]
.sym 24698 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 24699 camera_config_steps[4]
.sym 24701 camera_config_steps[5]
.sym 24702 led[4]$SB_IO_OUT
.sym 24703 display_img_addr[1]
.sym 24705 display_img_addr[4]
.sym 24706 display_img_addr[3]
.sym 24707 display_img_addr[6]
.sym 24708 display_img_addr[5]
.sym 24709 camera_config_steps[0]
.sym 24710 display_img_addr[7]
.sym 24711 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 24714 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 24717 camera_config_steps[4]
.sym 24718 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 24720 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 24721 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 24722 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 24723 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 24726 led[7]$SB_IO_OUT
.sym 24737 camera_config_steps[3]
.sym 24738 camera_config_steps[4]
.sym 24744 camera_config_steps[2]
.sym 24745 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 24747 camera_config_steps[5]
.sym 24755 camera_config_steps[1]
.sym 24761 camera_config_steps[0]
.sym 24763 camera_config_steps[1]
.sym 24767 camera_config_steps[5]
.sym 24769 camera_config_steps[4]
.sym 24773 camera_config_steps[2]
.sym 24775 camera_config_steps[3]
.sym 24779 camera_config_steps[5]
.sym 24781 camera_config_steps[4]
.sym 24786 camera_config_steps[0]
.sym 24791 camera_config_steps[1]
.sym 24792 camera_config_steps[2]
.sym 24793 camera_config_steps[0]
.sym 24794 camera_config_steps[3]
.sym 24798 camera_config_steps[0]
.sym 24800 camera_config_steps[1]
.sym 24804 camera_config_steps[2]
.sym 24806 camera_config_steps[3]
.sym 24809 camera_config_steps[1]
.sym 24812 camera_config_steps[0]
.sym 24813 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 24814 clk50mhz_$glb_clk
.sym 24815 rst$SB_IO_IN_$glb_sr
.sym 24816 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 24817 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 24818 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24819 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 24820 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 24821 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 24822 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 24823 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24824 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 24828 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 24829 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 24830 camera_config_steps[1]
.sym 24831 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 24832 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 24833 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24834 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 24835 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 24836 camera_config_steps[0]
.sym 24837 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24838 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 24840 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 24842 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 24843 display_img_addr[1]
.sym 24844 display_img_addr[3]
.sym 24845 display_img_addr[4]
.sym 24846 led[7]$SB_IO_OUT
.sym 24847 display_img_addr[2]
.sym 24848 display_img_addr[7]
.sym 24849 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 24850 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24851 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 24858 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 24860 camera_config_steps[0]
.sym 24863 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 24865 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 24866 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 24867 camera_config_steps[5]
.sym 24869 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 24870 camera_config_steps[1]
.sym 24872 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 24873 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24890 camera_config_steps[1]
.sym 24891 camera_config_steps[0]
.sym 24897 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24899 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 24908 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 24910 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 24914 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 24915 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 24916 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24920 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 24921 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 24923 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 24926 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 24928 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24929 camera_config_steps[5]
.sym 24932 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 24933 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 24935 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 24939 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I0
.sym 24940 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 24941 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24942 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 24943 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 24944 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 24945 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I2
.sym 24946 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0
.sym 24952 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 24953 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 24954 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 24956 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24958 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 24959 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 24960 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 24961 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 24962 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24963 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 24966 proc_img_pxl[4]
.sym 24967 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 24972 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24973 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 24974 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 24985 centroid[5]
.sym 24987 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 24990 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 24993 camera_config_steps[4]
.sym 24994 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24995 camera_config_steps[5]
.sym 24996 led_SB_LUT4_O_I1
.sym 25019 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 25021 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 25022 camera_config_steps[4]
.sym 25025 led_SB_LUT4_O_I1
.sym 25027 camera_config_steps[5]
.sym 25028 centroid[5]
.sym 25043 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25046 camera_config_steps[4]
.sym 25062 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 25063 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I0
.sym 25064 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 25065 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 25066 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 25067 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 25068 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 25069 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 25075 camera_config_steps[5]
.sym 25081 camera_config_steps[4]
.sym 25083 camera_config_steps[5]
.sym 25086 led[4]$SB_IO_OUT
.sym 25087 display_img_addr[2]
.sym 25088 img_proc.colorpxls_rght[7]
.sym 25089 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_O
.sym 25090 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 25092 display_img_addr[7]
.sym 25093 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 25094 img_proc.colorpxls_rght[2]
.sym 25095 display_img_addr[6]
.sym 25096 img_proc.colorpxls_rght[3]
.sym 25097 camera_config_steps[0]
.sym 25105 centroid[7]
.sym 25109 centroid[6]
.sym 25110 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 25113 centroid[4]
.sym 25115 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 25116 led_SB_LUT4_O_I1
.sym 25118 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 25119 camera_config_steps[4]
.sym 25120 img_proc.centroid_tmp_SB_LUT4_O_2_I1
.sym 25124 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 25127 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 25130 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25133 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 25137 img_proc.centroid_tmp_SB_LUT4_O_2_I1
.sym 25139 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 25142 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 25144 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 25149 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 25150 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 25151 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 25155 centroid[7]
.sym 25157 led_SB_LUT4_O_I1
.sym 25160 led_SB_LUT4_O_I1
.sym 25161 centroid[4]
.sym 25162 camera_config_steps[4]
.sym 25166 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 25167 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 25168 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 25172 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 25173 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 25175 img_proc.centroid_tmp_SB_LUT4_O_2_I1
.sym 25179 centroid[6]
.sym 25181 led_SB_LUT4_O_I1
.sym 25182 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25183 clk50mhz_$glb_clk
.sym 25184 rst$SB_IO_IN_$glb_sr
.sym 25187 img_proc.colorpxls_rght[2]
.sym 25188 img_proc.colorpxls_rght[3]
.sym 25189 img_proc.colorpxls_rght[4]
.sym 25190 img_proc.colorpxls_rght[5]
.sym 25191 img_proc.colorpxls_rght[6]
.sym 25192 img_proc.colorpxls_rght[7]
.sym 25198 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 25200 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 25202 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 25203 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 25206 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25209 img_proc.colorpxls[3]
.sym 25211 img_proc.colorpxls[2]
.sym 25212 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 25214 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25217 img_proc.colorpxls[6]
.sym 25218 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 25219 proc_img_pxl[4]
.sym 25228 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25230 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 25234 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 25235 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 25242 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 25249 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_O
.sym 25250 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 25256 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 25271 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 25272 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 25273 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 25274 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_O
.sym 25296 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 25297 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 25301 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 25303 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_O
.sym 25305 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25306 clk50mhz_$glb_clk
.sym 25307 rst$SB_IO_IN_$glb_sr
.sym 25308 img_proc.colorpxls_rght[8]
.sym 25309 img_proc.colorpxls_rght[9]
.sym 25310 img_proc.colorpxls_rght[10]
.sym 25311 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25312 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25313 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25314 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 25315 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25321 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 25322 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25325 img_proc.colorpxls_rght[7]
.sym 25332 display_img_addr[6]
.sym 25334 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O
.sym 25338 display_img_addr[5]
.sym 25339 img_proc.colorpxls[10]
.sym 25340 img_proc.colorpxls_rght[6]
.sym 25341 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25342 display_img_addr[1]
.sym 25343 display_img_addr[2]
.sym 25356 img_proc.colorpxls[1]
.sym 25357 img_proc.colorpxls_rght[1]
.sym 25358 img_proc.colorpxls[5]
.sym 25359 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25361 img_proc.colorpxls_rght[4]
.sym 25362 img_proc.colorpxls_rght[0]
.sym 25363 img_proc.colorpxls[10]
.sym 25364 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 25366 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25369 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25372 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 25374 img_proc.colorpxls_rght[9]
.sym 25375 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 25376 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 25378 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25379 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25383 img_proc.colorpxls_rght[1]
.sym 25384 img_proc.colorpxls_rght[0]
.sym 25385 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25388 img_proc.colorpxls_rght[4]
.sym 25389 img_proc.colorpxls[5]
.sym 25390 img_proc.colorpxls[1]
.sym 25391 img_proc.colorpxls_rght[0]
.sym 25394 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25395 img_proc.colorpxls[10]
.sym 25396 img_proc.colorpxls_rght[9]
.sym 25397 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25400 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25402 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 25407 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25408 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 25409 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 25413 img_proc.colorpxls_rght[0]
.sym 25414 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25418 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25421 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25426 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25428 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 25429 clk50mhz_$glb_clk
.sym 25430 rst$SB_IO_IN_$glb_sr
.sym 25433 img_proc.colorpxls_left[2]
.sym 25434 img_proc.colorpxls_left[3]
.sym 25435 img_proc.colorpxls_left[4]
.sym 25436 img_proc.colorpxls_left[5]
.sym 25437 img_proc.colorpxls_left[6]
.sym 25438 img_proc.colorpxls_left[7]
.sym 25443 img_proc.colorpxls_rght[1]
.sym 25444 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 25445 img_proc.colorpxls_rght[0]
.sym 25452 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 25453 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25455 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 25456 img_proc.colorpxls_rght[3]
.sym 25460 img_proc.colorpxls_rght[5]
.sym 25461 img_proc.colorpxls_left[9]
.sym 25462 img_proc.colorpxls_rght[0]
.sym 25464 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25465 img_proc.histogram[1][5]
.sym 25466 img_proc.colorpxls_rght[2]
.sym 25472 img_proc.histogram[1][5]
.sym 25473 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 25475 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25477 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 25479 img_proc.histogram[0][1]
.sym 25480 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25481 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 25483 img_proc.histogram[3][5]
.sym 25485 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25486 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25487 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 25490 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 25497 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25498 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 25499 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 25501 img_proc.histogram[3][1]
.sym 25505 img_proc.histogram[3][5]
.sym 25506 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 25507 img_proc.histogram[1][5]
.sym 25508 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25514 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 25517 img_proc.histogram[3][1]
.sym 25518 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 25519 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25520 img_proc.histogram[0][1]
.sym 25525 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 25529 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 25530 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25531 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25532 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25537 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 25543 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 25551 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 25552 clk50mhz_$glb_clk
.sym 25553 rst$SB_IO_IN_$glb_sr
.sym 25554 img_proc.colorpxls_left[8]
.sym 25555 img_proc.colorpxls_left[9]
.sym 25556 img_proc.colorpxls_left[10]
.sym 25557 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25558 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25559 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 25560 img_proc.colorpxls_left[1]
.sym 25561 img_proc.colorpxls_left[0]
.sym 25567 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 25569 img_proc.colorpxls[4]
.sym 25570 img_proc.histogram[3][7]
.sym 25573 img_proc.colorpxls_rght[1]
.sym 25576 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 25577 img_proc.colorpxls_left[2]
.sym 25578 display_img_addr[1]
.sym 25579 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 25580 img_proc.colorpxls_rght[7]
.sym 25581 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 25582 display_img_addr[5]
.sym 25583 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 25584 display_img_addr[8]
.sym 25585 img_proc.colorpxls_rght[8]
.sym 25586 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 25587 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 25588 display_img_addr[3]
.sym 25589 display_img_addr[4]
.sym 25597 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 25598 img_proc.colorpxls[8]
.sym 25599 img_proc.colorpxls[2]
.sym 25601 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 25603 img_proc.colorpxls[6]
.sym 25605 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 25606 img_proc.colorpxls[0]
.sym 25609 img_proc.colorpxls[3]
.sym 25610 img_proc.colorpxls[1]
.sym 25611 img_proc.colorpxls[7]
.sym 25612 img_proc.colorpxls[10]
.sym 25614 img_proc.colorpxls[4]
.sym 25616 img_proc.colorpxls[5]
.sym 25617 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25622 img_proc.colorpxls[11]
.sym 25623 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 25626 img_proc.colorpxls[9]
.sym 25628 img_proc.colorpxls[7]
.sym 25629 img_proc.colorpxls[6]
.sym 25630 img_proc.colorpxls[9]
.sym 25631 img_proc.colorpxls[5]
.sym 25634 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 25637 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25640 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 25646 img_proc.colorpxls[3]
.sym 25647 img_proc.colorpxls[1]
.sym 25648 img_proc.colorpxls[4]
.sym 25649 img_proc.colorpxls[2]
.sym 25658 img_proc.colorpxls[10]
.sym 25659 img_proc.colorpxls[0]
.sym 25660 img_proc.colorpxls[8]
.sym 25661 img_proc.colorpxls[11]
.sym 25670 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 25674 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 25675 clk50mhz_$glb_clk
.sym 25676 rst$SB_IO_IN_$glb_sr
.sym 25689 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25690 img_proc.colorpxls_left[1]
.sym 25691 cam_fb.ram.0.1.0_RCLKE
.sym 25692 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25693 orig_img_addr[8]
.sym 25694 img_proc.colorpxls_left[0]
.sym 25696 orig_img_addr[9]
.sym 25697 orig_img_addr[2]
.sym 25698 img_proc.colorpxls[1]
.sym 25699 orig_img_addr[3]
.sym 25700 orig_img_addr[7]
.sym 25701 img_proc.colorpxls[6]
.sym 25703 img_proc.colorpxls[2]
.sym 25705 img_proc.colorpxls[3]
.sym 25709 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25710 proc_img_pxl[4]
.sym 25711 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 25719 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 25720 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 25729 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 25731 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 25732 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 25733 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 25734 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 25743 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 25753 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 25757 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 25765 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 25777 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 25782 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 25789 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 25793 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 25797 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 25798 clk50mhz_$glb_clk
.sym 25799 rst$SB_IO_IN_$glb_sr
.sym 25803 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 25804 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 25805 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25806 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 25807 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 25808 cam_fb.ram.1.1.0_RDATA_3
.sym 25812 capture_addr[5]
.sym 25813 capture_addr[7]
.sym 25814 capture_addr[3]
.sym 25815 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 25816 capture_addr[2]
.sym 25817 capture_addr[8]
.sym 25819 capture_addr[9]
.sym 25820 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 25821 capture_addr[0]
.sym 25823 capture_addr[4]
.sym 25824 img_proc.colorpxls[9]
.sym 25826 img_proc.colorpxls[10]
.sym 25827 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_O
.sym 25828 img_proc.colorpxls[11]
.sym 25829 capture_data[7]
.sym 25830 img_proc.colorpxls[9]
.sym 25832 display_img_addr[3]
.sym 25833 display_img_addr[4]
.sym 25834 display_img_addr[5]
.sym 25835 display_img_addr[6]
.sym 25841 img_proc.colorpxls[2]
.sym 25845 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 25846 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 25848 img_proc.colorpxls[8]
.sym 25849 img_proc.colorpxls[1]
.sym 25852 img_proc.colorpxls[4]
.sym 25854 img_proc.colorpxls[5]
.sym 25855 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 25861 img_proc.colorpxls[6]
.sym 25863 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 25865 img_proc.colorpxls[3]
.sym 25866 img_proc.colorpxls[7]
.sym 25867 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 25869 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 25871 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 25872 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 25873 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 25875 img_proc.colorpxls[1]
.sym 25876 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 25879 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 25881 img_proc.colorpxls[2]
.sym 25882 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 25885 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 25887 img_proc.colorpxls[3]
.sym 25888 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 25891 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 25893 img_proc.colorpxls[4]
.sym 25894 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 25897 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 25899 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 25900 img_proc.colorpxls[5]
.sym 25903 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 25905 img_proc.colorpxls[6]
.sym 25906 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 25909 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 25911 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 25912 img_proc.colorpxls[7]
.sym 25915 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 25917 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 25918 img_proc.colorpxls[8]
.sym 25925 img_proc.colorpxls_bin01[2]
.sym 25926 img_proc.colorpxls_bin01[3]
.sym 25927 img_proc.colorpxls_bin01[4]
.sym 25928 img_proc.colorpxls_bin01[5]
.sym 25929 img_proc.colorpxls_bin01[6]
.sym 25930 img_proc.colorpxls_bin01[7]
.sym 25932 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25937 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25953 cam_fb.ram.0.1.0_WCLKE
.sym 25959 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 25965 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 25968 img_proc.colorpxls_bin01[0]
.sym 25970 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 25971 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25973 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 25974 img_proc.colorpxls_bin01[1]
.sym 25977 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 25979 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 25983 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 25985 img_proc.colorpxls_bin01[5]
.sym 25986 img_proc.colorpxls[10]
.sym 25988 img_proc.colorpxls[11]
.sym 25990 img_proc.colorpxls[9]
.sym 25996 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 25998 img_proc.colorpxls[9]
.sym 25999 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 26002 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 26004 img_proc.colorpxls[10]
.sym 26005 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26008 $nextpnr_ICESTORM_LC_30$I3
.sym 26010 img_proc.colorpxls[11]
.sym 26011 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 26018 $nextpnr_ICESTORM_LC_30$I3
.sym 26021 img_proc.colorpxls_bin01[0]
.sym 26027 img_proc.colorpxls_bin01[5]
.sym 26034 img_proc.colorpxls_bin01[1]
.sym 26039 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 26040 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 26041 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 26042 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 26046 img_proc.colorpxls_bin01[8]
.sym 26047 img_proc.colorpxls_bin01[9]
.sym 26048 img_proc.colorpxls_bin01[10]
.sym 26049 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26050 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 26051 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 26052 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 26053 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26059 img_proc.colorpxls_bin01[6]
.sym 26062 img_proc.colorpxls[5]
.sym 26066 img_proc.colorpxls[7]
.sym 26074 display_img_addr[1]
.sym 26075 display_img_addr[2]
.sym 26076 display_img_addr[8]
.sym 26078 display_img_addr[5]
.sym 26080 display_img_addr[7]
.sym 26090 img_proc.colorpxls_bin01[3]
.sym 26091 img_proc.colorpxls_bin01[0]
.sym 26095 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 26097 img_proc.colorpxls_bin01[1]
.sym 26098 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_O
.sym 26102 img_proc.colorpxls_bin01[7]
.sym 26105 img_proc.colorpxls_bin01[10]
.sym 26111 img_proc.colorpxls_bin01[8]
.sym 26112 img_proc.colorpxls_bin01[9]
.sym 26126 img_proc.colorpxls_bin01[8]
.sym 26132 img_proc.colorpxls_bin01[0]
.sym 26133 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 26135 img_proc.colorpxls_bin01[1]
.sym 26141 img_proc.colorpxls_bin01[7]
.sym 26146 img_proc.colorpxls_bin01[0]
.sym 26147 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 26152 img_proc.colorpxls_bin01[3]
.sym 26158 img_proc.colorpxls_bin01[10]
.sym 26165 img_proc.colorpxls_bin01[9]
.sym 26166 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_O
.sym 26167 clk50mhz_$glb_clk
.sym 26168 rst$SB_IO_IN_$glb_sr
.sym 26169 display_img_addr[2]
.sym 26171 proc_img_pxl[11]
.sym 26172 proc_img_pxl[8]
.sym 26174 display_img_addr[6]
.sym 26176 display_img_addr[8]
.sym 26182 img_proc.colorpxls[1]
.sym 26185 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 26186 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26201 img_proc.colorpxls[2]
.sym 26204 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 26316 proc_fb.ram.2.4.0_RDATA_1
.sym 26318 proc_fb.ram.2.4.0_RDATA
.sym 26324 display_img_addr[7]
.sym 26325 capture_data[7]
.sym 26326 display_img_addr[1]
.sym 26421 capture_data[5]
.sym 26422 display_img_addr[0]
.sym 26435 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 26446 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 26449 cam_fb.ram.0.1.0_WCLKE
.sym 26479 capture.data_rg2[5]
.sym 26509 capture.data_rg2[5]
.sym 26536 clk50mhz_$glb_clk
.sym 26537 rst$SB_IO_IN_$glb_sr
.sym 26542 capture_data[7]
.sym 26545 capture_data[6]
.sym 26554 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 26558 proc_fb.dina_SB_LUT4_O_I2
.sym 26571 proc_fb.dina_SB_LUT4_O_6_I2
.sym 26572 display_img_addr[8]
.sym 26662 proc_img_pxl[6]
.sym 26668 proc_img_pxl[5]
.sym 26691 capture.pclk_rise_SB_LUT4_I3_O
.sym 26693 cam_fb.ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 26696 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 26790 cam_fb.ram.1.3.0_RDATA_SB_LUT4_I0_O
.sym 26808 proc_fb.ram.1.3.0_RDATA_1
.sym 26810 proc_fb.ram.1.3.0_RDATA
.sym 26813 proc_fb.ram.2.4.0_RDATA_1
.sym 26815 proc_fb.ram.2.4.0_RDATA
.sym 26818 display_img_addr[1]
.sym 26819 display_img_addr[2]
.sym 26832 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 26834 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 26847 cam_fb.ram.1.3.0_RDATA_SB_LUT4_I0_O
.sym 26848 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 26850 cam_fb.ram.1.4.0_RDATA
.sym 26853 cam_fb.ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 26876 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 26877 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 26894 cam_fb.ram.1.4.0_RDATA
.sym 26895 cam_fb.ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 26896 cam_fb.ram.1.3.0_RDATA_SB_LUT4_I0_O
.sym 26897 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 26907 proc_img_pxl[4]
.sym 26909 proc_img_pxl[7]
.sym 26910 proc_fb.ram.1.0.0_RDATA_1
.sym 26911 display_img_addr[2]
.sym 26912 display_img_addr[1]
.sym 26927 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 26934 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 26940 proc_img_pxl[4]
.sym 26942 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 27030 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 27031 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 27032 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 27033 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 27034 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 27035 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 27036 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 27037 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I0_O
.sym 27038 proc_fb.dina_SB_LUT4_O_7_I2
.sym 27060 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 27061 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 27062 proc_fb.ram.1.0.0_RDATA
.sym 27063 display_img_addr[2]
.sym 27064 display_img_addr[8]
.sym 27087 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 27088 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 27116 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 27119 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 27153 vga_green_2b_SB_LUT4_O_I3
.sym 27154 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 27155 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I3_O
.sym 27156 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 27157 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 27158 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 27159 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 27160 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 27161 orig_img_addr[8]
.sym 27162 cam_fb.ram.0.4.0_RCLKE
.sym 27166 cam_fb.ram.1.4.0_RDATA
.sym 27168 cam_fb.ram.0.4.0_RCLKE
.sym 27183 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 27186 vga_green_2b_SB_LUT4_O_I3
.sym 27187 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I0_O
.sym 27188 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 27279 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 27300 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I3_O
.sym 27302 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 27303 capture_addr[11]
.sym 27307 proc_fb.ram.0.2.0_RCLKE
.sym 27308 capture.cnt_byte
.sym 27310 capture_addr[12]
.sym 27311 capture.href_rg3
.sym 27399 capture.cnt_byte_SB_DFFER_Q_E
.sym 27401 capture.cnt_byte
.sym 27402 cam_fb.ram.0.1.0_WCLKE
.sym 27403 cam_fb.ram.0.3.0_WCLKE
.sym 27423 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 27427 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 27522 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 27523 cam_fb.ram.0.0.0_WCLKE
.sym 27525 cam_fb.ram.0.2.0_WCLKE
.sym 27526 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 27527 capture.pclk_rise_post
.sym 27528 cam_fb.ram.0.4.0_WCLKE
.sym 27546 proc_fb.ram.0.4.0_RDATA_1
.sym 27548 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 27551 proc_fb.ram.0.1.0_RCLKE
.sym 27553 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 27554 vga_blue_2b_SB_LUT4_O_1_I3
.sym 27555 display_img_addr[8]
.sym 27573 vga_new_pxl
.sym 27609 vga_new_pxl
.sym 27643 clk50mhz_$glb_clk
.sym 27644 rst$SB_IO_IN_$glb_sr
.sym 27645 proc_img_pxl[0]
.sym 27646 proc_img_pxl[3]
.sym 27647 vga_blue_2b_SB_LUT4_O_1_I3
.sym 27648 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 27649 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 27650 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 27654 capture.href_rg3
.sym 27658 cam_fb.ram.0.4.0_WCLKE
.sym 27663 vga_new_pxl
.sym 27666 cam_fb.ram.0.0.0_WCLKE
.sym 27670 vga_new_pxl
.sym 27672 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I0_O
.sym 27674 vga_green_2b_SB_LUT4_O_I3
.sym 27676 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 27680 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 27768 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 27771 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 27785 vga_new_pxl
.sym 27792 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I3_O
.sym 27794 proc_fb.ram.0.2.0_RCLKE
.sym 27802 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 27821 $PACKER_VCC_NET
.sym 27881 $PACKER_VCC_NET
.sym 27892 proc_fb.ram.0.0.0_RCLKE
.sym 27896 proc_fb.ram.0.3.0_RCLKE
.sym 27898 proc_fb.ram.0.2.0_RCLKE
.sym 27920 display_img_addr[10]
.sym 27922 display_img_addr[11]
.sym 27924 display_img_addr[12]
.sym 27941 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 27942 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I0_O
.sym 27950 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 27952 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I3_O
.sym 27955 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 27962 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 27983 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 27984 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 27985 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 27986 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 27995 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I0_O
.sym 27996 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I3_O
.sym 27997 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 27998 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 28015 display_img_addr[1]
.sym 28016 display_img_addr[2]
.sym 28017 display_img_addr[3]
.sym 28018 display_img_addr[4]
.sym 28019 display_img_addr[5]
.sym 28020 display_img_addr[6]
.sym 28021 display_img_addr[7]
.sym 28038 proc_fb.ram.0.1.0_RCLKE
.sym 28042 display_img_addr[8]
.sym 28045 display_img_addr[7]
.sym 28055 vga_new_pxl
.sym 28061 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 28065 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 28067 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28106 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28107 vga_new_pxl
.sym 28108 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 28109 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 28137 display_img_addr[8]
.sym 28138 display_img_addr[9]
.sym 28139 display_img_addr[10]
.sym 28140 display_img_addr[11]
.sym 28141 display_img_addr[12]
.sym 28142 proc_fb.ram.0.4.0_RCLKE
.sym 28143 proc_fb.ram.0.1.0_RCLKE
.sym 28144 display_img_addr[0]
.sym 28272 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 28283 proc_img_addr[9]
.sym 28584 led[4]$SB_IO_OUT
.sym 28602 led[4]$SB_IO_OUT
.sym 28608 proc_fb.ram.1.4.0_RDATA
.sym 28612 proc_fb.ram.1.4.0_RDATA_1
.sym 28616 display_img_addr[1]
.sym 28618 display_img_addr[2]
.sym 28619 display_img_addr[9]
.sym 28620 display_img_addr[3]
.sym 28621 proc_img_pxl[4]
.sym 28622 display_img_addr[4]
.sym 28624 display_img_addr[5]
.sym 28625 img_proc.colorpxls_rght[4]
.sym 28627 display_img_addr[6]
.sym 28629 display_img_addr[7]
.sym 28630 img_proc.colorpxls_rght[6]
.sym 28650 camera_config_steps[2]
.sym 28652 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 28653 camera_config_steps[5]
.sym 28655 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 28659 camera_config_steps[3]
.sym 28660 camera_config_steps[4]
.sym 28664 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 28669 camera_config_steps[1]
.sym 28671 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 28674 display_img_addr[5]
.sym 28675 camera_config_steps[0]
.sym 28677 display_img_addr[9]
.sym 28678 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 28682 camera_config_steps[4]
.sym 28684 camera_config_steps[5]
.sym 28687 display_img_addr[5]
.sym 28695 display_img_addr[9]
.sym 28700 camera_config_steps[0]
.sym 28701 camera_config_steps[1]
.sym 28707 camera_config_steps[0]
.sym 28708 camera_config_steps[1]
.sym 28711 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 28713 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 28717 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 28719 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 28720 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 28724 camera_config_steps[3]
.sym 28726 camera_config_steps[2]
.sym 28743 display_img_addr[0]
.sym 28744 display_img_addr[0]
.sym 28748 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 28750 display_img_addr[1]
.sym 28751 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 28752 display_img_addr[4]
.sym 28753 display_img_addr[3]
.sym 28754 display_img_addr[2]
.sym 28756 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 28757 display_img_addr[7]
.sym 28759 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 28762 proc_fb.ram.1.4.0_RDATA_1
.sym 28763 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28766 display_img_addr[8]
.sym 28767 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 28769 proc_fb.ram.0.4.0_RCLKE
.sym 28774 proc_img_pxl[6]
.sym 28777 proc_img_pxl[5]
.sym 28779 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 28780 $PACKER_VCC_NET
.sym 28783 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 28785 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 28793 proc_img_pxl[7]
.sym 28796 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 28797 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 28799 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28800 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 28804 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 28812 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 28814 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28815 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 28816 camera_config_steps[1]
.sym 28817 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 28819 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 28820 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 28821 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28823 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 28825 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28826 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 28832 camera_config_steps[5]
.sym 28833 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 28839 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28845 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 28846 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 28850 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28853 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 28857 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28858 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 28859 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28864 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 28865 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 28869 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 28871 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 28874 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28876 camera_config_steps[5]
.sym 28877 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 28881 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28882 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 28883 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28888 camera_config_steps[1]
.sym 28889 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 28895 proc_fb.ram.1.1.0_RDATA
.sym 28899 proc_fb.ram.1.1.0_RDATA_1
.sym 28906 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 28907 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 28909 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28910 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 28911 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 28912 camera_config_steps[1]
.sym 28914 proc_img_pxl[4]
.sym 28915 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28916 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28917 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 28920 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0
.sym 28921 camera_config_steps[4]
.sym 28922 display_img_addr[0]
.sym 28923 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28924 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 28925 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 28928 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 28934 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28935 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 28940 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 28941 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28942 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 28943 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28945 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 28948 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 28950 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 28951 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 28952 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28953 camera_config_steps[0]
.sym 28954 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 28955 camera_config_steps[1]
.sym 28956 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 28958 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 28959 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 28960 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28968 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 28969 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 28970 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 28973 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 28974 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28979 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 28980 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 28982 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 28985 camera_config_steps[1]
.sym 28986 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 28987 camera_config_steps[0]
.sym 28988 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 28992 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 28993 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 28994 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28997 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 28998 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 28999 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 29000 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 29003 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29005 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 29009 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29010 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 29012 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29024 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 29028 display_img_addr[2]
.sym 29029 camera_config_steps[4]
.sym 29030 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 29031 display_img_addr[7]
.sym 29032 display_img_addr[6]
.sym 29033 camera_config_steps[5]
.sym 29034 camera_config_steps[0]
.sym 29035 display_img_addr[1]
.sym 29036 display_img_addr[4]
.sym 29037 display_img_addr[3]
.sym 29039 display_img_addr[5]
.sym 29040 proc_fb.ram.1.4.0_RDATA_1
.sym 29043 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 29044 display_img_addr[8]
.sym 29045 proc_img_pxl[11]
.sym 29046 proc_img_pxl[6]
.sym 29047 proc_fb.ram.0.4.0_RCLKE
.sym 29048 proc_fb.ram.1.1.0_RDATA_1
.sym 29049 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 29050 proc_fb.ram.0.1.0_WCLKE
.sym 29057 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 29058 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 29059 camera_config_steps[5]
.sym 29060 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 29062 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 29063 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 29064 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 29065 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 29066 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 29067 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29069 camera_config_steps[4]
.sym 29070 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29071 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I2
.sym 29072 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 29074 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 29075 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 29076 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 29077 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 29081 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I0
.sym 29082 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29084 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 29085 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 29090 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 29092 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29093 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 29096 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 29097 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 29098 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 29102 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29103 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 29104 camera_config_steps[5]
.sym 29105 camera_config_steps[4]
.sym 29108 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I2
.sym 29109 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 29110 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 29111 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 29115 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 29117 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29120 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 29121 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29122 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I2
.sym 29123 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 29127 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 29128 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 29129 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 29132 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I0
.sym 29133 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 29134 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I2
.sym 29135 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 29141 proc_fb.ram.2.1.0_RDATA
.sym 29145 proc_fb.ram.2.1.0_RDATA_1
.sym 29149 img_proc.colorpxls_rght[9]
.sym 29151 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I0
.sym 29153 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 29154 proc_img_pxl[4]
.sym 29156 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 29157 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 29160 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 29161 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 29162 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 29163 $PACKER_VCC_NET
.sym 29164 img_proc.colorpxls_rght[6]
.sym 29167 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 29168 proc_fb.ram.2.1.0_RDATA_1
.sym 29169 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 29170 proc_img_pxl[5]
.sym 29171 proc_img_pxl[5]
.sym 29172 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 29173 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 29180 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 29181 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 29182 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 29183 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29184 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29185 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 29186 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 29187 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 29188 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 29189 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 29190 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29191 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 29192 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 29193 camera_config_steps[4]
.sym 29194 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 29195 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 29197 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 29198 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 29200 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 29201 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 29203 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 29205 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I0
.sym 29206 camera_config_steps[0]
.sym 29209 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 29213 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29215 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 29216 camera_config_steps[0]
.sym 29220 camera_config_steps[4]
.sym 29221 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 29222 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 29225 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 29226 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29228 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 29231 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 29232 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 29233 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29234 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I0
.sym 29237 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 29238 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 29239 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 29240 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 29243 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 29244 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 29245 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 29246 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 29249 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I0
.sym 29250 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 29251 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 29252 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 29255 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 29256 camera_config_steps[4]
.sym 29257 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 29274 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 29275 display_img_addr[6]
.sym 29276 display_img_addr[4]
.sym 29277 display_img_addr[1]
.sym 29279 display_img_addr[2]
.sym 29281 display_img_addr[3]
.sym 29282 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 29283 display_img_addr[5]
.sym 29285 display_img_addr[7]
.sym 29290 display_img_addr[0]
.sym 29291 img_proc.colorpxls_rght[8]
.sym 29293 img_proc.colorpxls_rght[9]
.sym 29294 proc_img_pxl[7]
.sym 29295 img_proc.colorpxls_rght[10]
.sym 29297 img_proc.colorpxls[4]
.sym 29305 img_proc.colorpxls_rght[2]
.sym 29306 img_proc.colorpxls_rght[3]
.sym 29308 img_proc.colorpxls_rght[5]
.sym 29309 img_proc.colorpxls_rght[6]
.sym 29310 img_proc.colorpxls_rght[7]
.sym 29315 img_proc.colorpxls_rght[4]
.sym 29319 img_proc.colorpxls_rght[1]
.sym 29326 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29330 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 29332 img_proc.colorpxls_rght[0]
.sym 29334 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29335 $nextpnr_ICESTORM_LC_18$O
.sym 29338 img_proc.colorpxls_rght[0]
.sym 29341 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 29343 img_proc.colorpxls_rght[1]
.sym 29347 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 29348 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29350 img_proc.colorpxls_rght[2]
.sym 29351 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 29353 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 29354 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29356 img_proc.colorpxls_rght[3]
.sym 29357 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 29359 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 29360 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29361 img_proc.colorpxls_rght[4]
.sym 29363 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 29365 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 29366 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29368 img_proc.colorpxls_rght[5]
.sym 29369 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 29371 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 29372 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29374 img_proc.colorpxls_rght[6]
.sym 29375 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 29377 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 29378 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29380 img_proc.colorpxls_rght[7]
.sym 29381 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 29382 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 29383 clk50mhz_$glb_clk
.sym 29384 rst$SB_IO_IN_$glb_sr
.sym 29387 proc_fb.ram.2.2.0_RDATA
.sym 29391 proc_fb.ram.2.2.0_RDATA_1
.sym 29395 display_img_addr[1]
.sym 29396 display_img_addr[8]
.sym 29398 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 29399 img_proc.colorpxls_rght[5]
.sym 29403 img_proc.colorpxls_rght[2]
.sym 29405 img_proc.colorpxls_rght[3]
.sym 29407 img_proc.colorpxls_rght[4]
.sym 29410 img_proc.colorpxls_left[6]
.sym 29412 img_proc.colorpxls_left[7]
.sym 29413 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 29414 proc_fb.ram.2.2.0_RDATA_1
.sym 29416 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O
.sym 29417 img_proc.colorpxls_rght[8]
.sym 29418 img_proc.colorpxls_left[2]
.sym 29419 img_proc.colorpxls[11]
.sym 29421 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 29427 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29429 img_proc.colorpxls_rght[3]
.sym 29430 img_proc.colorpxls[6]
.sym 29431 img_proc.colorpxls_rght[5]
.sym 29432 img_proc.colorpxls[2]
.sym 29433 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29434 img_proc.colorpxls_rght[1]
.sym 29435 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29436 img_proc.colorpxls_rght[2]
.sym 29437 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 29438 img_proc.colorpxls[3]
.sym 29439 img_proc.colorpxls_left[5]
.sym 29441 img_proc.colorpxls_rght[7]
.sym 29442 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 29444 img_proc.colorpxls_rght[10]
.sym 29445 img_proc.colorpxls[11]
.sym 29447 img_proc.colorpxls[8]
.sym 29450 img_proc.colorpxls_rght[8]
.sym 29451 img_proc.colorpxls_rght[9]
.sym 29453 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 29455 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29457 img_proc.colorpxls[4]
.sym 29458 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 29459 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29460 img_proc.colorpxls_rght[8]
.sym 29462 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 29464 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 29465 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29466 img_proc.colorpxls_rght[9]
.sym 29468 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 29471 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29473 img_proc.colorpxls_rght[10]
.sym 29474 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 29477 img_proc.colorpxls_rght[5]
.sym 29478 img_proc.colorpxls[6]
.sym 29479 img_proc.colorpxls[8]
.sym 29480 img_proc.colorpxls_rght[7]
.sym 29483 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 29484 img_proc.colorpxls[3]
.sym 29485 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29486 img_proc.colorpxls_rght[2]
.sym 29489 img_proc.colorpxls[11]
.sym 29490 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 29491 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29492 img_proc.colorpxls_rght[10]
.sym 29497 img_proc.colorpxls_left[5]
.sym 29501 img_proc.colorpxls_rght[1]
.sym 29502 img_proc.colorpxls[2]
.sym 29503 img_proc.colorpxls_rght[3]
.sym 29504 img_proc.colorpxls[4]
.sym 29505 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 29506 clk50mhz_$glb_clk
.sym 29507 rst$SB_IO_IN_$glb_sr
.sym 29516 display_img_addr[2]
.sym 29517 display_img_addr[9]
.sym 29518 display_img_addr[9]
.sym 29519 display_img_addr[2]
.sym 29520 img_proc.colorpxls_rght[8]
.sym 29521 display_img_addr[7]
.sym 29522 display_img_addr[4]
.sym 29523 img_proc.colorpxls_rght[3]
.sym 29524 img_proc.colorpxls_rght[9]
.sym 29525 img_proc.colorpxls_rght[2]
.sym 29526 display_img_addr[3]
.sym 29527 display_img_addr[5]
.sym 29528 display_img_addr[1]
.sym 29529 display_img_addr[8]
.sym 29530 display_img_addr[6]
.sym 29531 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_O
.sym 29532 proc_fb.ram.1.4.0_RDATA_1
.sym 29533 img_proc.colorpxls_rght[10]
.sym 29534 proc_img_pxl[8]
.sym 29535 capture_data[6]
.sym 29536 img_proc.colorpxls_left[6]
.sym 29537 img_proc.colorpxls_left[8]
.sym 29538 proc_img_pxl[6]
.sym 29539 proc_fb.ram.0.4.0_RCLKE
.sym 29540 proc_fb.ram.1.1.0_RDATA_1
.sym 29541 proc_img_pxl[11]
.sym 29542 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 29543 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 29555 img_proc.colorpxls_left[1]
.sym 29556 img_proc.colorpxls_left[0]
.sym 29561 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29562 img_proc.colorpxls_left[5]
.sym 29567 img_proc.colorpxls_left[2]
.sym 29568 img_proc.colorpxls_left[3]
.sym 29572 img_proc.colorpxls_left[7]
.sym 29576 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O
.sym 29577 img_proc.colorpxls_left[4]
.sym 29579 img_proc.colorpxls_left[6]
.sym 29580 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29581 $nextpnr_ICESTORM_LC_17$O
.sym 29583 img_proc.colorpxls_left[0]
.sym 29587 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 29589 img_proc.colorpxls_left[1]
.sym 29593 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 29594 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29596 img_proc.colorpxls_left[2]
.sym 29597 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 29599 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 29600 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29602 img_proc.colorpxls_left[3]
.sym 29603 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 29605 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 29606 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29607 img_proc.colorpxls_left[4]
.sym 29609 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 29611 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 29612 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29613 img_proc.colorpxls_left[5]
.sym 29615 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 29617 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 29618 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29619 img_proc.colorpxls_left[6]
.sym 29621 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 29623 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 29624 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29626 img_proc.colorpxls_left[7]
.sym 29627 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 29628 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O
.sym 29629 clk50mhz_$glb_clk
.sym 29630 rst$SB_IO_IN_$glb_sr
.sym 29633 cam_fb.ram.1.1.0_RDATA
.sym 29637 cam_fb.ram.1.1.0_RDATA_1
.sym 29641 display_img_addr[3]
.sym 29642 proc_img_pxl[4]
.sym 29644 img_proc.colorpxls[6]
.sym 29645 img_proc.colorpxls_left[5]
.sym 29649 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29651 img_proc.colorpxls_left[3]
.sym 29653 img_proc.colorpxls_left[4]
.sym 29655 img_proc.colorpxls_rght[1]
.sym 29656 proc_fb.ram.2.1.0_RDATA_1
.sym 29657 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 29659 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 29661 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 29662 proc_img_pxl[5]
.sym 29663 $PACKER_VCC_NET
.sym 29664 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 29665 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 29666 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29667 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 29674 img_proc.colorpxls_left[10]
.sym 29677 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29681 img_proc.colorpxls_rght[6]
.sym 29683 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O
.sym 29685 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29687 img_proc.colorpxls_left[7]
.sym 29689 img_proc.colorpxls_rght[8]
.sym 29690 img_proc.colorpxls[9]
.sym 29696 img_proc.colorpxls_left[8]
.sym 29697 img_proc.colorpxls_left[9]
.sym 29698 img_proc.colorpxls[7]
.sym 29702 img_proc.colorpxls_left[1]
.sym 29703 img_proc.colorpxls_left[0]
.sym 29704 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 29705 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29706 img_proc.colorpxls_left[8]
.sym 29708 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 29710 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 29711 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29712 img_proc.colorpxls_left[9]
.sym 29714 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 29718 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29719 img_proc.colorpxls_left[10]
.sym 29720 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 29726 img_proc.colorpxls_left[7]
.sym 29729 img_proc.colorpxls_rght[6]
.sym 29730 img_proc.colorpxls_rght[8]
.sym 29731 img_proc.colorpxls[9]
.sym 29732 img_proc.colorpxls[7]
.sym 29737 img_proc.colorpxls_left[1]
.sym 29741 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29742 img_proc.colorpxls_left[1]
.sym 29743 img_proc.colorpxls_left[0]
.sym 29749 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 29750 img_proc.colorpxls_left[0]
.sym 29751 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O
.sym 29752 clk50mhz_$glb_clk
.sym 29753 rst$SB_IO_IN_$glb_sr
.sym 29756 cam_fb.ram.1.1.0_RDATA_2
.sym 29760 cam_fb.ram.1.1.0_RDATA_3
.sym 29765 display_img_addr[4]
.sym 29768 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 29770 img_proc.colorpxls_left[9]
.sym 29771 img_proc.colorpxls[10]
.sym 29772 img_proc.colorpxls_left[10]
.sym 29775 img_proc.colorpxls[9]
.sym 29777 capture_data[7]
.sym 29778 orig_img_addr[5]
.sym 29779 orig_img_addr[4]
.sym 29781 img_proc.colorpxls[4]
.sym 29782 display_img_addr[0]
.sym 29784 proc_fb.ram.0.3.0_RCLKE
.sym 29785 capture_addr[6]
.sym 29786 proc_img_pxl[7]
.sym 29788 img_proc.colorpxls_rght[10]
.sym 29789 img_proc.colorpxls[5]
.sym 29795 img_proc.colorpxls_rght[3]
.sym 29798 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 29799 img_proc.colorpxls_rght[5]
.sym 29801 img_proc.colorpxls_rght[7]
.sym 29805 img_proc.colorpxls_rght[2]
.sym 29807 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 29808 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 29809 img_proc.colorpxls_rght[0]
.sym 29811 img_proc.colorpxls_rght[4]
.sym 29813 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 29815 img_proc.colorpxls_rght[1]
.sym 29819 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 29821 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 29823 img_proc.colorpxls_rght[6]
.sym 29824 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 29825 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 29827 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 29829 img_proc.colorpxls_rght[0]
.sym 29830 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 29833 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 29835 img_proc.colorpxls_rght[1]
.sym 29836 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 29839 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 29841 img_proc.colorpxls_rght[2]
.sym 29842 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 29845 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 29847 img_proc.colorpxls_rght[3]
.sym 29848 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 29851 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 29853 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 29854 img_proc.colorpxls_rght[4]
.sym 29857 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 29859 img_proc.colorpxls_rght[5]
.sym 29860 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 29863 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 29865 img_proc.colorpxls_rght[6]
.sym 29866 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 29869 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 29871 img_proc.colorpxls_rght[7]
.sym 29872 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 29879 proc_fb.ram.2.3.0_RDATA
.sym 29883 proc_fb.ram.2.3.0_RDATA_1
.sym 29887 display_img_addr[5]
.sym 29888 capture_data[5]
.sym 29890 img_proc.colorpxls_left[9]
.sym 29898 cam_fb.ram.0.1.0_WCLKE
.sym 29902 proc_fb.ram.2.2.0_RDATA_1
.sym 29904 img_proc.colorpxls_bin01[7]
.sym 29910 $PACKER_VCC_NET
.sym 29913 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 29918 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 29920 img_proc.colorpxls_bin01[2]
.sym 29924 img_proc.colorpxls_bin01[6]
.sym 29926 img_proc.colorpxls[3]
.sym 29930 img_proc.colorpxls_bin01[4]
.sym 29932 img_proc.colorpxls_rght[8]
.sym 29933 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29936 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29944 img_proc.colorpxls_rght[9]
.sym 29948 img_proc.colorpxls_rght[10]
.sym 29949 img_proc.colorpxls[5]
.sym 29950 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 29952 img_proc.colorpxls_rght[8]
.sym 29953 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29956 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]
.sym 29958 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29959 img_proc.colorpxls_rght[9]
.sym 29962 $nextpnr_ICESTORM_LC_34$I3
.sym 29964 img_proc.colorpxls_rght[10]
.sym 29965 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 29972 $nextpnr_ICESTORM_LC_34$I3
.sym 29976 img_proc.colorpxls_bin01[4]
.sym 29981 img_proc.colorpxls[3]
.sym 29982 img_proc.colorpxls[5]
.sym 29983 img_proc.colorpxls_bin01[4]
.sym 29984 img_proc.colorpxls_bin01[2]
.sym 29987 img_proc.colorpxls_bin01[6]
.sym 29994 img_proc.colorpxls_bin01[2]
.sym 30008 display_img_addr[6]
.sym 30011 display_img_addr[6]
.sym 30013 display_img_addr[1]
.sym 30015 display_img_addr[7]
.sym 30016 display_img_addr[5]
.sym 30018 display_img_addr[4]
.sym 30019 display_img_addr[3]
.sym 30021 display_img_addr[8]
.sym 30023 display_img_addr[2]
.sym 30025 proc_fb.ram.1.1.0_RDATA_1
.sym 30026 proc_fb.dina_SB_LUT4_O_3_I3
.sym 30027 capture_data[6]
.sym 30028 proc_img_pxl[11]
.sym 30029 proc_fb.ram.1.4.0_RDATA_1
.sym 30030 proc_img_pxl[8]
.sym 30031 proc_fb.ram.0.4.0_RCLKE
.sym 30032 proc_fb.ram.2.3.0_RDATA_1
.sym 30033 capture_data[5]
.sym 30034 proc_img_pxl[6]
.sym 30042 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 30046 img_proc.colorpxls_bin01[5]
.sym 30050 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 30053 img_proc.colorpxls_bin01[4]
.sym 30055 img_proc.colorpxls_bin01[6]
.sym 30059 img_proc.colorpxls_bin01[1]
.sym 30060 img_proc.colorpxls_bin01[3]
.sym 30061 img_proc.colorpxls_bin01[0]
.sym 30064 img_proc.colorpxls_bin01[7]
.sym 30067 img_proc.colorpxls_bin01[2]
.sym 30068 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_O
.sym 30073 $nextpnr_ICESTORM_LC_14$O
.sym 30076 img_proc.colorpxls_bin01[0]
.sym 30079 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 30081 img_proc.colorpxls_bin01[1]
.sym 30085 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 30086 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 30087 img_proc.colorpxls_bin01[2]
.sym 30089 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 30091 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 30092 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 30094 img_proc.colorpxls_bin01[3]
.sym 30095 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 30097 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 30098 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 30099 img_proc.colorpxls_bin01[4]
.sym 30101 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 30103 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 30104 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 30106 img_proc.colorpxls_bin01[5]
.sym 30107 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 30109 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 30110 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 30111 img_proc.colorpxls_bin01[6]
.sym 30113 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 30115 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30116 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 30118 img_proc.colorpxls_bin01[7]
.sym 30119 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 30120 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_O
.sym 30121 clk50mhz_$glb_clk
.sym 30122 rst$SB_IO_IN_$glb_sr
.sym 30125 proc_fb.ram.2.4.0_RDATA
.sym 30129 proc_fb.ram.2.4.0_RDATA_1
.sym 30133 display_img_addr[7]
.sym 30136 img_proc.colorpxls[6]
.sym 30137 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 30143 img_proc.colorpxls[7]
.sym 30151 display_img_addr[9]
.sym 30156 proc_fb.ram.2.1.0_RDATA_1
.sym 30158 proc_img_pxl[5]
.sym 30159 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30164 img_proc.colorpxls[10]
.sym 30165 img_proc.colorpxls[9]
.sym 30166 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_O
.sym 30167 img_proc.colorpxls[11]
.sym 30168 img_proc.colorpxls[1]
.sym 30170 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30171 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 30172 img_proc.colorpxls_bin01[8]
.sym 30173 img_proc.colorpxls[9]
.sym 30174 img_proc.colorpxls_bin01[1]
.sym 30175 img_proc.colorpxls_bin01[3]
.sym 30176 img_proc.colorpxls_bin01[0]
.sym 30177 img_proc.colorpxls_bin01[5]
.sym 30179 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 30181 img_proc.colorpxls_bin01[9]
.sym 30182 img_proc.colorpxls_bin01[10]
.sym 30184 img_proc.colorpxls[2]
.sym 30192 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30193 img_proc.colorpxls[4]
.sym 30194 img_proc.colorpxls[6]
.sym 30196 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 30197 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 30198 img_proc.colorpxls_bin01[8]
.sym 30200 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30202 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 30203 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 30205 img_proc.colorpxls_bin01[9]
.sym 30206 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 30210 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 30211 img_proc.colorpxls_bin01[10]
.sym 30212 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 30215 img_proc.colorpxls[9]
.sym 30216 img_proc.colorpxls_bin01[3]
.sym 30217 img_proc.colorpxls_bin01[8]
.sym 30218 img_proc.colorpxls[4]
.sym 30221 img_proc.colorpxls_bin01[10]
.sym 30222 img_proc.colorpxls_bin01[0]
.sym 30223 img_proc.colorpxls[1]
.sym 30224 img_proc.colorpxls[11]
.sym 30227 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30228 img_proc.colorpxls_bin01[5]
.sym 30229 img_proc.colorpxls[6]
.sym 30230 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30233 img_proc.colorpxls[9]
.sym 30234 img_proc.colorpxls_bin01[8]
.sym 30235 img_proc.colorpxls[10]
.sym 30236 img_proc.colorpxls_bin01[9]
.sym 30239 img_proc.colorpxls_bin01[1]
.sym 30240 img_proc.colorpxls[10]
.sym 30241 img_proc.colorpxls_bin01[9]
.sym 30242 img_proc.colorpxls[2]
.sym 30243 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_O
.sym 30244 clk50mhz_$glb_clk
.sym 30245 rst$SB_IO_IN_$glb_sr
.sym 30255 display_img_addr[0]
.sym 30256 display_img_addr[0]
.sym 30258 img_proc.colorpxls[10]
.sym 30259 proc_fb.ram.2.4.0_RDATA_1
.sym 30261 img_proc.colorpxls[11]
.sym 30262 display_img_addr[7]
.sym 30263 display_img_addr[3]
.sym 30264 display_img_addr[1]
.sym 30265 img_proc.colorpxls[8]
.sym 30266 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30268 display_img_addr[4]
.sym 30269 proc_fb.ram.2.4.0_RDATA
.sym 30270 proc_img_pxl[7]
.sym 30271 orig_img_addr[4]
.sym 30274 orig_img_addr[5]
.sym 30277 proc_fb.ram.0.0.0_RCLKE
.sym 30278 display_img_addr[0]
.sym 30279 img_proc.colorpxls[4]
.sym 30280 proc_fb.ram.0.3.0_RCLKE
.sym 30281 capture_addr[6]
.sym 30290 proc_fb.dina_SB_LUT4_O_I2
.sym 30293 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 30298 proc_fb.dina_SB_LUT4_O_3_I3
.sym 30299 proc_fb.dina_SB_LUT4_O_3_I2
.sym 30303 display_img_addr[8]
.sym 30305 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 30306 display_img_addr[2]
.sym 30314 display_img_addr[6]
.sym 30321 display_img_addr[2]
.sym 30334 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 30335 proc_fb.dina_SB_LUT4_O_I2
.sym 30338 proc_fb.dina_SB_LUT4_O_3_I2
.sym 30339 proc_fb.dina_SB_LUT4_O_3_I3
.sym 30341 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 30353 display_img_addr[6]
.sym 30365 display_img_addr[8]
.sym 30371 proc_fb.ram.2.0.0_RDATA
.sym 30375 proc_fb.ram.2.0.0_RDATA_1
.sym 30378 cam_fb.ram.0.0.0_WCLKE
.sym 30379 cam_fb.ram.0.0.0_WCLKE
.sym 30380 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30386 proc_fb.dina_SB_LUT4_O_I2
.sym 30387 proc_fb.dina_SB_LUT4_O_3_I2
.sym 30389 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 30393 display_img_addr[4]
.sym 30394 proc_fb.ram.2.2.0_RDATA
.sym 30396 proc_img_pxl[8]
.sym 30398 proc_fb.ram.2.0.0_RDATA_1
.sym 30400 display_img_addr[3]
.sym 30401 $PACKER_VCC_NET
.sym 30402 proc_fb.ram.2.2.0_RDATA_1
.sym 30403 display_img_addr[5]
.sym 30501 cam_fb.ram.0.1.0_WCLKE
.sym 30502 cam_fb.ram.0.1.0_WCLKE
.sym 30505 $PACKER_VCC_NET
.sym 30507 display_img_addr[1]
.sym 30510 display_img_addr[8]
.sym 30516 proc_fb.ram.2.0.0_RDATA
.sym 30517 proc_fb.ram.1.1.0_RDATA_1
.sym 30518 proc_img_pxl[6]
.sym 30519 capture_data[6]
.sym 30520 capture_data[5]
.sym 30521 proc_fb.ram.1.4.0_RDATA_1
.sym 30522 display_img_addr[8]
.sym 30523 display_img_addr[6]
.sym 30524 proc_fb.ram.2.3.0_RDATA_1
.sym 30525 display_img_addr[7]
.sym 30527 proc_fb.ram.0.4.0_RCLKE
.sym 30536 capture.data_rg3[5]
.sym 30544 capture.pclk_rise_SB_LUT4_I3_O
.sym 30559 display_img_addr[0]
.sym 30603 capture.data_rg3[5]
.sym 30608 display_img_addr[0]
.sym 30612 capture.pclk_rise_SB_LUT4_I3_O
.sym 30613 clk50mhz_$glb_clk
.sym 30614 rst$SB_IO_IN_$glb_sr
.sym 30617 proc_fb.ram.1.3.0_RDATA
.sym 30621 proc_fb.ram.1.3.0_RDATA_1
.sym 30624 cam_fb.ram.0.2.0_WCLKE
.sym 30625 cam_fb.ram.0.2.0_WCLKE
.sym 30630 capture.pclk_rise_SB_LUT4_I3_O
.sym 30640 cam_fb.ram.1.1.0_RDATA
.sym 30642 proc_img_pxl[5]
.sym 30643 display_img_addr[9]
.sym 30644 proc_fb.ram.1.4.0_RDATA
.sym 30645 capture_data[6]
.sym 30646 proc_fb.dina_SB_LUT4_O_6_I3
.sym 30648 proc_fb.ram.2.1.0_RDATA_1
.sym 30674 capture.pclk_rise_SB_LUT4_I3_O
.sym 30686 capture.data_rg3[7]
.sym 30687 capture.data_rg3[6]
.sym 30714 capture.data_rg3[7]
.sym 30734 capture.data_rg3[6]
.sym 30735 capture.pclk_rise_SB_LUT4_I3_O
.sym 30736 clk50mhz_$glb_clk
.sym 30737 rst$SB_IO_IN_$glb_sr
.sym 30746 capture_data[7]
.sym 30748 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 30751 proc_fb.ram.1.3.0_RDATA_1
.sym 30752 display_img_addr[2]
.sym 30756 display_img_addr[1]
.sym 30761 proc_fb.ram.1.3.0_RDATA
.sym 30762 proc_img_pxl[4]
.sym 30763 orig_img_addr[4]
.sym 30764 proc_fb.ram.0.3.0_RCLKE
.sym 30765 orig_img_addr[5]
.sym 30766 proc_img_pxl[7]
.sym 30768 proc_fb.ram.0.3.0_RCLKE
.sym 30769 proc_fb.ram.0.0.0_RCLKE
.sym 30770 display_img_addr[0]
.sym 30772 proc_img_pxl[6]
.sym 30773 capture_addr[6]
.sym 30780 proc_fb.dina_SB_LUT4_O_5_I2
.sym 30792 proc_fb.dina_SB_LUT4_O_6_I2
.sym 30798 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 30806 proc_fb.dina_SB_LUT4_O_6_I3
.sym 30818 proc_fb.dina_SB_LUT4_O_5_I2
.sym 30820 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 30855 proc_fb.dina_SB_LUT4_O_6_I2
.sym 30856 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 30857 proc_fb.dina_SB_LUT4_O_6_I3
.sym 30863 proc_fb.ram.1.0.0_RDATA
.sym 30867 proc_fb.ram.1.0.0_RDATA_1
.sym 30871 display_img_addr[1]
.sym 30872 display_img_addr[8]
.sym 30884 proc_fb.dina_SB_LUT4_O_5_I2
.sym 30885 display_img_addr[4]
.sym 30886 proc_fb.ram.2.3.0_RDATA
.sym 30887 display_img_addr[5]
.sym 30888 display_img_addr[1]
.sym 30889 display_img_addr[4]
.sym 30890 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 30891 proc_fb.ram.2.0.0_RDATA_1
.sym 30892 display_img_addr[3]
.sym 30893 $PACKER_VCC_NET
.sym 30894 proc_fb.ram.2.2.0_RDATA
.sym 30895 proc_fb.ram.2.2.0_RDATA_1
.sym 30896 proc_img_pxl[5]
.sym 30902 cam_fb.ram.1.3.0_RDATA
.sym 30906 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 30910 cam_fb.ram.1.1.0_RDATA
.sym 30914 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 30971 cam_fb.ram.1.3.0_RDATA
.sym 30972 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 30973 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 30974 cam_fb.ram.1.1.0_RDATA
.sym 30992 cam_fb.ram.1.3.0_RDATA
.sym 30994 display_img_addr[9]
.sym 30995 display_img_addr[2]
.sym 31001 proc_fb.dina_SB_LUT4_O_6_I2
.sym 31002 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 31007 proc_fb.ram.1.0.0_RDATA
.sym 31008 proc_fb.ram.2.0.0_RDATA
.sym 31009 proc_fb.ram.2.3.0_RDATA_1
.sym 31010 display_img_addr[6]
.sym 31011 proc_fb.ram.0.4.0_RCLKE
.sym 31012 display_img_addr[7]
.sym 31013 display_img_addr[8]
.sym 31014 proc_fb.ram.1.4.0_RDATA_1
.sym 31015 proc_img_pxl[6]
.sym 31017 proc_fb.ram.1.1.0_RDATA_1
.sym 31031 proc_fb.ram.1.0.0_RDATA_1
.sym 31036 proc_fb.dina_SB_LUT4_O_7_I2
.sym 31044 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31047 proc_fb.dina_SB_LUT4_O_4_I2
.sym 31048 display_img_addr[2]
.sym 31054 display_img_addr[1]
.sym 31058 proc_fb.dina_SB_LUT4_O_7_I2
.sym 31061 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31070 proc_fb.dina_SB_LUT4_O_4_I2
.sym 31073 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31077 proc_fb.ram.1.0.0_RDATA_1
.sym 31085 display_img_addr[2]
.sym 31091 display_img_addr[1]
.sym 31109 proc_fb.ram.1.2.0_RDATA
.sym 31113 proc_fb.ram.1.2.0_RDATA_1
.sym 31116 orig_img_addr[7]
.sym 31117 display_img_addr[3]
.sym 31123 capture.pclk_rise_SB_LUT4_I3_O
.sym 31125 cam_fb.ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 31132 $PACKER_VCC_NET
.sym 31134 proc_fb.ram.1.1.0_RDATA
.sym 31135 display_img_addr[9]
.sym 31136 proc_fb.ram.2.1.0_RDATA
.sym 31137 proc_fb.ram.1.4.0_RDATA
.sym 31141 proc_fb.ram.2.1.0_RDATA_1
.sym 31142 proc_img_pxl[5]
.sym 31149 proc_fb.ram.1.3.0_RDATA_1
.sym 31151 proc_fb.ram.1.3.0_RDATA
.sym 31152 proc_fb.ram.2.4.0_RDATA_1
.sym 31153 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31154 proc_fb.ram.2.4.0_RDATA
.sym 31155 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31156 proc_fb.ram.2.3.0_RDATA
.sym 31157 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31159 proc_fb.ram.1.0.0_RDATA_1
.sym 31160 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31161 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31163 proc_fb.ram.2.0.0_RDATA_1
.sym 31164 proc_fb.ram.2.2.0_RDATA
.sym 31167 proc_fb.ram.2.2.0_RDATA_1
.sym 31168 proc_fb.ram.2.0.0_RDATA
.sym 31169 proc_fb.ram.2.3.0_RDATA_1
.sym 31170 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31173 proc_fb.ram.1.0.0_RDATA
.sym 31174 proc_fb.ram.1.4.0_RDATA_1
.sym 31175 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31177 proc_fb.ram.1.1.0_RDATA_1
.sym 31178 proc_fb.ram.1.2.0_RDATA_1
.sym 31181 proc_fb.ram.1.1.0_RDATA_1
.sym 31182 proc_fb.ram.1.3.0_RDATA_1
.sym 31183 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31184 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31187 proc_fb.ram.1.4.0_RDATA_1
.sym 31188 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31189 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31193 proc_fb.ram.2.0.0_RDATA
.sym 31194 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31195 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31196 proc_fb.ram.2.3.0_RDATA
.sym 31199 proc_fb.ram.1.2.0_RDATA_1
.sym 31200 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31201 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31202 proc_fb.ram.1.0.0_RDATA_1
.sym 31205 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31206 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31207 proc_fb.ram.2.0.0_RDATA_1
.sym 31208 proc_fb.ram.2.3.0_RDATA_1
.sym 31211 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31212 proc_fb.ram.2.2.0_RDATA
.sym 31213 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31214 proc_fb.ram.2.4.0_RDATA
.sym 31217 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31218 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31219 proc_fb.ram.1.0.0_RDATA
.sym 31220 proc_fb.ram.1.3.0_RDATA
.sym 31223 proc_fb.ram.2.2.0_RDATA_1
.sym 31224 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31225 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31226 proc_fb.ram.2.4.0_RDATA_1
.sym 31238 cam_fb.ram.1.4.0_RDATA
.sym 31241 display_img_addr[4]
.sym 31244 display_img_addr[2]
.sym 31250 proc_fb.ram.0.2.0_RCLKE
.sym 31254 display_img_addr[0]
.sym 31260 proc_fb.ram.0.3.0_RCLKE
.sym 31261 proc_fb.ram.0.0.0_RCLKE
.sym 31265 capture_addr[6]
.sym 31273 proc_fb.ram.1.2.0_RDATA
.sym 31274 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31275 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31277 proc_fb.ram.0.0.0_RCLKE
.sym 31278 proc_fb.ram.0.3.0_RCLKE
.sym 31280 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31281 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 31284 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31285 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 31290 proc_fb.ram.0.2.0_RCLKE
.sym 31293 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 31294 proc_fb.ram.1.1.0_RDATA
.sym 31296 proc_fb.ram.2.1.0_RDATA
.sym 31297 proc_fb.ram.1.4.0_RDATA
.sym 31299 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31301 proc_fb.ram.2.1.0_RDATA_1
.sym 31302 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31304 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31305 proc_fb.ram.1.4.0_RDATA
.sym 31306 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 31307 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 31313 proc_fb.ram.0.0.0_RCLKE
.sym 31316 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31317 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31319 proc_fb.ram.2.1.0_RDATA_1
.sym 31322 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 31323 proc_fb.ram.2.1.0_RDATA
.sym 31324 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31331 proc_fb.ram.0.3.0_RCLKE
.sym 31334 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31335 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31336 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31337 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31340 proc_fb.ram.1.2.0_RDATA
.sym 31341 proc_fb.ram.1.1.0_RDATA
.sym 31342 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31343 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31348 proc_fb.ram.0.2.0_RCLKE
.sym 31351 clk50mhz_$glb_clk
.sym 31355 proc_fb.ram.0.4.0_RDATA
.sym 31359 proc_fb.ram.0.4.0_RDATA_1
.sym 31361 capture_data[5]
.sym 31363 display_img_addr[5]
.sym 31375 proc_img_pxl[4]
.sym 31377 capture.vsync_3up
.sym 31378 display_img_addr[4]
.sym 31379 capture.pclk_rise
.sym 31381 display_img_addr[4]
.sym 31383 display_img_addr[5]
.sym 31384 display_img_addr[1]
.sym 31386 $PACKER_VCC_NET
.sym 31388 display_img_addr[3]
.sym 31406 proc_fb.ram.0.1.0_RCLKE
.sym 31445 proc_fb.ram.0.1.0_RCLKE
.sym 31474 clk50mhz_$glb_clk
.sym 31487 display_img_addr[6]
.sym 31489 proc_fb.ram.0.4.0_RDATA_1
.sym 31494 proc_fb.ram.0.1.0_RCLKE
.sym 31496 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31498 display_img_addr[2]
.sym 31500 proc_fb.ram.0.4.0_RDATA
.sym 31501 display_img_addr[6]
.sym 31502 proc_img_pxl[3]
.sym 31503 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31504 display_img_addr[7]
.sym 31505 display_img_addr[8]
.sym 31506 proc_fb.ram.0.4.0_RCLKE
.sym 31507 display_img_addr[3]
.sym 31508 capture.cnt_byte_SB_DFFER_Q_E
.sym 31510 proc_fb.ram.0.4.0_RCLKE
.sym 31511 cam_fb.ram.0.2.0_WCLKE
.sym 31519 capture.cnt_byte_SB_DFFER_Q_E
.sym 31524 capture.href_rg3
.sym 31529 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 31531 capture_addr[12]
.sym 31532 capture_addr[11]
.sym 31537 capture.vsync_3up
.sym 31539 capture.pclk_rise
.sym 31543 capture.cnt_byte
.sym 31550 capture.vsync_3up
.sym 31552 capture.pclk_rise
.sym 31553 capture.href_rg3
.sym 31563 capture.href_rg3
.sym 31564 capture.vsync_3up
.sym 31565 capture.cnt_byte
.sym 31568 capture_addr[12]
.sym 31570 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 31571 capture_addr[11]
.sym 31575 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 31576 capture_addr[11]
.sym 31577 capture_addr[12]
.sym 31596 capture.cnt_byte_SB_DFFER_Q_E
.sym 31597 clk50mhz_$glb_clk
.sym 31598 rst$SB_IO_IN_$glb_sr
.sym 31601 proc_fb.ram.0.3.0_RDATA
.sym 31605 proc_fb.ram.0.3.0_RDATA_1
.sym 31607 cam_fb.ram.0.3.0_WCLKE
.sym 31608 capture_addr[5]
.sym 31609 display_img_addr[7]
.sym 31617 capture.cnt_byte
.sym 31619 cam_fb.ram.0.1.0_WCLKE
.sym 31624 $PACKER_VCC_NET
.sym 31627 display_img_addr[6]
.sym 31628 proc_img_pxl[0]
.sym 31629 proc_fb.ram.0.0.0_RDATA
.sym 31630 proc_img_pxl[3]
.sym 31631 display_img_addr[9]
.sym 31642 capture_addr[11]
.sym 31649 capture.cnt_byte
.sym 31650 capture.href_rg3
.sym 31651 capture.pclk_rise
.sym 31652 capture_addr[10]
.sym 31654 capture_addr[12]
.sym 31664 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 31669 capture.pclk_rise_post
.sym 31673 capture.pclk_rise_post
.sym 31674 capture.href_rg3
.sym 31675 capture.cnt_byte
.sym 31676 capture_addr[10]
.sym 31679 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 31681 capture_addr[12]
.sym 31682 capture_addr[11]
.sym 31691 capture_addr[12]
.sym 31693 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 31694 capture_addr[11]
.sym 31697 capture.cnt_byte
.sym 31698 capture.href_rg3
.sym 31699 capture.pclk_rise_post
.sym 31700 capture_addr[10]
.sym 31706 capture.pclk_rise
.sym 31709 capture_addr[11]
.sym 31710 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 31712 capture_addr[12]
.sym 31720 clk50mhz_$glb_clk
.sym 31721 rst$SB_IO_IN_$glb_sr
.sym 31731 capture_addr[4]
.sym 31732 display_img_addr[0]
.sym 31738 capture_addr[11]
.sym 31740 capture_addr[10]
.sym 31741 capture.href_rg3
.sym 31742 capture_addr[12]
.sym 31746 display_img_addr[7]
.sym 31747 display_img_addr[2]
.sym 31748 proc_fb.ram.0.0.0_RCLKE
.sym 31751 proc_fb.ram.0.0.0_RDATA_1
.sym 31752 proc_fb.ram.0.3.0_RCLKE
.sym 31754 proc_img_pxl[0]
.sym 31756 proc_fb.ram.0.3.0_RCLKE
.sym 31757 display_img_addr[0]
.sym 31763 proc_fb.dina_SB_LUT4_O_8_I2
.sym 31764 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31765 proc_fb.ram.0.3.0_RDATA
.sym 31767 proc_fb.ram.0.0.0_RDATA_1
.sym 31768 proc_fb.dina_SB_LUT4_O_11_I2
.sym 31769 proc_fb.ram.0.3.0_RDATA_1
.sym 31771 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 31772 proc_fb.ram.0.4.0_RDATA
.sym 31773 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31774 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 31775 proc_fb.ram.0.4.0_RDATA_1
.sym 31776 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31777 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31781 proc_fb.ram.0.1.0_RDATA
.sym 31783 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31787 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31790 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 31796 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31797 proc_fb.dina_SB_LUT4_O_11_I2
.sym 31803 proc_fb.dina_SB_LUT4_O_8_I2
.sym 31805 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31808 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 31809 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31810 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31811 proc_fb.ram.0.4.0_RDATA_1
.sym 31814 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31815 proc_fb.ram.0.1.0_RDATA
.sym 31816 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31817 proc_fb.ram.0.3.0_RDATA
.sym 31820 proc_fb.ram.0.0.0_RDATA_1
.sym 31821 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31822 proc_fb.ram.0.3.0_RDATA_1
.sym 31823 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31826 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31827 proc_fb.ram.0.4.0_RDATA
.sym 31828 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 31829 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 31847 proc_fb.ram.0.1.0_RDATA
.sym 31851 proc_fb.ram.0.1.0_RDATA_1
.sym 31853 proc_fb.ram.0.3.0_WCLKE
.sym 31867 proc_fb.dina_SB_LUT4_O_8_I2
.sym 31871 display_img_addr[1]
.sym 31872 proc_fb.ram.0.2.0_RCLKE
.sym 31873 display_img_addr[2]
.sym 31874 proc_fb.ram.0.2.0_RDATA
.sym 31875 display_img_addr[3]
.sym 31876 proc_fb.ram.0.0.0_RCLKE
.sym 31877 display_img_addr[4]
.sym 31878 $PACKER_VCC_NET
.sym 31879 display_img_addr[5]
.sym 31889 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31892 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31898 proc_fb.ram.0.2.0_RDATA
.sym 31901 proc_fb.ram.0.0.0_RDATA
.sym 31907 proc_fb.ram.0.2.0_RDATA_1
.sym 31915 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31916 proc_fb.ram.0.1.0_RDATA_1
.sym 31919 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31920 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31921 proc_fb.ram.0.0.0_RDATA
.sym 31922 proc_fb.ram.0.2.0_RDATA
.sym 31937 proc_fb.ram.0.1.0_RDATA_1
.sym 31938 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31939 proc_fb.ram.0.2.0_RDATA_1
.sym 31940 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31988 proc_fb.ram.0.1.0_RCLKE
.sym 31992 display_img_addr[8]
.sym 31993 display_img_addr[6]
.sym 31995 display_img_addr[7]
.sym 31996 proc_img_pxl[2]
.sym 31999 proc_img_pxl[3]
.sym 32002 proc_fb.ram.0.4.0_RCLKE
.sym 32003 display_img_addr[3]
.sym 32025 display_img_addr[12]
.sym 32031 display_img_addr[11]
.sym 32037 display_img_addr[10]
.sym 32049 display_img_addr[11]
.sym 32050 display_img_addr[10]
.sym 32051 display_img_addr[12]
.sym 32072 display_img_addr[10]
.sym 32073 display_img_addr[11]
.sym 32075 display_img_addr[12]
.sym 32084 display_img_addr[10]
.sym 32085 display_img_addr[12]
.sym 32087 display_img_addr[11]
.sym 32093 proc_fb.ram.0.2.0_RDATA
.sym 32097 proc_fb.ram.0.2.0_RDATA_1
.sym 32115 proc_img_addr[2]
.sym 32116 proc_img_pxl[0]
.sym 32117 display_img_addr[5]
.sym 32118 proc_img_pxl[3]
.sym 32119 display_img_addr[6]
.sym 32120 proc_fb.ram.0.0.0_RDATA
.sym 32121 proc_img_addr[2]
.sym 32122 display_img_addr[9]
.sym 32123 $PACKER_VCC_NET
.sym 32125 display_img_addr[1]
.sym 32139 display_img_addr[0]
.sym 32143 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 32144 display_img_addr[4]
.sym 32147 display_img_addr[0]
.sym 32149 display_img_addr[1]
.sym 32150 display_img_addr[2]
.sym 32152 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32153 display_img_addr[5]
.sym 32159 display_img_addr[3]
.sym 32160 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32162 display_img_addr[6]
.sym 32163 display_img_addr[7]
.sym 32164 $nextpnr_ICESTORM_LC_0$O
.sym 32166 display_img_addr[0]
.sym 32170 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 32171 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32173 display_img_addr[1]
.sym 32174 display_img_addr[0]
.sym 32176 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 32177 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32179 display_img_addr[2]
.sym 32180 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 32182 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 32183 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32184 display_img_addr[3]
.sym 32186 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 32188 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 32189 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32190 display_img_addr[4]
.sym 32192 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 32194 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 32195 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32197 display_img_addr[5]
.sym 32198 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 32200 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 32201 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32202 display_img_addr[6]
.sym 32204 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 32206 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 32207 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32208 display_img_addr[7]
.sym 32210 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 32211 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 32212 clk50mhz_$glb_clk
.sym 32213 rst$SB_IO_IN_$glb_sr
.sym 32238 proc_fb.ram.0.0.0_RDATA_1
.sym 32239 display_img_addr[2]
.sym 32241 display_img_addr[3]
.sym 32242 proc_img_pxl[0]
.sym 32243 display_img_addr[4]
.sym 32244 display_img_addr[0]
.sym 32249 display_img_addr[7]
.sym 32250 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 32260 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32265 display_img_addr[10]
.sym 32266 display_img_addr[11]
.sym 32268 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32270 display_img_addr[0]
.sym 32271 display_img_addr[8]
.sym 32272 display_img_addr[9]
.sym 32275 display_img_addr[12]
.sym 32282 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 32287 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 32288 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32290 display_img_addr[8]
.sym 32291 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 32293 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 32294 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32296 display_img_addr[9]
.sym 32297 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 32299 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 32300 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32301 display_img_addr[10]
.sym 32303 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 32305 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 32306 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32307 display_img_addr[11]
.sym 32309 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 32312 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32314 display_img_addr[12]
.sym 32315 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 32318 display_img_addr[10]
.sym 32319 display_img_addr[12]
.sym 32321 display_img_addr[11]
.sym 32324 display_img_addr[11]
.sym 32326 display_img_addr[12]
.sym 32327 display_img_addr[10]
.sym 32330 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32331 display_img_addr[0]
.sym 32334 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 32335 clk50mhz_$glb_clk
.sym 32336 rst$SB_IO_IN_$glb_sr
.sym 32339 proc_fb.ram.0.0.0_RDATA
.sym 32343 proc_fb.ram.0.0.0_RDATA_1
.sym 32362 $PACKER_VCC_NET
.sym 32364 proc_fb.ram.0.0.0_RCLKE
.sym 32367 proc_img_addr[5]
.sym 32472 display_img_addr[7]
.sym 32605 proc_img_addr[2]
.sym 32658 led[3]$SB_IO_OUT
.sym 32673 led[3]$SB_IO_OUT
.sym 32683 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32684 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32685 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32686 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 32687 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32688 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 32689 led[3]$SB_IO_OUT
.sym 32690 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32704 proc_fb.ram.1.4.0_RDATA
.sym 32707 capture_addr[1]
.sym 32723 display_img_addr[3]
.sym 32724 display_img_addr[4]
.sym 32725 display_img_addr[9]
.sym 32726 display_img_addr[2]
.sym 32727 display_img_addr[7]
.sym 32730 proc_img_pxl[6]
.sym 32731 display_img_addr[8]
.sym 32732 display_img_addr[5]
.sym 32733 display_img_addr[0]
.sym 32734 proc_fb.ram.0.4.0_RCLKE
.sym 32737 display_img_addr[6]
.sym 32738 display_img_addr[1]
.sym 32747 proc_img_pxl[7]
.sym 32752 $PACKER_VCC_NET
.sym 32759 controller.i_regs.reg_rgb444_SB_LUT4_O_I1
.sym 32760 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32761 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 32762 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32763 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32764 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 32765 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 32766 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32775 display_img_addr[0]
.sym 32776 display_img_addr[1]
.sym 32778 display_img_addr[2]
.sym 32779 display_img_addr[3]
.sym 32780 display_img_addr[4]
.sym 32781 display_img_addr[5]
.sym 32782 display_img_addr[6]
.sym 32783 display_img_addr[7]
.sym 32784 display_img_addr[8]
.sym 32785 display_img_addr[9]
.sym 32786 clk50mhz_$glb_clk
.sym 32787 proc_fb.ram.0.4.0_RCLKE
.sym 32788 $PACKER_VCC_NET
.sym 32792 proc_img_pxl[7]
.sym 32796 proc_img_pxl[6]
.sym 32800 proc_fb.ram.1.1.0_RDATA
.sym 32806 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 32817 proc_img_addr[9]
.sym 32823 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 32824 proc_img_addr[8]
.sym 32827 proc_img_addr[3]
.sym 32828 camera_config_steps[0]
.sym 32829 proc_fb.ram.0.4.0_WCLKE
.sym 32831 $PACKER_VCC_NET
.sym 32835 controller.i_regs.reg_rgb444_SB_LUT4_O_I1
.sym 32837 display_img_addr[6]
.sym 32838 display_img_addr[9]
.sym 32839 proc_img_addr[5]
.sym 32842 proc_img_addr[2]
.sym 32843 proc_img_addr[1]
.sym 32844 proc_img_addr[8]
.sym 32846 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 32848 proc_img_addr[7]
.sym 32849 proc_img_addr[1]
.sym 32850 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 32851 proc_fb.ram.0.1.0_RCLKE
.sym 32852 proc_img_addr[4]
.sym 32854 proc_img_addr[6]
.sym 32855 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32869 proc_img_addr[1]
.sym 32872 proc_img_pxl[5]
.sym 32874 proc_img_addr[9]
.sym 32875 proc_img_pxl[4]
.sym 32878 proc_img_addr[7]
.sym 32879 proc_img_addr[8]
.sym 32881 proc_img_addr[3]
.sym 32882 proc_img_addr[4]
.sym 32883 proc_fb.ram.0.4.0_WCLKE
.sym 32884 proc_img_addr[6]
.sym 32885 $PACKER_VCC_NET
.sym 32888 proc_img_addr[0]
.sym 32894 proc_img_addr[5]
.sym 32895 proc_img_addr[2]
.sym 32897 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I3
.sym 32898 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 32899 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32900 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 32901 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 32902 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 32903 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 32904 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 32913 proc_img_addr[0]
.sym 32914 proc_img_addr[1]
.sym 32916 proc_img_addr[2]
.sym 32917 proc_img_addr[3]
.sym 32918 proc_img_addr[4]
.sym 32919 proc_img_addr[5]
.sym 32920 proc_img_addr[6]
.sym 32921 proc_img_addr[7]
.sym 32922 proc_img_addr[8]
.sym 32923 proc_img_addr[9]
.sym 32924 clk50mhz_$glb_clk
.sym 32925 proc_fb.ram.0.4.0_WCLKE
.sym 32927 proc_img_pxl[4]
.sym 32931 proc_img_pxl[5]
.sym 32934 $PACKER_VCC_NET
.sym 32941 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 32944 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 32947 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32949 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 32954 proc_img_addr[0]
.sym 32955 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 32956 camera_config_steps[3]
.sym 32959 led_SB_LUT4_O_I1
.sym 32961 proc_img_pxl[10]
.sym 32967 display_img_addr[1]
.sym 32969 display_img_addr[3]
.sym 32970 display_img_addr[4]
.sym 32971 display_img_addr[5]
.sym 32972 display_img_addr[2]
.sym 32973 display_img_addr[7]
.sym 32974 display_img_addr[6]
.sym 32975 proc_img_pxl[7]
.sym 32980 $PACKER_VCC_NET
.sym 32982 display_img_addr[9]
.sym 32991 display_img_addr[8]
.sym 32993 proc_img_pxl[6]
.sym 32994 proc_fb.ram.0.1.0_RCLKE
.sym 32995 display_img_addr[0]
.sym 32999 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 33000 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_I3
.sym 33001 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0
.sym 33002 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 33003 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I3
.sym 33004 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33005 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 33006 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 33015 display_img_addr[0]
.sym 33016 display_img_addr[1]
.sym 33018 display_img_addr[2]
.sym 33019 display_img_addr[3]
.sym 33020 display_img_addr[4]
.sym 33021 display_img_addr[5]
.sym 33022 display_img_addr[6]
.sym 33023 display_img_addr[7]
.sym 33024 display_img_addr[8]
.sym 33025 display_img_addr[9]
.sym 33026 clk50mhz_$glb_clk
.sym 33027 proc_fb.ram.0.1.0_RCLKE
.sym 33028 $PACKER_VCC_NET
.sym 33032 proc_img_pxl[7]
.sym 33036 proc_img_pxl[6]
.sym 33039 proc_fb.ram.0.1.0_WCLKE
.sym 33040 proc_fb.ram.2.1.0_RDATA
.sym 33042 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 33044 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 33047 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 33048 $PACKER_VCC_NET
.sym 33050 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 33056 proc_img_pxl[9]
.sym 33057 proc_img_addr[3]
.sym 33058 camera_config_steps[0]
.sym 33060 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 33061 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 33063 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 33064 proc_img_addr[9]
.sym 33077 proc_img_addr[8]
.sym 33078 proc_img_addr[1]
.sym 33082 proc_img_addr[3]
.sym 33083 proc_img_pxl[4]
.sym 33086 proc_img_addr[4]
.sym 33087 proc_img_addr[9]
.sym 33088 proc_img_addr[6]
.sym 33089 $PACKER_VCC_NET
.sym 33092 proc_img_addr[0]
.sym 33094 proc_img_addr[5]
.sym 33096 proc_fb.ram.0.1.0_WCLKE
.sym 33097 proc_img_pxl[5]
.sym 33098 proc_img_addr[7]
.sym 33099 proc_img_addr[2]
.sym 33101 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 33102 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 33103 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0
.sym 33104 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 33105 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 33106 controller.data_wr[2]
.sym 33107 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 33108 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 33117 proc_img_addr[0]
.sym 33118 proc_img_addr[1]
.sym 33120 proc_img_addr[2]
.sym 33121 proc_img_addr[3]
.sym 33122 proc_img_addr[4]
.sym 33123 proc_img_addr[5]
.sym 33124 proc_img_addr[6]
.sym 33125 proc_img_addr[7]
.sym 33126 proc_img_addr[8]
.sym 33127 proc_img_addr[9]
.sym 33128 clk50mhz_$glb_clk
.sym 33129 proc_fb.ram.0.1.0_WCLKE
.sym 33131 proc_img_pxl[4]
.sym 33135 proc_img_pxl[5]
.sym 33138 $PACKER_VCC_NET
.sym 33141 proc_fb.ram.0.2.0_RCLKE
.sym 33143 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 33145 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 33148 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 33152 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 33153 led_SB_LUT4_O_I1
.sym 33156 proc_img_addr[0]
.sym 33157 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 33160 proc_img_addr[5]
.sym 33161 display_img_addr[9]
.sym 33165 proc_img_addr[2]
.sym 33166 display_img_addr[6]
.sym 33171 display_img_addr[3]
.sym 33172 proc_img_pxl[11]
.sym 33173 display_img_addr[5]
.sym 33175 display_img_addr[7]
.sym 33177 display_img_addr[1]
.sym 33178 display_img_addr[4]
.sym 33179 display_img_addr[8]
.sym 33183 display_img_addr[6]
.sym 33184 $PACKER_VCC_NET
.sym 33185 display_img_addr[2]
.sym 33186 display_img_addr[9]
.sym 33190 proc_img_pxl[10]
.sym 33195 display_img_addr[0]
.sym 33198 proc_fb.ram.0.1.0_RCLKE
.sym 33203 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 33204 controller.addr[2]
.sym 33205 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 33206 controller.addr[3]
.sym 33207 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 33208 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 33209 controller.data_wr[3]
.sym 33210 controller.data_wr[4]
.sym 33219 display_img_addr[0]
.sym 33220 display_img_addr[1]
.sym 33222 display_img_addr[2]
.sym 33223 display_img_addr[3]
.sym 33224 display_img_addr[4]
.sym 33225 display_img_addr[5]
.sym 33226 display_img_addr[6]
.sym 33227 display_img_addr[7]
.sym 33228 display_img_addr[8]
.sym 33229 display_img_addr[9]
.sym 33230 clk50mhz_$glb_clk
.sym 33231 proc_fb.ram.0.1.0_RCLKE
.sym 33232 $PACKER_VCC_NET
.sym 33236 proc_img_pxl[11]
.sym 33240 proc_img_pxl[10]
.sym 33244 proc_fb.ram.2.2.0_RDATA
.sym 33245 rst$SB_IO_IN
.sym 33246 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 33252 $PACKER_VCC_NET
.sym 33253 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 33254 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33255 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0
.sym 33257 proc_img_addr[1]
.sym 33258 proc_img_addr[8]
.sym 33260 proc_img_addr[7]
.sym 33261 proc_img_addr[4]
.sym 33263 proc_img_addr[6]
.sym 33264 proc_fb.ram.0.1.0_RCLKE
.sym 33266 proc_img_addr[9]
.sym 33268 proc_fb.ram.0.1.0_RCLKE
.sym 33275 proc_img_addr[7]
.sym 33276 proc_img_pxl[8]
.sym 33277 $PACKER_VCC_NET
.sym 33278 proc_img_addr[4]
.sym 33280 proc_img_addr[6]
.sym 33281 proc_img_addr[8]
.sym 33282 proc_img_addr[1]
.sym 33283 proc_img_pxl[9]
.sym 33286 proc_img_addr[3]
.sym 33289 proc_img_addr[9]
.sym 33291 proc_fb.ram.0.1.0_WCLKE
.sym 33294 proc_img_addr[0]
.sym 33298 proc_img_addr[5]
.sym 33303 proc_img_addr[2]
.sym 33306 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I2
.sym 33307 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 33308 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I2
.sym 33309 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33310 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_LUT4_O_I2
.sym 33311 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2
.sym 33312 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 33321 proc_img_addr[0]
.sym 33322 proc_img_addr[1]
.sym 33324 proc_img_addr[2]
.sym 33325 proc_img_addr[3]
.sym 33326 proc_img_addr[4]
.sym 33327 proc_img_addr[5]
.sym 33328 proc_img_addr[6]
.sym 33329 proc_img_addr[7]
.sym 33330 proc_img_addr[8]
.sym 33331 proc_img_addr[9]
.sym 33332 clk50mhz_$glb_clk
.sym 33333 proc_fb.ram.0.1.0_WCLKE
.sym 33335 proc_img_pxl[8]
.sym 33339 proc_img_pxl[9]
.sym 33342 $PACKER_VCC_NET
.sym 33345 proc_img_addr[4]
.sym 33348 controller.i_sccb.clr_datarg
.sym 33352 proc_img_pxl[8]
.sym 33353 centroid[0]
.sym 33354 img_proc.colorpxls_left[6]
.sym 33355 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 33357 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 33362 proc_img_addr[0]
.sym 33363 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 33365 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 33366 proc_fb.ram.0.2.0_WCLKE
.sym 33367 proc_img_addr[2]
.sym 33368 img_proc.colorpxls[7]
.sym 33369 proc_img_pxl[10]
.sym 33370 proc_img_addr[5]
.sym 33375 display_img_addr[5]
.sym 33377 display_img_addr[9]
.sym 33378 display_img_addr[2]
.sym 33379 display_img_addr[7]
.sym 33380 display_img_addr[6]
.sym 33382 display_img_addr[4]
.sym 33383 display_img_addr[0]
.sym 33384 display_img_addr[3]
.sym 33385 display_img_addr[8]
.sym 33386 display_img_addr[1]
.sym 33388 $PACKER_VCC_NET
.sym 33393 proc_fb.ram.0.2.0_RCLKE
.sym 33394 proc_img_pxl[10]
.sym 33396 proc_img_pxl[11]
.sym 33407 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 33408 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 33409 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 33410 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 33411 centroid[3]
.sym 33412 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33413 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33414 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 33423 display_img_addr[0]
.sym 33424 display_img_addr[1]
.sym 33426 display_img_addr[2]
.sym 33427 display_img_addr[3]
.sym 33428 display_img_addr[4]
.sym 33429 display_img_addr[5]
.sym 33430 display_img_addr[6]
.sym 33431 display_img_addr[7]
.sym 33432 display_img_addr[8]
.sym 33433 display_img_addr[9]
.sym 33434 clk50mhz_$glb_clk
.sym 33435 proc_fb.ram.0.2.0_RCLKE
.sym 33436 $PACKER_VCC_NET
.sym 33440 proc_img_pxl[11]
.sym 33444 proc_img_pxl[10]
.sym 33448 cam_fb.ram.1.1.0_RDATA
.sym 33452 $PACKER_VCC_NET
.sym 33454 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 33456 $PACKER_VCC_NET
.sym 33457 img_proc.colorpxls_rght[6]
.sym 33459 $PACKER_VCC_NET
.sym 33461 img_proc.colorpxls[4]
.sym 33462 img_proc.colorpxls_rght[4]
.sym 33464 proc_img_addr[3]
.sym 33465 proc_img_addr[6]
.sym 33466 img_proc.colorpxls_rght[6]
.sym 33467 img_proc.colorpxls_rght[5]
.sym 33468 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 33470 proc_img_pxl[9]
.sym 33471 proc_img_pxl[9]
.sym 33472 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33479 proc_img_addr[3]
.sym 33480 proc_img_pxl[9]
.sym 33482 proc_img_addr[6]
.sym 33485 proc_img_addr[8]
.sym 33486 proc_img_addr[1]
.sym 33493 proc_img_addr[9]
.sym 33496 proc_img_pxl[8]
.sym 33497 $PACKER_VCC_NET
.sym 33498 proc_img_addr[4]
.sym 33499 proc_img_addr[7]
.sym 33500 proc_img_addr[0]
.sym 33504 proc_fb.ram.0.2.0_WCLKE
.sym 33505 proc_img_addr[2]
.sym 33508 proc_img_addr[5]
.sym 33525 proc_img_addr[0]
.sym 33526 proc_img_addr[1]
.sym 33528 proc_img_addr[2]
.sym 33529 proc_img_addr[3]
.sym 33530 proc_img_addr[4]
.sym 33531 proc_img_addr[5]
.sym 33532 proc_img_addr[6]
.sym 33533 proc_img_addr[7]
.sym 33534 proc_img_addr[8]
.sym 33535 proc_img_addr[9]
.sym 33536 clk50mhz_$glb_clk
.sym 33537 proc_fb.ram.0.2.0_WCLKE
.sym 33539 proc_img_pxl[8]
.sym 33543 proc_img_pxl[9]
.sym 33546 $PACKER_VCC_NET
.sym 33550 orig_img_addr[6]
.sym 33551 img_proc.colorpxls_rght[9]
.sym 33553 img_proc.colorpxls_rght[8]
.sym 33556 img_proc.colorpxls[5]
.sym 33560 img_proc.colorpxls[4]
.sym 33561 img_proc.colorpxls_rght[10]
.sym 33563 $PACKER_VCC_NET
.sym 33565 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33567 cam_fb.ram.1.1.0_RDATA_1
.sym 33568 $PACKER_VCC_NET
.sym 33572 cam_fb.ram.1.1.0_RDATA_2
.sym 33574 orig_img_addr[0]
.sym 33580 orig_img_addr[0]
.sym 33583 $PACKER_VCC_NET
.sym 33586 capture_data[6]
.sym 33591 capture_data[7]
.sym 33592 orig_img_addr[1]
.sym 33595 orig_img_addr[3]
.sym 33597 cam_fb.ram.0.1.0_RCLKE
.sym 33599 orig_img_addr[5]
.sym 33600 orig_img_addr[4]
.sym 33602 orig_img_addr[6]
.sym 33604 orig_img_addr[7]
.sym 33605 orig_img_addr[8]
.sym 33608 orig_img_addr[9]
.sym 33609 orig_img_addr[2]
.sym 33614 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 33616 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33618 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33627 orig_img_addr[0]
.sym 33628 orig_img_addr[1]
.sym 33630 orig_img_addr[2]
.sym 33631 orig_img_addr[3]
.sym 33632 orig_img_addr[4]
.sym 33633 orig_img_addr[5]
.sym 33634 orig_img_addr[6]
.sym 33635 orig_img_addr[7]
.sym 33636 orig_img_addr[8]
.sym 33637 orig_img_addr[9]
.sym 33638 clk50mhz_$glb_clk
.sym 33639 cam_fb.ram.0.1.0_RCLKE
.sym 33640 $PACKER_VCC_NET
.sym 33644 capture_data[7]
.sym 33648 capture_data[6]
.sym 33652 proc_fb.ram.2.3.0_RDATA
.sym 33654 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I3_O
.sym 33656 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 33657 img_proc.colorpxls_left[2]
.sym 33659 img_proc.colorpxls[6]
.sym 33660 $PACKER_VCC_NET
.sym 33661 img_proc.colorpxls_left[6]
.sym 33662 img_proc.colorpxls[11]
.sym 33663 img_proc.colorpxls_left[7]
.sym 33665 proc_img_addr[1]
.sym 33666 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 33667 proc_fb.ram.0.3.0_WCLKE
.sym 33669 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2
.sym 33670 proc_img_addr[8]
.sym 33672 proc_fb.ram.0.1.0_RCLKE
.sym 33675 proc_img_addr[7]
.sym 33683 cam_fb.ram.0.1.0_WCLKE
.sym 33685 $PACKER_VCC_NET
.sym 33689 capture_data[5]
.sym 33697 capture_addr[5]
.sym 33698 capture_addr[4]
.sym 33699 capture_addr[3]
.sym 33700 capture_addr[8]
.sym 33701 capture_addr[1]
.sym 33702 capture_data[4]
.sym 33704 capture_addr[0]
.sym 33706 capture_addr[7]
.sym 33707 capture_addr[2]
.sym 33710 capture_addr[9]
.sym 33711 capture_addr[6]
.sym 33714 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 33729 capture_addr[0]
.sym 33730 capture_addr[1]
.sym 33732 capture_addr[2]
.sym 33733 capture_addr[3]
.sym 33734 capture_addr[4]
.sym 33735 capture_addr[5]
.sym 33736 capture_addr[6]
.sym 33737 capture_addr[7]
.sym 33738 capture_addr[8]
.sym 33739 capture_addr[9]
.sym 33740 clk50mhz_$glb_clk
.sym 33741 cam_fb.ram.0.1.0_WCLKE
.sym 33743 capture_data[4]
.sym 33747 capture_data[5]
.sym 33750 $PACKER_VCC_NET
.sym 33755 img_proc.colorpxls_rght[10]
.sym 33757 img_proc.colorpxls_left[8]
.sym 33758 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 33765 capture_data[5]
.sym 33768 capture_data[4]
.sym 33769 proc_img_pxl[10]
.sym 33770 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 33771 proc_img_addr[2]
.sym 33773 proc_img_addr[4]
.sym 33774 proc_img_addr[0]
.sym 33775 proc_img_addr[0]
.sym 33777 proc_fb.dina_SB_LUT4_O_1_I3
.sym 33778 proc_img_addr[5]
.sym 33783 display_img_addr[3]
.sym 33784 display_img_addr[4]
.sym 33785 proc_fb.ram.0.3.0_RCLKE
.sym 33786 display_img_addr[6]
.sym 33787 display_img_addr[1]
.sym 33789 display_img_addr[7]
.sym 33791 display_img_addr[0]
.sym 33793 display_img_addr[8]
.sym 33795 display_img_addr[2]
.sym 33796 display_img_addr[9]
.sym 33798 display_img_addr[5]
.sym 33806 proc_img_pxl[10]
.sym 33807 proc_img_pxl[11]
.sym 33812 $PACKER_VCC_NET
.sym 33815 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 33822 proc_img_pxl[10]
.sym 33831 display_img_addr[0]
.sym 33832 display_img_addr[1]
.sym 33834 display_img_addr[2]
.sym 33835 display_img_addr[3]
.sym 33836 display_img_addr[4]
.sym 33837 display_img_addr[5]
.sym 33838 display_img_addr[6]
.sym 33839 display_img_addr[7]
.sym 33840 display_img_addr[8]
.sym 33841 display_img_addr[9]
.sym 33842 clk50mhz_$glb_clk
.sym 33843 proc_fb.ram.0.3.0_RCLKE
.sym 33844 $PACKER_VCC_NET
.sym 33848 proc_img_pxl[11]
.sym 33852 proc_img_pxl[10]
.sym 33856 proc_fb.ram.1.4.0_RDATA
.sym 33863 $PACKER_VCC_NET
.sym 33864 display_img_addr[9]
.sym 33869 proc_img_addr[9]
.sym 33871 proc_fb.ram.0.4.0_WCLKE
.sym 33872 proc_img_addr[9]
.sym 33873 $PACKER_VCC_NET
.sym 33877 proc_img_addr[6]
.sym 33878 proc_img_pxl[9]
.sym 33879 proc_img_addr[3]
.sym 33885 proc_img_addr[3]
.sym 33887 proc_img_addr[9]
.sym 33888 proc_img_pxl[9]
.sym 33894 proc_img_addr[1]
.sym 33896 proc_fb.ram.0.3.0_WCLKE
.sym 33897 proc_img_addr[8]
.sym 33898 $PACKER_VCC_NET
.sym 33901 proc_img_addr[7]
.sym 33902 proc_img_addr[6]
.sym 33908 proc_img_pxl[8]
.sym 33909 proc_img_addr[2]
.sym 33911 proc_img_addr[4]
.sym 33913 proc_img_addr[0]
.sym 33916 proc_img_addr[5]
.sym 33919 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 33933 proc_img_addr[0]
.sym 33934 proc_img_addr[1]
.sym 33936 proc_img_addr[2]
.sym 33937 proc_img_addr[3]
.sym 33938 proc_img_addr[4]
.sym 33939 proc_img_addr[5]
.sym 33940 proc_img_addr[6]
.sym 33941 proc_img_addr[7]
.sym 33942 proc_img_addr[8]
.sym 33943 proc_img_addr[9]
.sym 33944 clk50mhz_$glb_clk
.sym 33945 proc_fb.ram.0.3.0_WCLKE
.sym 33947 proc_img_pxl[8]
.sym 33951 proc_img_pxl[9]
.sym 33954 $PACKER_VCC_NET
.sym 33958 capture_addr[1]
.sym 33962 proc_fb.dina_SB_LUT4_O_1_I2
.sym 33976 cam_fb.ram.1.1.0_RDATA_2
.sym 33980 proc_img_addr[5]
.sym 33981 proc_img_pxl[10]
.sym 33991 display_img_addr[5]
.sym 33992 display_img_addr[4]
.sym 33993 display_img_addr[3]
.sym 33994 proc_img_pxl[10]
.sym 33996 display_img_addr[1]
.sym 33997 display_img_addr[0]
.sym 33998 proc_fb.ram.0.4.0_RCLKE
.sym 34000 $PACKER_VCC_NET
.sym 34002 display_img_addr[7]
.sym 34008 display_img_addr[6]
.sym 34010 display_img_addr[8]
.sym 34011 display_img_addr[2]
.sym 34013 proc_img_pxl[11]
.sym 34016 display_img_addr[9]
.sym 34023 proc_img_pxl[9]
.sym 34035 display_img_addr[0]
.sym 34036 display_img_addr[1]
.sym 34038 display_img_addr[2]
.sym 34039 display_img_addr[3]
.sym 34040 display_img_addr[4]
.sym 34041 display_img_addr[5]
.sym 34042 display_img_addr[6]
.sym 34043 display_img_addr[7]
.sym 34044 display_img_addr[8]
.sym 34045 display_img_addr[9]
.sym 34046 clk50mhz_$glb_clk
.sym 34047 proc_fb.ram.0.4.0_RCLKE
.sym 34048 $PACKER_VCC_NET
.sym 34052 proc_img_pxl[11]
.sym 34056 proc_img_pxl[10]
.sym 34060 proc_fb.ram.1.1.0_RDATA
.sym 34065 img_proc.colorpxls_bin01[7]
.sym 34066 $PACKER_VCC_NET
.sym 34067 display_img_addr[5]
.sym 34068 $PACKER_VCC_NET
.sym 34071 $PACKER_VCC_NET
.sym 34074 proc_img_pxl[9]
.sym 34075 proc_fb.ram.0.3.0_WCLKE
.sym 34076 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2
.sym 34082 proc_img_addr[8]
.sym 34083 proc_img_addr[7]
.sym 34084 proc_img_addr[1]
.sym 34089 proc_img_addr[7]
.sym 34092 proc_img_addr[8]
.sym 34096 proc_img_pxl[8]
.sym 34098 proc_img_addr[9]
.sym 34100 proc_fb.ram.0.4.0_WCLKE
.sym 34102 $PACKER_VCC_NET
.sym 34106 proc_img_addr[6]
.sym 34107 proc_img_addr[1]
.sym 34110 proc_img_addr[2]
.sym 34112 proc_img_addr[0]
.sym 34115 proc_img_addr[4]
.sym 34117 proc_img_pxl[9]
.sym 34118 proc_img_addr[5]
.sym 34120 proc_img_addr[3]
.sym 34137 proc_img_addr[0]
.sym 34138 proc_img_addr[1]
.sym 34140 proc_img_addr[2]
.sym 34141 proc_img_addr[3]
.sym 34142 proc_img_addr[4]
.sym 34143 proc_img_addr[5]
.sym 34144 proc_img_addr[6]
.sym 34145 proc_img_addr[7]
.sym 34146 proc_img_addr[8]
.sym 34147 proc_img_addr[9]
.sym 34148 clk50mhz_$glb_clk
.sym 34149 proc_fb.ram.0.4.0_WCLKE
.sym 34151 proc_img_pxl[8]
.sym 34155 proc_img_pxl[9]
.sym 34158 $PACKER_VCC_NET
.sym 34168 proc_fb.dina_SB_LUT4_O_3_I3
.sym 34175 proc_img_addr[0]
.sym 34176 proc_img_addr[2]
.sym 34178 proc_img_addr[0]
.sym 34181 proc_img_addr[4]
.sym 34182 proc_fb.ram.0.0.0_WCLKE
.sym 34192 display_img_addr[8]
.sym 34195 $PACKER_VCC_NET
.sym 34197 display_img_addr[1]
.sym 34202 proc_fb.ram.0.0.0_RCLKE
.sym 34204 display_img_addr[9]
.sym 34208 display_img_addr[4]
.sym 34210 proc_img_pxl[10]
.sym 34212 display_img_addr[6]
.sym 34213 display_img_addr[3]
.sym 34214 display_img_addr[0]
.sym 34215 display_img_addr[2]
.sym 34217 proc_img_pxl[11]
.sym 34218 display_img_addr[5]
.sym 34220 display_img_addr[7]
.sym 34227 proc_img_addr[8]
.sym 34228 proc_img_addr[1]
.sym 34239 display_img_addr[0]
.sym 34240 display_img_addr[1]
.sym 34242 display_img_addr[2]
.sym 34243 display_img_addr[3]
.sym 34244 display_img_addr[4]
.sym 34245 display_img_addr[5]
.sym 34246 display_img_addr[6]
.sym 34247 display_img_addr[7]
.sym 34248 display_img_addr[8]
.sym 34249 display_img_addr[9]
.sym 34250 clk50mhz_$glb_clk
.sym 34251 proc_fb.ram.0.0.0_RCLKE
.sym 34252 $PACKER_VCC_NET
.sym 34256 proc_img_pxl[11]
.sym 34260 proc_img_pxl[10]
.sym 34261 $PACKER_VCC_NET
.sym 34263 proc_fb.ram.0.1.0_WCLKE
.sym 34264 proc_fb.ram.2.1.0_RDATA
.sym 34265 capture_data[6]
.sym 34272 display_img_addr[9]
.sym 34273 proc_fb.dina_SB_LUT4_O_6_I3
.sym 34277 $PACKER_VCC_NET
.sym 34278 proc_img_addr[7]
.sym 34279 proc_fb.ram.0.4.0_WCLKE
.sym 34281 $PACKER_VCC_NET
.sym 34284 proc_img_addr[6]
.sym 34285 proc_img_addr[6]
.sym 34286 proc_img_addr[3]
.sym 34288 proc_img_addr[9]
.sym 34293 proc_img_addr[7]
.sym 34297 $PACKER_VCC_NET
.sym 34300 proc_img_pxl[8]
.sym 34301 proc_img_pxl[9]
.sym 34309 proc_img_addr[3]
.sym 34310 proc_img_addr[6]
.sym 34311 proc_img_addr[9]
.sym 34314 proc_img_addr[2]
.sym 34316 proc_img_addr[0]
.sym 34318 proc_img_addr[5]
.sym 34319 proc_img_addr[4]
.sym 34320 proc_fb.ram.0.0.0_WCLKE
.sym 34321 proc_img_addr[8]
.sym 34322 proc_img_addr[1]
.sym 34341 proc_img_addr[0]
.sym 34342 proc_img_addr[1]
.sym 34344 proc_img_addr[2]
.sym 34345 proc_img_addr[3]
.sym 34346 proc_img_addr[4]
.sym 34347 proc_img_addr[5]
.sym 34348 proc_img_addr[6]
.sym 34349 proc_img_addr[7]
.sym 34350 proc_img_addr[8]
.sym 34351 proc_img_addr[9]
.sym 34352 clk50mhz_$glb_clk
.sym 34353 proc_fb.ram.0.0.0_WCLKE
.sym 34355 proc_img_pxl[8]
.sym 34359 proc_img_pxl[9]
.sym 34362 $PACKER_VCC_NET
.sym 34365 proc_fb.ram.0.2.0_RCLKE
.sym 34375 capture.data_rg1[3]
.sym 34380 cam_fb.ram.1.1.0_RDATA_2
.sym 34383 proc_img_addr[8]
.sym 34384 proc_img_addr[5]
.sym 34385 proc_img_addr[1]
.sym 34389 proc_img_addr[0]
.sym 34395 display_img_addr[5]
.sym 34398 display_img_addr[6]
.sym 34402 display_img_addr[2]
.sym 34404 display_img_addr[1]
.sym 34405 display_img_addr[8]
.sym 34406 display_img_addr[3]
.sym 34408 display_img_addr[7]
.sym 34409 display_img_addr[4]
.sym 34412 proc_img_pxl[6]
.sym 34413 proc_fb.ram.0.3.0_RCLKE
.sym 34415 $PACKER_VCC_NET
.sym 34418 display_img_addr[0]
.sym 34419 proc_img_pxl[7]
.sym 34424 display_img_addr[9]
.sym 34427 proc_img_addr[7]
.sym 34431 proc_img_addr[3]
.sym 34432 proc_img_addr[4]
.sym 34443 display_img_addr[0]
.sym 34444 display_img_addr[1]
.sym 34446 display_img_addr[2]
.sym 34447 display_img_addr[3]
.sym 34448 display_img_addr[4]
.sym 34449 display_img_addr[5]
.sym 34450 display_img_addr[6]
.sym 34451 display_img_addr[7]
.sym 34452 display_img_addr[8]
.sym 34453 display_img_addr[9]
.sym 34454 clk50mhz_$glb_clk
.sym 34455 proc_fb.ram.0.3.0_RCLKE
.sym 34456 $PACKER_VCC_NET
.sym 34460 proc_img_pxl[7]
.sym 34464 proc_img_pxl[6]
.sym 34472 display_img_addr[3]
.sym 34475 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 34477 display_img_addr[4]
.sym 34479 display_img_addr[5]
.sym 34480 $PACKER_VCC_NET
.sym 34483 proc_fb.ram.0.3.0_WCLKE
.sym 34484 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2
.sym 34486 proc_img_addr[1]
.sym 34490 proc_img_addr[7]
.sym 34491 proc_img_addr[8]
.sym 34492 proc_img_addr[1]
.sym 34501 proc_img_addr[1]
.sym 34504 proc_img_pxl[5]
.sym 34508 proc_fb.ram.0.3.0_WCLKE
.sym 34510 $PACKER_VCC_NET
.sym 34511 proc_img_addr[6]
.sym 34513 proc_img_addr[7]
.sym 34514 proc_img_pxl[4]
.sym 34515 proc_img_addr[9]
.sym 34517 proc_img_addr[3]
.sym 34518 proc_img_addr[4]
.sym 34521 proc_img_addr[8]
.sym 34522 proc_img_addr[5]
.sym 34525 proc_img_addr[2]
.sym 34527 proc_img_addr[0]
.sym 34530 orig_img_addr[4]
.sym 34531 orig_img_addr[0]
.sym 34545 proc_img_addr[0]
.sym 34546 proc_img_addr[1]
.sym 34548 proc_img_addr[2]
.sym 34549 proc_img_addr[3]
.sym 34550 proc_img_addr[4]
.sym 34551 proc_img_addr[5]
.sym 34552 proc_img_addr[6]
.sym 34553 proc_img_addr[7]
.sym 34554 proc_img_addr[8]
.sym 34555 proc_img_addr[9]
.sym 34556 clk50mhz_$glb_clk
.sym 34557 proc_fb.ram.0.3.0_WCLKE
.sym 34559 proc_img_pxl[4]
.sym 34563 proc_img_pxl[5]
.sym 34566 $PACKER_VCC_NET
.sym 34568 proc_img_addr[4]
.sym 34569 proc_img_addr[4]
.sym 34581 proc_fb.dina_SB_LUT4_O_I2
.sym 34585 proc_fb.ram.0.0.0_WCLKE
.sym 34587 proc_img_addr[3]
.sym 34589 proc_img_addr[4]
.sym 34590 proc_fb.ram.0.0.0_WCLKE
.sym 34591 proc_img_addr[2]
.sym 34594 proc_img_addr[0]
.sym 34603 $PACKER_VCC_NET
.sym 34610 proc_fb.ram.0.0.0_RCLKE
.sym 34611 display_img_addr[0]
.sym 34612 display_img_addr[9]
.sym 34613 proc_img_pxl[6]
.sym 34615 display_img_addr[7]
.sym 34616 display_img_addr[8]
.sym 34620 display_img_addr[4]
.sym 34621 display_img_addr[3]
.sym 34625 proc_img_pxl[7]
.sym 34626 display_img_addr[5]
.sym 34627 display_img_addr[2]
.sym 34628 display_img_addr[1]
.sym 34629 display_img_addr[6]
.sym 34632 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2
.sym 34633 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 34635 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34637 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 34647 display_img_addr[0]
.sym 34648 display_img_addr[1]
.sym 34650 display_img_addr[2]
.sym 34651 display_img_addr[3]
.sym 34652 display_img_addr[4]
.sym 34653 display_img_addr[5]
.sym 34654 display_img_addr[6]
.sym 34655 display_img_addr[7]
.sym 34656 display_img_addr[8]
.sym 34657 display_img_addr[9]
.sym 34658 clk50mhz_$glb_clk
.sym 34659 proc_fb.ram.0.0.0_RCLKE
.sym 34660 $PACKER_VCC_NET
.sym 34664 proc_img_pxl[7]
.sym 34668 proc_img_pxl[6]
.sym 34679 $PACKER_VCC_NET
.sym 34680 display_img_addr[9]
.sym 34685 $PACKER_VCC_NET
.sym 34686 proc_fb.ram.0.4.0_WCLKE
.sym 34688 proc_img_addr[3]
.sym 34690 proc_img_addr[4]
.sym 34692 proc_img_addr[6]
.sym 34694 proc_img_addr[3]
.sym 34696 proc_img_addr[4]
.sym 34703 proc_img_addr[3]
.sym 34705 $PACKER_VCC_NET
.sym 34708 proc_img_pxl[5]
.sym 34709 proc_img_pxl[4]
.sym 34715 proc_img_addr[6]
.sym 34717 proc_img_addr[7]
.sym 34718 proc_img_addr[0]
.sym 34719 proc_img_addr[1]
.sym 34720 proc_img_addr[8]
.sym 34723 proc_img_addr[9]
.sym 34726 proc_img_addr[5]
.sym 34727 proc_img_addr[4]
.sym 34728 proc_fb.ram.0.0.0_WCLKE
.sym 34729 proc_img_addr[2]
.sym 34734 proc_img_addr[0]
.sym 34740 cam_fb.ram.0.4.0_RCLKE
.sym 34749 proc_img_addr[0]
.sym 34750 proc_img_addr[1]
.sym 34752 proc_img_addr[2]
.sym 34753 proc_img_addr[3]
.sym 34754 proc_img_addr[4]
.sym 34755 proc_img_addr[5]
.sym 34756 proc_img_addr[6]
.sym 34757 proc_img_addr[7]
.sym 34758 proc_img_addr[8]
.sym 34759 proc_img_addr[9]
.sym 34760 clk50mhz_$glb_clk
.sym 34761 proc_fb.ram.0.0.0_WCLKE
.sym 34763 proc_img_pxl[4]
.sym 34767 proc_img_pxl[5]
.sym 34770 $PACKER_VCC_NET
.sym 34771 orig_img_addr[6]
.sym 34775 orig_img_addr[4]
.sym 34779 orig_img_addr[5]
.sym 34791 proc_img_addr[8]
.sym 34792 proc_img_addr[5]
.sym 34793 proc_img_addr[2]
.sym 34796 proc_img_addr[0]
.sym 34797 proc_img_addr[6]
.sym 34798 proc_img_addr[1]
.sym 34803 display_img_addr[7]
.sym 34804 display_img_addr[8]
.sym 34805 display_img_addr[1]
.sym 34806 proc_img_pxl[6]
.sym 34809 display_img_addr[3]
.sym 34810 display_img_addr[2]
.sym 34813 display_img_addr[4]
.sym 34814 proc_fb.ram.0.2.0_RCLKE
.sym 34817 display_img_addr[6]
.sym 34818 display_img_addr[5]
.sym 34823 $PACKER_VCC_NET
.sym 34829 proc_img_pxl[7]
.sym 34831 display_img_addr[0]
.sym 34832 display_img_addr[9]
.sym 34837 proc_fb.ram.0.2.0_WCLKE
.sym 34838 proc_img_addr[6]
.sym 34851 display_img_addr[0]
.sym 34852 display_img_addr[1]
.sym 34854 display_img_addr[2]
.sym 34855 display_img_addr[3]
.sym 34856 display_img_addr[4]
.sym 34857 display_img_addr[5]
.sym 34858 display_img_addr[6]
.sym 34859 display_img_addr[7]
.sym 34860 display_img_addr[8]
.sym 34861 display_img_addr[9]
.sym 34862 clk50mhz_$glb_clk
.sym 34863 proc_fb.ram.0.2.0_RCLKE
.sym 34864 $PACKER_VCC_NET
.sym 34868 proc_img_pxl[7]
.sym 34872 proc_img_pxl[6]
.sym 34879 display_img_addr[4]
.sym 34881 $PACKER_VCC_NET
.sym 34886 display_img_addr[5]
.sym 34889 proc_img_addr[1]
.sym 34890 proc_fb.ram.0.3.0_WCLKE
.sym 34891 proc_img_addr[9]
.sym 34892 proc_img_addr[8]
.sym 34898 proc_img_addr[7]
.sym 34899 proc_img_addr[7]
.sym 34905 proc_img_addr[7]
.sym 34906 proc_img_addr[0]
.sym 34910 proc_img_pxl[4]
.sym 34912 proc_img_pxl[5]
.sym 34916 proc_img_addr[9]
.sym 34917 proc_img_addr[4]
.sym 34918 $PACKER_VCC_NET
.sym 34921 proc_img_addr[3]
.sym 34923 proc_fb.ram.0.2.0_WCLKE
.sym 34924 proc_img_addr[6]
.sym 34929 proc_img_addr[8]
.sym 34930 proc_img_addr[5]
.sym 34931 proc_img_addr[2]
.sym 34936 proc_img_addr[1]
.sym 34953 proc_img_addr[0]
.sym 34954 proc_img_addr[1]
.sym 34956 proc_img_addr[2]
.sym 34957 proc_img_addr[3]
.sym 34958 proc_img_addr[4]
.sym 34959 proc_img_addr[5]
.sym 34960 proc_img_addr[6]
.sym 34961 proc_img_addr[7]
.sym 34962 proc_img_addr[8]
.sym 34963 proc_img_addr[9]
.sym 34964 clk50mhz_$glb_clk
.sym 34965 proc_fb.ram.0.2.0_WCLKE
.sym 34967 proc_img_pxl[4]
.sym 34971 proc_img_pxl[5]
.sym 34974 $PACKER_VCC_NET
.sym 34975 cam_fb.ram.0.2.0_RCLKE
.sym 34991 proc_img_addr[3]
.sym 34992 proc_fb.ram.0.0.0_WCLKE
.sym 34993 proc_img_addr[6]
.sym 34995 proc_img_addr[2]
.sym 34997 proc_img_addr[4]
.sym 35002 proc_img_addr[4]
.sym 35009 display_img_addr[9]
.sym 35012 display_img_addr[2]
.sym 35017 display_img_addr[6]
.sym 35019 display_img_addr[0]
.sym 35020 $PACKER_VCC_NET
.sym 35023 display_img_addr[7]
.sym 35024 display_img_addr[8]
.sym 35025 proc_fb.ram.0.4.0_RCLKE
.sym 35028 proc_img_pxl[2]
.sym 35029 display_img_addr[1]
.sym 35031 display_img_addr[4]
.sym 35034 display_img_addr[3]
.sym 35037 proc_img_pxl[3]
.sym 35038 display_img_addr[5]
.sym 35040 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 35041 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 35042 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 35043 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 35044 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 35045 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 35046 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 35055 display_img_addr[0]
.sym 35056 display_img_addr[1]
.sym 35058 display_img_addr[2]
.sym 35059 display_img_addr[3]
.sym 35060 display_img_addr[4]
.sym 35061 display_img_addr[5]
.sym 35062 display_img_addr[6]
.sym 35063 display_img_addr[7]
.sym 35064 display_img_addr[8]
.sym 35065 display_img_addr[9]
.sym 35066 clk50mhz_$glb_clk
.sym 35067 proc_fb.ram.0.4.0_RCLKE
.sym 35068 $PACKER_VCC_NET
.sym 35072 proc_img_pxl[3]
.sym 35076 proc_img_pxl[2]
.sym 35081 $PACKER_VCC_NET
.sym 35083 display_img_addr[6]
.sym 35085 display_img_addr[9]
.sym 35088 $PACKER_VCC_NET
.sym 35094 proc_img_pxl[2]
.sym 35097 proc_img_addr[3]
.sym 35098 proc_fb.ram.0.4.0_WCLKE
.sym 35100 proc_img_addr[4]
.sym 35101 proc_fb.ram.0.4.0_WCLKE
.sym 35102 proc_img_pxl[1]
.sym 35104 proc_img_addr[3]
.sym 35111 proc_fb.ram.0.4.0_WCLKE
.sym 35112 proc_img_pxl[1]
.sym 35118 proc_img_addr[1]
.sym 35119 proc_img_addr[8]
.sym 35120 proc_img_addr[9]
.sym 35122 $PACKER_VCC_NET
.sym 35125 proc_img_addr[7]
.sym 35126 proc_img_pxl[0]
.sym 35129 proc_img_addr[3]
.sym 35130 proc_img_addr[0]
.sym 35132 proc_img_addr[6]
.sym 35133 proc_img_addr[2]
.sym 35134 proc_img_addr[5]
.sym 35135 proc_img_addr[4]
.sym 35141 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 35142 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 35143 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 35144 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 35145 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 35146 capture_addr[11]
.sym 35147 capture_addr[10]
.sym 35148 capture_addr[12]
.sym 35157 proc_img_addr[0]
.sym 35158 proc_img_addr[1]
.sym 35160 proc_img_addr[2]
.sym 35161 proc_img_addr[3]
.sym 35162 proc_img_addr[4]
.sym 35163 proc_img_addr[5]
.sym 35164 proc_img_addr[6]
.sym 35165 proc_img_addr[7]
.sym 35166 proc_img_addr[8]
.sym 35167 proc_img_addr[9]
.sym 35168 clk50mhz_$glb_clk
.sym 35169 proc_fb.ram.0.4.0_WCLKE
.sym 35171 proc_img_pxl[0]
.sym 35175 proc_img_pxl[1]
.sym 35178 $PACKER_VCC_NET
.sym 35179 capture_addr[1]
.sym 35185 capture_addr[6]
.sym 35196 proc_img_addr[0]
.sym 35198 proc_img_addr[6]
.sym 35199 proc_img_addr[8]
.sym 35200 proc_img_addr[5]
.sym 35202 proc_img_addr[1]
.sym 35211 display_img_addr[7]
.sym 35212 display_img_addr[8]
.sym 35213 display_img_addr[3]
.sym 35216 display_img_addr[6]
.sym 35217 display_img_addr[1]
.sym 35219 display_img_addr[4]
.sym 35221 display_img_addr[2]
.sym 35224 $PACKER_VCC_NET
.sym 35226 display_img_addr[5]
.sym 35228 proc_img_pxl[3]
.sym 35229 proc_fb.ram.0.3.0_RCLKE
.sym 35234 display_img_addr[0]
.sym 35235 proc_img_pxl[2]
.sym 35236 display_img_addr[9]
.sym 35243 proc_img_pxl[2]
.sym 35244 proc_img_addr[10]
.sym 35245 proc_fb.ram.0.4.0_WCLKE
.sym 35246 proc_img_addr[12]
.sym 35247 proc_img_pxl[1]
.sym 35248 proc_img_addr[11]
.sym 35249 proc_fb.ram.0.3.0_WCLKE
.sym 35259 display_img_addr[0]
.sym 35260 display_img_addr[1]
.sym 35262 display_img_addr[2]
.sym 35263 display_img_addr[3]
.sym 35264 display_img_addr[4]
.sym 35265 display_img_addr[5]
.sym 35266 display_img_addr[6]
.sym 35267 display_img_addr[7]
.sym 35268 display_img_addr[8]
.sym 35269 display_img_addr[9]
.sym 35270 clk50mhz_$glb_clk
.sym 35271 proc_fb.ram.0.3.0_RCLKE
.sym 35272 $PACKER_VCC_NET
.sym 35276 proc_img_pxl[3]
.sym 35280 proc_img_pxl[2]
.sym 35281 capture_addr[7]
.sym 35286 capture.vsync_3up
.sym 35287 display_img_addr[2]
.sym 35289 $PACKER_VCC_NET
.sym 35290 capture.pclk_rise
.sym 35292 $PACKER_VCC_NET
.sym 35297 proc_img_addr[1]
.sym 35298 proc_img_addr[9]
.sym 35300 proc_img_addr[8]
.sym 35302 proc_fb.ram.0.3.0_WCLKE
.sym 35303 proc_img_addr[7]
.sym 35306 proc_img_pxl[2]
.sym 35307 proc_img_addr[7]
.sym 35313 proc_img_addr[9]
.sym 35321 proc_img_pxl[0]
.sym 35324 proc_fb.ram.0.3.0_WCLKE
.sym 35326 $PACKER_VCC_NET
.sym 35327 proc_img_addr[4]
.sym 35328 proc_img_addr[7]
.sym 35330 proc_img_addr[2]
.sym 35331 proc_img_addr[3]
.sym 35334 proc_img_addr[0]
.sym 35336 proc_img_addr[6]
.sym 35337 proc_img_addr[8]
.sym 35338 proc_img_addr[5]
.sym 35340 proc_img_addr[1]
.sym 35341 proc_img_pxl[1]
.sym 35345 proc_fb.ram.0.2.0_WCLKE
.sym 35346 proc_img_addr[2]
.sym 35349 proc_fb.ram.0.0.0_WCLKE
.sym 35350 proc_fb.ram.0.1.0_WCLKE
.sym 35351 proc_we
.sym 35361 proc_img_addr[0]
.sym 35362 proc_img_addr[1]
.sym 35364 proc_img_addr[2]
.sym 35365 proc_img_addr[3]
.sym 35366 proc_img_addr[4]
.sym 35367 proc_img_addr[5]
.sym 35368 proc_img_addr[6]
.sym 35369 proc_img_addr[7]
.sym 35370 proc_img_addr[8]
.sym 35371 proc_img_addr[9]
.sym 35372 clk50mhz_$glb_clk
.sym 35373 proc_fb.ram.0.3.0_WCLKE
.sym 35375 proc_img_pxl[0]
.sym 35379 proc_img_pxl[1]
.sym 35382 $PACKER_VCC_NET
.sym 35393 cam_fb.ram.0.2.0_WCLKE
.sym 35394 proc_img_pxl[2]
.sym 35397 proc_fb.dina_SB_LUT4_O_9_I1
.sym 35400 proc_fb.ram.0.0.0_WCLKE
.sym 35403 proc_img_pxl[1]
.sym 35404 proc_img_addr[3]
.sym 35405 proc_img_addr[4]
.sym 35406 proc_img_addr[4]
.sym 35409 proc_img_addr[6]
.sym 35415 display_img_addr[5]
.sym 35419 display_img_addr[7]
.sym 35420 display_img_addr[2]
.sym 35422 display_img_addr[0]
.sym 35423 proc_img_pxl[2]
.sym 35424 display_img_addr[9]
.sym 35426 proc_fb.ram.0.1.0_RCLKE
.sym 35428 $PACKER_VCC_NET
.sym 35429 proc_img_pxl[3]
.sym 35432 display_img_addr[4]
.sym 35436 display_img_addr[6]
.sym 35442 display_img_addr[1]
.sym 35443 display_img_addr[8]
.sym 35446 display_img_addr[3]
.sym 35447 proc_img_addr[9]
.sym 35449 proc_fb.ram.0.1.0_WCLKE
.sym 35463 display_img_addr[0]
.sym 35464 display_img_addr[1]
.sym 35466 display_img_addr[2]
.sym 35467 display_img_addr[3]
.sym 35468 display_img_addr[4]
.sym 35469 display_img_addr[5]
.sym 35470 display_img_addr[6]
.sym 35471 display_img_addr[7]
.sym 35472 display_img_addr[8]
.sym 35473 display_img_addr[9]
.sym 35474 clk50mhz_$glb_clk
.sym 35475 proc_fb.ram.0.1.0_RCLKE
.sym 35476 $PACKER_VCC_NET
.sym 35480 proc_img_pxl[3]
.sym 35484 proc_img_pxl[2]
.sym 35485 $PACKER_VCC_NET
.sym 35486 proc_fb.ram.0.1.0_WCLKE
.sym 35488 $PACKER_VCC_NET
.sym 35496 $PACKER_VCC_NET
.sym 35498 proc_img_addr[2]
.sym 35499 display_img_addr[5]
.sym 35501 proc_img_addr[3]
.sym 35504 proc_img_pxl[1]
.sym 35505 proc_img_addr[1]
.sym 35510 proc_img_addr[7]
.sym 35518 proc_img_addr[2]
.sym 35520 proc_img_pxl[0]
.sym 35526 proc_img_addr[1]
.sym 35527 proc_img_addr[8]
.sym 35530 $PACKER_VCC_NET
.sym 35532 proc_img_addr[7]
.sym 35533 proc_img_addr[9]
.sym 35535 proc_fb.ram.0.1.0_WCLKE
.sym 35538 proc_img_addr[0]
.sym 35539 proc_img_addr[5]
.sym 35541 proc_img_pxl[1]
.sym 35542 proc_img_addr[3]
.sym 35543 proc_img_addr[4]
.sym 35547 proc_img_addr[6]
.sym 35555 proc_img_addr[5]
.sym 35565 proc_img_addr[0]
.sym 35566 proc_img_addr[1]
.sym 35568 proc_img_addr[2]
.sym 35569 proc_img_addr[3]
.sym 35570 proc_img_addr[4]
.sym 35571 proc_img_addr[5]
.sym 35572 proc_img_addr[6]
.sym 35573 proc_img_addr[7]
.sym 35574 proc_img_addr[8]
.sym 35575 proc_img_addr[9]
.sym 35576 clk50mhz_$glb_clk
.sym 35577 proc_fb.ram.0.1.0_WCLKE
.sym 35579 proc_img_pxl[0]
.sym 35583 proc_img_pxl[1]
.sym 35586 $PACKER_VCC_NET
.sym 35596 proc_img_pxl[0]
.sym 35603 proc_img_addr[8]
.sym 35604 proc_img_addr[0]
.sym 35606 proc_img_addr[6]
.sym 35607 proc_fb.ram.0.2.0_RDATA_1
.sym 35608 proc_img_addr[5]
.sym 35610 proc_fb.ram.0.2.0_WCLKE
.sym 35621 proc_fb.ram.0.2.0_RCLKE
.sym 35622 proc_img_pxl[3]
.sym 35627 proc_img_pxl[2]
.sym 35628 display_img_addr[1]
.sym 35629 display_img_addr[2]
.sym 35630 display_img_addr[3]
.sym 35631 display_img_addr[4]
.sym 35632 display_img_addr[5]
.sym 35633 display_img_addr[6]
.sym 35634 display_img_addr[7]
.sym 35639 $PACKER_VCC_NET
.sym 35642 display_img_addr[0]
.sym 35643 display_img_addr[8]
.sym 35644 display_img_addr[9]
.sym 35667 display_img_addr[0]
.sym 35668 display_img_addr[1]
.sym 35670 display_img_addr[2]
.sym 35671 display_img_addr[3]
.sym 35672 display_img_addr[4]
.sym 35673 display_img_addr[5]
.sym 35674 display_img_addr[6]
.sym 35675 display_img_addr[7]
.sym 35676 display_img_addr[8]
.sym 35677 display_img_addr[9]
.sym 35678 clk50mhz_$glb_clk
.sym 35679 proc_fb.ram.0.2.0_RCLKE
.sym 35680 $PACKER_VCC_NET
.sym 35684 proc_img_pxl[3]
.sym 35688 proc_img_pxl[2]
.sym 35694 proc_img_addr[5]
.sym 35701 $PACKER_VCC_NET
.sym 35706 proc_img_addr[8]
.sym 35707 proc_img_addr[1]
.sym 35711 proc_img_addr[7]
.sym 35714 proc_img_addr[9]
.sym 35715 proc_img_pxl[2]
.sym 35725 $PACKER_VCC_NET
.sym 35726 proc_img_pxl[0]
.sym 35727 proc_img_addr[5]
.sym 35729 proc_img_addr[8]
.sym 35730 proc_img_addr[3]
.sym 35731 proc_img_pxl[1]
.sym 35733 proc_img_addr[2]
.sym 35734 proc_img_addr[1]
.sym 35737 proc_img_addr[7]
.sym 35738 proc_img_addr[4]
.sym 35744 proc_img_addr[6]
.sym 35745 proc_img_addr[0]
.sym 35746 proc_img_addr[9]
.sym 35748 proc_fb.ram.0.2.0_WCLKE
.sym 35753 proc_img_addr[0]
.sym 35769 proc_img_addr[0]
.sym 35770 proc_img_addr[1]
.sym 35772 proc_img_addr[2]
.sym 35773 proc_img_addr[3]
.sym 35774 proc_img_addr[4]
.sym 35775 proc_img_addr[5]
.sym 35776 proc_img_addr[6]
.sym 35777 proc_img_addr[7]
.sym 35778 proc_img_addr[8]
.sym 35779 proc_img_addr[9]
.sym 35780 clk50mhz_$glb_clk
.sym 35781 proc_fb.ram.0.2.0_WCLKE
.sym 35783 proc_img_pxl[0]
.sym 35787 proc_img_pxl[1]
.sym 35790 $PACKER_VCC_NET
.sym 35810 proc_img_addr[4]
.sym 35811 proc_img_pxl[1]
.sym 35812 proc_img_addr[3]
.sym 35813 proc_img_addr[6]
.sym 35814 proc_fb.ram.0.0.0_WCLKE
.sym 35824 display_img_addr[4]
.sym 35826 display_img_addr[6]
.sym 35827 $PACKER_VCC_NET
.sym 35828 display_img_addr[2]
.sym 35832 display_img_addr[5]
.sym 35833 proc_img_pxl[3]
.sym 35834 display_img_addr[1]
.sym 35836 display_img_addr[7]
.sym 35838 display_img_addr[3]
.sym 35841 proc_fb.ram.0.0.0_RCLKE
.sym 35846 display_img_addr[0]
.sym 35847 display_img_addr[8]
.sym 35848 display_img_addr[9]
.sym 35853 proc_img_pxl[2]
.sym 35871 display_img_addr[0]
.sym 35872 display_img_addr[1]
.sym 35874 display_img_addr[2]
.sym 35875 display_img_addr[3]
.sym 35876 display_img_addr[4]
.sym 35877 display_img_addr[5]
.sym 35878 display_img_addr[6]
.sym 35879 display_img_addr[7]
.sym 35880 display_img_addr[8]
.sym 35881 display_img_addr[9]
.sym 35882 clk50mhz_$glb_clk
.sym 35883 proc_fb.ram.0.0.0_RCLKE
.sym 35884 $PACKER_VCC_NET
.sym 35888 proc_img_pxl[3]
.sym 35892 proc_img_pxl[2]
.sym 35900 display_img_addr[6]
.sym 35903 $PACKER_VCC_NET
.sym 35908 display_img_addr[5]
.sym 35927 proc_img_addr[5]
.sym 35930 proc_img_pxl[0]
.sym 35933 proc_img_addr[0]
.sym 35936 proc_img_addr[1]
.sym 35938 $PACKER_VCC_NET
.sym 35940 proc_img_addr[7]
.sym 35941 proc_img_addr[9]
.sym 35948 proc_img_addr[4]
.sym 35949 proc_img_pxl[1]
.sym 35950 proc_img_addr[3]
.sym 35951 proc_img_addr[6]
.sym 35952 proc_fb.ram.0.0.0_WCLKE
.sym 35953 proc_img_addr[8]
.sym 35955 proc_img_addr[2]
.sym 35969 proc_img_addr[0]
.sym 35970 proc_img_addr[1]
.sym 35972 proc_img_addr[2]
.sym 35973 proc_img_addr[3]
.sym 35974 proc_img_addr[4]
.sym 35975 proc_img_addr[5]
.sym 35976 proc_img_addr[6]
.sym 35977 proc_img_addr[7]
.sym 35978 proc_img_addr[8]
.sym 35979 proc_img_addr[9]
.sym 35980 clk50mhz_$glb_clk
.sym 35981 proc_fb.ram.0.0.0_WCLKE
.sym 35983 proc_img_pxl[0]
.sym 35987 proc_img_pxl[1]
.sym 35990 $PACKER_VCC_NET
.sym 36015 proc_img_addr[8]
.sym 36087 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 36088 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_O
.sym 36089 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36090 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 36091 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I0
.sym 36092 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36093 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36094 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36099 proc_img_addr[0]
.sym 36102 proc_img_addr[8]
.sym 36106 proc_img_addr[3]
.sym 36108 proc_img_addr[5]
.sym 36109 proc_img_addr[4]
.sym 36111 proc_fb.ram.0.4.0_WCLKE
.sym 36131 led_SB_LUT4_O_I1
.sym 36135 camera_config_steps[0]
.sym 36137 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36138 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36139 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 36142 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 36143 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 36144 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 36145 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 36146 camera_config_steps[2]
.sym 36148 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 36149 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36150 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 36152 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36153 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 36155 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 36156 camera_config_steps[3]
.sym 36157 centroid[3]
.sym 36162 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 36163 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 36164 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 36168 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 36169 camera_config_steps[0]
.sym 36170 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 36174 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 36175 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 36177 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 36180 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36181 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 36183 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 36186 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36187 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 36188 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36189 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36193 camera_config_steps[3]
.sym 36194 camera_config_steps[2]
.sym 36198 led_SB_LUT4_O_I1
.sym 36199 centroid[3]
.sym 36200 camera_config_steps[3]
.sym 36204 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 36206 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 36215 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 36216 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 36217 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 36218 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 36219 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 36220 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 36221 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 36222 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 36225 proc_img_addr[6]
.sym 36229 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 36231 led_SB_LUT4_O_I1
.sym 36244 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 36246 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 36248 camera_config_steps[1]
.sym 36250 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 36256 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 36257 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 36258 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 36259 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 36264 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 36266 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36270 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 36272 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 36276 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36277 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 36278 centroid[3]
.sym 36280 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36293 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_O
.sym 36294 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36295 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36296 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36297 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36299 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36301 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36303 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 36304 camera_config_steps[1]
.sym 36305 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36306 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 36307 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 36308 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 36309 camera_config_steps[3]
.sym 36312 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 36313 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 36314 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 36315 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36318 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 36319 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36320 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36322 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36323 camera_config_steps[1]
.sym 36325 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36326 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36327 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36328 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36332 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36334 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 36337 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36338 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_O
.sym 36339 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 36340 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36343 camera_config_steps[1]
.sym 36344 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36345 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 36346 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 36349 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36350 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36351 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 36352 camera_config_steps[3]
.sym 36355 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 36356 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36358 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 36361 camera_config_steps[1]
.sym 36363 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36364 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36367 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 36368 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 36369 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36370 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 36374 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 36375 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 36376 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 36377 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36378 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 36379 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 36380 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 36381 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 36388 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 36389 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 36398 camera_config_steps[4]
.sym 36399 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 36400 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 36401 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 36402 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 36405 camera_config_steps[3]
.sym 36408 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 36409 camera_config_steps[5]
.sym 36415 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I3
.sym 36416 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 36420 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 36421 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 36424 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36425 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 36426 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 36427 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 36428 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 36429 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 36430 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 36432 camera_config_steps[0]
.sym 36434 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 36435 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36436 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 36437 camera_config_steps[1]
.sym 36438 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 36440 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36441 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36442 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 36443 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36445 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 36448 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 36449 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 36450 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 36451 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 36454 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36455 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 36456 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 36460 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36461 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 36462 camera_config_steps[1]
.sym 36463 camera_config_steps[0]
.sym 36466 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 36467 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36473 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 36474 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36475 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36479 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I3
.sym 36480 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 36484 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36485 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 36486 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 36490 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 36491 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 36492 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 36493 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 36497 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 36498 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 36499 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 36500 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 36501 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 36502 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_O
.sym 36503 controller.addr[4]
.sym 36504 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 36508 proc_fb.ram.0.2.0_WCLKE
.sym 36510 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 36514 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 36516 controller.i_regs.reg_rgb444_SB_LUT4_O_I1
.sym 36517 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 36519 $PACKER_VCC_NET
.sym 36520 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36522 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36523 camera_config_steps[1]
.sym 36524 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 36525 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 36526 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36528 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 36529 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36530 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 36531 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 36532 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 36538 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 36539 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 36540 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 36542 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 36543 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36545 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 36546 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 36547 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 36550 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I3
.sym 36551 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 36552 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 36553 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36554 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 36556 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 36557 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36559 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 36560 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 36562 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 36565 camera_config_steps[3]
.sym 36566 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36567 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 36572 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36573 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36574 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 36578 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 36579 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36580 camera_config_steps[3]
.sym 36584 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 36586 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 36589 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 36590 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 36591 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I3
.sym 36592 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 36595 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 36597 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 36601 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 36604 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 36607 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 36608 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 36609 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 36610 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36614 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 36615 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I3
.sym 36620 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 36621 controller.data_wr[5]
.sym 36622 controller.addr[6]
.sym 36623 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 36624 controller.data_wr[0]
.sym 36625 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 36626 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 36627 controller.data_wr[6]
.sym 36630 proc_img_addr[2]
.sym 36631 proc_img_addr[9]
.sym 36633 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 36640 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 36644 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 36645 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 36646 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 36647 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 36648 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 36652 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36653 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 36655 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 36661 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 36662 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 36663 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0
.sym 36665 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 36667 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 36669 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 36670 camera_config_steps[4]
.sym 36671 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36672 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 36673 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 36674 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36677 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 36679 camera_config_steps[5]
.sym 36680 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 36681 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 36682 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36683 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 36684 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 36685 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 36688 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 36691 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 36692 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 36694 camera_config_steps[4]
.sym 36695 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 36696 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 36701 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 36702 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 36706 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 36707 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36708 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 36709 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 36713 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 36715 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36718 camera_config_steps[4]
.sym 36719 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 36720 camera_config_steps[5]
.sym 36721 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36725 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 36726 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 36727 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 36730 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0
.sym 36731 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 36732 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 36733 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 36736 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 36737 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 36739 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 36741 clk50mhz_$glb_clk
.sym 36742 rst$SB_IO_IN_$glb_sr
.sym 36743 controller.i_sccb.send_rg[6]
.sym 36744 controller.i_sccb.send_rg[3]
.sym 36747 controller.i_sccb.send_rg[5]
.sym 36749 controller.i_sccb.send_rg[4]
.sym 36750 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 36754 display_img_addr[6]
.sym 36757 controller.data_wr[2]
.sym 36761 led_SB_LUT4_O_I1
.sym 36772 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 36773 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36775 centroid[3]
.sym 36777 img_proc.colorpxls[4]
.sym 36784 img_proc.colorpxls_left[6]
.sym 36787 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 36789 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 36791 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 36792 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 36794 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 36795 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 36798 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 36799 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36800 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 36801 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 36805 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 36806 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 36808 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 36810 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 36814 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_O
.sym 36815 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 36817 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 36820 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 36823 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 36824 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 36825 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 36826 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 36829 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36830 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 36832 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_O
.sym 36835 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 36836 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 36838 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 36841 img_proc.colorpxls_left[6]
.sym 36847 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 36849 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 36853 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 36854 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 36855 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 36856 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 36859 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 36860 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 36861 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 36862 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 36864 clk50mhz_$glb_clk
.sym 36865 rst$SB_IO_IN_$glb_sr
.sym 36866 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 36867 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 36868 centroid[1]
.sym 36869 centroid[2]
.sym 36870 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 36871 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 36872 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_O
.sym 36873 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2
.sym 36877 proc_fb.ram.0.1.0_RCLKE
.sym 36882 controller.addr[2]
.sym 36886 controller.addr[3]
.sym 36894 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36895 img_proc.colorpxls_left[0]
.sym 36897 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 36900 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I2
.sym 36901 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36912 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36913 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 36918 img_proc.colorpxls_rght[6]
.sym 36919 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 36920 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36921 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36922 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 36926 img_proc.colorpxls_rght[2]
.sym 36927 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 36928 img_proc.colorpxls_rght[1]
.sym 36929 img_proc.colorpxls_rght[7]
.sym 36930 img_proc.colorpxls_rght[0]
.sym 36933 img_proc.colorpxls_rght[5]
.sym 36934 img_proc.colorpxls_rght[3]
.sym 36935 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 36936 img_proc.colorpxls_rght[4]
.sym 36939 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 36941 img_proc.colorpxls_rght[0]
.sym 36942 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 36945 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 36947 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 36948 img_proc.colorpxls_rght[1]
.sym 36949 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 36951 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 36953 img_proc.colorpxls_rght[2]
.sym 36954 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36955 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 36957 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 36959 img_proc.colorpxls_rght[3]
.sym 36960 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 36961 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 36963 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 36965 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36966 img_proc.colorpxls_rght[4]
.sym 36967 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 36969 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 36971 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 36972 img_proc.colorpxls_rght[5]
.sym 36973 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 36975 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 36977 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 36978 img_proc.colorpxls_rght[6]
.sym 36979 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 36981 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 36983 img_proc.colorpxls_rght[7]
.sym 36984 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36985 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 36989 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 36990 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 36991 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 36992 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 36993 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 36994 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 36995 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 36996 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 37000 proc_img_addr[0]
.sym 37005 display_img_addr[9]
.sym 37015 img_proc.colorpxls_rght[7]
.sym 37016 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I2
.sym 37017 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 37022 img_proc.colorpxls_rght[7]
.sym 37023 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 37025 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 37035 img_proc.colorpxls_rght[9]
.sym 37036 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_O
.sym 37037 img_proc.colorpxls_rght[8]
.sym 37043 img_proc.colorpxls_rght[10]
.sym 37046 img_proc.colorpxls_left[4]
.sym 37048 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37050 img_proc.colorpxls_left[2]
.sym 37052 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37053 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 37055 img_proc.colorpxls_left[0]
.sym 37057 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 37058 $PACKER_VCC_NET
.sym 37059 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 37060 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 37062 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 37064 img_proc.colorpxls_rght[8]
.sym 37065 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37066 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 37068 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 37070 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37071 img_proc.colorpxls_rght[9]
.sym 37072 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 37074 $nextpnr_ICESTORM_LC_9$I3
.sym 37076 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 37077 img_proc.colorpxls_rght[10]
.sym 37078 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 37080 $nextpnr_ICESTORM_LC_9$COUT
.sym 37083 $PACKER_VCC_NET
.sym 37084 $nextpnr_ICESTORM_LC_9$I3
.sym 37087 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_O
.sym 37088 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 37089 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 37090 $nextpnr_ICESTORM_LC_9$COUT
.sym 37094 img_proc.colorpxls_left[2]
.sym 37099 img_proc.colorpxls_left[4]
.sym 37108 img_proc.colorpxls_left[0]
.sym 37109 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 37110 clk50mhz_$glb_clk
.sym 37111 rst$SB_IO_IN_$glb_sr
.sym 37112 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37113 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37114 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37115 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I3
.sym 37116 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I2
.sym 37117 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 37118 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 37119 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 37123 proc_img_addr[8]
.sym 37137 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 37138 img_proc.colorpxls_rght[0]
.sym 37153 img_proc.colorpxls[7]
.sym 37154 img_proc.colorpxls[6]
.sym 37156 img_proc.colorpxls[3]
.sym 37157 img_proc.colorpxls[4]
.sym 37158 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 37159 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 37163 img_proc.colorpxls[8]
.sym 37165 img_proc.colorpxls[2]
.sym 37166 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37167 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37168 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 37171 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 37175 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37177 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 37179 img_proc.colorpxls[1]
.sym 37182 img_proc.colorpxls[5]
.sym 37185 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1]
.sym 37187 img_proc.colorpxls[1]
.sym 37188 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 37191 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2]
.sym 37193 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 37194 img_proc.colorpxls[2]
.sym 37197 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3]
.sym 37199 img_proc.colorpxls[3]
.sym 37200 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37203 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4]
.sym 37205 img_proc.colorpxls[4]
.sym 37206 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 37209 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5]
.sym 37211 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37212 img_proc.colorpxls[5]
.sym 37215 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6]
.sym 37217 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 37218 img_proc.colorpxls[6]
.sym 37221 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7]
.sym 37223 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 37224 img_proc.colorpxls[7]
.sym 37227 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8]
.sym 37229 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37230 img_proc.colorpxls[8]
.sym 37235 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 37236 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37237 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37238 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37239 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37240 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 37241 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 37242 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37243 orig_img_addr[0]
.sym 37245 proc_img_addr[1]
.sym 37246 orig_img_addr[0]
.sym 37249 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I3
.sym 37250 img_proc.colorpxls[3]
.sym 37251 img_proc.colorpxls[8]
.sym 37253 img_proc.colorpxls[2]
.sym 37254 img_proc.colorpxls[7]
.sym 37259 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 37260 img_proc.colorpxls[7]
.sym 37265 img_proc.colorpxls_bin01[6]
.sym 37268 img_proc.colorpxls[5]
.sym 37271 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8]
.sym 37278 img_proc.colorpxls[9]
.sym 37280 img_proc.colorpxls[10]
.sym 37281 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37283 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 37285 img_proc.colorpxls[11]
.sym 37290 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 37291 img_proc.colorpxls_left[8]
.sym 37292 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 37293 img_proc.colorpxls_left[9]
.sym 37297 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 37299 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37308 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9]
.sym 37310 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37311 img_proc.colorpxls[9]
.sym 37314 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10]
.sym 37316 img_proc.colorpxls[10]
.sym 37317 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37320 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 37322 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 37323 img_proc.colorpxls[11]
.sym 37327 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 37328 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 37329 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 37330 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 37339 img_proc.colorpxls_left[9]
.sym 37352 img_proc.colorpxls_left[8]
.sym 37369 proc_img_addr[3]
.sym 37371 img_proc.colorpxls[11]
.sym 37372 img_proc.colorpxls_rght[6]
.sym 37374 img_proc.colorpxls[9]
.sym 37376 img_proc.colorpxls[10]
.sym 37383 orig_img_addr[2]
.sym 37384 orig_img_addr[7]
.sym 37385 orig_img_addr[3]
.sym 37391 orig_img_addr[8]
.sym 37392 orig_img_addr[9]
.sym 37393 cam_fb.ram.0.1.0_RCLKE
.sym 37405 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37420 img_proc.colorpxls[7]
.sym 37425 img_proc.colorpxls_bin01[6]
.sym 37438 img_proc.colorpxls_bin01[6]
.sym 37440 img_proc.colorpxls[7]
.sym 37441 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37491 proc_img_addr[4]
.sym 37492 proc_img_addr[5]
.sym 37496 cam_fb.ram.1.1.0_RDATA_1
.sym 37499 $PACKER_VCC_NET
.sym 37503 $PACKER_VCC_NET
.sym 37505 capture_addr[7]
.sym 37506 proc_fb.dina_SB_LUT4_O_2_I2
.sym 37507 capture_addr[4]
.sym 37510 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 37511 capture_addr[0]
.sym 37512 capture_addr[5]
.sym 37513 capture_addr[8]
.sym 37514 capture_addr[2]
.sym 37515 capture_addr[9]
.sym 37516 capture_addr[3]
.sym 37525 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 37528 proc_fb.dina_SB_LUT4_O_1_I2
.sym 37531 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 37532 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 37536 proc_fb.dina_SB_LUT4_O_1_I3
.sym 37537 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 37540 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37555 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 37556 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 37557 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 37558 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 37598 proc_fb.dina_SB_LUT4_O_1_I2
.sym 37599 proc_fb.dina_SB_LUT4_O_1_I3
.sym 37600 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37615 proc_fb.ram.0.4.0_WCLKE
.sym 37619 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 37635 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37660 img_proc.colorpxls_bin01[7]
.sym 37666 img_proc.colorpxls[8]
.sym 37667 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37675 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37690 img_proc.colorpxls_bin01[7]
.sym 37691 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37692 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37693 img_proc.colorpxls[8]
.sym 37737 proc_img_addr[6]
.sym 37742 proc_fb.dina_SB_LUT4_O_1_I3
.sym 37748 capture_data[4]
.sym 37762 orig_img_addr[1]
.sym 37776 proc_fb.dina_SB_LUT4_O_2_I2
.sym 37795 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37825 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37826 proc_fb.dina_SB_LUT4_O_2_I2
.sym 37861 proc_img_addr[7]
.sym 37862 $PACKER_VCC_NET
.sym 37871 $PACKER_VCC_NET
.sym 37876 orig_img_addr[7]
.sym 37877 orig_img_addr[3]
.sym 37879 orig_img_addr[8]
.sym 37882 orig_img_addr[2]
.sym 37885 cam_fb.ram.0.1.0_RCLKE
.sym 37984 proc_fb.ram.0.2.0_WCLKE
.sym 37997 capture_addr[8]
.sym 37998 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 37999 capture_addr[9]
.sym 38001 capture_addr[7]
.sym 38003 capture_addr[4]
.sym 38004 capture_addr[5]
.sym 38006 capture_addr[2]
.sym 38007 capture_addr[0]
.sym 38032 orig_img_addr[1]
.sym 38039 orig_img_addr[8]
.sym 38073 orig_img_addr[8]
.sym 38078 orig_img_addr[1]
.sym 38094 clk50mhz_$glb_clk
.sym 38095 rst$SB_IO_IN_$glb_sr
.sym 38106 proc_img_addr[2]
.sym 38107 proc_img_addr[9]
.sym 38110 proc_img_addr[1]
.sym 38230 display_img_addr[6]
.sym 38246 orig_img_addr[1]
.sym 38248 cam_fb.ram.1.3.0_RDATA_2
.sym 38252 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 38269 orig_img_addr[4]
.sym 38282 orig_img_addr[7]
.sym 38290 orig_img_addr[3]
.sym 38293 orig_img_addr[7]
.sym 38320 orig_img_addr[3]
.sym 38326 orig_img_addr[4]
.sym 38340 clk50mhz_$glb_clk
.sym 38341 rst$SB_IO_IN_$glb_sr
.sym 38345 proc_fb.dina_SB_LUT4_O_6_I2
.sym 38349 cam_fb.ram.1.3.0_RDATA_2_SB_LUT4_I0_O
.sym 38353 proc_fb.ram.0.1.0_RCLKE
.sym 38355 $PACKER_VCC_NET
.sym 38356 proc_img_addr[4]
.sym 38361 $PACKER_VCC_NET
.sym 38364 proc_img_addr[3]
.sym 38368 orig_img_addr[7]
.sym 38374 orig_img_addr[2]
.sym 38376 orig_img_addr[3]
.sym 38377 cam_fb.ram.0.1.0_RCLKE
.sym 38401 orig_img_addr[0]
.sym 38403 orig_img_addr[4]
.sym 38423 orig_img_addr[4]
.sym 38428 orig_img_addr[0]
.sym 38463 clk50mhz_$glb_clk
.sym 38464 rst$SB_IO_IN_$glb_sr
.sym 38466 orig_img_addr[1]
.sym 38467 orig_img_addr[2]
.sym 38468 orig_img_addr[3]
.sym 38469 orig_img_addr[4]
.sym 38470 orig_img_addr[5]
.sym 38471 orig_img_addr[6]
.sym 38472 orig_img_addr[7]
.sym 38476 proc_img_addr[0]
.sym 38478 cam_fb.ram.1.4.0_RDATA_2
.sym 38483 orig_img_addr[0]
.sym 38485 cam_fb.ram.1.1.0_RDATA_2
.sym 38489 capture_addr[8]
.sym 38491 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 38492 orig_img_addr[5]
.sym 38494 orig_img_addr[6]
.sym 38495 capture_addr[9]
.sym 38496 capture_addr[5]
.sym 38497 capture_addr[7]
.sym 38499 capture_addr[4]
.sym 38508 orig_img_addr[0]
.sym 38512 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 38516 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 38518 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38522 orig_img_addr[8]
.sym 38523 orig_img_addr[1]
.sym 38525 orig_img_addr[3]
.sym 38529 orig_img_addr[7]
.sym 38531 orig_img_addr[9]
.sym 38532 orig_img_addr[2]
.sym 38534 orig_img_addr[4]
.sym 38535 orig_img_addr[5]
.sym 38536 orig_img_addr[6]
.sym 38545 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 38546 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 38547 orig_img_addr[2]
.sym 38548 orig_img_addr[0]
.sym 38551 orig_img_addr[5]
.sym 38552 orig_img_addr[3]
.sym 38554 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38563 orig_img_addr[9]
.sym 38564 orig_img_addr[7]
.sym 38566 orig_img_addr[4]
.sym 38575 orig_img_addr[8]
.sym 38576 orig_img_addr[6]
.sym 38578 orig_img_addr[1]
.sym 38588 orig_img_addr[8]
.sym 38589 orig_img_addr[9]
.sym 38590 orig_img_addr[10]
.sym 38591 orig_img_addr[11]
.sym 38592 orig_img_addr[12]
.sym 38593 cam_fb.ram.0.1.0_RCLKE
.sym 38594 cam_fb.ram.0.3.0_RCLKE
.sym 38597 orig_img_addr[5]
.sym 38599 proc_img_addr[8]
.sym 38601 orig_img_addr[6]
.sym 38605 orig_img_addr[7]
.sym 38611 orig_img_addr[2]
.sym 38613 orig_img_addr[12]
.sym 38622 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38623 orig_img_addr[9]
.sym 38647 orig_img_addr[10]
.sym 38648 orig_img_addr[11]
.sym 38649 orig_img_addr[12]
.sym 38657 proc_img_addr[0]
.sym 38670 proc_img_addr[0]
.sym 38705 orig_img_addr[10]
.sym 38706 orig_img_addr[11]
.sym 38707 orig_img_addr[12]
.sym 38713 cam_fb.ram.0.0.0_RCLKE
.sym 38717 cam_fb.ram.0.2.0_RCLKE
.sym 38720 cam_fb.ram.0.1.0_RCLKE
.sym 38721 proc_img_addr[1]
.sym 38722 orig_img_addr[0]
.sym 38724 cam_fb.ram.0.3.0_RCLKE
.sym 38729 proc_fb.dina_SB_LUT4_O_8_I2
.sym 38730 orig_img_addr[8]
.sym 38735 orig_img_addr[10]
.sym 38737 orig_img_addr[11]
.sym 38746 cam_fb.ram.0.4.0_RCLKE
.sym 38764 orig_img_addr[6]
.sym 38779 proc_fb.ram.0.2.0_WCLKE
.sym 38797 proc_fb.ram.0.2.0_WCLKE
.sym 38805 orig_img_addr[6]
.sym 38832 clk50mhz_$glb_clk
.sym 38833 rst$SB_IO_IN_$glb_sr
.sym 38857 cam_fb.ram.0.0.0_RCLKE
.sym 38861 orig_img_addr[9]
.sym 38867 capture.vsync_3up
.sym 38869 capture.href_rg3_SB_LUT4_I2_O
.sym 38957 capture_addr[3]
.sym 38958 capture_addr[6]
.sym 38959 capture_addr[2]
.sym 38960 capture_addr[0]
.sym 38963 capture_addr[1]
.sym 38964 capture_addr[5]
.sym 38968 proc_img_addr[5]
.sym 38981 capture_addr[7]
.sym 38983 capture_addr[4]
.sym 38984 orig_img_addr[5]
.sym 38985 capture_addr[8]
.sym 38987 capture_addr[9]
.sym 38988 capture_addr[5]
.sym 39014 capture_addr[3]
.sym 39017 capture_addr[0]
.sym 39020 capture_addr[1]
.sym 39021 capture_addr[5]
.sym 39023 capture_addr[6]
.sym 39024 capture_addr[2]
.sym 39025 capture_addr[0]
.sym 39028 capture_addr[7]
.sym 39029 capture_addr[4]
.sym 39030 $nextpnr_ICESTORM_LC_1$O
.sym 39032 capture_addr[0]
.sym 39036 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 39038 capture_addr[1]
.sym 39040 capture_addr[0]
.sym 39042 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 39044 capture_addr[2]
.sym 39046 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 39048 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 39050 capture_addr[3]
.sym 39052 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 39054 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 39057 capture_addr[4]
.sym 39058 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 39060 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 39063 capture_addr[5]
.sym 39064 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 39066 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 39069 capture_addr[6]
.sym 39070 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 39072 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 39075 capture_addr[7]
.sym 39076 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 39080 capture_addr[8]
.sym 39081 capture_addr[9]
.sym 39082 capture.pclk_rise_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39085 capture.href_rg3_SB_LUT4_I2_O
.sym 39086 capture_addr[7]
.sym 39087 capture_addr[4]
.sym 39091 proc_fb.ram.0.4.0_WCLKE
.sym 39093 capture_addr[1]
.sym 39097 capture_addr[5]
.sym 39099 capture.href_rg2
.sym 39103 capture_addr[2]
.sym 39104 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 39106 orig_img_addr[12]
.sym 39107 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 39108 cam_fb.ram.0.1.0_RDATA_1
.sym 39109 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 39111 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 39113 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 39114 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39115 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 39116 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 39123 capture.href_rg2
.sym 39124 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 39127 capture_addr[10]
.sym 39131 capture.href_rg2
.sym 39133 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 39134 capture.vsync_3up
.sym 39137 capture_addr[8]
.sym 39139 capture.pclk_rise_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39141 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 39142 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 39143 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 39146 capture_addr[9]
.sym 39147 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 39150 capture_addr[11]
.sym 39152 capture_addr[12]
.sym 39153 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 39156 capture_addr[8]
.sym 39157 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 39159 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 39161 capture_addr[9]
.sym 39163 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 39165 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 39168 capture_addr[10]
.sym 39169 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 39171 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 39173 capture_addr[11]
.sym 39175 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 39178 capture_addr[12]
.sym 39181 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 39184 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 39185 capture.vsync_3up
.sym 39186 capture.href_rg2
.sym 39187 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 39190 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 39191 capture.href_rg2
.sym 39192 capture.vsync_3up
.sym 39193 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 39196 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 39197 capture.href_rg2
.sym 39198 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 39199 capture.vsync_3up
.sym 39200 capture.pclk_rise_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39201 clk50mhz_$glb_clk
.sym 39202 rst$SB_IO_IN_$glb_sr
.sym 39203 capture.cnt_pxl_base[9]
.sym 39204 capture.cnt_pxl_base[6]
.sym 39205 capture.cnt_pxl_base[7]
.sym 39206 capture.cnt_pxl_base[11]
.sym 39207 capture.cnt_pxl_base[5]
.sym 39208 capture.cnt_pxl_base[8]
.sym 39209 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39210 capture.cnt_pxl_base[10]
.sym 39216 capture_addr[7]
.sym 39219 capture.href_rg2
.sym 39220 capture_addr[4]
.sym 39222 capture.vsync_3up
.sym 39227 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 39228 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 39229 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 39230 orig_img_addr[2]
.sym 39232 orig_img_addr[10]
.sym 39234 orig_img_addr[11]
.sym 39245 proc_img_addr[10]
.sym 39248 orig_img_addr[10]
.sym 39250 orig_img_addr[11]
.sym 39253 proc_fb.dina_SB_LUT4_O_10_I2
.sym 39255 proc_fb.dina_SB_LUT4_O_10_I3
.sym 39257 proc_fb.dina_SB_LUT4_O_9_I1
.sym 39258 proc_we
.sym 39264 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 39266 orig_img_addr[12]
.sym 39268 cam_fb.ram.0.1.0_RDATA_1
.sym 39271 proc_img_addr[12]
.sym 39273 proc_img_addr[11]
.sym 39274 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39277 proc_fb.dina_SB_LUT4_O_9_I1
.sym 39278 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39279 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 39280 cam_fb.ram.0.1.0_RDATA_1
.sym 39284 orig_img_addr[10]
.sym 39289 proc_img_addr[11]
.sym 39290 proc_img_addr[10]
.sym 39291 proc_img_addr[12]
.sym 39292 proc_we
.sym 39298 orig_img_addr[12]
.sym 39301 proc_fb.dina_SB_LUT4_O_10_I2
.sym 39302 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39303 proc_fb.dina_SB_LUT4_O_10_I3
.sym 39310 orig_img_addr[11]
.sym 39313 proc_img_addr[11]
.sym 39314 proc_img_addr[10]
.sym 39315 proc_img_addr[12]
.sym 39316 proc_we
.sym 39324 clk50mhz_$glb_clk
.sym 39325 rst$SB_IO_IN_$glb_sr
.sym 39327 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 39328 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 39329 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 39330 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 39331 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 39332 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 39333 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 39335 proc_fb.dina_SB_LUT4_O_10_I2
.sym 39337 proc_img_addr[7]
.sym 39341 proc_fb.dina_SB_LUT4_O_10_I3
.sym 39344 proc_fb.ram.0.4.0_WCLKE
.sym 39345 capture.vsync_3up
.sym 39348 proc_img_pxl[1]
.sym 39352 capture.vsync_3up
.sym 39353 orig_img_addr[9]
.sym 39357 capture.href_rg3_SB_LUT4_I2_O
.sym 39367 $PACKER_VCC_NET
.sym 39368 proc_img_addr[10]
.sym 39372 proc_img_addr[11]
.sym 39378 proc_img_addr[12]
.sym 39380 proc_img_addr[11]
.sym 39381 proc_we
.sym 39389 proc_we
.sym 39390 orig_img_addr[2]
.sym 39400 proc_img_addr[11]
.sym 39401 proc_img_addr[10]
.sym 39402 proc_img_addr[12]
.sym 39403 proc_we
.sym 39408 orig_img_addr[2]
.sym 39424 proc_we
.sym 39425 proc_img_addr[10]
.sym 39426 proc_img_addr[12]
.sym 39427 proc_img_addr[11]
.sym 39430 proc_img_addr[10]
.sym 39431 proc_img_addr[12]
.sym 39432 proc_img_addr[11]
.sym 39433 proc_we
.sym 39436 $PACKER_VCC_NET
.sym 39447 clk50mhz_$glb_clk
.sym 39448 rst$SB_IO_IN_$glb_sr
.sym 39449 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 39450 capture.cnt_pxl_base[12]
.sym 39461 proc_fb.ram.0.2.0_WCLKE
.sym 39481 proc_img_addr[9]
.sym 39484 orig_img_addr[5]
.sym 39503 proc_fb.ram.0.1.0_WCLKE
.sym 39513 orig_img_addr[9]
.sym 39526 orig_img_addr[9]
.sym 39537 proc_fb.ram.0.1.0_WCLKE
.sym 39570 clk50mhz_$glb_clk
.sym 39571 rst$SB_IO_IN_$glb_sr
.sym 39644 orig_img_addr[5]
.sym 39684 orig_img_addr[5]
.sym 39693 clk50mhz_$glb_clk
.sym 39694 rst$SB_IO_IN_$glb_sr
.sym 39707 proc_fb.ram.0.0.0_WCLKE
.sym 39887 orig_img_addr[0]
.sym 39893 orig_img_addr[0]
.sym 39939 clk50mhz_$glb_clk
.sym 39940 rst$SB_IO_IN_$glb_sr
.sym 40165 led[1]$SB_IO_OUT
.sym 40167 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 40169 led[2]$SB_IO_OUT
.sym 40180 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 40181 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 40194 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I0
.sym 40206 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 40208 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40211 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 40212 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40213 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 40214 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 40216 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40217 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 40219 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 40224 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40225 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 40230 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 40231 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 40232 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 40236 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 40240 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 40242 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 40245 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 40246 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 40247 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 40248 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 40251 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 40252 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 40254 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40258 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 40259 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40263 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40264 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 40265 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40266 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 40269 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40272 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 40276 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 40277 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40278 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 40281 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 40282 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40283 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 40292 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 40293 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 40294 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 40295 camera_config_steps[1]
.sym 40296 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 40297 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 40298 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 40299 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40305 camera_config_steps[5]
.sym 40307 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 40308 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40313 camera_config_steps[2]
.sym 40314 camera_config_steps[4]
.sym 40322 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 40325 led_SB_LUT4_O_I1
.sym 40331 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 40338 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 40342 centroid[1]
.sym 40343 camera_config_steps[5]
.sym 40346 centroid[2]
.sym 40347 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40348 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 40351 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 40354 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40355 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 40357 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 40358 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 40369 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 40370 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 40372 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 40373 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40374 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40375 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 40376 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 40377 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 40379 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40380 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 40381 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 40384 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 40385 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 40386 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 40387 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 40390 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 40391 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 40392 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40397 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40398 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 40399 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 40400 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 40403 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 40405 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40409 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 40411 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 40414 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 40415 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 40416 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40417 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40420 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40421 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 40422 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 40423 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40427 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 40428 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 40429 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 40432 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40433 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 40434 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 40435 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 40438 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 40439 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 40440 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 40445 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 40446 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 40447 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 40451 controller.addr[0]
.sym 40452 controller.addr[1]
.sym 40453 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 40454 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 40455 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 40456 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 40457 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 40458 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40463 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 40464 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 40465 camera_config_steps[1]
.sym 40467 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 40468 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 40471 camera_config_steps[0]
.sym 40473 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 40474 camera_config_steps[0]
.sym 40475 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 40477 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 40482 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 40484 controller.addr[0]
.sym 40486 controller.addr[1]
.sym 40492 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 40493 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 40494 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 40495 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 40496 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40497 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 40498 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 40499 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 40500 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40501 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 40502 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 40503 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 40504 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 40505 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 40506 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 40507 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40509 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 40510 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 40511 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 40513 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40514 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 40515 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 40517 camera_config_steps[0]
.sym 40519 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40522 camera_config_steps[1]
.sym 40523 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 40525 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 40526 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 40528 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 40531 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40532 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 40533 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 40534 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40537 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 40538 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 40539 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 40540 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 40543 camera_config_steps[1]
.sym 40544 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 40545 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 40546 camera_config_steps[0]
.sym 40549 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 40550 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 40551 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40552 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 40555 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 40556 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 40561 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 40562 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 40563 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 40567 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40570 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40574 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 40575 controller.addr[7]
.sym 40576 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 40577 controller.data_wr[1]
.sym 40578 controller.data_wr[7]
.sym 40579 controller.addr[5]
.sym 40580 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 40581 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 40589 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40590 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 40591 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 40598 led_SB_LUT4_O_I1
.sym 40600 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 40601 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40603 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 40606 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 40608 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40609 camera_config_steps[1]
.sym 40615 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 40616 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_I3
.sym 40618 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40620 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_O
.sym 40622 camera_config_steps[5]
.sym 40623 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 40624 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 40625 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0
.sym 40628 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 40630 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 40631 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 40632 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 40633 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 40634 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 40635 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 40636 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I0
.sym 40637 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 40639 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 40640 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 40642 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 40643 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 40644 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 40646 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 40648 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 40649 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_I3
.sym 40650 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 40651 camera_config_steps[5]
.sym 40654 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_O
.sym 40655 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 40656 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40657 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 40660 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 40662 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 40663 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I0
.sym 40666 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 40667 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 40669 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 40672 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 40673 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 40674 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 40675 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 40678 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 40679 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 40680 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0
.sym 40681 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 40684 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 40685 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 40686 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 40690 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_O
.sym 40691 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 40692 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 40695 clk50mhz_$glb_clk
.sym 40696 rst$SB_IO_IN_$glb_sr
.sym 40697 controller.i_sccb.send_rg[8]
.sym 40698 controller.i_sccb.send_rg[0]
.sym 40699 controller.i_sccb.send_rg[1]
.sym 40700 controller.i_sccb.send_rg[9]
.sym 40701 led[0]$SB_IO_OUT
.sym 40702 controller.i_sccb.send_rg[2]
.sym 40703 led_SB_LUT4_O_I1
.sym 40704 controller.i_sccb.send_rg[7]
.sym 40710 camera_config_steps[5]
.sym 40716 camera_config_steps[4]
.sym 40725 centroid[1]
.sym 40726 camera_config_steps[0]
.sym 40727 controller.addr[5]
.sym 40730 controller.addr[4]
.sym 40738 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 40739 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 40740 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0
.sym 40741 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 40742 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 40743 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 40744 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 40745 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 40746 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 40749 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 40751 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 40752 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 40753 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 40754 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I0
.sym 40755 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 40756 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0
.sym 40757 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 40760 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 40761 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40762 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0
.sym 40763 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 40765 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 40769 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 40771 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I0
.sym 40772 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 40773 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 40774 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 40777 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 40778 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0
.sym 40779 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 40780 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 40783 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 40784 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 40785 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0
.sym 40786 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 40789 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40790 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 40792 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 40795 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 40796 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 40797 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 40801 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 40803 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 40804 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 40807 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 40808 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 40809 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 40810 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 40813 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0
.sym 40814 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 40815 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 40816 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 40818 clk50mhz_$glb_clk
.sym 40819 rst$SB_IO_IN_$glb_sr
.sym 40820 controller.i_sccb.send_rg[13]
.sym 40821 controller.i_sccb.send_rg[10]
.sym 40824 controller.i_sccb.send_rg[14]
.sym 40825 controller.i_sccb.send_rg[11]
.sym 40826 controller.i_sccb.send_rg[15]
.sym 40827 controller.i_sccb.send_rg[12]
.sym 40833 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 40838 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40842 controller.data_wr[0]
.sym 40843 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40845 img_proc.colorpxls_left[3]
.sym 40850 img_proc.colorpxls[6]
.sym 40852 img_proc.colorpxls[7]
.sym 40855 centroid[2]
.sym 40862 controller.data_wr[5]
.sym 40866 controller.i_sccb.send_rg[2]
.sym 40867 controller.data_wr[3]
.sym 40868 controller.data_wr[6]
.sym 40873 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 40875 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 40876 controller.data_wr[4]
.sym 40878 controller.i_sccb.send_rg[3]
.sym 40880 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40881 controller.i_sccb.send_rg[5]
.sym 40883 controller.i_sccb.send_rg[4]
.sym 40886 controller.i_sccb.clr_datarg
.sym 40894 controller.i_sccb.send_rg[5]
.sym 40895 controller.data_wr[6]
.sym 40896 controller.i_sccb.clr_datarg
.sym 40897 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40900 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40901 controller.i_sccb.clr_datarg
.sym 40902 controller.i_sccb.send_rg[2]
.sym 40903 controller.data_wr[3]
.sym 40918 controller.i_sccb.clr_datarg
.sym 40919 controller.data_wr[5]
.sym 40920 controller.i_sccb.send_rg[4]
.sym 40921 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40930 controller.data_wr[4]
.sym 40931 controller.i_sccb.send_rg[3]
.sym 40932 controller.i_sccb.clr_datarg
.sym 40933 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40936 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 40938 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 40940 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 40941 clk50mhz_$glb_clk
.sym 40942 rst$SB_IO_IN_$glb_sr
.sym 40956 controller.i_sccb.send_rg[15]
.sym 40970 img_proc.colorpxls[8]
.sym 40973 img_proc.colorpxls[9]
.sym 40975 img_proc.colorpxls[10]
.sym 40976 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40985 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 40986 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 40988 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 40990 img_proc.colorpxls[4]
.sym 40991 img_proc.colorpxls[9]
.sym 40992 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 40993 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 40994 img_proc.colorpxls[8]
.sym 40995 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 40996 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40997 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 41000 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41001 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 41003 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO
.sym 41005 img_proc.colorpxls_left[3]
.sym 41007 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 41008 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 41011 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41012 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 41015 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2
.sym 41017 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41018 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41019 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41023 img_proc.colorpxls[9]
.sym 41024 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 41025 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 41026 img_proc.colorpxls[4]
.sym 41030 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 41031 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 41035 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 41037 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 41038 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 41044 img_proc.colorpxls_left[3]
.sym 41047 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41048 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41049 img_proc.colorpxls[8]
.sym 41050 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41053 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2
.sym 41054 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 41056 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO
.sym 41059 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 41060 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 41061 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 41063 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 41064 clk50mhz_$glb_clk
.sym 41065 rst$SB_IO_IN_$glb_sr
.sym 41069 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO
.sym 41070 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 41071 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 41072 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41073 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 41083 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 41095 img_proc.colorpxls_rght[2]
.sym 41099 img_proc.colorpxls_rght[4]
.sym 41100 img_proc.colorpxls_rght[3]
.sym 41101 img_proc.colorpxls_rght[5]
.sym 41110 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I3
.sym 41111 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I2
.sym 41118 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41124 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I3
.sym 41125 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 41126 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I3
.sym 41128 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_LUT4_O_I3
.sym 41129 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2
.sym 41130 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 41132 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I2
.sym 41133 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 41134 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I2
.sym 41135 img_proc.colorpxls[6]
.sym 41136 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_LUT4_O_I2
.sym 41137 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I3
.sym 41138 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 41140 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_LUT4_O_I2
.sym 41141 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_LUT4_O_I3
.sym 41142 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41146 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 41147 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41148 img_proc.colorpxls[6]
.sym 41149 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 41152 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I2
.sym 41153 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I3
.sym 41154 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41158 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 41159 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 41161 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41164 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41166 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I2
.sym 41167 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I3
.sym 41171 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41172 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I3
.sym 41173 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2
.sym 41176 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41177 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 41178 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 41182 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I3
.sym 41183 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I2
.sym 41185 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41190 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I3
.sym 41191 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 41192 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I3
.sym 41193 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41194 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_LUT4_O_I3
.sym 41195 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I3
.sym 41196 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 41202 img_proc.colorpxls_rght[1]
.sym 41214 img_proc.colorpxls_rght[8]
.sym 41219 img_proc.colorpxls_rght[9]
.sym 41232 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41233 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I2
.sym 41237 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I3
.sym 41238 img_proc.colorpxls[7]
.sym 41239 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41240 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41241 img_proc.colorpxls_left[0]
.sym 41244 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 41245 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I2
.sym 41246 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 41247 img_proc.colorpxls_left[10]
.sym 41248 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 41249 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I3
.sym 41251 $PACKER_VCC_NET
.sym 41254 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 41255 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 41256 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 41257 img_proc.colorpxls_rght[0]
.sym 41259 img_proc.colorpxls[5]
.sym 41261 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 41263 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41264 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I2
.sym 41265 img_proc.colorpxls[5]
.sym 41266 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I3
.sym 41269 img_proc.colorpxls[7]
.sym 41270 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I2
.sym 41271 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I3
.sym 41272 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41276 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 41277 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 41278 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41282 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41283 $PACKER_VCC_NET
.sym 41284 img_proc.colorpxls_left[0]
.sym 41287 img_proc.colorpxls_rght[0]
.sym 41289 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 41290 $PACKER_VCC_NET
.sym 41293 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 41294 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 41295 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41299 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 41300 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 41302 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 41305 img_proc.colorpxls_left[10]
.sym 41312 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 41313 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 41314 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 41318 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41320 orig_img_addr[8]
.sym 41321 orig_img_addr[1]
.sym 41322 orig_img_addr[1]
.sym 41323 orig_img_addr[8]
.sym 41327 img_proc.colorpxls_left[0]
.sym 41329 img_proc.colorpxls_left[0]
.sym 41330 img_proc.colorpxls_left[1]
.sym 41336 img_proc.colorpxls_left[4]
.sym 41342 img_proc.colorpxls[6]
.sym 41343 img_proc.colorpxls[7]
.sym 41346 img_proc.colorpxls_left[3]
.sym 41347 img_proc.colorpxls_left[5]
.sym 41360 img_proc.colorpxls_rght[6]
.sym 41365 img_proc.colorpxls_rght[2]
.sym 41367 img_proc.colorpxls_rght[0]
.sym 41369 img_proc.colorpxls_rght[4]
.sym 41371 img_proc.colorpxls_rght[5]
.sym 41372 img_proc.colorpxls_rght[3]
.sym 41374 img_proc.colorpxls_rght[8]
.sym 41379 img_proc.colorpxls_rght[9]
.sym 41387 img_proc.colorpxls_rght[6]
.sym 41392 img_proc.colorpxls_rght[0]
.sym 41400 img_proc.colorpxls_rght[4]
.sym 41406 img_proc.colorpxls_rght[8]
.sym 41413 img_proc.colorpxls_rght[9]
.sym 41418 img_proc.colorpxls_rght[3]
.sym 41424 img_proc.colorpxls_rght[5]
.sym 41430 img_proc.colorpxls_rght[2]
.sym 41443 orig_img_addr[2]
.sym 41444 orig_img_addr[9]
.sym 41445 orig_img_addr[9]
.sym 41446 orig_img_addr[2]
.sym 41447 proc_fb.dina_SB_LUT4_O_2_I2
.sym 41451 img_proc.colorpxls_rght[7]
.sym 41462 img_proc.colorpxls_left[9]
.sym 41464 img_proc.colorpxls_left[10]
.sym 41469 img_proc.colorpxls[8]
.sym 41567 orig_img_addr[3]
.sym 41568 orig_img_addr[3]
.sym 41689 capture_addr[3]
.sym 41692 capture_addr[3]
.sym 41812 capture_addr[8]
.sym 41813 capture_addr[6]
.sym 41814 capture_addr[6]
.sym 41815 capture_addr[8]
.sym 41838 capture.pclk_rise_SB_LUT4_I3_O
.sym 41935 capture_addr[2]
.sym 41936 capture_addr[9]
.sym 41937 capture_addr[9]
.sym 41938 capture_addr[2]
.sym 42059 capture_addr[0]
.sym 42060 capture_addr[0]
.sym 42189 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 42204 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 42306 orig_img_addr[1]
.sym 42307 orig_img_addr[8]
.sym 42430 orig_img_addr[2]
.sym 42445 orig_img_addr[9]
.sym 42461 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 42469 cam_fb.ram.1.3.0_RDATA_2
.sym 42471 cam_fb.ram.1.1.0_RDATA_2
.sym 42472 cam_fb.ram.1.4.0_RDATA_2
.sym 42473 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 42474 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 42491 cam_fb.ram.1.3.0_RDATA_2_SB_LUT4_I0_O
.sym 42511 cam_fb.ram.1.4.0_RDATA_2
.sym 42512 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 42514 cam_fb.ram.1.3.0_RDATA_2_SB_LUT4_I0_O
.sym 42535 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 42536 cam_fb.ram.1.1.0_RDATA_2
.sym 42537 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 42538 cam_fb.ram.1.3.0_RDATA_2
.sym 42550 capture_addr[7]
.sym 42552 orig_img_addr[3]
.sym 42553 capture_addr[7]
.sym 42555 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 42556 orig_img_addr[9]
.sym 42567 cam_fb.ram.0.3.0_RCLKE
.sym 42590 orig_img_addr[7]
.sym 42592 orig_img_addr[1]
.sym 42593 orig_img_addr[2]
.sym 42594 orig_img_addr[3]
.sym 42596 orig_img_addr[5]
.sym 42597 orig_img_addr[6]
.sym 42601 orig_img_addr[0]
.sym 42602 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42603 orig_img_addr[4]
.sym 42610 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42615 $nextpnr_ICESTORM_LC_10$O
.sym 42618 orig_img_addr[0]
.sym 42621 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 42622 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42623 orig_img_addr[1]
.sym 42625 orig_img_addr[0]
.sym 42627 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 42628 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42629 orig_img_addr[2]
.sym 42631 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 42633 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 42634 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42635 orig_img_addr[3]
.sym 42637 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 42639 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 42640 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42642 orig_img_addr[4]
.sym 42643 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 42645 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 42646 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42647 orig_img_addr[5]
.sym 42649 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 42651 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 42652 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42653 orig_img_addr[6]
.sym 42655 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 42657 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 42658 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42660 orig_img_addr[7]
.sym 42661 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 42663 clk50mhz_$glb_clk
.sym 42664 rst$SB_IO_IN_$glb_sr
.sym 42673 orig_img_addr[4]
.sym 42675 capture_addr[4]
.sym 42676 capture_addr[3]
.sym 42679 orig_img_addr[5]
.sym 42681 orig_img_addr[1]
.sym 42683 cam_fb.ram.1.3.0_RDATA_2
.sym 42685 orig_img_addr[3]
.sym 42687 orig_img_addr[4]
.sym 42690 cam_fb.ram.0.2.0_RCLKE
.sym 42691 cam_fb.ram.0.1.0_RCLKE
.sym 42701 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 42710 orig_img_addr[12]
.sym 42712 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42714 orig_img_addr[8]
.sym 42720 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42723 orig_img_addr[9]
.sym 42724 orig_img_addr[10]
.sym 42725 orig_img_addr[11]
.sym 42738 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 42739 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42740 orig_img_addr[8]
.sym 42742 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 42744 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 42745 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42747 orig_img_addr[9]
.sym 42748 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 42750 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 42751 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42753 orig_img_addr[10]
.sym 42754 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 42756 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 42757 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42759 orig_img_addr[11]
.sym 42760 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 42763 orig_img_addr[12]
.sym 42765 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 42766 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 42769 orig_img_addr[11]
.sym 42770 orig_img_addr[10]
.sym 42772 orig_img_addr[12]
.sym 42775 orig_img_addr[10]
.sym 42777 orig_img_addr[12]
.sym 42778 orig_img_addr[11]
.sym 42786 clk50mhz_$glb_clk
.sym 42787 rst$SB_IO_IN_$glb_sr
.sym 42804 orig_img_addr[9]
.sym 42812 capture_addr[3]
.sym 42815 capture.pclk_rise_SB_LUT4_I3_O
.sym 42818 capture_addr[0]
.sym 42831 orig_img_addr[10]
.sym 42832 orig_img_addr[11]
.sym 42833 orig_img_addr[12]
.sym 42874 orig_img_addr[12]
.sym 42875 orig_img_addr[11]
.sym 42876 orig_img_addr[10]
.sym 42898 orig_img_addr[12]
.sym 42899 orig_img_addr[11]
.sym 42900 orig_img_addr[10]
.sym 42941 capture.pclk_rise_SB_LUT4_I3_O
.sym 43034 capture.cnt_pxl_base[0]
.sym 43035 capture.pclk_rise_SB_LUT4_I3_O
.sym 43036 capture.cnt_pxl_base[1]
.sym 43038 capture.cnt_pxl_base[2]
.sym 43040 capture.cnt_pxl_base[3]
.sym 43052 orig_img_addr[9]
.sym 43053 cam_fb.ram.0.1.0_RDATA_1
.sym 43066 capture_addr[3]
.sym 43075 capture.href_rg2
.sym 43077 capture.pclk_rise_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43078 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 43080 capture.vsync_3up
.sym 43083 capture.href_rg2
.sym 43084 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 43085 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 43088 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 43089 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 43095 capture.cnt_pxl_base[2]
.sym 43097 capture.cnt_pxl_base[3]
.sym 43099 capture.cnt_pxl_base[0]
.sym 43100 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 43101 capture.cnt_pxl_base[1]
.sym 43102 capture_addr[0]
.sym 43106 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 43108 capture.href_rg2
.sym 43109 capture.vsync_3up
.sym 43110 capture.cnt_pxl_base[3]
.sym 43111 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 43114 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 43115 capture.href_rg2
.sym 43116 capture.vsync_3up
.sym 43117 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 43120 capture.href_rg2
.sym 43121 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 43122 capture.cnt_pxl_base[2]
.sym 43123 capture.vsync_3up
.sym 43126 capture.cnt_pxl_base[0]
.sym 43127 capture.href_rg2
.sym 43128 capture.vsync_3up
.sym 43129 capture_addr[0]
.sym 43144 capture.href_rg2
.sym 43145 capture.vsync_3up
.sym 43146 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 43147 capture.cnt_pxl_base[1]
.sym 43150 capture.href_rg2
.sym 43151 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 43152 capture.vsync_3up
.sym 43153 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 43154 capture.pclk_rise_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43155 clk50mhz_$glb_clk
.sym 43156 rst$SB_IO_IN_$glb_sr
.sym 43158 capture.href_rg3
.sym 43160 capture.pclk_rise
.sym 43161 capture.pclk_rg3
.sym 43162 capture.blue_SB_DFFER_Q_E
.sym 43169 capture_addr[3]
.sym 43173 capture_addr[6]
.sym 43175 cam_fb.ram.0.4.0_RCLKE
.sym 43177 capture_addr[0]
.sym 43198 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 43199 capture.pclk_rise_SB_LUT4_I3_O
.sym 43200 capture.pclk_rise_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43205 capture.href_rg2
.sym 43206 capture.vsync_3up
.sym 43207 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 43212 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43213 capture.href_rg2
.sym 43214 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 43218 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 43220 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 43221 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 43223 capture.href_rg3
.sym 43224 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 43227 capture.href_rg3_SB_LUT4_I2_O
.sym 43231 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 43232 capture.href_rg2
.sym 43233 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 43234 capture.vsync_3up
.sym 43237 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 43238 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 43239 capture.vsync_3up
.sym 43240 capture.href_rg2
.sym 43244 capture.pclk_rise_SB_LUT4_I3_O
.sym 43245 capture.href_rg3_SB_LUT4_I2_O
.sym 43261 capture.vsync_3up
.sym 43262 capture.href_rg3
.sym 43263 capture.href_rg2
.sym 43267 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 43268 capture.vsync_3up
.sym 43269 capture.href_rg2
.sym 43270 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 43273 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43274 capture.href_rg2
.sym 43275 capture.vsync_3up
.sym 43276 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 43277 capture.pclk_rise_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43278 clk50mhz_$glb_clk
.sym 43279 rst$SB_IO_IN_$glb_sr
.sym 43289 capture.blue_SB_DFFER_Q_E
.sym 43292 capture_addr[8]
.sym 43294 cam_fb.ram.0.0.0_WCLKE
.sym 43296 capture_addr[9]
.sym 43297 capture.vsync_3up
.sym 43298 cam_fb.ram.0.4.0_WCLKE
.sym 43312 capture.cnt_byte
.sym 43326 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 43327 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 43328 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 43329 capture.vsync_3up
.sym 43330 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 43331 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 43332 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 43333 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 43348 capture.href_rg3_SB_LUT4_I2_O
.sym 43351 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43355 capture.vsync_3up
.sym 43357 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 43360 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 43362 capture.vsync_3up
.sym 43366 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 43369 capture.vsync_3up
.sym 43372 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 43374 capture.vsync_3up
.sym 43380 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 43381 capture.vsync_3up
.sym 43384 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 43386 capture.vsync_3up
.sym 43391 capture.vsync_3up
.sym 43393 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43396 capture.vsync_3up
.sym 43399 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 43400 capture.href_rg3_SB_LUT4_I2_O
.sym 43401 clk50mhz_$glb_clk
.sym 43402 rst$SB_IO_IN_$glb_sr
.sym 43426 capture_addr[4]
.sym 43444 capture.cnt_pxl_base[9]
.sym 43448 capture.cnt_pxl_base[5]
.sym 43449 capture.cnt_pxl_base[8]
.sym 43450 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43451 capture.cnt_pxl_base[10]
.sym 43453 capture.cnt_pxl_base[6]
.sym 43454 capture.cnt_pxl_base[7]
.sym 43455 capture.cnt_pxl_base[11]
.sym 43456 $PACKER_VCC_NET
.sym 43458 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43476 $nextpnr_ICESTORM_LC_2$O
.sym 43478 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43482 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 43484 capture.cnt_pxl_base[5]
.sym 43486 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43488 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 43490 $PACKER_VCC_NET
.sym 43491 capture.cnt_pxl_base[6]
.sym 43492 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 43494 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 43497 capture.cnt_pxl_base[7]
.sym 43498 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 43500 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 43502 capture.cnt_pxl_base[8]
.sym 43504 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 43506 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 43508 capture.cnt_pxl_base[9]
.sym 43510 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 43512 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 43514 capture.cnt_pxl_base[10]
.sym 43516 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 43518 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 43520 capture.cnt_pxl_base[11]
.sym 43522 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 43539 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 43562 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 43573 capture.vsync_3up
.sym 43578 capture.href_rg3_SB_LUT4_I2_O
.sym 43583 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 43592 capture.cnt_pxl_base[12]
.sym 43600 capture.cnt_pxl_base[12]
.sym 43603 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 43607 capture.vsync_3up
.sym 43609 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 43646 capture.href_rg3_SB_LUT4_I2_O
.sym 43647 clk50mhz_$glb_clk
.sym 43648 rst$SB_IO_IN_$glb_sr
.sym 43780 orig_img_addr[8]
.sym 43781 orig_img_addr[1]
.sym 43789 capture.vsync_3up
.sym 43903 orig_img_addr[2]
.sym 44027 orig_img_addr[3]
.sym 44145 capture_addr[3]
.sym 44146 capture_addr[4]
.sym 44219 led[2]$SB_IO_OUT
.sym 44230 led[2]$SB_IO_OUT
.sym 44243 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 44285 camera_config_steps[2]
.sym 44286 camera_config_steps[1]
.sym 44292 led_SB_LUT4_O_I1
.sym 44295 camera_config_steps[5]
.sym 44296 camera_config_steps[4]
.sym 44307 centroid[1]
.sym 44311 centroid[2]
.sym 44322 centroid[1]
.sym 44324 camera_config_steps[1]
.sym 44325 led_SB_LUT4_O_I1
.sym 44334 camera_config_steps[5]
.sym 44335 camera_config_steps[4]
.sym 44347 led_SB_LUT4_O_I1
.sym 44348 centroid[2]
.sym 44349 camera_config_steps[2]
.sym 44379 img_proc.colorpxls[9]
.sym 44409 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 44411 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 44419 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 44426 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 44436 led[0]$SB_IO_OUT
.sym 44448 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 44449 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 44451 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 44452 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 44457 camera_config_steps[0]
.sym 44458 camera_config_steps[0]
.sym 44459 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 44461 camera_config_steps[1]
.sym 44462 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 44465 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 44466 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 44467 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 44474 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 44479 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 44480 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 44481 camera_config_steps[1]
.sym 44482 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 44486 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 44487 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 44491 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 44492 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 44493 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 44498 camera_config_steps[1]
.sym 44504 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 44506 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 44509 camera_config_steps[0]
.sym 44510 camera_config_steps[1]
.sym 44511 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 44512 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 44515 camera_config_steps[0]
.sym 44517 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 44522 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 44524 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 44541 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44542 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 44549 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44560 led[0]$SB_IO_OUT
.sym 44561 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 44569 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 44570 camera_config_steps[4]
.sym 44571 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 44573 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 44574 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 44575 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 44576 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 44577 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 44578 camera_config_steps[5]
.sym 44579 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 44580 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 44581 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 44582 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 44583 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 44584 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 44585 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 44587 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 44588 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 44589 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 44590 controller.i_regs.reg_rgb444_SB_LUT4_O_I1
.sym 44591 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 44592 camera_config_steps[1]
.sym 44593 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 44594 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 44595 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 44597 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 44599 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 44600 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 44602 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 44604 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 44605 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 44608 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 44609 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 44610 controller.i_regs.reg_rgb444_SB_LUT4_O_I1
.sym 44611 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 44614 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 44615 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 44616 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 44617 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 44620 camera_config_steps[4]
.sym 44621 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 44622 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 44623 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 44626 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 44627 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 44628 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 44629 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 44632 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 44633 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 44634 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 44635 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 44638 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 44639 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 44640 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 44644 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 44645 camera_config_steps[5]
.sym 44646 camera_config_steps[1]
.sym 44647 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 44649 clk50mhz_$glb_clk
.sym 44650 rst$SB_IO_IN_$glb_sr
.sym 44664 camera_config_steps[4]
.sym 44675 controller.data_wr[7]
.sym 44679 controller.i_sccb.clr_datarg
.sym 44685 controller.addr[7]
.sym 44686 centroid[0]
.sym 44692 camera_config_steps[4]
.sym 44694 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 44695 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 44696 camera_config_steps[5]
.sym 44697 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 44698 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 44700 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 44701 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 44702 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 44703 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 44704 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 44707 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 44709 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 44710 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 44714 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 44715 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 44716 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 44717 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 44722 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 44723 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 44725 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 44728 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 44731 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 44732 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 44733 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 44734 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 44737 camera_config_steps[4]
.sym 44738 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 44739 camera_config_steps[5]
.sym 44740 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 44743 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 44744 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 44745 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 44750 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 44751 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 44752 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 44755 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 44756 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 44757 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 44761 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 44762 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 44764 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 44767 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 44768 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 44769 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 44770 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 44772 clk50mhz_$glb_clk
.sym 44773 rst$SB_IO_IN_$glb_sr
.sym 44795 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 44797 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 44808 $PACKER_VCC_NET
.sym 44815 controller.addr[0]
.sym 44816 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44817 controller.addr[1]
.sym 44819 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44820 controller.addr[5]
.sym 44821 led_SB_LUT4_O_I1
.sym 44823 controller.i_sccb.send_rg[8]
.sym 44824 controller.addr[7]
.sym 44825 controller.addr[6]
.sym 44826 controller.data_wr[1]
.sym 44828 controller.data_wr[0]
.sym 44830 controller.i_sccb.send_rg[7]
.sym 44831 controller.i_sccb.send_rg[6]
.sym 44833 controller.i_sccb.send_rg[1]
.sym 44835 controller.data_wr[7]
.sym 44837 controller.addr[4]
.sym 44838 controller.i_sccb.clr_datarg
.sym 44839 controller.i_sccb.clr_datarg
.sym 44840 controller.i_sccb.send_rg[0]
.sym 44841 controller.data_wr[2]
.sym 44843 camera_config_steps[0]
.sym 44846 centroid[0]
.sym 44848 controller.addr[0]
.sym 44849 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44850 controller.i_sccb.send_rg[7]
.sym 44851 controller.i_sccb.clr_datarg
.sym 44854 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44855 controller.data_wr[0]
.sym 44856 controller.i_sccb.clr_datarg
.sym 44860 controller.i_sccb.send_rg[0]
.sym 44861 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44862 controller.data_wr[1]
.sym 44863 controller.i_sccb.clr_datarg
.sym 44866 controller.i_sccb.clr_datarg
.sym 44867 controller.addr[1]
.sym 44868 controller.i_sccb.send_rg[8]
.sym 44869 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44872 centroid[0]
.sym 44874 led_SB_LUT4_O_I1
.sym 44875 camera_config_steps[0]
.sym 44878 controller.i_sccb.clr_datarg
.sym 44879 controller.i_sccb.send_rg[1]
.sym 44880 controller.data_wr[2]
.sym 44881 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44884 controller.addr[4]
.sym 44885 controller.addr[6]
.sym 44886 controller.addr[7]
.sym 44887 controller.addr[5]
.sym 44890 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44891 controller.data_wr[7]
.sym 44892 controller.i_sccb.clr_datarg
.sym 44893 controller.i_sccb.send_rg[6]
.sym 44894 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 44895 clk50mhz_$glb_clk
.sym 44896 rst$SB_IO_IN_$glb_sr
.sym 44921 img_proc.colorpxls[4]
.sym 44923 img_proc.colorpxls[5]
.sym 44924 controller.i_sccb.clr_datarg
.sym 44930 led_SB_LUT4_O_I1
.sym 44939 controller.i_sccb.send_rg[10]
.sym 44941 controller.i_sccb.send_rg[9]
.sym 44943 controller.addr[4]
.sym 44944 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44945 controller.i_sccb.send_rg[12]
.sym 44948 controller.addr[5]
.sym 44951 controller.i_sccb.clr_datarg
.sym 44952 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44956 controller.addr[2]
.sym 44957 controller.addr[7]
.sym 44959 controller.i_sccb.send_rg[11]
.sym 44962 controller.i_sccb.send_rg[13]
.sym 44964 controller.addr[6]
.sym 44966 controller.i_sccb.send_rg[14]
.sym 44968 controller.addr[3]
.sym 44971 controller.i_sccb.clr_datarg
.sym 44972 controller.addr[5]
.sym 44973 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44974 controller.i_sccb.send_rg[12]
.sym 44977 controller.i_sccb.send_rg[9]
.sym 44978 controller.i_sccb.clr_datarg
.sym 44979 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44980 controller.addr[2]
.sym 44995 controller.i_sccb.clr_datarg
.sym 44996 controller.i_sccb.send_rg[13]
.sym 44997 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44998 controller.addr[6]
.sym 45001 controller.i_sccb.send_rg[10]
.sym 45002 controller.i_sccb.clr_datarg
.sym 45003 controller.addr[3]
.sym 45004 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45007 controller.i_sccb.clr_datarg
.sym 45008 controller.i_sccb.send_rg[14]
.sym 45009 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45010 controller.addr[7]
.sym 45013 controller.addr[4]
.sym 45014 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45015 controller.i_sccb.send_rg[11]
.sym 45016 controller.i_sccb.clr_datarg
.sym 45017 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 45018 clk50mhz_$glb_clk
.sym 45019 rst$SB_IO_IN_$glb_sr
.sym 45040 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45042 controller.i_sccb.send_rg[18]
.sym 45044 img_proc.colorpxls[11]
.sym 45047 img_proc.colorpxls_left[2]
.sym 45061 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 45063 img_proc.colorpxls[6]
.sym 45070 img_proc.colorpxls[11]
.sym 45073 img_proc.colorpxls[7]
.sym 45079 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 45080 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 45081 img_proc.colorpxls[4]
.sym 45082 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 45083 img_proc.colorpxls[5]
.sym 45084 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 45085 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 45086 img_proc.colorpxls[10]
.sym 45087 img_proc.colorpxls[8]
.sym 45089 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 45090 img_proc.colorpxls[9]
.sym 45091 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 45093 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[1]
.sym 45095 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 45096 img_proc.colorpxls[4]
.sym 45099 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[2]
.sym 45101 img_proc.colorpxls[5]
.sym 45102 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 45105 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[3]
.sym 45107 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 45108 img_proc.colorpxls[6]
.sym 45111 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[4]
.sym 45113 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 45114 img_proc.colorpxls[7]
.sym 45117 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[5]
.sym 45119 img_proc.colorpxls[8]
.sym 45120 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 45123 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[6]
.sym 45125 img_proc.colorpxls[9]
.sym 45126 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 45129 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[7]
.sym 45131 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 45132 img_proc.colorpxls[10]
.sym 45135 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[8]
.sym 45137 img_proc.colorpxls[11]
.sym 45138 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 45179 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[8]
.sym 45185 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 45187 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 45188 img_proc.colorpxls_rght[1]
.sym 45190 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45196 img_proc.colorpxls[10]
.sym 45197 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 45200 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45201 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45204 img_proc.colorpxls[11]
.sym 45206 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 45210 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45213 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 45216 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[9]
.sym 45219 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 45222 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO[10]
.sym 45224 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 45228 $nextpnr_ICESTORM_LC_28$I3
.sym 45230 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45238 $nextpnr_ICESTORM_LC_28$I3
.sym 45241 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45242 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45243 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 45244 img_proc.colorpxls[10]
.sym 45248 img_proc.colorpxls_rght[1]
.sym 45253 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 45254 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 45255 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 45256 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45259 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 45260 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45262 img_proc.colorpxls[11]
.sym 45312 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 45313 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45316 img_proc.colorpxls_left[1]
.sym 45317 img_proc.colorpxls_left[2]
.sym 45321 img_proc.colorpxls_left[0]
.sym 45325 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45328 img_proc.colorpxls_left[7]
.sym 45329 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 45330 img_proc.colorpxls_left[5]
.sym 45331 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 45332 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45334 img_proc.colorpxls_left[6]
.sym 45335 img_proc.colorpxls_left[4]
.sym 45336 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 45337 img_proc.colorpxls_left[3]
.sym 45338 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45339 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 45341 img_proc.colorpxls_left[0]
.sym 45342 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45345 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 45347 img_proc.colorpxls_left[1]
.sym 45348 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 45349 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 45351 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 45353 img_proc.colorpxls_left[2]
.sym 45354 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45355 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 45357 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 45359 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 45360 img_proc.colorpxls_left[3]
.sym 45361 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 45363 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 45365 img_proc.colorpxls_left[4]
.sym 45366 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45367 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 45369 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 45371 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 45372 img_proc.colorpxls_left[5]
.sym 45373 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 45375 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 45377 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 45378 img_proc.colorpxls_left[6]
.sym 45379 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 45381 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 45383 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45384 img_proc.colorpxls_left[7]
.sym 45385 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 45425 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 45437 img_proc.colorpxls_rght[7]
.sym 45441 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45442 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45451 img_proc.colorpxls_rght[10]
.sym 45453 img_proc.colorpxls_left[8]
.sym 45455 img_proc.colorpxls_left[10]
.sym 45461 img_proc.colorpxls_left[9]
.sym 45462 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 45464 img_proc.colorpxls_left[8]
.sym 45465 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45466 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 45468 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 45470 img_proc.colorpxls_left[9]
.sym 45471 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45472 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 45476 img_proc.colorpxls_rght[10]
.sym 45477 img_proc.colorpxls_left[10]
.sym 45478 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 45502 img_proc.colorpxls_rght[7]
.sym 45891 capture.pclk_rise_SB_LUT4_I3_O
.sym 46017 proc_fb.dina_SB_LUT4_O_3_I2
.sym 46021 proc_fb.dina_SB_LUT4_O_I2
.sym 46036 $PACKER_VCC_NET
.sym 46279 $PACKER_VCC_NET
.sym 46390 orig_img_addr[9]
.sym 46509 proc_fb.dina_SB_LUT4_O_5_I2
.sym 46515 cam_fb.ram.0.3.0_RCLKE
.sym 46523 $PACKER_VCC_NET
.sym 46627 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 46632 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 46638 cam_fb.ram.0.2.0_RCLKE
.sym 46745 capture_data[4]
.sym 46755 cam_fb.ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 46762 capture_addr[3]
.sym 46763 capture_addr[0]
.sym 46767 $PACKER_VCC_NET
.sym 46886 capture.pclk_rise_SB_LUT4_I3_O
.sym 46891 capture.pclk_rise_SB_LUT4_I3_O
.sym 47004 capture_addr[3]
.sym 47015 $PACKER_VCC_NET
.sym 47016 $PACKER_VCC_NET
.sym 47017 $PACKER_GND_NET
.sym 47019 capture.vsync_3up
.sym 47128 cam_fb.ram.0.1.0_RCLKE
.sym 47155 capture.pclk_rise
.sym 47161 capture.href_rg3
.sym 47167 capture.cnt_byte
.sym 47177 $PACKER_GND_NET
.sym 47179 capture.vsync_3up
.sym 47187 $PACKER_GND_NET
.sym 47192 capture.href_rg3
.sym 47193 capture.pclk_rise
.sym 47194 capture.cnt_byte
.sym 47199 $PACKER_GND_NET
.sym 47209 $PACKER_GND_NET
.sym 47223 $PACKER_GND_NET
.sym 47231 capture.vsync_3up
.sym 47232 clk50mhz_$glb_clk
.sym 47233 rst$SB_IO_IN_$glb_sr
.sym 47236 capture.pclk_rg2
.sym 47250 cam_fb.ram.0.1.0_WCLKE
.sym 47255 capture.cnt_byte
.sym 47259 $PACKER_VCC_NET
.sym 47276 capture.href_rg3
.sym 47279 capture.pclk_rg3
.sym 47293 capture.href_rg2
.sym 47294 capture.pclk_rise
.sym 47295 capture.cnt_byte
.sym 47301 capture.pclk_rg2
.sym 47315 capture.href_rg2
.sym 47326 capture.pclk_rg2
.sym 47327 capture.pclk_rg3
.sym 47333 capture.pclk_rg2
.sym 47338 capture.href_rg3
.sym 47339 capture.cnt_byte
.sym 47340 capture.pclk_rise
.sym 47355 clk50mhz_$glb_clk
.sym 47356 rst$SB_IO_IN_$glb_sr
.sym 47373 capture.href_rg3
.sym 47378 capture.pclk_rg1
.sym 47497 capture_addr[3]
.sym 47499 proc_fb.dina_SB_LUT4_O_8_I2
.sym 47511 $PACKER_VCC_NET
.sym 47611 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 47755 $PACKER_VCC_NET
.sym 48293 led[1]$SB_IO_OUT
.sym 48296 led[0]$SB_IO_OUT
.sym 48307 led[0]$SB_IO_OUT
.sym 48311 led[1]$SB_IO_OUT
.sym 48383 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 48408 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 48974 controller.i_sccb.send_rg[18]
.sym 48975 controller.i_sccb.send_rg[17]
.sym 48978 controller.i_sccb.send_rg[16]
.sym 48991 rst$SB_IO_IN
.sym 48997 $PACKER_VCC_NET
.sym 49109 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 49113 controller.i_regs.cnt300ms[6]
.sym 49116 controller.i_sccb.clr_datarg
.sym 49235 $PACKER_VCC_NET
.sym 49236 $PACKER_VCC_NET
.sym 49242 $PACKER_VCC_NET
.sym 49366 controller.i_sccb.clr_datarg
.sym 49482 $PACKER_VCC_NET
.sym 49720 $PACKER_VCC_NET
.sym 49723 $PACKER_VCC_NET
.sym 49730 $PACKER_VCC_NET
.sym 49850 proc_fb.dina_SB_LUT4_O_1_I2
.sym 49975 $PACKER_VCC_NET
.sym 49977 $PACKER_VCC_NET
.sym 50089 proc_fb.dina_SB_LUT4_O_3_I2
.sym 50093 proc_fb.dina_SB_LUT4_O_3_I3
.sym 50111 capture_data[4]
.sym 50221 proc_fb.dina_SB_LUT4_O_6_I3
.sym 50226 capture_data[6]
.sym 50336 proc_fb.dina_SB_LUT4_O_I2
.sym 50343 capture.data_rg1[3]
.sym 50463 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 50585 proc_fb.dina_SB_LUT4_O_I2
.sym 50603 capture_data[4]
.sym 50607 orig_img_addr[8]
.sym 50731 capture_data[4]
.sym 50827 cam_fb.ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 50841 capture.pclk_rise_SB_LUT4_I3_O
.sym 50862 capture.pclk_rise_SB_LUT4_I3_O
.sym 50870 $PACKER_GND_NET
.sym 50911 $PACKER_GND_NET
.sym 50939 capture.pclk_rise_SB_LUT4_I3_O
.sym 50940 clk50mhz_$glb_clk
.sym 50941 rst$SB_IO_IN_$glb_sr
.sym 50956 $PACKER_GND_NET
.sym 51097 capture_addr[4]
.sym 51199 $PACKER_VCC_NET
.sym 51362 capture.pclk_rg1
.sym 51398 capture.pclk_rg1
.sym 51432 clk50mhz_$glb_clk
.sym 51433 rst$SB_IO_IN_$glb_sr
.sym 51447 capture.vsync_3up
.sym 51452 $PACKER_GND_NET
.sym 51576 proc_fb.dina_SB_LUT4_O_9_I1
.sym 51578 cam_fb.ram.0.2.0_WCLKE
.sym 52366 clk$SB_IO_IN
.sym 52824 $PACKER_VCC_NET
.sym 52953 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 53055 controller.i_regs.cnt300ms[3]
.sym 53056 controller.i_regs.cnt300ms[6]
.sym 53072 led_SB_LUT4_O_I1
.sym 53076 controller.i_regs.cnt300ms[22]
.sym 53092 controller.i_sccb.clr_datarg
.sym 53097 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53101 controller.i_sccb.send_rg[17]
.sym 53104 controller.i_sccb.send_rg[16]
.sym 53120 controller.i_sccb.send_rg[15]
.sym 53125 controller.i_sccb.clr_datarg
.sym 53127 controller.i_sccb.send_rg[17]
.sym 53128 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53131 controller.i_sccb.send_rg[16]
.sym 53132 controller.i_sccb.clr_datarg
.sym 53133 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53149 controller.i_sccb.clr_datarg
.sym 53150 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53152 controller.i_sccb.send_rg[15]
.sym 53171 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 53172 clk50mhz_$glb_clk
.sym 53173 rst$SB_IO_IN_$glb_sr
.sym 53179 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 53180 controller.i_regs.cnt300ms[8]
.sym 53181 controller.i_regs.cnt300ms[15]
.sym 53297 controller.i_regs.cnt300ms[22]
.sym 53298 controller.i_regs.cnt300ms[21]
.sym 53445 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 53805 cam_fb.ram.1.1.0_RDATA_1
.sym 53811 $PACKER_VCC_NET
.sym 54057 proc_fb.dina_SB_LUT4_O_1_I3
.sym 54176 $PACKER_VCC_NET
.sym 54314 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 54529 controller.i_sccb.cnt_phases[1]
.sym 54531 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 54532 controller.i_sccb.cnt_phases[0]
.sym 54534 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 54545 orig_img_addr[8]
.sym 54548 capture_data[4]
.sym 54663 $PACKER_VCC_NET
.sym 54669 $PACKER_VCC_NET
.sym 54792 cam_fb.ram.1.4.0_RDATA_2
.sym 54794 orig_img_addr[0]
.sym 54908 orig_img_addr[2]
.sym 54914 orig_img_addr[6]
.sym 54916 orig_img_addr[7]
.sym 55032 proc_fb.dina_SB_LUT4_O_8_I2
.sym 55035 capture_addr[4]
.sym 55041 orig_img_addr[8]
.sym 55042 cam_fb.ram.0.3.0_RCLKE
.sym 55154 cam_fb.ram.0.0.0_RCLKE
.sym 55156 capture_data[4]
.sym 55403 capture_addr[5]
.sym 55406 capture_addr[1]
.sym 55407 capture_addr[2]
.sym 55411 capture.href_rg2
.sym 55524 capture_addr[7]
.sym 55526 capture_addr[4]
.sym 55527 capture.vsync_3up
.sym 55531 capture.href_rg2
.sym 55649 proc_fb.dina_SB_LUT4_O_10_I3
.sym 55650 capture.vsync_3up
.sym 56416 clk$SB_IO_IN
.sym 56431 clk$SB_IO_IN
.sym 56759 ov7670_rst_n$SB_IO_OUT
.sym 56784 controller.i_regs.pr_ctrl_st[0]
.sym 56906 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 57005 controller.i_regs.pr_ctrl_st[0]
.sym 57006 controller.i_regs.pr_ctrl_st[3]
.sym 57007 controller.i_regs.pr_ctrl_st[4]
.sym 57008 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 57009 controller.i_regs.pr_ctrl_st[2]
.sym 57010 controller.i_regs.pr_ctrl_st[1]
.sym 57011 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 57012 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 57036 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 57129 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 57130 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 57131 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 57132 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 57133 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 57134 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 57135 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 57141 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 57162 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 57176 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 57182 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 57188 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 57199 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 57226 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 57227 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 57229 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 57232 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 57234 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 57235 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 57249 clk50mhz_$glb_clk
.sym 57250 rst$SB_IO_IN_$glb_sr
.sym 57251 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 57252 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 57253 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 57254 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 57255 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 57256 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 57257 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 57258 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 57273 controller.i_regs.cnt300ms[3]
.sym 57293 controller.i_regs.cnt300ms[21]
.sym 57298 controller.i_regs.cnt300ms[8]
.sym 57299 controller.i_regs.cnt300ms[15]
.sym 57300 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 57305 controller.i_regs.cnt300ms[22]
.sym 57308 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 57322 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 57323 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 57355 controller.i_regs.cnt300ms[15]
.sym 57356 controller.i_regs.cnt300ms[8]
.sym 57357 controller.i_regs.cnt300ms[21]
.sym 57358 controller.i_regs.cnt300ms[22]
.sym 57362 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 57363 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 57364 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 57367 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 57369 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 57370 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 57372 clk50mhz_$glb_clk
.sym 57373 rst$SB_IO_IN_$glb_sr
.sym 57374 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 57375 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 57376 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 57377 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 57378 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 57379 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 57380 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 57381 controller.i_regs.cnt300ms[23]
.sym 57386 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 57388 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57407 controller.i_sccb.send_rg[18]
.sym 57434 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 57436 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 57437 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 57444 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 57448 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 57449 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 57451 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 57454 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 57455 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 57456 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 57495 clk50mhz_$glb_clk
.sym 57496 rst$SB_IO_IN_$glb_sr
.sym 57497 controller.i_sccb.send_rg[19]
.sym 57622 controller.i_sccb.send_rg[20]
.sym 57627 controller.i_sccb.send_rg[21]
.sym 57747 controller.i_sccb.send_rg[22]
.sym 57755 proc_fb.dina_SB_LUT4_O_2_I2
.sym 58236 controller.i_sccb.send_rg[23]
.sym 58361 capture.data_rg2[3]
.sym 58496 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 58634 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 58647 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 58658 controller.i_sccb.cnt_phases[0]
.sym 58662 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 58663 controller.i_sccb.pr_sccb_st[0]
.sym 58671 controller.i_sccb.cnt_phases[1]
.sym 58690 controller.i_sccb.pr_sccb_st[0]
.sym 58691 controller.i_sccb.cnt_phases[1]
.sym 58692 controller.i_sccb.cnt_phases[0]
.sym 58693 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 58704 controller.i_sccb.pr_sccb_st[0]
.sym 58705 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 58708 controller.i_sccb.cnt_phases[1]
.sym 58709 controller.i_sccb.pr_sccb_st[0]
.sym 58710 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 58711 controller.i_sccb.cnt_phases[0]
.sym 58720 controller.i_sccb.cnt_phases[1]
.sym 58723 controller.i_sccb.cnt_phases[0]
.sym 58724 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 58725 clk50mhz_$glb_clk
.sym 58726 rst$SB_IO_IN_$glb_sr
.sym 58728 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 58729 controller.i_sccb.pr_sccb_st[0]
.sym 58743 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 58851 controller.i_sccb.cnt_8bits[1]
.sym 58852 controller.i_sccb.cnt_8bits[2]
.sym 58854 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 58855 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 58857 controller.i_sccb.cnt_8bits[0]
.sym 58864 orig_img_addr[9]
.sym 58986 orig_img_addr[5]
.sym 58988 orig_img_addr[4]
.sym 58991 cam_fb.ram.1.3.0_RDATA_2
.sym 58992 orig_img_addr[1]
.sym 58996 orig_img_addr[3]
.sym 59110 orig_img_addr[9]
.sym 59354 orig_img_addr[9]
.sym 59365 cam_fb.ram.0.1.0_RDATA_1
.sym 59481 capture_addr[6]
.sym 59485 capture_addr[0]
.sym 59486 cam_fb.ram.0.4.0_RCLKE
.sym 59487 capture_addr[3]
.sym 59602 cam_fb.ram.0.0.0_WCLKE
.sym 59605 capture.vsync_3up
.sym 59607 capture_addr[9]
.sym 59609 cam_fb.ram.0.4.0_WCLKE
.sym 59610 capture_addr[8]
.sym 59734 capture_addr[4]
.sym 60097 capture.vsync_3up
.sym 60565 controller.i_sccb.pr_sccb_st[0]
.sym 60570 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 60675 clk$SB_IO_IN
.sym 60719 ov7670_rst_n$SB_IO_OUT
.sym 60893 controller.i_regs.pr_ctrl_st[0]
.sym 60912 controller.i_regs.pr_ctrl_st[0]
.sym 60970 controller.i_sccb.send_rg[22]
.sym 60984 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 61086 controller.i_regs.cnt300ms[0]
.sym 61115 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 61123 controller.i_regs.pr_ctrl_st[0]
.sym 61126 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 61127 controller.i_regs.pr_ctrl_st[2]
.sym 61136 controller.i_regs.pr_ctrl_st[1]
.sym 61137 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 61139 controller.i_sccb.pr_sccb_st[0]
.sym 61141 controller.i_regs.pr_ctrl_st[4]
.sym 61142 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 61146 led_SB_LUT4_O_I1
.sym 61147 controller.i_regs.pr_ctrl_st[0]
.sym 61148 controller.i_regs.pr_ctrl_st[3]
.sym 61149 controller.i_regs.pr_ctrl_st[4]
.sym 61153 rst$SB_IO_IN
.sym 61156 controller.i_regs.pr_ctrl_st[0]
.sym 61157 led_SB_LUT4_O_I1
.sym 61158 controller.i_regs.pr_ctrl_st[1]
.sym 61159 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 61162 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 61163 controller.i_regs.pr_ctrl_st[0]
.sym 61165 controller.i_regs.pr_ctrl_st[3]
.sym 61169 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 61170 controller.i_regs.pr_ctrl_st[4]
.sym 61171 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 61174 rst$SB_IO_IN
.sym 61175 controller.i_sccb.pr_sccb_st[0]
.sym 61176 led_SB_LUT4_O_I1
.sym 61177 controller.i_regs.pr_ctrl_st[2]
.sym 61180 controller.i_regs.pr_ctrl_st[4]
.sym 61181 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 61182 controller.i_regs.pr_ctrl_st[3]
.sym 61183 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 61187 controller.i_regs.pr_ctrl_st[1]
.sym 61188 led_SB_LUT4_O_I1
.sym 61189 controller.i_regs.pr_ctrl_st[2]
.sym 61192 controller.i_sccb.pr_sccb_st[0]
.sym 61193 led_SB_LUT4_O_I1
.sym 61194 controller.i_regs.pr_ctrl_st[2]
.sym 61195 rst$SB_IO_IN
.sym 61198 controller.i_regs.pr_ctrl_st[0]
.sym 61200 controller.i_regs.pr_ctrl_st[4]
.sym 61201 controller.i_regs.pr_ctrl_st[3]
.sym 61203 clk50mhz_$glb_clk
.sym 61204 rst$SB_IO_IN_$glb_sr
.sym 61205 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61206 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61207 controller.i_regs.cnt300ms[10]
.sym 61208 controller.i_regs.cnt300ms[5]
.sym 61209 controller.i_regs.cnt300ms[7]
.sym 61210 controller.i_regs.cnt300ms[2]
.sym 61211 controller.i_regs.cnt300ms[1]
.sym 61212 controller.i_regs.cnt300ms[4]
.sym 61233 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 61238 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 61240 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 61250 controller.i_regs.cnt300ms[0]
.sym 61258 controller.i_regs.cnt300ms[3]
.sym 61259 controller.i_regs.cnt300ms[6]
.sym 61266 controller.i_regs.cnt300ms[7]
.sym 61268 controller.i_regs.cnt300ms[1]
.sym 61273 controller.i_regs.cnt300ms[5]
.sym 61275 controller.i_regs.cnt300ms[2]
.sym 61277 controller.i_regs.cnt300ms[4]
.sym 61278 $nextpnr_ICESTORM_LC_3$O
.sym 61281 controller.i_regs.cnt300ms[0]
.sym 61284 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 61286 controller.i_regs.cnt300ms[1]
.sym 61288 controller.i_regs.cnt300ms[0]
.sym 61290 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 61293 controller.i_regs.cnt300ms[2]
.sym 61294 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 61296 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 61299 controller.i_regs.cnt300ms[3]
.sym 61300 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 61302 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 61305 controller.i_regs.cnt300ms[4]
.sym 61306 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 61308 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 61310 controller.i_regs.cnt300ms[5]
.sym 61312 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 61314 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 61317 controller.i_regs.cnt300ms[6]
.sym 61318 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 61320 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 61322 controller.i_regs.cnt300ms[7]
.sym 61324 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 61328 controller.i_regs.cnt300ms[14]
.sym 61329 controller.i_regs.cnt300ms[9]
.sym 61330 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61331 controller.i_regs.cnt300ms[12]
.sym 61332 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 61333 controller.i_regs.cnt300ms[11]
.sym 61334 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61335 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61364 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 61375 controller.i_regs.cnt300ms[8]
.sym 61379 controller.i_regs.cnt300ms[10]
.sym 61384 controller.i_regs.cnt300ms[15]
.sym 61385 controller.i_regs.cnt300ms[14]
.sym 61388 controller.i_regs.cnt300ms[12]
.sym 61390 controller.i_regs.cnt300ms[11]
.sym 61393 controller.i_regs.cnt300ms[13]
.sym 61394 controller.i_regs.cnt300ms[9]
.sym 61401 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 61404 controller.i_regs.cnt300ms[8]
.sym 61405 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 61407 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 61409 controller.i_regs.cnt300ms[9]
.sym 61411 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 61413 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 61415 controller.i_regs.cnt300ms[10]
.sym 61417 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 61419 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 61422 controller.i_regs.cnt300ms[11]
.sym 61423 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 61425 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 61427 controller.i_regs.cnt300ms[12]
.sym 61429 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 61431 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 61434 controller.i_regs.cnt300ms[13]
.sym 61435 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 61437 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 61440 controller.i_regs.cnt300ms[14]
.sym 61441 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 61443 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 61445 controller.i_regs.cnt300ms[15]
.sym 61447 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 61451 controller.i_regs.cnt300ms[13]
.sym 61452 controller.i_regs.cnt300ms[17]
.sym 61453 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61454 controller.i_regs.cnt300ms[16]
.sym 61455 controller.i_regs.cnt300ms[20]
.sym 61457 controller.i_regs.cnt300ms[18]
.sym 61458 controller.i_regs.cnt300ms[19]
.sym 61463 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 61467 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 61481 controller.i_regs.cnt300ms[6]
.sym 61485 controller.i_sccb.clr_datarg
.sym 61487 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 61493 controller.i_regs.cnt300ms[21]
.sym 61495 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 61496 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 61499 controller.i_regs.cnt300ms[23]
.sym 61500 controller.i_regs.cnt300ms[22]
.sym 61509 controller.i_regs.cnt300ms[17]
.sym 61512 controller.i_regs.cnt300ms[20]
.sym 61519 controller.i_regs.cnt300ms[16]
.sym 61522 controller.i_regs.cnt300ms[18]
.sym 61523 controller.i_regs.cnt300ms[19]
.sym 61524 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 61527 controller.i_regs.cnt300ms[16]
.sym 61528 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 61530 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 61533 controller.i_regs.cnt300ms[17]
.sym 61534 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 61536 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 61538 controller.i_regs.cnt300ms[18]
.sym 61540 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 61542 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 61544 controller.i_regs.cnt300ms[19]
.sym 61546 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 61548 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 61551 controller.i_regs.cnt300ms[20]
.sym 61552 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 61554 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 61557 controller.i_regs.cnt300ms[21]
.sym 61558 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 61560 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 61562 controller.i_regs.cnt300ms[22]
.sym 61564 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 61567 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 61568 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 61569 controller.i_regs.cnt300ms[23]
.sym 61570 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 61572 clk50mhz_$glb_clk
.sym 61573 rst$SB_IO_IN_$glb_sr
.sym 61628 controller.i_sccb.send_rg[18]
.sym 61635 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 61645 controller.i_sccb.clr_datarg
.sym 61648 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 61650 controller.i_sccb.send_rg[18]
.sym 61651 controller.i_sccb.clr_datarg
.sym 61694 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 61695 clk50mhz_$glb_clk
.sym 61696 rst$SB_IO_IN_$glb_sr
.sym 61708 controller.i_sccb.pr_sccb_st[0]
.sym 61729 controller.i_sccb.clr_datarg
.sym 61730 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 61746 controller.i_sccb.send_rg[19]
.sym 61756 controller.i_sccb.send_rg[20]
.sym 61757 controller.i_sccb.clr_datarg
.sym 61765 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 61783 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 61784 controller.i_sccb.send_rg[19]
.sym 61786 controller.i_sccb.clr_datarg
.sym 61814 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 61815 controller.i_sccb.clr_datarg
.sym 61816 controller.i_sccb.send_rg[20]
.sym 61817 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 61818 clk50mhz_$glb_clk
.sym 61819 rst$SB_IO_IN_$glb_sr
.sym 61876 controller.i_sccb.send_rg[21]
.sym 61885 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 61889 controller.i_sccb.clr_datarg
.sym 61919 controller.i_sccb.clr_datarg
.sym 61920 controller.i_sccb.send_rg[21]
.sym 61921 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 61940 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 61941 clk50mhz_$glb_clk
.sym 61942 rst$SB_IO_IN_$glb_sr
.sym 61951 cam_fb.ram.1.2.0_RDATA_1
.sym 61977 controller.i_sccb.clr_datarg
.sym 62220 controller.i_sccb.clr_datarg
.sym 62222 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 62324 proc_fb.dina_SB_LUT4_O_I2
.sym 62337 $PACKER_VCC_NET
.sym 62346 controller.i_sccb.send_rg[23]
.sym 62377 controller.i_sccb.send_rg[22]
.sym 62380 controller.i_sccb.clr_datarg
.sym 62382 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 62393 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 62394 controller.i_sccb.send_rg[22]
.sym 62395 controller.i_sccb.clr_datarg
.sym 62432 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 62433 clk50mhz_$glb_clk
.sym 62434 rst$SB_IO_IN_$glb_sr
.sym 62499 capture.data_rg1[3]
.sym 62527 capture.data_rg1[3]
.sym 62556 clk50mhz_$glb_clk
.sym 62557 rst$SB_IO_IN_$glb_sr
.sym 62578 capture.data_rg2[3]
.sym 62698 orig_img_addr[9]
.sym 62706 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 62712 controller.i_sccb.clr_datarg
.sym 62714 controller.i_sccb.pr_sccb_st[0]
.sym 62715 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 62817 cam_fb.ram.0.3.0_RCLKE
.sym 62818 proc_fb.dina_SB_LUT4_O_5_I2
.sym 62829 $PACKER_VCC_NET
.sym 62834 controller.i_sccb.send_rg[23]
.sym 62863 controller.i_sccb.pr_sccb_st[0]
.sym 62866 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 62872 controller.i_sccb.clr_datarg
.sym 62875 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 62876 controller.i_sccb.pr_sccb_st[4]
.sym 62884 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 62885 controller.i_sccb.pr_sccb_st[4]
.sym 62890 controller.i_sccb.pr_sccb_st[0]
.sym 62891 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 62892 controller.i_sccb.clr_datarg
.sym 62893 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 62925 clk50mhz_$glb_clk
.sym 62926 rst$SB_IO_IN_$glb_sr
.sym 62928 controller.i_sccb.pr_sccb_st[2]
.sym 62930 controller.i_sccb.clr_datarg
.sym 62931 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 62932 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 62933 controller.i_sccb.pr_sccb_st[3]
.sym 62934 controller.i_sccb.pr_sccb_st[4]
.sym 62946 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 62949 cam_fb.ram.0.2.0_RCLKE
.sym 62970 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 62976 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 62977 controller.i_sccb.cnt_8bits[1]
.sym 62986 controller.i_sccb.cnt_8bits[2]
.sym 62989 $PACKER_VCC_NET
.sym 62993 controller.i_sccb.pr_sccb_st[2]
.sym 62994 controller.i_sccb.cnt_8bits[2]
.sym 62996 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 62999 controller.i_sccb.cnt_8bits[0]
.sym 63000 $nextpnr_ICESTORM_LC_5$O
.sym 63003 controller.i_sccb.cnt_8bits[0]
.sym 63006 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 63007 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 63008 controller.i_sccb.cnt_8bits[1]
.sym 63009 $PACKER_VCC_NET
.sym 63010 controller.i_sccb.cnt_8bits[0]
.sym 63013 controller.i_sccb.cnt_8bits[2]
.sym 63014 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 63016 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 63025 controller.i_sccb.cnt_8bits[1]
.sym 63026 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 63027 controller.i_sccb.cnt_8bits[0]
.sym 63028 controller.i_sccb.cnt_8bits[2]
.sym 63033 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 63034 controller.i_sccb.pr_sccb_st[2]
.sym 63044 controller.i_sccb.pr_sccb_st[2]
.sym 63046 controller.i_sccb.cnt_8bits[0]
.sym 63047 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 63048 clk50mhz_$glb_clk
.sym 63049 rst$SB_IO_IN_$glb_sr
.sym 63064 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 63067 capture_addr[0]
.sym 63070 capture_addr[3]
.sym 63071 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 63302 $PACKER_GND_NET
.sym 63310 capture_addr[3]
.sym 63325 $PACKER_GND_NET
.sym 63432 $PACKER_GND_NET
.sym 63434 cam_fb.ram.0.1.0_RCLKE
.sym 63561 cam_fb.ram.0.1.0_WCLKE
.sym 63680 capture.pclk_rg1
.sym 63805 capture_addr[3]
.sym 63811 proc_fb.dina_SB_LUT4_O_8_I2
.sym 63912 capture.href_rg2
.sym 64063 clk$SB_IO_IN
.sym 64528 clk50mhz
.sym 64552 clk$SB_IO_IN
.sym 64646 clk$SB_IO_IN
.sym 64657 ov7670_rst_n$SB_IO_OUT
.sym 65190 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65206 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65215 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65219 controller.i_regs.cnt300ms[0]
.sym 65256 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65258 controller.i_regs.cnt300ms[0]
.sym 65259 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65279 clk50mhz_$glb_clk
.sym 65280 rst$SB_IO_IN_$glb_sr
.sym 65301 $PACKER_VCC_NET
.sym 65313 controller.i_regs.cnt300ms[20]
.sym 65323 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 65324 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 65326 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 65327 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 65331 controller.i_regs.cnt300ms[9]
.sym 65334 controller.i_regs.cnt300ms[0]
.sym 65335 controller.i_regs.cnt300ms[2]
.sym 65337 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 65338 controller.i_regs.cnt300ms[3]
.sym 65340 controller.i_regs.cnt300ms[10]
.sym 65341 controller.i_regs.cnt300ms[5]
.sym 65345 controller.i_regs.cnt300ms[4]
.sym 65348 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 65350 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65352 controller.i_regs.cnt300ms[1]
.sym 65353 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65355 controller.i_regs.cnt300ms[10]
.sym 65356 controller.i_regs.cnt300ms[5]
.sym 65357 controller.i_regs.cnt300ms[9]
.sym 65358 controller.i_regs.cnt300ms[4]
.sym 65361 controller.i_regs.cnt300ms[1]
.sym 65362 controller.i_regs.cnt300ms[3]
.sym 65363 controller.i_regs.cnt300ms[0]
.sym 65364 controller.i_regs.cnt300ms[2]
.sym 65367 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65368 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 65370 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65373 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 65375 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65376 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65379 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65380 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65381 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 65385 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65386 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 65388 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65391 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65392 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 65394 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65397 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65398 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 65400 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65402 clk50mhz_$glb_clk
.sym 65403 rst$SB_IO_IN_$glb_sr
.sym 65445 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65446 controller.i_regs.cnt300ms[17]
.sym 65447 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65448 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 65449 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 65450 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65451 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 65452 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 65454 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65455 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65456 controller.i_regs.cnt300ms[16]
.sym 65457 controller.i_regs.cnt300ms[7]
.sym 65459 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65460 controller.i_regs.cnt300ms[19]
.sym 65463 controller.i_regs.cnt300ms[6]
.sym 65464 controller.i_regs.cnt300ms[12]
.sym 65465 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65468 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65471 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65473 controller.i_regs.cnt300ms[20]
.sym 65474 controller.i_regs.cnt300ms[11]
.sym 65478 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65479 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65480 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 65484 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65485 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65486 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 65490 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65491 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65492 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65493 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65497 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 65498 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65499 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65502 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65503 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65505 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65508 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65510 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 65511 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65514 controller.i_regs.cnt300ms[19]
.sym 65515 controller.i_regs.cnt300ms[17]
.sym 65516 controller.i_regs.cnt300ms[11]
.sym 65517 controller.i_regs.cnt300ms[7]
.sym 65520 controller.i_regs.cnt300ms[20]
.sym 65521 controller.i_regs.cnt300ms[6]
.sym 65522 controller.i_regs.cnt300ms[12]
.sym 65523 controller.i_regs.cnt300ms[16]
.sym 65525 clk50mhz_$glb_clk
.sym 65526 rst$SB_IO_IN_$glb_sr
.sym 65543 $PACKER_VCC_NET
.sym 65549 $PACKER_VCC_NET
.sym 65568 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 65570 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65571 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 65572 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 65575 controller.i_regs.cnt300ms[23]
.sym 65576 controller.i_regs.cnt300ms[14]
.sym 65577 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 65578 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65580 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65581 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 65584 controller.i_regs.cnt300ms[13]
.sym 65590 controller.i_regs.cnt300ms[18]
.sym 65597 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 65601 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 65602 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65604 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65607 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65608 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 65609 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65613 controller.i_regs.cnt300ms[18]
.sym 65614 controller.i_regs.cnt300ms[14]
.sym 65615 controller.i_regs.cnt300ms[13]
.sym 65616 controller.i_regs.cnt300ms[23]
.sym 65619 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65620 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 65621 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65625 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 65626 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65628 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65638 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65639 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 65640 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65643 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 65645 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65646 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 65648 clk50mhz_$glb_clk
.sym 65649 rst$SB_IO_IN_$glb_sr
.sym 65793 $PACKER_VCC_NET
.sym 65901 cam_fb.ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 66029 controller.i_sccb.clr_datarg
.sym 66030 clk$SB_IO_IN
.sym 66037 $PACKER_VCC_NET
.sym 66049 cam_fb.ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 66159 proc_fb.dina_SB_LUT4_O_1_I2
.sym 66177 cam_fb.ram.0.4.0_WCLKE
.sym 66277 $PACKER_VCC_NET
.sym 66284 $PACKER_VCC_NET
.sym 66400 proc_fb.dina_SB_LUT4_O_3_I3
.sym 66418 capture_data[4]
.sym 66526 capture_data[6]
.sym 66532 proc_fb.dina_SB_LUT4_O_6_I3
.sym 66541 cam_fb.ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 66643 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 66758 proc_fb.dina_SB_LUT4_O_5_I2
.sym 66766 capture_data[6]
.sym 66770 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 66772 capture_data[7]
.sym 66884 controller.i_sccb.cnt_sclk_div4[0]
.sym 66892 proc_fb.dina_SB_LUT4_O_I2
.sym 66913 $PACKER_GND_NET
.sym 67004 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 67005 controller.i_sccb.cnt_4sclk[0]
.sym 67006 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 67008 controller.i_sccb.cnt_4sclk[1]
.sym 67009 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 67046 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 67047 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 67051 controller.i_sccb.pr_sccb_st[4]
.sym 67056 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 67057 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 67061 controller.i_sccb.pr_sccb_st[2]
.sym 67063 controller.i_sccb.clr_datarg
.sym 67066 controller.i_sccb.pr_sccb_st[3]
.sym 67069 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 67072 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 67075 controller.i_sccb.pr_sccb_st[4]
.sym 67084 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 67085 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 67086 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 67095 controller.i_sccb.pr_sccb_st[4]
.sym 67096 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 67097 controller.i_sccb.clr_datarg
.sym 67098 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 67102 controller.i_sccb.pr_sccb_st[2]
.sym 67104 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 67108 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 67109 controller.i_sccb.pr_sccb_st[4]
.sym 67110 controller.i_sccb.pr_sccb_st[3]
.sym 67113 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 67115 controller.i_sccb.pr_sccb_st[3]
.sym 67116 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 67119 controller.i_sccb.pr_sccb_st[2]
.sym 67120 controller.i_sccb.pr_sccb_st[4]
.sym 67121 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 67122 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 67124 clk50mhz_$glb_clk
.sym 67125 rst$SB_IO_IN_$glb_sr
.sym 67126 ov7670_sioc_SB_LUT4_O_I1
.sym 67129 sdat_on
.sym 67130 ov7670_sioc$SB_IO_OUT
.sym 67131 sdat_out
.sym 67133 sdat_out_SB_LUT4_O_I0
.sym 67141 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 67142 controller.i_sccb.pr_sccb_st[0]
.sym 67144 capture.pclk_rise_SB_LUT4_I3_O
.sym 67147 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 67258 sdat_out
.sym 67262 controller.i_sccb.send_rg[23]
.sym 67400 $PACKER_GND_NET
.sym 67506 clk$SB_IO_IN
.sym 67633 cam_fb.ram.0.3.0_WCLKE
.sym 67755 capture.vsync_3up
.sym 67767 capture.href_rg2
.sym 67773 capture.href_rg1
.sym 67878 cam_fb.ram.0.2.0_WCLKE
.sym 67883 proc_fb.dina_SB_LUT4_O_9_I1
.sym 67895 capture.href_rg2
.sym 68045 capture.href_rg1
.sym 68067 capture.href_rg1
.sym 68108 clk50mhz_$glb_clk
.sym 68109 rst$SB_IO_IN_$glb_sr
.sym 68634 clk50mhz
.sym 68646 clk50mhz
.sym 68668 clk50mhz
.sym 69131 $PACKER_VCC_NET
.sym 69369 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 69873 orig_img_addr[8]
.sym 69884 cam_fb.ram.0.4.0_RCLKE
.sym 69996 orig_img_addr[2]
.sym 70016 cam_fb.ram.1.1.0_RDATA_1
.sym 70024 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 70026 cam_fb.ram.1.2.0_RDATA_1
.sym 70034 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 70077 cam_fb.ram.1.2.0_RDATA_1
.sym 70078 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 70079 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 70080 cam_fb.ram.1.1.0_RDATA_1
.sym 70110 cam_fb.ram.1.1.0_RDATA_1
.sym 70112 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 70113 cam_fb.ram.0.4.0_WCLKE
.sym 70115 $PACKER_VCC_NET
.sym 70242 capture_addr[3]
.sym 70353 cam_fb.ram.0.4.0_WCLKE
.sym 70361 proc_fb.dina_SB_LUT4_O_1_I3
.sym 70363 capture_data[4]
.sym 70365 capture_addr[8]
.sym 70476 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 70479 cam_fb.ram.0.0.0_WCLKE
.sym 70483 $PACKER_VCC_NET
.sym 70488 capture_addr[2]
.sym 70594 capture.data_rg3[3]
.sym 70602 cam_fb.ram.0.1.0_WCLKE
.sym 70719 capture_data[5]
.sym 70725 cam_fb.ram.0.2.0_WCLKE
.sym 70842 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 70846 orig_img_addr[8]
.sym 70848 capture_data[4]
.sym 70856 $PACKER_GND_NET
.sym 70861 cam_fb.ram.1.1.0_RDATA_3
.sym 70862 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 70876 cam_fb.ram.1.3.0_RDATA_1_SB_LUT4_I0_O
.sym 70882 cam_fb.ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 70886 cam_fb.ram.1.4.0_RDATA_1
.sym 70888 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 70914 cam_fb.ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 70915 cam_fb.ram.1.4.0_RDATA_1
.sym 70916 cam_fb.ram.1.3.0_RDATA_1_SB_LUT4_I0_O
.sym 70917 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 70958 controller.i_sccb.cnt_sclk_div4[1]
.sym 70959 controller.i_sccb.cnt_sclk_div4[2]
.sym 70960 controller.i_sccb.cnt_sclk_div4[3]
.sym 70961 controller.i_sccb.cnt_sclk_div4[4]
.sym 70962 controller.i_sccb.cnt_sclk_div4[5]
.sym 70963 controller.i_sccb.cnt_sclk_div4[6]
.sym 70964 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 70970 cam_fb.ram.1.3.0_RDATA_1_SB_LUT4_I0_O
.sym 70974 cam_fb.ram.1.4.0_RDATA_1
.sym 70976 $PACKER_VCC_NET
.sym 71002 controller.i_sccb.cnt_sclk_div4[0]
.sym 71009 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 71055 controller.i_sccb.cnt_sclk_div4[0]
.sym 71057 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 71078 clk50mhz_$glb_clk
.sym 71079 rst$SB_IO_IN_$glb_sr
.sym 71083 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 71094 orig_img_addr[0]
.sym 71103 cam_fb.ram.1.4.0_RDATA_2
.sym 71122 controller.i_sccb.pr_sccb_st[2]
.sym 71124 controller.i_sccb.clr_datarg
.sym 71126 controller.i_sccb.cnt_4sclk[1]
.sym 71127 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 71132 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 71136 controller.i_sccb.pr_sccb_st[0]
.sym 71146 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 71147 controller.i_sccb.cnt_4sclk[0]
.sym 71148 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 71160 controller.i_sccb.cnt_4sclk[0]
.sym 71161 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 71162 controller.i_sccb.cnt_4sclk[1]
.sym 71166 controller.i_sccb.pr_sccb_st[0]
.sym 71167 controller.i_sccb.cnt_4sclk[0]
.sym 71173 controller.i_sccb.pr_sccb_st[0]
.sym 71175 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 71184 controller.i_sccb.cnt_4sclk[1]
.sym 71186 controller.i_sccb.cnt_4sclk[0]
.sym 71187 controller.i_sccb.pr_sccb_st[0]
.sym 71190 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 71191 controller.i_sccb.pr_sccb_st[2]
.sym 71192 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 71193 controller.i_sccb.clr_datarg
.sym 71200 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 71201 clk50mhz_$glb_clk
.sym 71202 rst$SB_IO_IN_$glb_sr
.sym 71213 sdat_on
.sym 71215 orig_img_addr[6]
.sym 71218 orig_img_addr[6]
.sym 71219 orig_img_addr[7]
.sym 71220 orig_img_addr[2]
.sym 71246 controller.i_sccb.cnt_4sclk[0]
.sym 71252 ov7670_sioc_SB_LUT4_O_I1
.sym 71255 sdat_on
.sym 71256 controller.i_sccb.send_rg[23]
.sym 71257 controller.i_sccb.cnt_4sclk[1]
.sym 71259 sdat_out_SB_LUT4_O_I0
.sym 71261 controller.i_sccb.pr_sccb_st[2]
.sym 71263 controller.i_sccb.clr_datarg
.sym 71266 controller.i_sccb.pr_sccb_st[3]
.sym 71267 controller.i_sccb.pr_sccb_st[4]
.sym 71274 controller.i_sccb.pr_sccb_st[3]
.sym 71277 controller.i_sccb.cnt_4sclk[0]
.sym 71279 controller.i_sccb.cnt_4sclk[1]
.sym 71295 controller.i_sccb.clr_datarg
.sym 71297 controller.i_sccb.pr_sccb_st[2]
.sym 71298 controller.i_sccb.pr_sccb_st[3]
.sym 71301 sdat_on
.sym 71302 controller.i_sccb.pr_sccb_st[4]
.sym 71303 sdat_out_SB_LUT4_O_I0
.sym 71304 ov7670_sioc_SB_LUT4_O_I1
.sym 71307 controller.i_sccb.send_rg[23]
.sym 71308 sdat_out_SB_LUT4_O_I0
.sym 71309 controller.i_sccb.pr_sccb_st[2]
.sym 71310 sdat_on
.sym 71319 controller.i_sccb.pr_sccb_st[3]
.sym 71320 controller.i_sccb.cnt_4sclk[0]
.sym 71321 controller.i_sccb.clr_datarg
.sym 71322 controller.i_sccb.cnt_4sclk[1]
.sym 71340 proc_fb.dina_SB_LUT4_O_8_I2
.sym 71341 orig_img_addr[8]
.sym 71342 capture_addr[4]
.sym 71348 ov7670_sioc$SB_IO_OUT
.sym 71349 cam_fb.ram.0.3.0_RCLKE
.sym 71461 cam_fb.ram.0.0.0_RCLKE
.sym 71463 capture_data[4]
.sym 71464 cam_fb.ram.0.2.0_RCLKE
.sym 71471 cam_fb.ram.0.0.0_RCLKE
.sym 71713 capture_addr[1]
.sym 71714 capture_addr[2]
.sym 71716 capture_addr[5]
.sym 71831 capture_addr[7]
.sym 71833 $PACKER_GND_NET
.sym 71834 capture_addr[4]
.sym 71838 capture.vsync_3up
.sym 71950 proc_fb.dina_SB_LUT4_O_11_I2
.sym 71952 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 71956 capture.vsync_3up
.sym 71958 proc_fb.dina_SB_LUT4_O_10_I3
.sym 72210 capture.href_rg1
.sym 72214 orig_img_addr[8]
.sym 72456 orig_img_addr[2]
.sym 72684 sdat_on
.sym 72723 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 72736 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 73708 capture_addr[4]
.sym 73821 cam_fb.ram.0.4.0_RCLKE
.sym 73834 capture_data[7]
.sym 73837 orig_img_addr[7]
.sym 73936 cam_fb.ram.0.4.0_RCLKE
.sym 73941 orig_img_addr[0]
.sym 73948 orig_img_addr[1]
.sym 73956 capture_addr[4]
.sym 74060 cam_fb.ram.1.1.0_RDATA_3
.sym 74067 proc_fb.dina_SB_LUT4_O_2_I2
.sym 74071 orig_img_addr[9]
.sym 74081 orig_img_addr[7]
.sym 74194 orig_img_addr[3]
.sym 74440 capture_addr[6]
.sym 74452 capture_addr[4]
.sym 74563 capture_addr[9]
.sym 74566 capture.data_rg3[3]
.sym 74686 capture_addr[0]
.sym 74696 capture_addr[4]
.sym 74724 capture.data_rg2[3]
.sym 74775 capture.data_rg2[3]
.sym 74785 clk50mhz_$glb_clk
.sym 74786 rst$SB_IO_IN_$glb_sr
.sym 74802 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 74820 capture.data_rg3[3]
.sym 74936 capture_addr[0]
.sym 75077 controller.i_sccb.cnt_sclk_div4[3]
.sym 75078 controller.i_sccb.cnt_sclk_div4[0]
.sym 75083 controller.i_sccb.cnt_sclk_div4[1]
.sym 75093 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 75094 controller.i_sccb.cnt_sclk_div4[4]
.sym 75096 controller.i_sccb.cnt_sclk_div4[6]
.sym 75100 controller.i_sccb.cnt_sclk_div4[2]
.sym 75101 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 75103 controller.i_sccb.cnt_sclk_div4[5]
.sym 75106 $nextpnr_ICESTORM_LC_6$O
.sym 75109 controller.i_sccb.cnt_sclk_div4[0]
.sym 75112 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 75113 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 75114 controller.i_sccb.cnt_sclk_div4[1]
.sym 75116 controller.i_sccb.cnt_sclk_div4[0]
.sym 75118 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 75119 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 75120 controller.i_sccb.cnt_sclk_div4[2]
.sym 75122 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 75124 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 75125 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 75127 controller.i_sccb.cnt_sclk_div4[3]
.sym 75128 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 75130 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 75131 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 75133 controller.i_sccb.cnt_sclk_div4[4]
.sym 75134 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 75136 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 75137 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 75138 controller.i_sccb.cnt_sclk_div4[5]
.sym 75140 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 75143 controller.i_sccb.cnt_sclk_div4[6]
.sym 75145 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 75146 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 75149 controller.i_sccb.cnt_sclk_div4[3]
.sym 75150 controller.i_sccb.cnt_sclk_div4[1]
.sym 75151 controller.i_sccb.cnt_sclk_div4[2]
.sym 75152 controller.i_sccb.cnt_sclk_div4[0]
.sym 75154 clk50mhz_$glb_clk
.sym 75155 rst$SB_IO_IN_$glb_sr
.sym 75170 orig_img_addr[9]
.sym 75183 cam_fb.ram.0.3.0_WCLKE
.sym 75201 controller.i_sccb.cnt_sclk_div4[4]
.sym 75204 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 75210 controller.i_sccb.cnt_sclk_div4[5]
.sym 75211 controller.i_sccb.cnt_sclk_div4[6]
.sym 75248 controller.i_sccb.cnt_sclk_div4[6]
.sym 75249 controller.i_sccb.cnt_sclk_div4[4]
.sym 75250 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 75251 controller.i_sccb.cnt_sclk_div4[5]
.sym 75287 proc_fb.dina_SB_LUT4_O_7_I2
.sym 75291 orig_img_addr[3]
.sym 75292 cam_fb.ram.1.3.0_RDATA_2
.sym 75297 orig_img_addr[5]
.sym 75298 orig_img_addr[1]
.sym 75300 orig_img_addr[4]
.sym 75301 cam_fb.ram.1.1.0_RDATA_3
.sym 75302 orig_img_addr[5]
.sym 75411 cam_fb.ram.0.4.0_RCLKE
.sym 75413 orig_img_addr[8]
.sym 75422 orig_img_addr[9]
.sym 75660 orig_img_addr[9]
.sym 75671 cam_fb.ram.0.1.0_RDATA_1
.sym 75786 capture_addr[3]
.sym 75790 capture_addr[6]
.sym 75791 capture_addr[0]
.sym 75792 cam_fb.ram.0.4.0_RCLKE
.sym 75795 $PACKER_GND_NET
.sym 75907 cam_fb.ram.0.0.0_WCLKE
.sym 75909 capture_addr[8]
.sym 75911 cam_fb.ram.0.4.0_WCLKE
.sym 75915 capture.vsync_3up
.sym 75916 capture_addr[9]
.sym 76040 capture_addr[4]
.sym 76045 orig_img_addr[7]
.sym 76287 $PACKER_GND_NET
.sym 76289 orig_img_addr[7]
.sym 76403 capture.vsync_3up
.sym 76648 orig_img_addr[8]
.sym 76654 orig_img_addr[3]
.sym 76780 $PACKER_GND_NET
.sym 76993 capture_addr[4]
.sym 77522 capture_data[7]
.sym 77648 capture_addr[4]
.sym 77659 $PACKER_VCC_NET
.sym 77772 orig_img_addr[7]
.sym 77781 capture_addr[1]
.sym 77890 orig_img_addr[7]
.sym 77901 capture_addr[4]
.sym 77913 $PACKER_VCC_NET
.sym 78018 orig_img_addr[8]
.sym 78019 orig_img_addr[7]
.sym 78130 $PACKER_VCC_NET
.sym 78151 $PACKER_VCC_NET
.sym 78264 orig_img_addr[7]
.sym 78269 capture_data[7]
.sym 78284 capture_addr[1]
.sym 78381 capture_addr[5]
.sym 78382 capture_addr[5]
.sym 78383 cam_fb.ram.0.3.0_WCLKE
.sym 78387 capture_addr[3]
.sym 78390 capture_addr[4]
.sym 78504 capture_addr[4]
.sym 78505 capture_addr[4]
.sym 78528 capture_addr[1]
.sym 78630 proc_fb.dina_SB_LUT4_O_I2
.sym 78633 capture_addr[2]
.sym 78634 capture_addr[4]
.sym 78879 capture_addr[4]
.sym 78881 capture_addr[0]
.sym 78995 capture_data[7]
.sym 78999 capture.data_rg3[3]
.sym 79007 orig_img_addr[9]
.sym 79126 cam_fb.ram.0.3.0_WCLKE
.sym 79127 capture_addr[4]
.sym 79133 cam_fb.ram.0.3.0_RCLKE
.sym 79241 cam_fb.ram.1.3.0_RDATA
.sym 79251 cam_fb.ram.0.2.0_RCLKE
.sym 79252 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 79255 capture.data_rg3[3]
.sym 79366 orig_img_addr[7]
.sym 79373 capture_addr[0]
.sym 79376 capture_addr[3]
.sym 79487 cam_fb.ram.1.4.0_RDATA
.sym 79493 cam_fb.ram.0.1.0_RCLKE
.sym 79513 cam_fb.ram.0.3.0_WCLKE
.sym 79610 capture_data[5]
.sym 79615 capture_addr[3]
.sym 79616 capture_addr[3]
.sym 79740 cam_fb.ram.0.1.0_RCLKE
.sym 79856 cam_fb.ram.0.3.0_WCLKE
.sym 79870 cam_fb.ram.0.1.0_WCLKE
.sym 79993 capture.pclk_rg1
.sym 80107 proc_fb.dina_SB_LUT4_O_8_I2
.sym 80114 capture_addr[3]
.sym 80123 capture.vsync_3up
.sym 80478 orig_img_addr[7]
.sym 80732 orig_img_addr[7]
.sym 80876 $PACKER_GND_NET
.sym 80898 $PACKER_GND_NET
.sym 80964 ov7670_rst_n$SB_IO_OUT
.sym 81353 $PACKER_VCC_NET
.sym 81493 $PACKER_VCC_NET
.sym 81600 $PACKER_VCC_NET
.sym 81724 capture_addr[1]
.sym 81965 orig_img_addr[6]
.sym 81968 orig_img_addr[6]
.sym 81989 $PACKER_VCC_NET
.sym 81991 orig_img_addr[5]
.sym 82094 orig_img_addr[1]
.sym 82099 $PACKER_VCC_NET
.sym 82114 cam_fb.ram.0.1.0_RCLKE
.sym 82211 cam_fb.ram.0.2.0_RCLKE
.sym 82214 cam_fb.ram.0.2.0_RCLKE
.sym 82217 capture_addr[1]
.sym 82235 orig_img_addr[5]
.sym 82340 orig_img_addr[3]
.sym 82348 $PACKER_VCC_NET
.sym 82355 $PACKER_VCC_NET
.sym 82457 capture_addr[1]
.sym 82460 capture_addr[1]
.sym 82462 capture_addr[1]
.sym 82470 proc_fb.dina_SB_LUT4_O_1_I2
.sym 82476 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 82580 capture_addr[7]
.sym 82583 capture_addr[7]
.sym 82584 $PACKER_VCC_NET
.sym 82607 cam_fb.ram.0.2.0_WCLKE
.sym 82707 proc_fb.dina_SB_LUT4_O_3_I3
.sym 82709 capture_addr[9]
.sym 82713 capture_addr[1]
.sym 82723 orig_img_addr[5]
.sym 82829 $PACKER_VCC_NET
.sym 82836 proc_fb.dina_SB_LUT4_O_6_I3
.sym 82839 capture_data[6]
.sym 82843 $PACKER_VCC_NET
.sym 83077 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 83079 capture_data[7]
.sym 83096 orig_img_addr[2]
.sym 83199 proc_fb.dina_SB_LUT4_O_I2
.sym 83343 cam_fb.ram.0.0.0_RCLKE
.sym 83444 orig_img_addr[6]
.sym 83445 capture.pclk_rise_SB_LUT4_I3_O
.sym 83448 cam_fb.ram.0.3.0_WCLKE
.sym 83590 capture_addr[2]
.sym 83708 proc_fb.dina_SB_LUT4_O_8_I2
.sym 84062 capture.blue_SB_DFFER_Q_E
.sym 84184 cam_fb.ram.0.2.0_WCLKE
.sym 84190 proc_fb.dina_SB_LUT4_O_9_I1
.sym 84199 orig_img_addr[5]
.sym 84202 capture.vsync_3up
.sym 84305 $PACKER_VCC_NET
.sym 84328 capture.vsync_3up
.sym 84417 capture.vsync_rg3
.sym 84419 capture.vsync_rg2
.sym 84420 capture.vsync_3up
.sym 84422 capture.vsync_rg1
.sym 84443 orig_img_addr[5]
.sym 84555 capture.vsync_3up
.sym 84561 ov7670_vsync$SB_IO_IN
.sym 84913 orig_img_addr[6]
.sym 84953 $PACKER_VCC_NET
.sym 84975 $PACKER_VCC_NET
.sym 85326 orig_img_addr[9]
.sym 85449 orig_img_addr[3]
.sym 85452 capture_addr[2]
.sym 85453 capture_addr[0]
.sym 85570 orig_img_addr[9]
.sym 85697 capture_addr[0]
.sym 85816 orig_img_addr[0]
.sym 85926 orig_img_addr[5]
.sym 85934 $PACKER_VCC_NET
.sym 85938 capture_addr[3]
.sym 85939 capture_addr[6]
.sym 85941 capture_addr[0]
.sym 85946 orig_img_addr[4]
.sym 86044 orig_img_addr[5]
.sym 86051 orig_img_addr[6]
.sym 86052 cam_fb.ram.0.1.0_RCLKE
.sym 86061 capture_addr[8]
.sym 86067 capture_addr[7]
.sym 86167 cam_fb.ram.0.1.0_RCLKE
.sym 86169 orig_img_addr[8]
.sym 86173 orig_img_addr[5]
.sym 86183 capture_addr[6]
.sym 86184 capture_addr[2]
.sym 86190 orig_img_addr[4]
.sym 86299 orig_img_addr[2]
.sym 86306 capture_addr[9]
.sym 86418 cam_fb.ram.0.4.0_WCLKE
.sym 86425 $PACKER_VCC_NET
.sym 86434 orig_img_addr[4]
.sym 86540 cam_fb.ram.0.2.0_WCLKE
.sym 86549 capture_addr[3]
.sym 86663 orig_img_addr[5]
.sym 86665 capture_addr[4]
.sym 86666 capture_data[4]
.sym 86668 capture_addr[8]
.sym 86672 proc_fb.dina_SB_LUT4_O_1_I3
.sym 86676 orig_img_addr[1]
.sym 86684 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 86786 cam_fb.ram.0.0.0_WCLKE
.sym 86790 $PACKER_VCC_NET
.sym 86795 capture_addr[2]
.sym 86908 cam_fb.ram.0.1.0_WCLKE
.sym 86918 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 87038 cam_fb.ram.0.2.0_WCLKE
.sym 87041 orig_img_addr[2]
.sym 87053 orig_img_addr[9]
.sym 87156 capture_data[9]
.sym 87158 orig_img_addr[8]
.sym 87159 $PACKER_GND_NET
.sym 87161 capture_data[4]
.sym 87165 orig_img_addr[4]
.sym 87166 orig_img_addr[3]
.sym 87168 cam_fb.ram.1.1.0_RDATA_3
.sym 87169 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 87173 orig_img_addr[5]
.sym 87174 capture_addr[6]
.sym 87175 orig_img_addr[1]
.sym 87176 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 87265 cam_fb.ram.1.3.0_RDATA_3_SB_LUT4_I0_O
.sym 87276 $PACKER_VCC_NET
.sym 87277 cam_fb.ram.1.3.0_RDATA_1_SB_LUT4_I0_O
.sym 87284 $PACKER_VCC_NET
.sym 87285 cam_fb.ram.1.4.0_RDATA_1
.sym 87286 cam_fb.ram.0.0.0_RCLKE
.sym 87387 proc_fb.dina_SB_LUT4_O_7_I2
.sym 87407 orig_img_addr[0]
.sym 87410 cam_fb.ram.1.4.0_RDATA_2
.sym 87414 cam_fb.ram.1.4.0_RDATA_3
.sym 87520 orig_img_addr[5]
.sym 87526 orig_img_addr[6]
.sym 87527 orig_img_addr[2]
.sym 87528 capture_addr[2]
.sym 87529 orig_img_addr[7]
.sym 87530 orig_img_addr[2]
.sym 87532 orig_img_addr[6]
.sym 87647 capture_addr[4]
.sym 87649 orig_img_addr[8]
.sym 87651 ov7670_sioc$SB_IO_OUT
.sym 87656 cam_fb.ram.0.3.0_RCLKE
.sym 87661 capture_addr[6]
.sym 87771 cam_fb.ram.0.2.0_RCLKE
.sym 87773 cam_fb.ram.0.0.0_RCLKE
.sym 87774 cam_fb.ram.0.0.0_RCLKE
.sym 87776 capture_data[4]
.sym 87789 capture_addr[9]
.sym 87892 capture_data[2]
.sym 87910 orig_img_addr[4]
.sym 88016 capture_addr[5]
.sym 88021 capture_addr[2]
.sym 88023 capture_addr[1]
.sym 88024 capture_addr[2]
.sym 88138 capture_addr[7]
.sym 88139 capture_addr[4]
.sym 88143 proc_fb.dina_SB_LUT4_O_8_I2
.sym 88144 orig_img_addr[5]
.sym 88146 $PACKER_GND_NET
.sym 88148 capture_addr[7]
.sym 88257 proc_fb.dina_SB_LUT4_O_10_I2
.sym 88269 proc_fb.dina_SB_LUT4_O_10_I3
.sym 88278 capture.vsync_3up
.sym 88393 orig_img_addr[5]
.sym 88398 orig_img_addr[4]
.sym 88514 capture.href_rg1
.sym 88537 ov7670_vsync$SB_IO_IN
.sym 88545 capture.vsync_rg2
.sym 88548 capture.vsync_rg1
.sym 88559 capture.vsync_rg3
.sym 88569 capture.vsync_rg2
.sym 88580 capture.vsync_rg1
.sym 88586 capture.vsync_rg3
.sym 88587 ov7670_vsync$SB_IO_IN
.sym 88588 capture.vsync_rg2
.sym 88589 capture.vsync_rg1
.sym 88599 ov7670_vsync$SB_IO_IN
.sym 88615 clk50mhz_$glb_clk
.sym 88616 rst$SB_IO_IN_$glb_sr
.sym 88636 orig_img_addr[5]
.sym 88642 orig_img_addr[4]
.sym 88759 orig_img_addr[2]
.sym 88880 orig_img_addr[5]
.sym 89104 orig_img_addr[9]
.sym 89108 orig_img_addr[3]
.sym 89110 capture_addr[3]
.sym 89224 capture_addr[6]
.sym 89225 capture_addr[8]
.sym 89383 capture_addr[9]
.sym 89384 capture_addr[2]
.sym 89506 capture_addr[0]
.sym 89756 orig_img_addr[0]
.sym 89763 orig_img_addr[9]
.sym 89880 capture_addr[0]
.sym 89881 capture_addr[3]
.sym 89882 orig_img_addr[4]
.sym 89884 capture_addr[6]
.sym 89886 orig_img_addr[3]
.sym 89887 capture_addr[2]
.sym 89892 orig_img_addr[7]
.sym 89893 orig_img_addr[8]
.sym 89999 capture_addr[7]
.sym 90001 capture_addr[7]
.sym 90003 orig_img_addr[9]
.sym 90009 capture_addr[8]
.sym 90122 orig_img_addr[4]
.sym 90123 cam_fb.ram.0.4.0_RCLKE
.sym 90124 orig_img_addr[4]
.sym 90128 capture_addr[0]
.sym 90132 capture_addr[2]
.sym 90133 capture_addr[6]
.sym 90242 orig_img_addr[8]
.sym 90243 orig_img_addr[1]
.sym 90250 orig_img_addr[0]
.sym 90251 capture_addr[9]
.sym 90252 orig_img_addr[1]
.sym 90268 capture_addr[3]
.sym 90366 orig_img_addr[9]
.sym 90370 capture_addr[0]
.sym 90372 orig_img_addr[4]
.sym 90375 orig_img_addr[9]
.sym 90379 proc_fb.dina_SB_LUT4_O_2_I2
.sym 90489 orig_img_addr[3]
.sym 90502 orig_img_addr[3]
.sym 90508 capture_addr[2]
.sym 90611 capture_addr[3]
.sym 90619 orig_img_addr[1]
.sym 90621 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 90625 orig_img_addr[4]
.sym 90638 cam_fb.ram.0.2.0_RCLKE
.sym 90741 capture_addr[6]
.sym 90744 capture_addr[6]
.sym 90857 capture_addr[2]
.sym 90858 capture_addr[9]
.sym 90869 orig_img_addr[4]
.sym 90871 capture_addr[9]
.sym 90975 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 90979 proc_fb.dina_SB_LUT4_O_I2
.sym 90987 capture_addr[0]
.sym 90989 orig_img_addr[9]
.sym 90998 cam_fb.ram.0.3.0_RCLKE
.sym 91003 proc_fb.dina_SB_LUT4_O_I2
.sym 91097 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 91099 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 91107 orig_img_addr[3]
.sym 91108 capture_addr[6]
.sym 91110 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 91111 orig_img_addr[5]
.sym 91113 orig_img_addr[1]
.sym 91115 orig_img_addr[4]
.sym 91117 cam_fb.ram.2.4.0_RDATA
.sym 91120 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 91124 cam_fb.ram.0.2.0_RCLKE
.sym 91130 cam_fb.ram.0.2.0_RCLKE
.sym 91242 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 91250 cam_fb.ram.1.3.0_RDATA_3
.sym 91376 cam_fb.ram.0.1.0_RCLKE
.sym 91390 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 91397 cam_fb.ram.1.1.0_RDATA_3
.sym 91402 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 91410 cam_fb.ram.1.3.0_RDATA_3
.sym 91421 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 91422 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 91423 cam_fb.ram.1.3.0_RDATA_3
.sym 91424 cam_fb.ram.1.1.0_RDATA_3
.sym 91478 orig_img_addr[9]
.sym 91494 capture_addr[3]
.sym 91506 cam_fb.ram.1.3.0_RDATA_3_SB_LUT4_I0_O
.sym 91515 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 91518 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 91523 cam_fb.ram.1.4.0_RDATA_3
.sym 91538 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 91539 cam_fb.ram.1.3.0_RDATA_3_SB_LUT4_I0_O
.sym 91540 cam_fb.ram.1.4.0_RDATA_3
.sym 91541 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 91598 orig_img_addr[4]
.sym 91599 orig_img_addr[5]
.sym 91600 cam_fb.ram.1.3.0_RDATA_2
.sym 91601 capture_addr[6]
.sym 91604 orig_img_addr[3]
.sym 91605 orig_img_addr[5]
.sym 91606 orig_img_addr[1]
.sym 91608 orig_img_addr[4]
.sym 91609 orig_img_addr[1]
.sym 91620 capture.data_rg3[3]
.sym 91723 capture_addr[9]
.sym 91730 orig_img_addr[9]
.sym 91856 cam_fb.ram.1.4.0_RDATA_3
.sym 91968 orig_img_addr[9]
.sym 91970 capture_data[3]
.sym 91973 orig_img_addr[9]
.sym 91979 cam_fb.ram.0.1.0_RDATA_1
.sym 91980 proc_fb.dina_SB_LUT4_O_8_I2
.sym 92085 proc_fb.dina_SB_LUT4_O_8_I2
.sym 92092 capture_addr[6]
.sym 92093 cam_fb.ram.0.4.0_RCLKE
.sym 92098 cam_fb.ram.0.3.0_WCLKE
.sym 92099 capture_addr[0]
.sym 92100 capture_addr[3]
.sym 92101 capture_addr[6]
.sym 92109 cam_fb.ram.0.4.0_RDATA_1
.sym 92206 proc_fb.dina_SB_LUT4_O_9_I1
.sym 92215 cam_fb.ram.0.0.0_WCLKE
.sym 92218 capture_addr[8]
.sym 92219 cam_fb.ram.0.4.0_WCLKE
.sym 92220 capture_addr[9]
.sym 92222 cam_fb.ram.0.4.0_WCLKE
.sym 92337 capture_addr[4]
.sym 92345 orig_img_addr[4]
.sym 92479 capture_addr[3]
.sym 92583 orig_img_addr[4]
.sym 92600 cam_fb.ram.0.4.0_RDATA_1
.sym 92702 orig_img_addr[8]
.sym 92703 orig_img_addr[1]
.sym 92839 orig_img_addr[4]
.sym 92949 orig_img_addr[3]
.sym 92958 orig_img_addr[3]
.sym 92959 orig_img_addr[8]
.sym 93067 capture_addr[3]
.sym 93068 capture_addr[4]
.sym 93071 orig_img_addr[4]
.sym 93731 capture_data[10]
.sym 93833 orig_img_addr[8]
.sym 93840 orig_img_addr[7]
.sym 93955 capture_addr[4]
.sym 93971 orig_img_addr[1]
.sym 94070 orig_img_addr[6]
.sym 94076 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 94081 orig_img_addr[7]
.sym 94089 cam_fb.ram.2.4.0_RDATA_3
.sym 94090 capture_addr[9]
.sym 94091 cam_fb.ram.2.4.0_RDATA_2
.sym 94095 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 94188 cam_fb.ram.2.2.0_RDATA_3_SB_LUT4_I0_O
.sym 94190 cam_fb.ram.2.2.0_RDATA_2_SB_LUT4_I0_O
.sym 94191 cam_fb.ram.2.2.0_RDATA_1_SB_LUT4_I0_O
.sym 94203 capture_addr[3]
.sym 94205 capture_addr[4]
.sym 94223 orig_img_addr[3]
.sym 94311 proc_fb.dina_SB_LUT4_O_2_I2
.sym 94315 proc_fb.dina_SB_LUT4_O_3_I2
.sym 94316 proc_fb.dina_SB_LUT4_O_1_I2
.sym 94317 orig_img_addr[9]
.sym 94330 orig_img_addr[7]
.sym 94335 capture_addr[1]
.sym 94337 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 94338 proc_fb.dina_SB_LUT4_O_1_I2
.sym 94340 cam_fb.ram.2.3.0_RDATA_2_SB_LUT4_I0_O
.sym 94343 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 94448 capture_addr[2]
.sym 94467 capture_data[10]
.sym 94557 cam_fb.ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 94563 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 94571 cam_fb.ram.0.2.0_RCLKE
.sym 94577 capture_data[7]
.sym 94578 orig_img_addr[7]
.sym 94586 capture_addr[9]
.sym 94591 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 94686 proc_fb.dina_SB_LUT4_O_6_I3
.sym 94701 capture_addr[4]
.sym 94704 $PACKER_VCC_NET
.sym 94709 proc_fb.dina_SB_LUT4_O_6_I3
.sym 94710 capture_data[6]
.sym 94827 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 94833 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 94836 cam_fb.ram.2.3.0_RDATA_2_SB_LUT4_I0_O
.sym 94838 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 94931 cam_fb.ram.2.2.0_RDATA_SB_LUT4_I0_O
.sym 94932 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 94942 capture_addr[4]
.sym 94951 capture_data[10]
.sym 94960 capture_data[7]
.sym 95050 cam_fb.ram.2.3.0_RDATA_SB_LUT4_I0_O
.sym 95053 cam_fb.ram.2.3.0_RDATA_2_SB_LUT4_I0_O
.sym 95054 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 95056 proc_fb.dina_SB_LUT4_O_3_I3
.sym 95059 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 95060 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 95072 cam_fb.ram.0.2.0_RCLKE
.sym 95075 capture_addr[9]
.sym 95079 proc_fb.dina_SB_LUT4_O_I2
.sym 95080 proc_fb.dina_SB_LUT4_O_3_I3
.sym 95081 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 95082 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 95083 capture.data_rg3[2]
.sym 95092 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 95095 cam_fb.ram.2.2.0_RDATA_SB_LUT4_I0_O
.sym 95096 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 95102 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 95103 cam_fb.ram.2.4.0_RDATA
.sym 95109 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 95111 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 95115 cam_fb.ram.2.3.0_RDATA_SB_LUT4_I0_O
.sym 95141 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 95142 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 95143 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 95144 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 95165 cam_fb.ram.2.2.0_RDATA_SB_LUT4_I0_O
.sym 95166 cam_fb.ram.2.4.0_RDATA
.sym 95167 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 95168 cam_fb.ram.2.3.0_RDATA_SB_LUT4_I0_O
.sym 95172 capture_data[10]
.sym 95175 capture_data[11]
.sym 95176 proc_fb.dina_SB_LUT4_O_1_I3
.sym 95177 capture_data[8]
.sym 95178 cam_fb.ram.2.3.0_RDATA_2
.sym 95179 capture_data[9]
.sym 95188 capture_addr[4]
.sym 95192 capture_addr[0]
.sym 95196 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 95199 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 95201 $PACKER_VCC_NET
.sym 95202 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 95204 $PACKER_VCC_NET
.sym 95215 cam_fb.ram.0.1.0_RCLKE
.sym 95227 cam_fb.ram.0.3.0_RCLKE
.sym 95260 cam_fb.ram.0.1.0_RCLKE
.sym 95273 cam_fb.ram.0.3.0_RCLKE
.sym 95293 clk50mhz_$glb_clk
.sym 95297 cam_fb.ram.1.3.0_RDATA_1_SB_LUT4_I0_O
.sym 95309 cam_fb.ram.0.1.0_RCLKE
.sym 95312 capture.data_rg3[3]
.sym 95318 orig_img_addr[9]
.sym 95320 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 95324 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 95326 capture.pclk_rise_SB_LUT4_I3_O
.sym 95432 cam_fb.ram.0.3.0_WCLKE
.sym 95438 capture_addr[4]
.sym 95439 capture_addr[3]
.sym 95566 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 95570 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 95682 cam_fb.ram.1.3.0_RDATA_3
.sym 95684 capture_addr[0]
.sym 95687 capture_addr[3]
.sym 95688 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 95692 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 95693 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 95694 $PACKER_VCC_NET
.sym 95699 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 95813 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 95816 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 95911 capture_data[3]
.sym 95912 capture_data[2]
.sym 95930 capture_addr[3]
.sym 95945 capture.blue_SB_DFFER_Q_E
.sym 96033 cam_fb.ram.0.3.0_RDATA_SB_LUT4_I0_O
.sym 96048 cam_fb.ram.0.1.0_RCLKE
.sym 96055 capture.data_rg3[3]
.sym 96058 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 96059 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 96062 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 96157 capture_data[1]
.sym 96159 capture_data[0]
.sym 96161 cam_fb.ram.0.3.0_RDATA_2_SB_LUT4_I0_O
.sym 96171 cam_fb.ram.0.1.0_WCLKE
.sym 96182 $PACKER_VCC_NET
.sym 96185 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 96186 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 96188 cam_fb.ram.0.4.0_RDATA
.sym 96189 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 96191 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 96197 cam_fb.ram.0.3.0_RDATA_SB_LUT4_I0_O
.sym 96214 cam_fb.ram.0.4.0_RDATA
.sym 96226 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 96227 cam_fb.ram.0.2.0_RDATA_SB_LUT4_I0_O
.sym 96266 cam_fb.ram.0.3.0_RDATA_SB_LUT4_I0_O
.sym 96267 cam_fb.ram.0.4.0_RDATA
.sym 96268 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 96269 cam_fb.ram.0.2.0_RDATA_SB_LUT4_I0_O
.sym 96279 cam_fb.ram.0.2.0_RDATA_1_SB_LUT4_I3_O
.sym 96280 cam_fb.ram.0.3.0_RDATA_1_SB_LUT4_I0_O
.sym 96281 cam_fb.ram.0.2.0_RDATA_3_SB_LUT4_I0_O
.sym 96282 proc_fb.dina_SB_LUT4_O_11_I2
.sym 96283 cam_fb.ram.0.3.0_RDATA_3_SB_LUT4_I0_O
.sym 96284 proc_fb.dina_SB_LUT4_O_10_I3
.sym 96285 cam_fb.ram.0.2.0_RDATA_SB_LUT4_I0_O
.sym 96286 proc_fb.dina_SB_LUT4_O_10_I2
.sym 96298 capture.pclk_rg1
.sym 96305 capture_data[0]
.sym 96330 cam_fb.ram.0.4.0_RDATA_1
.sym 96336 cam_fb.ram.0.2.0_RDATA_1_SB_LUT4_I3_O
.sym 96338 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 96377 cam_fb.ram.0.2.0_RDATA_1_SB_LUT4_I3_O
.sym 96378 cam_fb.ram.0.4.0_RDATA_1
.sym 96379 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 96433 cam_fb.ram.0.2.0_RDATA_1
.sym 96549 cam_fb.ram.0.2.0_RDATA_3
.sym 96556 cam_fb.ram.0.2.0_WCLKE
.sym 96680 cam_fb.ram.0.4.0_RDATA
.sym 96792 orig_img_addr[7]
.sym 96805 capture_data[0]
.sym 96914 capture_addr[3]
.sym 97035 cam_fb.ram.0.4.0_RDATA_1
.sym 97040 orig_img_addr[7]
.sym 97272 ov7670_rst_n$SB_IO_OUT
.sym 97538 proc_fb.dina_SB_LUT4_O_3_I2
.sym 97674 orig_img_addr[2]
.sym 97775 cam_fb.ram.2.4.0_RDATA
.sym 97779 cam_fb.ram.2.4.0_RDATA_1
.sym 97800 capture_data[8]
.sym 97801 orig_img_addr[5]
.sym 97802 cam_fb.ram.2.4.0_RDATA_1
.sym 97803 cam_fb.ram.0.4.0_WCLKE
.sym 97805 $PACKER_VCC_NET
.sym 97898 cam_fb.ram.2.4.0_RDATA_2
.sym 97902 cam_fb.ram.2.4.0_RDATA_3
.sym 97904 capture_data[10]
.sym 97907 capture_data[10]
.sym 97918 $PACKER_VCC_NET
.sym 97919 orig_img_addr[1]
.sym 97922 orig_img_addr[6]
.sym 97923 capture_addr[5]
.sym 97926 cam_fb.ram.0.1.0_RCLKE
.sym 97928 cam_fb.ram.2.1.0_RDATA
.sym 98021 cam_fb.ram.2.1.0_RDATA
.sym 98025 cam_fb.ram.2.1.0_RDATA_1
.sym 98032 cam_fb.ram.2.4.0_RDATA_3
.sym 98037 capture_addr[1]
.sym 98038 capture_addr[9]
.sym 98042 cam_fb.ram.2.4.0_RDATA_2
.sym 98043 capture_data[11]
.sym 98049 capture_addr[8]
.sym 98050 orig_img_addr[8]
.sym 98052 capture_addr[7]
.sym 98054 capture_data[9]
.sym 98144 cam_fb.ram.2.1.0_RDATA_2
.sym 98148 cam_fb.ram.2.1.0_RDATA_3
.sym 98159 orig_img_addr[3]
.sym 98160 capture_data[10]
.sym 98170 orig_img_addr[2]
.sym 98172 cam_fb.ram.0.2.0_RCLKE
.sym 98174 cam_fb.ram.2.1.0_RDATA_1
.sym 98191 orig_img_addr[6]
.sym 98246 orig_img_addr[6]
.sym 98267 cam_fb.ram.2.2.0_RDATA
.sym 98271 cam_fb.ram.2.2.0_RDATA_1
.sym 98276 cam_fb.ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 98285 capture_addr[1]
.sym 98291 orig_img_addr[0]
.sym 98292 capture_data[8]
.sym 98294 cam_fb.ram.2.4.0_RDATA_1
.sym 98295 cam_fb.ram.0.1.0_WCLKE
.sym 98296 capture_data[8]
.sym 98298 $PACKER_VCC_NET
.sym 98299 cam_fb.ram.0.4.0_WCLKE
.sym 98308 cam_fb.ram.2.1.0_RDATA_2
.sym 98312 cam_fb.ram.2.1.0_RDATA_3
.sym 98316 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98326 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98328 cam_fb.ram.2.2.0_RDATA_1
.sym 98332 cam_fb.ram.2.2.0_RDATA_2
.sym 98334 cam_fb.ram.2.1.0_RDATA_1
.sym 98336 cam_fb.ram.2.2.0_RDATA_3
.sym 98339 cam_fb.ram.2.1.0_RDATA_3
.sym 98340 cam_fb.ram.2.2.0_RDATA_3
.sym 98341 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98342 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98351 cam_fb.ram.2.1.0_RDATA_2
.sym 98352 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98353 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98354 cam_fb.ram.2.2.0_RDATA_2
.sym 98357 cam_fb.ram.2.1.0_RDATA_1
.sym 98358 cam_fb.ram.2.2.0_RDATA_1
.sym 98359 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98360 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98390 cam_fb.ram.2.2.0_RDATA_2
.sym 98394 cam_fb.ram.2.2.0_RDATA_3
.sym 98401 $PACKER_VCC_NET
.sym 98410 capture_data[10]
.sym 98412 cam_fb.ram.2.2.0_RDATA
.sym 98413 cam_fb.ram.2.1.0_RDATA
.sym 98414 capture_addr[3]
.sym 98415 cam_fb.ram.0.2.0_WCLKE
.sym 98419 capture_addr[5]
.sym 98421 orig_img_addr[6]
.sym 98430 cam_fb.ram.2.4.0_RDATA_3
.sym 98432 cam_fb.ram.2.2.0_RDATA_1_SB_LUT4_I0_O
.sym 98437 cam_fb.ram.2.2.0_RDATA_3_SB_LUT4_I0_O
.sym 98439 cam_fb.ram.2.2.0_RDATA_2_SB_LUT4_I0_O
.sym 98440 cam_fb.ram.2.4.0_RDATA_2
.sym 98442 orig_img_addr[9]
.sym 98454 cam_fb.ram.2.4.0_RDATA_1
.sym 98456 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 98457 cam_fb.ram.2.3.0_RDATA_2_SB_LUT4_I0_O
.sym 98462 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 98463 cam_fb.ram.2.3.0_RDATA_2_SB_LUT4_I0_O
.sym 98464 cam_fb.ram.2.4.0_RDATA_2
.sym 98465 cam_fb.ram.2.2.0_RDATA_2_SB_LUT4_I0_O
.sym 98486 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 98487 cam_fb.ram.2.4.0_RDATA_3
.sym 98489 cam_fb.ram.2.2.0_RDATA_3_SB_LUT4_I0_O
.sym 98492 cam_fb.ram.2.2.0_RDATA_1_SB_LUT4_I0_O
.sym 98493 cam_fb.ram.2.4.0_RDATA_1
.sym 98495 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 98498 orig_img_addr[9]
.sym 98513 cam_fb.ram.1.2.0_RDATA
.sym 98517 cam_fb.ram.1.2.0_RDATA_1
.sym 98524 capture_addr[1]
.sym 98529 capture_addr[9]
.sym 98536 capture_addr[7]
.sym 98538 capture_data[9]
.sym 98539 orig_img_addr[8]
.sym 98541 capture_data[9]
.sym 98543 capture_data[4]
.sym 98544 capture_addr[4]
.sym 98545 capture_addr[8]
.sym 98546 capture_data[11]
.sym 98636 cam_fb.ram.1.2.0_RDATA_2
.sym 98640 cam_fb.ram.1.2.0_RDATA_3
.sym 98655 capture_data[6]
.sym 98656 $PACKER_VCC_NET
.sym 98662 orig_img_addr[2]
.sym 98664 cam_fb.ram.0.0.0_RCLKE
.sym 98666 capture_addr[2]
.sym 98677 cam_fb.ram.1.2.0_RDATA
.sym 98678 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98689 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98693 cam_fb.ram.1.0.0_RDATA
.sym 98695 cam_fb.ram.1.0.0_RDATA_3
.sym 98697 cam_fb.ram.1.2.0_RDATA_3
.sym 98708 cam_fb.ram.1.0.0_RDATA
.sym 98709 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98710 cam_fb.ram.1.2.0_RDATA
.sym 98711 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98744 cam_fb.ram.1.2.0_RDATA_3
.sym 98745 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98746 cam_fb.ram.1.0.0_RDATA_3
.sym 98747 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98759 cam_fb.ram.1.0.0_RDATA
.sym 98763 cam_fb.ram.1.0.0_RDATA_1
.sym 98774 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98777 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98781 cam_fb.ram.1.0.0_RDATA_3
.sym 98782 orig_img_addr[0]
.sym 98786 cam_fb.ram.1.0.0_RDATA_1
.sym 98787 cam_fb.ram.0.1.0_WCLKE
.sym 98788 capture_data[8]
.sym 98790 $PACKER_VCC_NET
.sym 98808 cam_fb.ram.1.2.0_RDATA_2
.sym 98818 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98824 cam_fb.ram.1.0.0_RDATA_2
.sym 98829 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98867 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98868 cam_fb.ram.1.2.0_RDATA_2
.sym 98869 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98870 cam_fb.ram.1.0.0_RDATA_2
.sym 98882 cam_fb.ram.1.0.0_RDATA_2
.sym 98886 cam_fb.ram.1.0.0_RDATA_3
.sym 98895 capture_data[7]
.sym 98902 $PACKER_VCC_NET
.sym 98905 capture_addr[5]
.sym 98906 orig_img_addr[2]
.sym 98907 capture_addr[3]
.sym 98910 orig_img_addr[7]
.sym 98911 cam_fb.ram.0.2.0_WCLKE
.sym 98912 cam_fb.ram.2.2.0_RDATA
.sym 98913 cam_fb.ram.2.1.0_RDATA
.sym 98915 orig_img_addr[6]
.sym 99005 cam_fb.ram.2.0.0_RDATA
.sym 99009 cam_fb.ram.2.0.0_RDATA_1
.sym 99012 capture.data_rg3[2]
.sym 99013 capture.data_rg3[2]
.sym 99015 capture_addr[1]
.sym 99018 capture.data_rg3[2]
.sym 99027 capture_data[10]
.sym 99028 capture_data[4]
.sym 99029 orig_img_addr[8]
.sym 99031 capture_addr[7]
.sym 99032 cam_fb.ram.2.0.0_RDATA_1
.sym 99033 capture_data[11]
.sym 99035 proc_fb.dina_SB_LUT4_O_1_I3
.sym 99037 capture_data[9]
.sym 99038 capture_addr[8]
.sym 99048 cam_fb.ram.0.2.0_RCLKE
.sym 99057 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99062 cam_fb.ram.2.0.0_RDATA
.sym 99072 cam_fb.ram.2.2.0_RDATA
.sym 99074 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99107 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99108 cam_fb.ram.2.0.0_RDATA
.sym 99109 cam_fb.ram.2.2.0_RDATA
.sym 99110 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99113 cam_fb.ram.0.2.0_RCLKE
.sym 99124 clk50mhz_$glb_clk
.sym 99128 cam_fb.ram.2.0.0_RDATA_2
.sym 99132 cam_fb.ram.2.0.0_RDATA_3
.sym 99139 $PACKER_VCC_NET
.sym 99153 cam_fb.ram.0.0.0_RCLKE
.sym 99155 $PACKER_VCC_NET
.sym 99156 cam_fb.ram.0.0.0_RCLKE
.sym 99158 $PACKER_VCC_NET
.sym 99161 cam_fb.ram.0.0.0_WCLKE
.sym 99168 cam_fb.ram.2.0.0_RDATA_2
.sym 99169 cam_fb.ram.0.0.0_RCLKE
.sym 99173 cam_fb.ram.2.3.0_RDATA_2
.sym 99180 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99183 cam_fb.ram.2.1.0_RDATA
.sym 99185 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99187 cam_fb.ram.2.3.0_RDATA_3
.sym 99193 cam_fb.ram.2.3.0_RDATA
.sym 99195 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99197 cam_fb.ram.2.0.0_RDATA_3
.sym 99206 cam_fb.ram.2.3.0_RDATA
.sym 99207 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99208 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99209 cam_fb.ram.2.1.0_RDATA
.sym 99224 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99225 cam_fb.ram.2.0.0_RDATA_2
.sym 99226 cam_fb.ram.2.3.0_RDATA_2
.sym 99227 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99231 cam_fb.ram.0.0.0_RCLKE
.sym 99242 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99243 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99244 cam_fb.ram.2.0.0_RDATA_3
.sym 99245 cam_fb.ram.2.3.0_RDATA_3
.sym 99247 clk50mhz_$glb_clk
.sym 99251 cam_fb.ram.2.3.0_RDATA
.sym 99255 cam_fb.ram.2.3.0_RDATA_1
.sym 99272 cam_fb.ram.2.0.0_RDATA_2
.sym 99273 cam_fb.ram.2.3.0_RDATA_3
.sym 99274 orig_img_addr[0]
.sym 99275 capture_data[8]
.sym 99279 cam_fb.ram.1.0.0_RDATA_1
.sym 99282 $PACKER_VCC_NET
.sym 99294 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99295 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99296 capture.data_rg3[3]
.sym 99302 cam_fb.ram.2.0.0_RDATA_1
.sym 99304 capture.data_rg3[2]
.sym 99312 cam_fb.ram.2.3.0_RDATA_1
.sym 99315 $PACKER_GND_NET
.sym 99316 cam_fb.ram.2.3.0_RDATA_2
.sym 99317 capture.pclk_rise_SB_LUT4_I3_O
.sym 99326 capture.data_rg3[2]
.sym 99344 capture.data_rg3[3]
.sym 99347 cam_fb.ram.2.3.0_RDATA_1
.sym 99348 cam_fb.ram.2.0.0_RDATA_1
.sym 99349 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99350 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99356 $PACKER_GND_NET
.sym 99362 cam_fb.ram.2.3.0_RDATA_2
.sym 99366 $PACKER_GND_NET
.sym 99369 capture.pclk_rise_SB_LUT4_I3_O
.sym 99370 clk50mhz_$glb_clk
.sym 99371 rst$SB_IO_IN_$glb_sr
.sym 99374 cam_fb.ram.2.3.0_RDATA_2
.sym 99378 cam_fb.ram.2.3.0_RDATA_3
.sym 99397 capture_addr[5]
.sym 99398 capture_addr[1]
.sym 99399 orig_img_addr[6]
.sym 99400 orig_img_addr[7]
.sym 99403 orig_img_addr[2]
.sym 99404 orig_img_addr[2]
.sym 99405 orig_img_addr[6]
.sym 99406 orig_img_addr[7]
.sym 99407 capture_addr[2]
.sym 99423 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99433 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99435 cam_fb.ram.1.3.0_RDATA_1
.sym 99439 cam_fb.ram.1.0.0_RDATA_1
.sym 99458 cam_fb.ram.1.3.0_RDATA_1
.sym 99459 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99460 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99461 cam_fb.ram.1.0.0_RDATA_1
.sym 99497 cam_fb.ram.1.3.0_RDATA
.sym 99501 cam_fb.ram.1.3.0_RDATA_1
.sym 99518 capture_addr[9]
.sym 99521 cam_fb.ram.0.3.0_RCLKE
.sym 99527 capture_addr[7]
.sym 99528 orig_img_addr[8]
.sym 99529 capture_data[4]
.sym 99530 capture_addr[4]
.sym 99620 cam_fb.ram.1.3.0_RDATA_2
.sym 99624 cam_fb.ram.1.3.0_RDATA_3
.sym 99641 $PACKER_VCC_NET
.sym 99642 cam_fb.ram.1.4.0_RDATA_1
.sym 99643 $PACKER_VCC_NET
.sym 99646 $PACKER_VCC_NET
.sym 99647 cam_fb.ram.0.0.0_RCLKE
.sym 99649 $PACKER_VCC_NET
.sym 99743 cam_fb.ram.1.4.0_RDATA
.sym 99747 cam_fb.ram.1.4.0_RDATA_1
.sym 99762 cam_fb.ram.0.3.0_WCLKE
.sym 99769 capture_data[2]
.sym 99772 orig_img_addr[0]
.sym 99773 cam_fb.ram.1.4.0_RDATA_2
.sym 99866 cam_fb.ram.1.4.0_RDATA_2
.sym 99870 cam_fb.ram.1.4.0_RDATA_3
.sym 99884 cam_fb.ram.0.4.0_RCLKE
.sym 99888 orig_img_addr[6]
.sym 99891 orig_img_addr[6]
.sym 99892 orig_img_addr[7]
.sym 99893 capture_addr[5]
.sym 99894 capture_addr[1]
.sym 99895 capture_data[3]
.sym 99897 orig_img_addr[2]
.sym 99898 capture_addr[2]
.sym 99899 capture_addr[5]
.sym 99989 cam_fb.ram.0.1.0_RDATA
.sym 99993 cam_fb.ram.0.1.0_RDATA_1
.sym 100011 capture_addr[7]
.sym 100014 cam_fb.ram.0.3.0_RCLKE
.sym 100016 capture_addr[4]
.sym 100017 orig_img_addr[8]
.sym 100019 ov7670_sioc$SB_IO_OUT
.sym 100021 capture_data[3]
.sym 100041 capture.data_rg3[3]
.sym 100046 capture.blue_SB_DFFER_Q_E
.sym 100058 capture.data_rg3[2]
.sym 100068 capture.data_rg3[3]
.sym 100076 capture.data_rg3[2]
.sym 100107 capture.blue_SB_DFFER_Q_E
.sym 100108 clk50mhz_$glb_clk
.sym 100109 rst$SB_IO_IN_$glb_sr
.sym 100112 cam_fb.ram.0.1.0_RDATA_2
.sym 100116 cam_fb.ram.0.1.0_RDATA_3
.sym 100123 $PACKER_VCC_NET
.sym 100135 capture_data[2]
.sym 100136 cam_fb.ram.0.0.0_RCLKE
.sym 100138 $PACKER_VCC_NET
.sym 100139 cam_fb.ram.0.1.0_RDATA_3
.sym 100140 cam_fb.ram.0.2.0_RDATA_2
.sym 100142 $PACKER_VCC_NET
.sym 100143 cam_fb.ram.0.4.0_RDATA_2
.sym 100144 cam_fb.ram.0.2.0_RCLKE
.sym 100145 capture_data[0]
.sym 100155 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 100161 cam_fb.ram.0.1.0_RDATA
.sym 100162 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100177 cam_fb.ram.0.3.0_RDATA
.sym 100184 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100185 cam_fb.ram.0.3.0_RDATA
.sym 100186 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 100187 cam_fb.ram.0.1.0_RDATA
.sym 100235 cam_fb.ram.0.3.0_RDATA
.sym 100239 cam_fb.ram.0.3.0_RDATA_1
.sym 100257 capture_data[2]
.sym 100260 orig_img_addr[0]
.sym 100261 capture_data[2]
.sym 100266 cam_fb.ram.0.4.0_RDATA_3
.sym 100267 capture_data[1]
.sym 100275 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100276 capture.blue_SB_DFFER_Q_E
.sym 100284 cam_fb.ram.0.1.0_RDATA_2
.sym 100292 cam_fb.ram.0.3.0_RDATA_2
.sym 100294 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 100300 $PACKER_GND_NET
.sym 100313 $PACKER_GND_NET
.sym 100327 $PACKER_GND_NET
.sym 100337 cam_fb.ram.0.1.0_RDATA_2
.sym 100338 cam_fb.ram.0.3.0_RDATA_2
.sym 100339 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100340 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 100353 capture.blue_SB_DFFER_Q_E
.sym 100354 clk50mhz_$glb_clk
.sym 100355 rst$SB_IO_IN_$glb_sr
.sym 100358 cam_fb.ram.0.3.0_RDATA_2
.sym 100362 cam_fb.ram.0.3.0_RDATA_3
.sym 100370 capture.blue_SB_DFFER_Q_E
.sym 100380 capture_addr[2]
.sym 100381 capture_addr[1]
.sym 100382 capture_addr[5]
.sym 100383 capture_data[0]
.sym 100384 orig_img_addr[7]
.sym 100385 cam_fb.ram.0.0.0_RDATA_2
.sym 100386 capture_addr[1]
.sym 100387 capture_data[3]
.sym 100388 orig_img_addr[6]
.sym 100389 orig_img_addr[7]
.sym 100390 orig_img_addr[2]
.sym 100391 capture_addr[2]
.sym 100397 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100399 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 100400 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100401 cam_fb.ram.0.0.0_RDATA_2
.sym 100402 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 100404 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 100406 cam_fb.ram.0.2.0_RDATA_3
.sym 100408 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100409 cam_fb.ram.0.1.0_RDATA_3
.sym 100410 cam_fb.ram.0.3.0_RDATA_2_SB_LUT4_I0_O
.sym 100411 cam_fb.ram.0.3.0_RDATA_1
.sym 100412 cam_fb.ram.0.2.0_RDATA_2
.sym 100413 cam_fb.ram.0.4.0_RDATA_2
.sym 100414 cam_fb.ram.0.3.0_RDATA_1_SB_LUT4_I0_O
.sym 100415 cam_fb.ram.0.2.0_RDATA_3_SB_LUT4_I0_O
.sym 100417 cam_fb.ram.0.0.0_RDATA_3
.sym 100419 cam_fb.ram.0.0.0_RDATA_1
.sym 100422 cam_fb.ram.0.2.0_RDATA
.sym 100423 cam_fb.ram.0.0.0_RDATA
.sym 100424 cam_fb.ram.0.2.0_RDATA_1
.sym 100425 cam_fb.ram.0.3.0_RDATA_3_SB_LUT4_I0_O
.sym 100426 cam_fb.ram.0.4.0_RDATA_3
.sym 100427 cam_fb.ram.0.3.0_RDATA_3
.sym 100431 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100432 cam_fb.ram.0.2.0_RDATA_1
.sym 100433 cam_fb.ram.0.3.0_RDATA_1_SB_LUT4_I0_O
.sym 100436 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 100437 cam_fb.ram.0.0.0_RDATA_1
.sym 100438 cam_fb.ram.0.3.0_RDATA_1
.sym 100439 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 100442 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100443 cam_fb.ram.0.1.0_RDATA_3
.sym 100444 cam_fb.ram.0.2.0_RDATA_3
.sym 100445 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100448 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 100449 cam_fb.ram.0.2.0_RDATA_3_SB_LUT4_I0_O
.sym 100450 cam_fb.ram.0.3.0_RDATA_3_SB_LUT4_I0_O
.sym 100451 cam_fb.ram.0.4.0_RDATA_3
.sym 100454 cam_fb.ram.0.0.0_RDATA_3
.sym 100455 cam_fb.ram.0.3.0_RDATA_3
.sym 100456 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 100457 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 100460 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 100461 cam_fb.ram.0.2.0_RDATA_2
.sym 100462 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100463 cam_fb.ram.0.0.0_RDATA_2
.sym 100466 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100467 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 100468 cam_fb.ram.0.2.0_RDATA
.sym 100469 cam_fb.ram.0.0.0_RDATA
.sym 100472 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 100473 cam_fb.ram.0.3.0_RDATA_2_SB_LUT4_I0_O
.sym 100475 cam_fb.ram.0.4.0_RDATA_2
.sym 100481 cam_fb.ram.0.0.0_RDATA
.sym 100485 cam_fb.ram.0.0.0_RDATA_1
.sym 100492 cam_fb.ram.0.2.0_RDATA_3
.sym 100503 cam_fb.ram.0.0.0_RDATA_3
.sym 100505 capture_addr[4]
.sym 100507 ov7670_sioc$SB_IO_OUT
.sym 100508 cam_fb.ram.0.2.0_RDATA
.sym 100509 orig_img_addr[8]
.sym 100510 capture_addr[7]
.sym 100511 capture_addr[7]
.sym 100513 capture_data[3]
.sym 100514 capture_addr[4]
.sym 100604 cam_fb.ram.0.0.0_RDATA_2
.sym 100608 cam_fb.ram.0.0.0_RDATA_3
.sym 100625 $PACKER_VCC_NET
.sym 100626 capture_data[0]
.sym 100627 capture_data[2]
.sym 100630 $PACKER_VCC_NET
.sym 100631 cam_fb.ram.0.2.0_RDATA_2
.sym 100632 cam_fb.ram.0.2.0_RCLKE
.sym 100633 cam_fb.ram.0.0.0_RCLKE
.sym 100634 $PACKER_VCC_NET
.sym 100636 orig_img_addr[2]
.sym 100727 cam_fb.ram.0.2.0_RDATA
.sym 100731 cam_fb.ram.0.2.0_RDATA_1
.sym 100750 cam_fb.ram.0.4.0_RDATA_3
.sym 100753 orig_img_addr[0]
.sym 100754 capture_data[2]
.sym 100755 capture_data[1]
.sym 100850 cam_fb.ram.0.2.0_RDATA_2
.sym 100854 cam_fb.ram.0.2.0_RDATA_3
.sym 100861 cam_fb.ram.0.2.0_RDATA_1
.sym 100866 ov7670_vsync$SB_IO_IN
.sym 100877 capture_addr[2]
.sym 100878 orig_img_addr[6]
.sym 100882 capture_addr[5]
.sym 100883 capture_addr[1]
.sym 100973 cam_fb.ram.0.4.0_RDATA
.sym 100977 cam_fb.ram.0.4.0_RDATA_1
.sym 100984 cam_fb.ram.0.2.0_RDATA_3
.sym 100991 cam_fb.ram.0.2.0_WCLKE
.sym 100995 ov7670_sioc$SB_IO_OUT
.sym 101003 capture_addr[7]
.sym 101096 cam_fb.ram.0.4.0_RDATA_2
.sym 101100 cam_fb.ram.0.4.0_RDATA_3
.sym 101117 cam_fb.ram.0.4.0_RDATA
.sym 101122 $PACKER_VCC_NET
.sym 101126 $PACKER_VCC_NET
.sym 101129 orig_img_addr[2]
.sym 101232 capture_data[0]
.sym 101239 capture_data[1]
.sym 101245 cam_fb.ram.0.4.0_RDATA_3
.sym 101687 orig_img_addr[3]
.sym 101695 orig_img_addr[4]
.sym 101789 capture_addr[7]
.sym 101795 capture_addr[8]
.sym 101806 capture_data[11]
.sym 101808 capture_data[10]
.sym 101809 orig_img_addr[1]
.sym 101817 orig_img_addr[2]
.sym 101818 $PACKER_VCC_NET
.sym 101823 orig_img_addr[9]
.sym 101825 orig_img_addr[3]
.sym 101828 orig_img_addr[0]
.sym 101831 orig_img_addr[8]
.sym 101832 cam_fb.ram.0.4.0_RCLKE
.sym 101833 orig_img_addr[4]
.sym 101834 orig_img_addr[5]
.sym 101835 orig_img_addr[6]
.sym 101836 orig_img_addr[7]
.sym 101853 orig_img_addr[0]
.sym 101854 orig_img_addr[1]
.sym 101856 orig_img_addr[2]
.sym 101857 orig_img_addr[3]
.sym 101858 orig_img_addr[4]
.sym 101859 orig_img_addr[5]
.sym 101860 orig_img_addr[6]
.sym 101861 orig_img_addr[7]
.sym 101862 orig_img_addr[8]
.sym 101863 orig_img_addr[9]
.sym 101864 clk50mhz_$glb_clk
.sym 101865 cam_fb.ram.0.4.0_RCLKE
.sym 101866 $PACKER_VCC_NET
.sym 101870 capture_data[11]
.sym 101874 capture_data[10]
.sym 101880 capture_data[11]
.sym 101892 cam_fb.ram.2.4.0_RDATA
.sym 101897 orig_img_addr[4]
.sym 101898 cam_fb.ram.0.4.0_RCLKE
.sym 101907 capture_addr[9]
.sym 101909 cam_fb.ram.0.4.0_WCLKE
.sym 101911 $PACKER_VCC_NET
.sym 101914 capture_data[8]
.sym 101916 capture_addr[1]
.sym 101924 capture_addr[4]
.sym 101925 capture_addr[5]
.sym 101927 capture_addr[7]
.sym 101928 capture_addr[2]
.sym 101930 capture_data[9]
.sym 101931 capture_addr[6]
.sym 101933 capture_addr[8]
.sym 101937 capture_addr[0]
.sym 101938 capture_addr[3]
.sym 101955 capture_addr[0]
.sym 101956 capture_addr[1]
.sym 101958 capture_addr[2]
.sym 101959 capture_addr[3]
.sym 101960 capture_addr[4]
.sym 101961 capture_addr[5]
.sym 101962 capture_addr[6]
.sym 101963 capture_addr[7]
.sym 101964 capture_addr[8]
.sym 101965 capture_addr[9]
.sym 101966 clk50mhz_$glb_clk
.sym 101967 cam_fb.ram.0.4.0_WCLKE
.sym 101969 capture_data[8]
.sym 101973 capture_data[9]
.sym 101976 $PACKER_VCC_NET
.sym 101995 capture_addr[9]
.sym 101998 orig_img_addr[1]
.sym 102002 orig_img_addr[0]
.sym 102010 capture_data[10]
.sym 102011 cam_fb.ram.0.1.0_RCLKE
.sym 102012 orig_img_addr[0]
.sym 102013 orig_img_addr[1]
.sym 102015 orig_img_addr[3]
.sym 102022 $PACKER_VCC_NET
.sym 102023 orig_img_addr[6]
.sym 102024 orig_img_addr[5]
.sym 102026 capture_data[11]
.sym 102027 orig_img_addr[7]
.sym 102031 orig_img_addr[9]
.sym 102033 orig_img_addr[2]
.sym 102035 orig_img_addr[4]
.sym 102039 orig_img_addr[8]
.sym 102057 orig_img_addr[0]
.sym 102058 orig_img_addr[1]
.sym 102060 orig_img_addr[2]
.sym 102061 orig_img_addr[3]
.sym 102062 orig_img_addr[4]
.sym 102063 orig_img_addr[5]
.sym 102064 orig_img_addr[6]
.sym 102065 orig_img_addr[7]
.sym 102066 orig_img_addr[8]
.sym 102067 orig_img_addr[9]
.sym 102068 clk50mhz_$glb_clk
.sym 102069 cam_fb.ram.0.1.0_RCLKE
.sym 102070 $PACKER_VCC_NET
.sym 102074 capture_data[11]
.sym 102078 capture_data[10]
.sym 102090 $PACKER_VCC_NET
.sym 102092 orig_img_addr[5]
.sym 102105 orig_img_addr[4]
.sym 102106 orig_img_addr[9]
.sym 102117 capture_addr[5]
.sym 102118 capture_data[9]
.sym 102121 capture_addr[8]
.sym 102122 capture_addr[1]
.sym 102124 capture_addr[7]
.sym 102129 cam_fb.ram.0.1.0_WCLKE
.sym 102130 capture_addr[4]
.sym 102132 capture_addr[6]
.sym 102133 capture_addr[9]
.sym 102134 capture_data[8]
.sym 102137 capture_addr[2]
.sym 102138 capture_addr[3]
.sym 102140 $PACKER_VCC_NET
.sym 102141 capture_addr[0]
.sym 102159 capture_addr[0]
.sym 102160 capture_addr[1]
.sym 102162 capture_addr[2]
.sym 102163 capture_addr[3]
.sym 102164 capture_addr[4]
.sym 102165 capture_addr[5]
.sym 102166 capture_addr[6]
.sym 102167 capture_addr[7]
.sym 102168 capture_addr[8]
.sym 102169 capture_addr[9]
.sym 102170 clk50mhz_$glb_clk
.sym 102171 cam_fb.ram.0.1.0_WCLKE
.sym 102173 capture_data[8]
.sym 102177 capture_data[9]
.sym 102180 $PACKER_VCC_NET
.sym 102193 capture_addr[5]
.sym 102194 cam_fb.ram.0.1.0_RCLKE
.sym 102206 orig_img_addr[3]
.sym 102215 cam_fb.ram.0.2.0_RCLKE
.sym 102217 $PACKER_VCC_NET
.sym 102218 capture_data[10]
.sym 102219 orig_img_addr[1]
.sym 102220 orig_img_addr[8]
.sym 102221 orig_img_addr[2]
.sym 102223 capture_data[11]
.sym 102226 orig_img_addr[5]
.sym 102229 orig_img_addr[3]
.sym 102232 orig_img_addr[0]
.sym 102234 orig_img_addr[6]
.sym 102242 orig_img_addr[7]
.sym 102243 orig_img_addr[4]
.sym 102244 orig_img_addr[9]
.sym 102261 orig_img_addr[0]
.sym 102262 orig_img_addr[1]
.sym 102264 orig_img_addr[2]
.sym 102265 orig_img_addr[3]
.sym 102266 orig_img_addr[4]
.sym 102267 orig_img_addr[5]
.sym 102268 orig_img_addr[6]
.sym 102269 orig_img_addr[7]
.sym 102270 orig_img_addr[8]
.sym 102271 orig_img_addr[9]
.sym 102272 clk50mhz_$glb_clk
.sym 102273 cam_fb.ram.0.2.0_RCLKE
.sym 102274 $PACKER_VCC_NET
.sym 102278 capture_data[11]
.sym 102282 capture_data[10]
.sym 102289 capture_data[11]
.sym 102294 orig_img_addr[5]
.sym 102300 cam_fb.ram.2.4.0_RDATA
.sym 102302 orig_img_addr[4]
.sym 102304 orig_img_addr[5]
.sym 102308 orig_img_addr[1]
.sym 102309 capture_data[5]
.sym 102318 capture_data[8]
.sym 102319 capture_addr[1]
.sym 102324 capture_addr[9]
.sym 102328 $PACKER_VCC_NET
.sym 102333 cam_fb.ram.0.2.0_WCLKE
.sym 102336 capture_addr[4]
.sym 102337 capture_addr[5]
.sym 102338 capture_data[9]
.sym 102339 capture_addr[6]
.sym 102341 capture_addr[2]
.sym 102342 capture_addr[3]
.sym 102343 capture_addr[0]
.sym 102344 capture_addr[7]
.sym 102345 capture_addr[8]
.sym 102363 capture_addr[0]
.sym 102364 capture_addr[1]
.sym 102366 capture_addr[2]
.sym 102367 capture_addr[3]
.sym 102368 capture_addr[4]
.sym 102369 capture_addr[5]
.sym 102370 capture_addr[6]
.sym 102371 capture_addr[7]
.sym 102372 capture_addr[8]
.sym 102373 capture_addr[9]
.sym 102374 clk50mhz_$glb_clk
.sym 102375 cam_fb.ram.0.2.0_WCLKE
.sym 102377 capture_data[8]
.sym 102381 capture_data[9]
.sym 102384 $PACKER_VCC_NET
.sym 102398 cam_fb.ram.0.2.0_RCLKE
.sym 102405 capture_addr[6]
.sym 102411 capture_data[6]
.sym 102422 orig_img_addr[6]
.sym 102423 orig_img_addr[3]
.sym 102425 orig_img_addr[0]
.sym 102427 capture_data[6]
.sym 102430 $PACKER_VCC_NET
.sym 102435 cam_fb.ram.0.2.0_RCLKE
.sym 102438 orig_img_addr[8]
.sym 102439 orig_img_addr[9]
.sym 102440 orig_img_addr[4]
.sym 102441 orig_img_addr[2]
.sym 102442 orig_img_addr[5]
.sym 102446 orig_img_addr[1]
.sym 102447 capture_data[7]
.sym 102448 orig_img_addr[7]
.sym 102465 orig_img_addr[0]
.sym 102466 orig_img_addr[1]
.sym 102468 orig_img_addr[2]
.sym 102469 orig_img_addr[3]
.sym 102470 orig_img_addr[4]
.sym 102471 orig_img_addr[5]
.sym 102472 orig_img_addr[6]
.sym 102473 orig_img_addr[7]
.sym 102474 orig_img_addr[8]
.sym 102475 orig_img_addr[9]
.sym 102476 clk50mhz_$glb_clk
.sym 102477 cam_fb.ram.0.2.0_RCLKE
.sym 102478 $PACKER_VCC_NET
.sym 102482 capture_data[7]
.sym 102486 capture_data[6]
.sym 102491 orig_img_addr[0]
.sym 102504 orig_img_addr[4]
.sym 102508 orig_img_addr[9]
.sym 102512 capture_addr[9]
.sym 102521 cam_fb.ram.0.2.0_WCLKE
.sym 102530 capture_addr[1]
.sym 102531 capture_data[4]
.sym 102532 capture_addr[5]
.sym 102533 capture_addr[8]
.sym 102534 capture_addr[3]
.sym 102535 capture_addr[9]
.sym 102536 capture_addr[2]
.sym 102538 capture_data[5]
.sym 102542 capture_addr[4]
.sym 102543 capture_addr[6]
.sym 102548 $PACKER_VCC_NET
.sym 102549 capture_addr[0]
.sym 102550 capture_addr[7]
.sym 102558 capture_addr[7]
.sym 102567 capture_addr[0]
.sym 102568 capture_addr[1]
.sym 102570 capture_addr[2]
.sym 102571 capture_addr[3]
.sym 102572 capture_addr[4]
.sym 102573 capture_addr[5]
.sym 102574 capture_addr[6]
.sym 102575 capture_addr[7]
.sym 102576 capture_addr[8]
.sym 102577 capture_addr[9]
.sym 102578 clk50mhz_$glb_clk
.sym 102579 cam_fb.ram.0.2.0_WCLKE
.sym 102581 capture_data[4]
.sym 102585 capture_data[5]
.sym 102588 $PACKER_VCC_NET
.sym 102595 cam_fb.ram.0.2.0_WCLKE
.sym 102601 capture_addr[5]
.sym 102615 capture_addr[0]
.sym 102623 cam_fb.ram.0.0.0_RCLKE
.sym 102626 orig_img_addr[8]
.sym 102627 orig_img_addr[5]
.sym 102629 orig_img_addr[2]
.sym 102634 $PACKER_VCC_NET
.sym 102635 capture_data[7]
.sym 102639 orig_img_addr[7]
.sym 102640 capture_data[6]
.sym 102642 orig_img_addr[4]
.sym 102644 orig_img_addr[6]
.sym 102645 orig_img_addr[0]
.sym 102646 orig_img_addr[9]
.sym 102648 orig_img_addr[3]
.sym 102652 orig_img_addr[1]
.sym 102669 orig_img_addr[0]
.sym 102670 orig_img_addr[1]
.sym 102672 orig_img_addr[2]
.sym 102673 orig_img_addr[3]
.sym 102674 orig_img_addr[4]
.sym 102675 orig_img_addr[5]
.sym 102676 orig_img_addr[6]
.sym 102677 orig_img_addr[7]
.sym 102678 orig_img_addr[8]
.sym 102679 orig_img_addr[9]
.sym 102680 clk50mhz_$glb_clk
.sym 102681 cam_fb.ram.0.0.0_RCLKE
.sym 102682 $PACKER_VCC_NET
.sym 102686 capture_data[7]
.sym 102690 capture_data[6]
.sym 102703 orig_img_addr[5]
.sym 102704 capture_addr[7]
.sym 102708 orig_img_addr[4]
.sym 102709 cam_fb.ram.2.4.0_RDATA
.sym 102714 orig_img_addr[3]
.sym 102716 orig_img_addr[5]
.sym 102717 capture_data[5]
.sym 102718 orig_img_addr[1]
.sym 102725 cam_fb.ram.0.0.0_WCLKE
.sym 102727 $PACKER_VCC_NET
.sym 102729 capture_addr[9]
.sym 102730 capture_addr[2]
.sym 102736 capture_addr[1]
.sym 102738 capture_addr[7]
.sym 102739 capture_addr[5]
.sym 102741 capture_addr[3]
.sym 102742 capture_data[5]
.sym 102744 capture_data[4]
.sym 102746 capture_addr[8]
.sym 102749 capture_addr[4]
.sym 102751 capture_addr[6]
.sym 102753 capture_addr[0]
.sym 102771 capture_addr[0]
.sym 102772 capture_addr[1]
.sym 102774 capture_addr[2]
.sym 102775 capture_addr[3]
.sym 102776 capture_addr[4]
.sym 102777 capture_addr[5]
.sym 102778 capture_addr[6]
.sym 102779 capture_addr[7]
.sym 102780 capture_addr[8]
.sym 102781 capture_addr[9]
.sym 102782 clk50mhz_$glb_clk
.sym 102783 cam_fb.ram.0.0.0_WCLKE
.sym 102785 capture_data[4]
.sym 102789 capture_data[5]
.sym 102792 $PACKER_VCC_NET
.sym 102799 cam_fb.ram.0.0.0_WCLKE
.sym 102803 $PACKER_VCC_NET
.sym 102806 cam_fb.ram.0.0.0_RCLKE
.sym 102811 capture_data[6]
.sym 102817 capture_addr[6]
.sym 102827 orig_img_addr[7]
.sym 102829 $PACKER_VCC_NET
.sym 102832 orig_img_addr[6]
.sym 102833 orig_img_addr[0]
.sym 102839 orig_img_addr[2]
.sym 102842 capture_data[10]
.sym 102843 cam_fb.ram.0.0.0_RCLKE
.sym 102844 orig_img_addr[8]
.sym 102846 orig_img_addr[4]
.sym 102847 orig_img_addr[9]
.sym 102848 capture_data[11]
.sym 102852 orig_img_addr[3]
.sym 102854 orig_img_addr[5]
.sym 102856 orig_img_addr[1]
.sym 102873 orig_img_addr[0]
.sym 102874 orig_img_addr[1]
.sym 102876 orig_img_addr[2]
.sym 102877 orig_img_addr[3]
.sym 102878 orig_img_addr[4]
.sym 102879 orig_img_addr[5]
.sym 102880 orig_img_addr[6]
.sym 102881 orig_img_addr[7]
.sym 102882 orig_img_addr[8]
.sym 102883 orig_img_addr[9]
.sym 102884 clk50mhz_$glb_clk
.sym 102885 cam_fb.ram.0.0.0_RCLKE
.sym 102886 $PACKER_VCC_NET
.sym 102890 capture_data[11]
.sym 102894 capture_data[10]
.sym 102899 orig_img_addr[0]
.sym 102911 capture_addr[9]
.sym 102927 capture_addr[7]
.sym 102929 capture_addr[3]
.sym 102934 capture_addr[8]
.sym 102936 capture_addr[9]
.sym 102937 capture_addr[2]
.sym 102938 capture_addr[1]
.sym 102940 capture_addr[5]
.sym 102945 cam_fb.ram.0.0.0_WCLKE
.sym 102947 $PACKER_VCC_NET
.sym 102948 capture_data[8]
.sym 102950 capture_data[9]
.sym 102953 capture_addr[4]
.sym 102955 capture_addr[6]
.sym 102957 capture_addr[0]
.sym 102975 capture_addr[0]
.sym 102976 capture_addr[1]
.sym 102978 capture_addr[2]
.sym 102979 capture_addr[3]
.sym 102980 capture_addr[4]
.sym 102981 capture_addr[5]
.sym 102982 capture_addr[6]
.sym 102983 capture_addr[7]
.sym 102984 capture_addr[8]
.sym 102985 capture_addr[9]
.sym 102986 clk50mhz_$glb_clk
.sym 102987 cam_fb.ram.0.0.0_WCLKE
.sym 102989 capture_data[8]
.sym 102993 capture_data[9]
.sym 102996 $PACKER_VCC_NET
.sym 103003 capture_addr[2]
.sym 103006 capture_addr[1]
.sym 103008 capture_addr[5]
.sym 103030 orig_img_addr[8]
.sym 103032 capture_data[11]
.sym 103033 $PACKER_VCC_NET
.sym 103037 capture_data[10]
.sym 103040 cam_fb.ram.0.3.0_RCLKE
.sym 103045 orig_img_addr[7]
.sym 103051 orig_img_addr[3]
.sym 103052 orig_img_addr[6]
.sym 103053 orig_img_addr[0]
.sym 103054 orig_img_addr[9]
.sym 103055 orig_img_addr[4]
.sym 103056 orig_img_addr[5]
.sym 103057 orig_img_addr[2]
.sym 103058 orig_img_addr[1]
.sym 103077 orig_img_addr[0]
.sym 103078 orig_img_addr[1]
.sym 103080 orig_img_addr[2]
.sym 103081 orig_img_addr[3]
.sym 103082 orig_img_addr[4]
.sym 103083 orig_img_addr[5]
.sym 103084 orig_img_addr[6]
.sym 103085 orig_img_addr[7]
.sym 103086 orig_img_addr[8]
.sym 103087 orig_img_addr[9]
.sym 103088 clk50mhz_$glb_clk
.sym 103089 cam_fb.ram.0.3.0_RCLKE
.sym 103090 $PACKER_VCC_NET
.sym 103094 capture_data[11]
.sym 103098 capture_data[10]
.sym 103104 orig_img_addr[8]
.sym 103108 cam_fb.ram.0.3.0_RCLKE
.sym 103117 orig_img_addr[3]
.sym 103118 capture_addr[6]
.sym 103120 orig_img_addr[5]
.sym 103121 orig_img_addr[4]
.sym 103122 orig_img_addr[5]
.sym 103123 capture_addr[0]
.sym 103124 orig_img_addr[1]
.sym 103125 capture_data[5]
.sym 103135 capture_addr[9]
.sym 103141 capture_addr[6]
.sym 103144 $PACKER_VCC_NET
.sym 103147 capture_addr[5]
.sym 103148 capture_addr[0]
.sym 103149 cam_fb.ram.0.3.0_WCLKE
.sym 103151 capture_addr[7]
.sym 103152 capture_data[8]
.sym 103154 capture_data[9]
.sym 103155 capture_addr[8]
.sym 103157 capture_addr[2]
.sym 103158 capture_addr[1]
.sym 103161 capture_addr[4]
.sym 103162 capture_addr[3]
.sym 103179 capture_addr[0]
.sym 103180 capture_addr[1]
.sym 103182 capture_addr[2]
.sym 103183 capture_addr[3]
.sym 103184 capture_addr[4]
.sym 103185 capture_addr[5]
.sym 103186 capture_addr[6]
.sym 103187 capture_addr[7]
.sym 103188 capture_addr[8]
.sym 103189 capture_addr[9]
.sym 103190 clk50mhz_$glb_clk
.sym 103191 cam_fb.ram.0.3.0_WCLKE
.sym 103193 capture_data[8]
.sym 103197 capture_data[9]
.sym 103200 $PACKER_VCC_NET
.sym 103217 capture_addr[9]
.sym 103221 capture_addr[8]
.sym 103222 capture_data[6]
.sym 103225 capture_data[7]
.sym 103233 orig_img_addr[7]
.sym 103236 orig_img_addr[2]
.sym 103237 $PACKER_VCC_NET
.sym 103238 orig_img_addr[6]
.sym 103241 orig_img_addr[0]
.sym 103245 capture_data[6]
.sym 103250 capture_data[7]
.sym 103255 orig_img_addr[3]
.sym 103257 orig_img_addr[8]
.sym 103258 orig_img_addr[5]
.sym 103259 orig_img_addr[4]
.sym 103260 cam_fb.ram.0.3.0_RCLKE
.sym 103262 orig_img_addr[1]
.sym 103264 orig_img_addr[9]
.sym 103281 orig_img_addr[0]
.sym 103282 orig_img_addr[1]
.sym 103284 orig_img_addr[2]
.sym 103285 orig_img_addr[3]
.sym 103286 orig_img_addr[4]
.sym 103287 orig_img_addr[5]
.sym 103288 orig_img_addr[6]
.sym 103289 orig_img_addr[7]
.sym 103290 orig_img_addr[8]
.sym 103291 orig_img_addr[9]
.sym 103292 clk50mhz_$glb_clk
.sym 103293 cam_fb.ram.0.3.0_RCLKE
.sym 103294 $PACKER_VCC_NET
.sym 103298 capture_data[7]
.sym 103302 capture_data[6]
.sym 103335 capture_addr[1]
.sym 103337 cam_fb.ram.0.3.0_WCLKE
.sym 103339 capture_addr[7]
.sym 103342 capture_addr[4]
.sym 103344 capture_addr[5]
.sym 103347 capture_addr[2]
.sym 103349 capture_data[4]
.sym 103354 capture_data[5]
.sym 103355 capture_addr[9]
.sym 103358 capture_addr[6]
.sym 103359 capture_addr[8]
.sym 103360 capture_addr[3]
.sym 103364 $PACKER_VCC_NET
.sym 103365 capture_addr[0]
.sym 103383 capture_addr[0]
.sym 103384 capture_addr[1]
.sym 103386 capture_addr[2]
.sym 103387 capture_addr[3]
.sym 103388 capture_addr[4]
.sym 103389 capture_addr[5]
.sym 103390 capture_addr[6]
.sym 103391 capture_addr[7]
.sym 103392 capture_addr[8]
.sym 103393 capture_addr[9]
.sym 103394 clk50mhz_$glb_clk
.sym 103395 cam_fb.ram.0.3.0_WCLKE
.sym 103397 capture_data[4]
.sym 103401 capture_data[5]
.sym 103404 $PACKER_VCC_NET
.sym 103409 capture_addr[1]
.sym 103415 capture_addr[2]
.sym 103420 capture_addr[5]
.sym 103442 orig_img_addr[8]
.sym 103448 cam_fb.ram.0.4.0_RCLKE
.sym 103449 capture_data[6]
.sym 103450 $PACKER_VCC_NET
.sym 103453 orig_img_addr[7]
.sym 103454 capture_data[7]
.sym 103457 orig_img_addr[1]
.sym 103458 orig_img_addr[2]
.sym 103460 orig_img_addr[6]
.sym 103462 orig_img_addr[5]
.sym 103463 orig_img_addr[4]
.sym 103464 orig_img_addr[9]
.sym 103466 orig_img_addr[3]
.sym 103467 orig_img_addr[0]
.sym 103485 orig_img_addr[0]
.sym 103486 orig_img_addr[1]
.sym 103488 orig_img_addr[2]
.sym 103489 orig_img_addr[3]
.sym 103490 orig_img_addr[4]
.sym 103491 orig_img_addr[5]
.sym 103492 orig_img_addr[6]
.sym 103493 orig_img_addr[7]
.sym 103494 orig_img_addr[8]
.sym 103495 orig_img_addr[9]
.sym 103496 clk50mhz_$glb_clk
.sym 103497 cam_fb.ram.0.4.0_RCLKE
.sym 103498 $PACKER_VCC_NET
.sym 103502 capture_data[7]
.sym 103506 capture_data[6]
.sym 103518 orig_img_addr[8]
.sym 103523 orig_img_addr[1]
.sym 103526 capture_addr[6]
.sym 103527 orig_img_addr[1]
.sym 103528 orig_img_addr[5]
.sym 103529 orig_img_addr[4]
.sym 103530 capture_addr[0]
.sym 103532 orig_img_addr[3]
.sym 103540 capture_data[4]
.sym 103549 capture_addr[6]
.sym 103551 capture_data[5]
.sym 103552 $PACKER_VCC_NET
.sym 103553 capture_addr[0]
.sym 103556 capture_addr[4]
.sym 103557 capture_addr[5]
.sym 103558 capture_addr[2]
.sym 103559 capture_addr[7]
.sym 103561 capture_addr[3]
.sym 103562 capture_addr[8]
.sym 103564 capture_addr[9]
.sym 103566 cam_fb.ram.0.4.0_WCLKE
.sym 103570 capture_addr[1]
.sym 103587 capture_addr[0]
.sym 103588 capture_addr[1]
.sym 103590 capture_addr[2]
.sym 103591 capture_addr[3]
.sym 103592 capture_addr[4]
.sym 103593 capture_addr[5]
.sym 103594 capture_addr[6]
.sym 103595 capture_addr[7]
.sym 103596 capture_addr[8]
.sym 103597 capture_addr[9]
.sym 103598 clk50mhz_$glb_clk
.sym 103599 cam_fb.ram.0.4.0_WCLKE
.sym 103601 capture_data[4]
.sym 103605 capture_data[5]
.sym 103608 $PACKER_VCC_NET
.sym 103612 cam_fb.ram.0.4.0_RDATA_2
.sym 103624 capture_data[4]
.sym 103628 capture_addr[8]
.sym 103630 capture_addr[9]
.sym 103632 cam_fb.ram.0.4.0_WCLKE
.sym 103641 orig_img_addr[7]
.sym 103642 capture_data[3]
.sym 103645 $PACKER_VCC_NET
.sym 103646 orig_img_addr[2]
.sym 103648 orig_img_addr[6]
.sym 103651 capture_data[2]
.sym 103655 orig_img_addr[0]
.sym 103661 orig_img_addr[1]
.sym 103663 orig_img_addr[9]
.sym 103664 orig_img_addr[8]
.sym 103666 orig_img_addr[5]
.sym 103667 orig_img_addr[4]
.sym 103668 cam_fb.ram.0.1.0_RCLKE
.sym 103670 orig_img_addr[3]
.sym 103689 orig_img_addr[0]
.sym 103690 orig_img_addr[1]
.sym 103692 orig_img_addr[2]
.sym 103693 orig_img_addr[3]
.sym 103694 orig_img_addr[4]
.sym 103695 orig_img_addr[5]
.sym 103696 orig_img_addr[6]
.sym 103697 orig_img_addr[7]
.sym 103698 orig_img_addr[8]
.sym 103699 orig_img_addr[9]
.sym 103700 clk50mhz_$glb_clk
.sym 103701 cam_fb.ram.0.1.0_RCLKE
.sym 103702 $PACKER_VCC_NET
.sym 103706 capture_data[3]
.sym 103710 capture_data[2]
.sym 103728 orig_img_addr[4]
.sym 103744 capture_addr[4]
.sym 103745 capture_addr[5]
.sym 103747 capture_addr[7]
.sym 103751 capture_addr[2]
.sym 103757 capture_addr[0]
.sym 103758 capture_addr[1]
.sym 103760 capture_data[1]
.sym 103761 capture_addr[3]
.sym 103762 capture_data[0]
.sym 103764 capture_addr[6]
.sym 103766 capture_addr[8]
.sym 103768 capture_addr[9]
.sym 103770 cam_fb.ram.0.1.0_WCLKE
.sym 103772 $PACKER_VCC_NET
.sym 103779 capture.pclk_rg1
.sym 103791 capture_addr[0]
.sym 103792 capture_addr[1]
.sym 103794 capture_addr[2]
.sym 103795 capture_addr[3]
.sym 103796 capture_addr[4]
.sym 103797 capture_addr[5]
.sym 103798 capture_addr[6]
.sym 103799 capture_addr[7]
.sym 103800 capture_addr[8]
.sym 103801 capture_addr[9]
.sym 103802 clk50mhz_$glb_clk
.sym 103803 cam_fb.ram.0.1.0_WCLKE
.sym 103805 capture_data[0]
.sym 103809 capture_data[1]
.sym 103812 $PACKER_VCC_NET
.sym 103819 capture_addr[5]
.sym 103826 capture_addr[1]
.sym 103827 capture_addr[2]
.sym 103830 orig_img_addr[9]
.sym 103833 orig_img_addr[9]
.sym 103838 orig_img_addr[9]
.sym 103840 capture_data[3]
.sym 103845 orig_img_addr[9]
.sym 103847 cam_fb.ram.0.3.0_RCLKE
.sym 103848 capture_data[3]
.sym 103849 $PACKER_VCC_NET
.sym 103850 capture_data[2]
.sym 103852 orig_img_addr[8]
.sym 103858 orig_img_addr[5]
.sym 103861 orig_img_addr[7]
.sym 103866 orig_img_addr[4]
.sym 103870 orig_img_addr[3]
.sym 103871 orig_img_addr[0]
.sym 103873 orig_img_addr[6]
.sym 103874 orig_img_addr[1]
.sym 103875 orig_img_addr[2]
.sym 103893 orig_img_addr[0]
.sym 103894 orig_img_addr[1]
.sym 103896 orig_img_addr[2]
.sym 103897 orig_img_addr[3]
.sym 103898 orig_img_addr[4]
.sym 103899 orig_img_addr[5]
.sym 103900 orig_img_addr[6]
.sym 103901 orig_img_addr[7]
.sym 103902 orig_img_addr[8]
.sym 103903 orig_img_addr[9]
.sym 103904 clk50mhz_$glb_clk
.sym 103905 cam_fb.ram.0.3.0_RCLKE
.sym 103906 $PACKER_VCC_NET
.sym 103910 capture_data[3]
.sym 103914 capture_data[2]
.sym 103919 ov7670_pclk$SB_IO_IN
.sym 103926 orig_img_addr[5]
.sym 103931 capture_addr[6]
.sym 103932 orig_img_addr[4]
.sym 103933 cam_fb.ram.0.4.0_RCLKE
.sym 103936 orig_img_addr[3]
.sym 103937 capture_addr[3]
.sym 103938 capture_addr[6]
.sym 103940 orig_img_addr[1]
.sym 103941 capture_addr[0]
.sym 103942 cam_fb.ram.0.3.0_WCLKE
.sym 103957 capture_data[0]
.sym 103960 $PACKER_VCC_NET
.sym 103961 capture_addr[6]
.sym 103962 capture_addr[3]
.sym 103963 capture_addr[1]
.sym 103964 capture_data[1]
.sym 103965 cam_fb.ram.0.3.0_WCLKE
.sym 103966 capture_addr[0]
.sym 103967 capture_addr[7]
.sym 103970 capture_addr[8]
.sym 103972 capture_addr[9]
.sym 103973 capture_addr[2]
.sym 103974 capture_addr[5]
.sym 103977 capture_addr[4]
.sym 103995 capture_addr[0]
.sym 103996 capture_addr[1]
.sym 103998 capture_addr[2]
.sym 103999 capture_addr[3]
.sym 104000 capture_addr[4]
.sym 104001 capture_addr[5]
.sym 104002 capture_addr[6]
.sym 104003 capture_addr[7]
.sym 104004 capture_addr[8]
.sym 104005 capture_addr[9]
.sym 104006 clk50mhz_$glb_clk
.sym 104007 cam_fb.ram.0.3.0_WCLKE
.sym 104009 capture_data[0]
.sym 104013 capture_data[1]
.sym 104016 $PACKER_VCC_NET
.sym 104035 cam_fb.ram.0.4.0_WCLKE
.sym 104036 capture_addr[8]
.sym 104038 capture_addr[9]
.sym 104040 cam_fb.ram.0.0.0_WCLKE
.sym 104052 capture_data[3]
.sym 104053 $PACKER_VCC_NET
.sym 104054 capture_data[2]
.sym 104059 orig_img_addr[0]
.sym 104060 orig_img_addr[5]
.sym 104061 orig_img_addr[6]
.sym 104062 orig_img_addr[7]
.sym 104063 orig_img_addr[2]
.sym 104065 orig_img_addr[9]
.sym 104070 orig_img_addr[4]
.sym 104072 orig_img_addr[8]
.sym 104074 orig_img_addr[3]
.sym 104076 cam_fb.ram.0.0.0_RCLKE
.sym 104078 orig_img_addr[1]
.sym 104097 orig_img_addr[0]
.sym 104098 orig_img_addr[1]
.sym 104100 orig_img_addr[2]
.sym 104101 orig_img_addr[3]
.sym 104102 orig_img_addr[4]
.sym 104103 orig_img_addr[5]
.sym 104104 orig_img_addr[6]
.sym 104105 orig_img_addr[7]
.sym 104106 orig_img_addr[8]
.sym 104107 orig_img_addr[9]
.sym 104108 clk50mhz_$glb_clk
.sym 104109 cam_fb.ram.0.0.0_RCLKE
.sym 104110 $PACKER_VCC_NET
.sym 104114 capture_data[3]
.sym 104118 capture_data[2]
.sym 104126 orig_img_addr[5]
.sym 104136 capture_addr[4]
.sym 104138 orig_img_addr[4]
.sym 104151 capture_addr[1]
.sym 104152 capture_addr[2]
.sym 104155 capture_addr[7]
.sym 104158 capture_addr[4]
.sym 104161 capture_data[0]
.sym 104162 capture_addr[5]
.sym 104165 capture_addr[6]
.sym 104166 capture_addr[3]
.sym 104170 capture_addr[0]
.sym 104174 capture_addr[8]
.sym 104176 capture_addr[9]
.sym 104177 capture_data[1]
.sym 104178 cam_fb.ram.0.0.0_WCLKE
.sym 104180 $PACKER_VCC_NET
.sym 104199 capture_addr[0]
.sym 104200 capture_addr[1]
.sym 104202 capture_addr[2]
.sym 104203 capture_addr[3]
.sym 104204 capture_addr[4]
.sym 104205 capture_addr[5]
.sym 104206 capture_addr[6]
.sym 104207 capture_addr[7]
.sym 104208 capture_addr[8]
.sym 104209 capture_addr[9]
.sym 104210 clk50mhz_$glb_clk
.sym 104211 cam_fb.ram.0.0.0_WCLKE
.sym 104213 capture_data[0]
.sym 104217 capture_data[1]
.sym 104220 $PACKER_VCC_NET
.sym 104227 capture.href_rg1
.sym 104244 capture_data[3]
.sym 104246 orig_img_addr[9]
.sym 104248 orig_img_addr[3]
.sym 104255 cam_fb.ram.0.2.0_RCLKE
.sym 104256 capture_data[3]
.sym 104257 $PACKER_VCC_NET
.sym 104258 capture_data[2]
.sym 104259 orig_img_addr[1]
.sym 104260 orig_img_addr[8]
.sym 104266 orig_img_addr[5]
.sym 104267 orig_img_addr[2]
.sym 104269 orig_img_addr[9]
.sym 104271 orig_img_addr[3]
.sym 104274 orig_img_addr[0]
.sym 104276 orig_img_addr[4]
.sym 104279 orig_img_addr[6]
.sym 104284 orig_img_addr[7]
.sym 104301 orig_img_addr[0]
.sym 104302 orig_img_addr[1]
.sym 104304 orig_img_addr[2]
.sym 104305 orig_img_addr[3]
.sym 104306 orig_img_addr[4]
.sym 104307 orig_img_addr[5]
.sym 104308 orig_img_addr[6]
.sym 104309 orig_img_addr[7]
.sym 104310 orig_img_addr[8]
.sym 104311 orig_img_addr[9]
.sym 104312 clk50mhz_$glb_clk
.sym 104313 cam_fb.ram.0.2.0_RCLKE
.sym 104314 $PACKER_VCC_NET
.sym 104318 capture_data[3]
.sym 104322 capture_data[2]
.sym 104334 orig_img_addr[5]
.sym 104340 orig_img_addr[4]
.sym 104346 cam_fb.ram.0.4.0_RCLKE
.sym 104347 capture_addr[6]
.sym 104348 orig_img_addr[1]
.sym 104349 capture_addr[0]
.sym 104356 capture_data[0]
.sym 104363 capture_addr[4]
.sym 104365 capture_data[1]
.sym 104366 cam_fb.ram.0.2.0_WCLKE
.sym 104368 $PACKER_VCC_NET
.sym 104372 capture_addr[6]
.sym 104373 capture_addr[1]
.sym 104374 capture_addr[0]
.sym 104375 capture_addr[7]
.sym 104377 capture_addr[3]
.sym 104378 capture_addr[8]
.sym 104380 capture_addr[9]
.sym 104382 capture_addr[5]
.sym 104383 capture_addr[2]
.sym 104403 capture_addr[0]
.sym 104404 capture_addr[1]
.sym 104406 capture_addr[2]
.sym 104407 capture_addr[3]
.sym 104408 capture_addr[4]
.sym 104409 capture_addr[5]
.sym 104410 capture_addr[6]
.sym 104411 capture_addr[7]
.sym 104412 capture_addr[8]
.sym 104413 capture_addr[9]
.sym 104414 clk50mhz_$glb_clk
.sym 104415 cam_fb.ram.0.2.0_WCLKE
.sym 104417 capture_data[0]
.sym 104421 capture_data[1]
.sym 104424 $PACKER_VCC_NET
.sym 104444 capture_addr[8]
.sym 104446 capture_addr[9]
.sym 104448 cam_fb.ram.0.4.0_WCLKE
.sym 104462 orig_img_addr[0]
.sym 104463 orig_img_addr[3]
.sym 104467 orig_img_addr[6]
.sym 104468 orig_img_addr[5]
.sym 104469 capture_data[2]
.sym 104471 capture_data[3]
.sym 104473 orig_img_addr[9]
.sym 104477 $PACKER_VCC_NET
.sym 104478 orig_img_addr[4]
.sym 104480 orig_img_addr[2]
.sym 104481 orig_img_addr[8]
.sym 104482 orig_img_addr[7]
.sym 104484 cam_fb.ram.0.4.0_RCLKE
.sym 104486 orig_img_addr[1]
.sym 104505 orig_img_addr[0]
.sym 104506 orig_img_addr[1]
.sym 104508 orig_img_addr[2]
.sym 104509 orig_img_addr[3]
.sym 104510 orig_img_addr[4]
.sym 104511 orig_img_addr[5]
.sym 104512 orig_img_addr[6]
.sym 104513 orig_img_addr[7]
.sym 104514 orig_img_addr[8]
.sym 104515 orig_img_addr[9]
.sym 104516 clk50mhz_$glb_clk
.sym 104517 cam_fb.ram.0.4.0_RCLKE
.sym 104518 $PACKER_VCC_NET
.sym 104522 capture_data[3]
.sym 104526 capture_data[2]
.sym 104536 orig_img_addr[5]
.sym 104561 capture_addr[1]
.sym 104563 capture_addr[7]
.sym 104567 capture_data[0]
.sym 104570 capture_addr[5]
.sym 104571 capture_addr[2]
.sym 104573 capture_addr[4]
.sym 104574 capture_addr[3]
.sym 104576 capture_addr[6]
.sym 104578 capture_addr[0]
.sym 104582 capture_addr[8]
.sym 104584 capture_addr[9]
.sym 104586 cam_fb.ram.0.4.0_WCLKE
.sym 104588 $PACKER_VCC_NET
.sym 104589 capture_data[1]
.sym 104603 capture_addr[0]
.sym 104604 capture_addr[1]
.sym 104606 capture_addr[2]
.sym 104607 capture_addr[3]
.sym 104608 capture_addr[4]
.sym 104609 capture_addr[5]
.sym 104610 capture_addr[6]
.sym 104611 capture_addr[7]
.sym 104612 capture_addr[8]
.sym 104613 capture_addr[9]
.sym 104614 clk50mhz_$glb_clk
.sym 104615 cam_fb.ram.0.4.0_WCLKE
.sym 104617 capture_data[0]
.sym 104621 capture_data[1]
.sym 104624 $PACKER_VCC_NET
.sym 104638 orig_img_addr[6]
.sym 104691 ov7670_sioc$SB_IO_OUT
.sym 105746 capture.data_rg2[2]
.sym 106283 capture_addr[7]
.sym 106355 capture_addr[7]
.sym 106368 capture.data_rg3[2]
.sym 106745 capture_data[5]
.sym 106867 capture_data[6]
.sym 106876 capture_data[7]
.sym 107760 ov7670_pclk$SB_IO_IN
.sym 107813 ov7670_pclk$SB_IO_IN
.sym 107835 clk50mhz_$glb_clk
.sym 107836 rst$SB_IO_IN_$glb_sr
.sym 108746 ov7670_sioc$SB_IO_OUT
.sym 108764 ov7670_sioc$SB_IO_OUT
.sym 109335 capture.data_rg1[2]
.sym 109465 capture.data_rg2[2]
.sym 109604 capture.data_rg1[2]
.sym 109874 capture.data_rg1[2]
.sym 109898 capture.data_rg1[2]
.sym 109944 clk50mhz_$glb_clk
.sym 109945 rst$SB_IO_IN_$glb_sr
.sym 110510 capture.data_rg2[2]
.sym 110555 capture.data_rg2[2]
.sym 110559 clk50mhz_$glb_clk
.sym 110560 rst$SB_IO_IN_$glb_sr
.sym 112558 ov7670_vsync$SB_IO_IN
.sym 112659 sdat_out
.sym 112777 ov7670_vsync$SB_IO_IN
.sym 112785 sdat_on
.sym 112818 sdat_on
.sym 112820 sdat_out
.sym 112822 sdat_on
.sym 112836 sdat_on
.sym 112844 sdat_out
.sym 112907 ov7670_rst_n$SB_IO_OUT
.sym 112999 ov7670_d[2]
.sym 113035 ov7670_d[2]
.sym 113313 ov7670_d[2]
.sym 113473 ov7670_d[2]
.sym 113507 ov7670_d[2]
.sym 113529 clk50mhz_$glb_clk
.sym 113530 rst$SB_IO_IN_$glb_sr
.sym 113553 capture.data_rg1[2]
.sym 115509 sdat_out
.sym 116139 ov7670_pclk$SB_IO_IN
.sym 116489 capture.href_rg1
.sym 116512 capture.href_rg1
.sym 116635 ov7670_pclk$SB_IO_IN
.sym 116731 controller.i_regs.cnt_cam_clk[2]
.sym 116734 ov7670_xclk$SB_IO_OUT
.sym 116736 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 116757 ov7670_href$SB_IO_IN
.sym 116796 sdat_out
.sym 116847 sdat_out
.sym 116852 ov7670_href$SB_IO_IN
.sym 116854 ov7670_pclk$SB_IO_IN
.sym 116930 ov7670_rst_n$SB_IO_OUT
.sym 116948 ov7670_rst_n$SB_IO_OUT
.sym 120611 ov7670_href$SB_IO_IN
.sym 120671 ov7670_href$SB_IO_IN
.sym 120681 clk50mhz_$glb_clk
.sym 120682 rst$SB_IO_IN_$glb_sr
.sym 120697 ov7670_href$SB_IO_IN
.sym 120849 controller.i_regs.cnt_cam_clk[2]
.sym 120852 ov7670_xclk$SB_IO_OUT
.sym 120862 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120870 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120879 $nextpnr_ICESTORM_LC_22$O
.sym 120881 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120885 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 120888 ov7670_xclk$SB_IO_OUT
.sym 120892 controller.i_regs.cnt_cam_clk[2]
.sym 120893 ov7670_xclk$SB_IO_OUT
.sym 120894 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120895 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 120910 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120912 ov7670_xclk$SB_IO_OUT
.sym 120913 controller.i_regs.cnt_cam_clk[2]
.sym 120925 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120927 clk50mhz_$glb_clk
.sym 120928 rst$SB_IO_IN_$glb_sr
.sym 125051 ov7670_xclk$SB_IO_OUT
.sym 125073 ov7670_xclk$SB_IO_OUT
.sym 135175 img_proc.colorpxls_bin67[0]
.sym 135180 img_proc.colorpxls_bin67[1]
.sym 135182 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 135184 img_proc.colorpxls_bin67[2]
.sym 135185 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 135186 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 135188 img_proc.colorpxls_bin67[3]
.sym 135189 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 135190 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 135192 img_proc.colorpxls_bin67[4]
.sym 135193 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 135194 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 135196 img_proc.colorpxls_bin67[5]
.sym 135197 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 135198 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 135200 img_proc.colorpxls_bin67[6]
.sym 135201 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 135202 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 135204 img_proc.colorpxls_bin67[7]
.sym 135205 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 135206 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 135208 img_proc.colorpxls_bin67[8]
.sym 135209 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 135210 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 135212 img_proc.colorpxls_bin67[9]
.sym 135213 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 135215 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 135216 img_proc.colorpxls_bin67[10]
.sym 135217 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 135218 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 135220 img_proc.colorpxls_bin67[1]
.sym 135221 img_proc.colorpxls_bin67[0]
.sym 135225 img_proc.colorpxls_bin67[4]
.sym 135237 img_proc.colorpxls_bin67[3]
.sym 135241 img_proc.colorpxls_bin67[6]
.sym 135245 img_proc.colorpxls_bin67[10]
.sym 135249 img_proc.colorpxls_bin67[1]
.sym 135250 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.sym 135251 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 135252 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 135253 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 135254 img_proc.colorpxls[11]
.sym 135255 img_proc.colorpxls_bin67[10]
.sym 135256 img_proc.colorpxls[7]
.sym 135257 img_proc.colorpxls_bin67[6]
.sym 135262 img_proc.colorpxls[2]
.sym 135263 img_proc.colorpxls_bin67[1]
.sym 135264 img_proc.colorpxls[6]
.sym 135265 img_proc.colorpxls_bin67[5]
.sym 135269 img_proc.colorpxls_bin67[5]
.sym 135277 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 135282 proc_ctrl$SB_IO_IN
.sym 135332 img_proc.histogram[7][2]
.sym 135333 img_proc.colorpxls[3]
.sym 135335 img_proc.col_inframe[0]
.sym 135339 img_proc.col_inframe[1]
.sym 135343 img_proc.col_inframe[2]
.sym 135347 img_proc.col_rg[3]
.sym 135348 $PACKER_VCC_NET
.sym 135351 img_proc.col_rg[4]
.sym 135352 $PACKER_VCC_NET
.sym 135355 img_proc.col_rg[5]
.sym 135356 $PACKER_VCC_NET
.sym 135359 img_proc.col_rg[6]
.sym 135365 $nextpnr_ICESTORM_LC_38$I3
.sym 135366 img_proc.col[6]
.sym 135370 img_proc.col[2]
.sym 135377 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_O
.sym 135381 img_proc.col_inframe[2]
.sym 135385 img_proc.col_rg[6]
.sym 135399 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 135404 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 135408 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135411 $PACKER_VCC_NET
.sym 135412 img_proc.col_inframe[3]
.sym 135416 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135420 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135424 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135429 $nextpnr_ICESTORM_LC_42$I3
.sym 135430 img_proc.col_rg[3]
.sym 135431 img_proc.col_inframe[0]
.sym 135432 img_proc.col_inframe[2]
.sym 135433 img_proc.col_rg[6]
.sym 135435 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 135436 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135437 img_proc.col_inframe[1]
.sym 135441 img_proc.col_rg[5]
.sym 135445 img_proc.col_rg[3]
.sym 135446 img_proc.col[1]
.sym 135450 img_proc.col_rg[6]
.sym 135451 img_proc.col_inframe[0]
.sym 135452 img_proc.col_inframe[2]
.sym 135453 img_proc.col_rg[3]
.sym 135454 img_proc.col[0]
.sym 135461 img_proc.col_inframe[0]
.sym 135463 img_proc.col[0]
.sym 135466 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 135468 img_proc.col[1]
.sym 135469 img_proc.col[0]
.sym 135470 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 135472 img_proc.col[2]
.sym 135473 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 135474 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 135476 img_proc.col[3]
.sym 135477 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 135478 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 135480 img_proc.col[4]
.sym 135481 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 135482 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 135484 img_proc.col[5]
.sym 135485 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 135487 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 135488 img_proc.col[6]
.sym 135489 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 135490 img_proc.col[1]
.sym 135491 img_proc.col[0]
.sym 135492 img_proc.col[5]
.sym 135493 img_proc.col[4]
.sym 135495 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 135499 $PACKER_VCC_NET
.sym 135500 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135504 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135507 $PACKER_VCC_NET
.sym 135508 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135511 $PACKER_VCC_NET
.sym 135512 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 135517 $nextpnr_ICESTORM_LC_36$I3
.sym 135518 img_proc.col[6]
.sym 135519 img_proc.col[3]
.sym 135520 img_proc.col[2]
.sym 135521 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135525 img_proc.row_num[4]
.sym 135527 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 135531 $PACKER_VCC_NET
.sym 135532 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 135535 $PACKER_VCC_NET
.sym 135536 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135540 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135544 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135548 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 135553 $nextpnr_ICESTORM_LC_40$I3
.sym 135557 img_proc.row_num[3]
.sym 135638 img_proc.proc_ctrl_rg1
.sym 135648 img_proc.proc_ctrl_rg1
.sym 135649 img_proc.proc_ctrl_rg2
.sym 135694 ov7670_d[7]
.sym 135698 capture.data_rg1[7]
.sym 135702 ov7670_d[6]
.sym 135847 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 135851 $PACKER_VCC_NET
.sym 135852 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 135856 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 135859 $PACKER_VCC_NET
.sym 135860 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 135863 $PACKER_VCC_NET
.sym 135864 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 135867 $PACKER_VCC_NET
.sym 135868 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 135871 $PACKER_VCC_NET
.sym 135872 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135876 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135881 $nextpnr_ICESTORM_LC_66$I3
.sym 135889 $PACKER_VCC_NET
.sym 135911 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 135916 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 135920 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 135924 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 135928 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 135931 $PACKER_VCC_NET
.sym 135932 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 135935 $PACKER_VCC_NET
.sym 135936 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 135939 $PACKER_VCC_NET
.sym 135940 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 135943 $PACKER_VCC_NET
.sym 135944 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135948 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135953 $nextpnr_ICESTORM_LC_62$I3
.sym 135957 vga_vsync$SB_IO_OUT
.sym 135961 vga_row[1]
.sym 135965 vga_row[0]
.sym 135967 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 135968 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135969 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135973 vga_row[2]
.sym 135975 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 135980 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 135984 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 135988 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 135992 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 135996 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 136000 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 136003 $PACKER_VCC_NET
.sym 136004 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 136007 $PACKER_VCC_NET
.sym 136008 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136012 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136017 $nextpnr_ICESTORM_LC_60$I3
.sym 136029 $PACKER_VCC_NET
.sym 136030 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 136031 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 136032 vga_blue_2b_SB_LUT4_O_1_I2
.sym 136033 vga_blue_2b_SB_LUT4_O_1_I3
.sym 136037 vga_row[9]
.sym 136038 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136039 vga_red_2b_SB_LUT4_O_1_I2
.sym 136040 vga_row[5]
.sym 136041 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 136042 vga_blue_2b_SB_LUT4_O_I0
.sym 136043 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 136044 vga_blue_2b_SB_LUT4_O_I2
.sym 136045 vga_blue_2b_SB_LUT4_O_I3
.sym 136046 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 136047 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 136048 vga_green_2b_SB_LUT4_O_1_I2
.sym 136049 vga_green_2b_SB_LUT4_O_1_I3
.sym 136050 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 136051 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 136052 vga_col[9]
.sym 136053 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 136056 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 136057 vga_col[6]
.sym 136058 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 136059 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136060 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136061 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136062 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 136063 vga_green_2b_SB_LUT4_O_I1
.sym 136064 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 136065 vga_green_2b_SB_LUT4_O_I3
.sym 136066 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136067 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136068 vga_col[5]
.sym 136069 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 136071 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 136072 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 136073 vga_col[8]
.sym 136074 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 136075 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136076 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136077 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136080 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136081 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 136084 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 136085 vga_row[6]
.sym 136087 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 136088 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 136089 vga_col[7]
.sym 136090 vga_red_2b_SB_LUT4_O_I0
.sym 136091 vga_red_2b_SB_LUT4_O_I1
.sym 136092 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 136093 vga_red_2b_SB_LUT4_O_I3
.sym 136094 vga_red_2b_SB_LUT4_O_1_I0
.sym 136095 vga_red_2b_SB_LUT4_O_1_I1
.sym 136096 vga_red_2b_SB_LUT4_O_1_I2
.sym 136097 vga_red_2b_SB_LUT4_O_I3
.sym 136100 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136101 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 136202 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 136203 img_proc.colorpxls[1]
.sym 136204 img_proc.colorpxls_bin67[0]
.sym 136205 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 136217 img_proc.colorpxls_bin67[2]
.sym 136220 img_proc.colorpxls_bin67[0]
.sym 136221 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136224 img_proc.colorpxls[3]
.sym 136225 img_proc.colorpxls_bin67[2]
.sym 136226 img_proc.colorpxls[5]
.sym 136227 img_proc.colorpxls_bin67[4]
.sym 136228 img_proc.colorpxls_bin67[6]
.sym 136229 img_proc.colorpxls[7]
.sym 136233 img_proc.colorpxls_bin67[0]
.sym 136234 img_proc.colorpxls[10]
.sym 136235 img_proc.colorpxls_bin67[9]
.sym 136236 img_proc.colorpxls[9]
.sym 136237 img_proc.colorpxls_bin67[8]
.sym 136238 img_proc.colorpxls_bin67[4]
.sym 136239 img_proc.colorpxls[5]
.sym 136240 img_proc.colorpxls_bin67[5]
.sym 136241 img_proc.colorpxls[6]
.sym 136242 img_proc.colorpxls[4]
.sym 136243 img_proc.colorpxls_bin67[3]
.sym 136244 img_proc.colorpxls_bin67[7]
.sym 136245 img_proc.colorpxls[8]
.sym 136249 img_proc.colorpxls_bin67[7]
.sym 136253 img_proc.colorpxls_bin67[9]
.sym 136254 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136255 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 136256 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 136257 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 136258 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 136259 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136260 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136261 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136263 img_proc.colorpxls[1]
.sym 136264 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 136267 img_proc.colorpxls[2]
.sym 136268 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 136271 img_proc.colorpxls[3]
.sym 136272 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 136275 img_proc.colorpxls[4]
.sym 136276 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 136279 img_proc.colorpxls[5]
.sym 136280 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 136283 img_proc.colorpxls[6]
.sym 136284 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 136287 img_proc.colorpxls[7]
.sym 136288 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136291 img_proc.colorpxls[8]
.sym 136292 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136295 img_proc.colorpxls[9]
.sym 136296 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136299 img_proc.colorpxls[10]
.sym 136300 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136303 img_proc.colorpxls[11]
.sym 136304 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 136309 $nextpnr_ICESTORM_LC_26$I3
.sym 136311 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136312 img_proc.histogram[7][8]
.sym 136313 img_proc.colorpxls[9]
.sym 136317 img_proc.colorpxls_bin67[8]
.sym 136318 img_proc.histogram[7][3]
.sym 136319 img_proc.colorpxls[4]
.sym 136320 img_proc.colorpxls[10]
.sym 136321 img_proc.colorpxls[11]
.sym 136323 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 136324 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 136325 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 136327 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136328 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 136329 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 136330 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 136334 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 136338 img_proc.histogram[7][1]
.sym 136339 img_proc.colorpxls[2]
.sym 136340 img_proc.histogram[7][0]
.sym 136341 img_proc.colorpxls[1]
.sym 136342 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 136346 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 136350 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136351 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136352 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136353 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136354 img_proc.histogram[7][6]
.sym 136355 img_proc.colorpxls[7]
.sym 136356 img_proc.histogram[7][5]
.sym 136357 img_proc.colorpxls[6]
.sym 136359 img_proc.colorpxls_bin012[0]
.sym 136364 img_proc.colorpxls_bin012[1]
.sym 136366 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136368 img_proc.colorpxls_bin012[2]
.sym 136369 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 136370 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136372 img_proc.colorpxls_bin012[3]
.sym 136373 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 136374 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136376 img_proc.colorpxls_bin012[4]
.sym 136377 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 136378 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136380 img_proc.colorpxls_bin012[5]
.sym 136381 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 136382 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136384 img_proc.colorpxls_bin012[6]
.sym 136385 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 136386 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136388 img_proc.colorpxls_bin012[7]
.sym 136389 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 136390 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136392 img_proc.colorpxls_bin012[8]
.sym 136393 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 136394 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136396 img_proc.colorpxls_bin012[9]
.sym 136397 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 136399 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136400 img_proc.colorpxls_bin012[10]
.sym 136401 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 136404 img_proc.colorpxls_bin012[0]
.sym 136405 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136406 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136408 img_proc.colorpxls_bin012[1]
.sym 136409 img_proc.colorpxls_bin012[0]
.sym 136414 img_proc.histogram[7][1]
.sym 136415 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 136416 img_proc.histogram[4][1]
.sym 136417 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 136419 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136420 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 136421 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3
.sym 136423 img_proc.col_rg[3]
.sym 136424 img_proc.col_inframe[5]
.sym 136425 img_proc.col_inframe[4]
.sym 136429 img_proc.col_inframe[1]
.sym 136430 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 136436 img_proc.col_inframe[5]
.sym 136437 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3
.sym 136440 img_proc.col_inframe[4]
.sym 136441 img_proc.col_rg[3]
.sym 136443 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136444 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 136445 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 136450 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 136455 img_proc.col_rg[3]
.sym 136459 img_proc.col_rg[4]
.sym 136460 $PACKER_VCC_NET
.sym 136461 img_proc.col_rg[3]
.sym 136463 img_proc.col_rg[5]
.sym 136464 $PACKER_VCC_NET
.sym 136465 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 136468 img_proc.histogram[4][3]
.sym 136469 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 136470 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136471 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 136472 img_proc.col_rg[5]
.sym 136473 img_proc.col_rg[4]
.sym 136474 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 136481 img_proc.col_rg[4]
.sym 136482 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 136486 img_proc.col[5]
.sym 136494 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0
.sym 136495 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I1
.sym 136496 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2
.sym 136497 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I3
.sym 136501 img_proc.col[0]
.sym 136502 img_proc.col[3]
.sym 136506 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 136507 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 136508 img_proc.col_inframe[1]
.sym 136509 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 136510 img_proc.col[4]
.sym 136521 img_proc.row_num[5]
.sym 136522 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136523 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136524 img_proc.row_num[2]
.sym 136525 img_proc.row_num[3]
.sym 136528 img_proc.row_num[0]
.sym 136529 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136532 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 136533 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136537 img_proc.row_num[1]
.sym 136538 img_proc.row_num[1]
.sym 136539 img_proc.row_num[5]
.sym 136540 img_proc.row_num[4]
.sym 136541 img_proc.row_num[0]
.sym 136542 img_proc.row_num[5]
.sym 136543 img_proc.row_num[4]
.sym 136544 img_proc.row_num[0]
.sym 136545 img_proc.row_num[1]
.sym 136546 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 136547 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 136548 img_proc.row_num[2]
.sym 136549 img_proc.row_num[3]
.sym 136551 img_proc.row_num[0]
.sym 136554 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136556 img_proc.row_num[1]
.sym 136557 img_proc.row_num[0]
.sym 136558 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136560 img_proc.row_num[2]
.sym 136561 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 136562 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136564 img_proc.row_num[3]
.sym 136565 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 136566 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136568 img_proc.row_num[4]
.sym 136569 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 136571 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 136572 img_proc.row_num[5]
.sym 136573 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 136577 img_proc.row_num[2]
.sym 136581 img_proc.row_num[0]
.sym 136871 vga_col[4]
.sym 136875 vga_col[5]
.sym 136879 vga_col[6]
.sym 136883 vga_col[7]
.sym 136887 vga_col[8]
.sym 136888 $PACKER_VCC_NET
.sym 136891 vga_col[9]
.sym 136897 $nextpnr_ICESTORM_LC_48$I3
.sym 136903 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 136908 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 136911 $PACKER_VCC_NET
.sym 136912 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 136916 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 136919 $PACKER_VCC_NET
.sym 136920 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 136923 $PACKER_VCC_NET
.sym 136924 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 136927 $PACKER_VCC_NET
.sym 136928 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 136931 $PACKER_VCC_NET
.sym 136932 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136936 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136941 $nextpnr_ICESTORM_LC_64$I3
.sym 136942 vga_vsync_SB_LUT4_O_I0
.sym 136943 vga_vsync_SB_LUT4_O_I1
.sym 136944 vga_vsync_SB_LUT4_O_I2
.sym 136945 rst$SB_IO_IN
.sym 136946 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 136947 vga_row[0]
.sym 136948 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 136949 vga_row[1]
.sym 136951 vga_vsync_SB_LUT4_O_I2
.sym 136952 vga_hsync_SB_LUT4_O_I1
.sym 136953 rst$SB_IO_IN
.sym 136954 vga_row[0]
.sym 136955 vga_row[1]
.sym 136956 vga_row[2]
.sym 136957 vga_row[3]
.sym 136958 vga_hsync_SB_LUT4_O_I0
.sym 136959 vga_hsync_SB_LUT4_O_I1
.sym 136960 vga_hsync_SB_LUT4_O_I2
.sym 136961 rst$SB_IO_IN
.sym 136963 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136964 vga_row[3]
.sym 136965 vga_row[2]
.sym 136967 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 136972 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 136975 $PACKER_VCC_NET
.sym 136976 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 136979 $PACKER_VCC_NET
.sym 136980 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 136983 $PACKER_VCC_NET
.sym 136984 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 136987 $PACKER_VCC_NET
.sym 136988 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 136992 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 136996 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 137000 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137004 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 137009 $nextpnr_ICESTORM_LC_58$I3
.sym 137013 vga_row[5]
.sym 137017 vga_row[3]
.sym 137021 vga_row[7]
.sym 137025 vga_row[4]
.sym 137029 vga_row[8]
.sym 137031 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 137036 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 137040 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 137044 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 137048 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 137052 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 137056 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 137060 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 137063 $PACKER_VCC_NET
.sym 137064 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137068 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 137073 $nextpnr_ICESTORM_LC_56$I3
.sym 137074 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137075 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137076 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137077 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137078 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137079 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137080 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137081 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137085 vga_row[6]
.sym 137086 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137087 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137088 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137089 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137090 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137091 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137092 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 137093 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137095 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137096 vga_col[5]
.sym 137097 vga_col[4]
.sym 137098 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137099 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 137100 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 137101 vga_row[7]
.sym 137102 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137103 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137104 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137105 vga_col[4]
.sym 137106 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137107 vga_row[8]
.sym 137108 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137109 vga_row[9]
.sym 137111 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 137112 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 137113 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 137114 vga_row[7]
.sym 137115 vga_row[6]
.sym 137116 vga_row[5]
.sym 137117 vga_row[4]
.sym 137118 vga_col[7]
.sym 137119 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137120 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137121 vga_col[6]
.sym 137122 vga_row[6]
.sym 137123 vga_row[5]
.sym 137124 vga_row[4]
.sym 137125 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137126 vga_row[9]
.sym 137127 vga_row[0]
.sym 137128 vga_row[1]
.sym 137129 vga_row[8]
.sym 137131 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 137132 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137133 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137135 vga_row[7]
.sym 137136 vga_row[6]
.sym 137137 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137138 vga_row[5]
.sym 137139 vga_row[8]
.sym 137140 vga_row[9]
.sym 137141 vga_row[4]
.sym 137143 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137144 vga_row[3]
.sym 137145 vga_row[2]
.sym 137146 vga_row[4]
.sym 137147 vga_row[6]
.sym 137148 vga_row[5]
.sym 137149 vga_row[7]
.sym 137150 vga_row[7]
.sym 137151 vga_row[6]
.sym 137152 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137153 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 137223 img_proc.colorpxls_bin567[0]
.sym 137228 img_proc.colorpxls_bin567[1]
.sym 137230 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 137232 img_proc.colorpxls_bin567[2]
.sym 137233 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 137234 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 137236 img_proc.colorpxls_bin567[3]
.sym 137237 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 137238 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 137240 img_proc.colorpxls_bin567[4]
.sym 137241 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 137242 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 137244 img_proc.colorpxls_bin567[5]
.sym 137245 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 137246 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 137248 img_proc.colorpxls_bin567[6]
.sym 137249 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 137250 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 137252 img_proc.colorpxls_bin567[7]
.sym 137253 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 137254 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 137256 img_proc.colorpxls_bin567[8]
.sym 137257 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 137258 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 137260 img_proc.colorpxls_bin567[9]
.sym 137261 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 137263 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 137264 img_proc.colorpxls_bin567[10]
.sym 137265 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 137269 img_proc.colorpxls_bin567[4]
.sym 137270 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 137272 img_proc.colorpxls_bin567[1]
.sym 137273 img_proc.colorpxls_bin567[0]
.sym 137277 img_proc.colorpxls_bin567[8]
.sym 137281 img_proc.colorpxls_bin567[1]
.sym 137282 img_proc.colorpxls[5]
.sym 137283 img_proc.colorpxls_bin567[4]
.sym 137284 img_proc.colorpxls[2]
.sym 137285 img_proc.colorpxls_bin567[1]
.sym 137287 img_proc.histogram[7][0]
.sym 137288 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 137291 img_proc.histogram[7][1]
.sym 137292 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 137295 img_proc.histogram[7][2]
.sym 137296 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137299 img_proc.histogram[7][3]
.sym 137300 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 137303 img_proc.histogram[7][4]
.sym 137304 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 137307 img_proc.histogram[7][5]
.sym 137308 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137311 img_proc.histogram[7][6]
.sym 137312 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137315 img_proc.histogram[7][7]
.sym 137316 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137319 img_proc.histogram[7][8]
.sym 137320 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137324 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137328 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 137333 $nextpnr_ICESTORM_LC_25$I3
.sym 137334 img_proc.colorpxls[5]
.sym 137335 img_proc.histogram[7][4]
.sym 137336 img_proc.histogram[7][7]
.sym 137337 img_proc.colorpxls[8]
.sym 137341 img_proc.colorpxls[1]
.sym 137342 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 137349 img_proc.colorpxls[9]
.sym 137351 img_proc.histogram[0][0]
.sym 137352 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 137355 img_proc.histogram[0][1]
.sym 137356 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 137359 img_proc.histogram[0][2]
.sym 137360 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137363 img_proc.histogram[0][3]
.sym 137364 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 137367 img_proc.histogram[0][4]
.sym 137368 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 137371 img_proc.histogram[0][5]
.sym 137372 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137375 img_proc.histogram[0][6]
.sym 137376 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137379 img_proc.histogram[0][7]
.sym 137380 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137383 img_proc.histogram[0][8]
.sym 137384 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137388 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137392 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 137397 $nextpnr_ICESTORM_LC_31$I3
.sym 137398 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 137402 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 137406 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 137410 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 137414 img_proc.histogram[7][4]
.sym 137415 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 137416 img_proc.histogram[4][4]
.sym 137417 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 137418 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 137422 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 137426 img_proc.histogram[7][8]
.sym 137427 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 137428 img_proc.histogram[4][8]
.sym 137429 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 137430 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 137434 img_proc.histogram[0][3]
.sym 137435 img_proc.colorpxls[4]
.sym 137436 img_proc.colorpxls[10]
.sym 137437 img_proc.colorpxls[11]
.sym 137438 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 137442 img_proc.histogram[7][6]
.sym 137443 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 137444 img_proc.histogram[4][6]
.sym 137445 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 137446 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 137450 img_proc.histogram[7][5]
.sym 137451 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 137452 img_proc.histogram[6][5]
.sym 137453 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 137454 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3
.sym 137455 img_proc.col_inframe[5]
.sym 137456 img_proc.histogram[7][7]
.sym 137457 img_proc.histogram[3][7]
.sym 137458 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137459 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137460 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137461 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137462 img_proc.histogram[7][0]
.sym 137463 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 137464 img_proc.histogram[1][0]
.sym 137465 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137466 img_proc.histogram[3][0]
.sym 137467 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 137468 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137469 img_proc.histogram[0][0]
.sym 137472 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3
.sym 137473 img_proc.col_inframe[5]
.sym 137474 img_proc.col_rg[3]
.sym 137475 img_proc.col_inframe[5]
.sym 137476 img_proc.histogram[4][5]
.sym 137477 img_proc.histogram[5][5]
.sym 137478 img_proc.histogram[7][3]
.sym 137479 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 137480 img_proc.histogram[6][3]
.sym 137481 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 137482 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137483 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137484 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137485 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137486 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 137490 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137491 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137492 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 137493 img_proc.histogram[5][3]
.sym 137494 img_proc.histogram[4][0]
.sym 137495 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 137496 img_proc.histogram[2][0]
.sym 137497 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 137498 img_proc.histogram[5][7]
.sym 137499 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 137500 img_proc.histogram[4][7]
.sym 137501 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 137502 img_proc.histogram[3][2]
.sym 137503 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 137504 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_2_I2
.sym 137505 img_proc.histogram[4][2]
.sym 137506 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 137510 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 137516 img_proc.col_inframe[5]
.sym 137517 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 137518 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 137522 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 137527 img_proc.col_rg[3]
.sym 137528 img_proc.col_inframe[4]
.sym 137529 img_proc.col_inframe[5]
.sym 137530 img_proc.histogram[1][7]
.sym 137531 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137532 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 137533 img_proc.histogram[6][7]
.sym 137535 img_proc.col_rg[3]
.sym 137536 img_proc.col_inframe[4]
.sym 137537 img_proc.col_inframe[5]
.sym 137538 img_proc.histogram[2][7]
.sym 137539 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 137540 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137541 img_proc.histogram[0][7]
.sym 137542 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 137553 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 137557 img_proc.col_rg[3]
.sym 137706 ov7670_d[5]
.sym 137722 capture.data_rg1[5]
.sym 137734 capture.data_rg1[6]
.sym 137927 vga_col[4]
.sym 137931 vga_col[5]
.sym 137932 $PACKER_VCC_NET
.sym 137935 vga_col[6]
.sym 137936 $PACKER_VCC_NET
.sym 137939 vga_col[7]
.sym 137943 vga_col[8]
.sym 137944 $PACKER_VCC_NET
.sym 137947 vga_col[9]
.sym 137953 $nextpnr_ICESTORM_LC_44$I3
.sym 137959 vga_col[7]
.sym 137963 vga_col[8]
.sym 137964 $PACKER_VCC_NET
.sym 137967 vga_col[9]
.sym 137973 $nextpnr_ICESTORM_LC_46$I3
.sym 137978 vga_col[0]
.sym 137979 vga_col[9]
.sym 137980 vga_col[4]
.sym 137981 vga_col[5]
.sym 137982 i_vga.new_line_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137983 i_vga.new_line_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137984 vga_col[7]
.sym 137985 vga_col[6]
.sym 137986 vga_col[8]
.sym 137987 vga_col[3]
.sym 137988 vga_col[2]
.sym 137989 vga_col[1]
.sym 137991 vga_col[0]
.sym 137994 i_vga.new_line_SB_LUT4_O_I3
.sym 137996 vga_col[1]
.sym 137997 vga_col[0]
.sym 137998 i_vga.new_line_SB_LUT4_O_I3
.sym 138000 vga_col[2]
.sym 138001 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 138002 i_vga.new_line_SB_LUT4_O_I3
.sym 138004 vga_col[3]
.sym 138005 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 138006 i_vga.new_line_SB_LUT4_O_I3
.sym 138008 vga_col[4]
.sym 138009 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 138010 i_vga.new_line_SB_LUT4_O_I3
.sym 138012 vga_col[5]
.sym 138013 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 138014 i_vga.new_line_SB_LUT4_O_I3
.sym 138016 vga_col[6]
.sym 138017 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 138018 i_vga.new_line_SB_LUT4_O_I3
.sym 138020 vga_col[7]
.sym 138021 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 138022 i_vga.new_line_SB_LUT4_O_I3
.sym 138024 vga_col[8]
.sym 138025 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 138027 i_vga.new_line_SB_LUT4_O_I3
.sym 138028 vga_col[9]
.sym 138029 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 138030 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 138031 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138032 rgbfilter[2]
.sym 138033 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138034 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 138035 vga_green_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138036 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138037 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138038 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138039 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138040 rgbfilter[0]
.sym 138041 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138044 vga_row[0]
.sym 138045 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138046 vga_col[0]
.sym 138047 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138048 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138049 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138052 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138053 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138055 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 138060 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 138064 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 138067 $PACKER_VCC_NET
.sym 138068 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 138072 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 138076 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 138080 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 138083 $PACKER_VCC_NET
.sym 138084 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 138088 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138092 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 138097 $nextpnr_ICESTORM_LC_52$I3
.sym 138098 vga_col[2]
.sym 138099 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138100 vga_col[1]
.sym 138101 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138104 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 138105 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138109 vga_row[0]
.sym 138112 vga_new_pxl
.sym 138113 i_vga.new_line_SB_LUT4_O_I3
.sym 138114 vga_col[8]
.sym 138115 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138116 vga_col[9]
.sym 138117 vga_col[5]
.sym 138119 vga_row[0]
.sym 138122 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 138124 vga_row[1]
.sym 138125 vga_row[0]
.sym 138126 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 138128 vga_row[2]
.sym 138129 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 138130 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 138132 vga_row[3]
.sym 138133 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 138134 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 138136 vga_row[4]
.sym 138137 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 138138 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 138140 vga_row[5]
.sym 138141 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 138142 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 138144 vga_row[6]
.sym 138145 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 138146 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 138148 vga_row[7]
.sym 138149 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 138150 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 138152 vga_row[8]
.sym 138153 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 138155 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 138156 vga_row[9]
.sym 138157 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 138159 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 138160 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 138161 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138163 vga_row[0]
.sym 138164 vga_row[1]
.sym 138165 vga_row[2]
.sym 138167 vga_row[5]
.sym 138168 vga_row[4]
.sym 138169 vga_row[3]
.sym 138171 vga_row[3]
.sym 138172 vga_row[7]
.sym 138173 vga_row[6]
.sym 138174 vga_row[9]
.sym 138175 vga_row[8]
.sym 138176 vga_row[7]
.sym 138177 vga_row[6]
.sym 138178 vga_row[5]
.sym 138179 vga_row[4]
.sym 138180 vga_row[9]
.sym 138181 vga_row[8]
.sym 138249 img_proc.colorpxls_bin567[3]
.sym 138250 img_proc.colorpxls[6]
.sym 138251 img_proc.colorpxls_bin567[5]
.sym 138252 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138253 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138257 img_proc.colorpxls_bin567[5]
.sym 138261 img_proc.colorpxls_bin567[7]
.sym 138265 img_proc.colorpxls_bin567[0]
.sym 138268 img_proc.colorpxls[1]
.sym 138269 img_proc.colorpxls_bin567[0]
.sym 138273 img_proc.colorpxls_bin567[6]
.sym 138276 img_proc.colorpxls_bin567[7]
.sym 138277 img_proc.colorpxls[8]
.sym 138278 img_proc.colorpxls[7]
.sym 138279 img_proc.colorpxls_bin567[6]
.sym 138280 img_proc.colorpxls_bin567[3]
.sym 138281 img_proc.colorpxls[4]
.sym 138284 img_proc.colorpxls_bin567[0]
.sym 138285 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138289 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 138290 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0
.sym 138291 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 138292 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 138293 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 138294 img_proc.colorpxls[3]
.sym 138295 img_proc.colorpxls_bin567[2]
.sym 138296 img_proc.colorpxls[4]
.sym 138297 img_proc.colorpxls_bin567[3]
.sym 138298 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138299 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 138300 img_proc.col_rg[3]
.sym 138301 img_proc.col_inframe[4]
.sym 138305 img_proc.colorpxls_bin567[2]
.sym 138306 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138307 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138308 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138309 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138313 img_proc.colorpxls_bin567[10]
.sym 138317 img_proc.colorpxls[4]
.sym 138318 img_proc.colorpxls[11]
.sym 138319 img_proc.colorpxls_bin567[10]
.sym 138320 img_proc.colorpxls[10]
.sym 138321 img_proc.colorpxls_bin567[9]
.sym 138322 img_proc.colorpxls[9]
.sym 138323 img_proc.colorpxls_bin567[8]
.sym 138324 img_proc.colorpxls_bin567[9]
.sym 138325 img_proc.colorpxls[10]
.sym 138329 img_proc.colorpxls[3]
.sym 138333 img_proc.colorpxls_bin567[9]
.sym 138337 img_proc.colorpxls[6]
.sym 138341 img_proc.colorpxls[7]
.sym 138343 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 138348 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 138352 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 138356 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 138360 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 138363 $PACKER_VCC_NET
.sym 138364 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 138368 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138372 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138376 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138380 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138384 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138388 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 138393 $nextpnr_ICESTORM_LC_33$I3
.sym 138394 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 138398 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 138402 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 138406 img_proc.colorpxls[3]
.sym 138407 img_proc.histogram[0][2]
.sym 138408 img_proc.colorpxls[2]
.sym 138409 img_proc.histogram[0][1]
.sym 138410 img_proc.colorpxls[7]
.sym 138411 img_proc.histogram[0][6]
.sym 138412 img_proc.colorpxls[5]
.sym 138413 img_proc.histogram[0][4]
.sym 138415 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138416 img_proc.colorpxls[8]
.sym 138417 img_proc.histogram[0][7]
.sym 138418 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 138419 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 138420 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 138421 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 138422 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 138426 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138427 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138428 img_proc.colorpxls[1]
.sym 138429 img_proc.histogram[0][0]
.sym 138430 img_proc.colorpxls[9]
.sym 138431 img_proc.histogram[0][8]
.sym 138432 img_proc.colorpxls[6]
.sym 138433 img_proc.histogram[0][5]
.sym 138434 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 138439 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 138442 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138444 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 138445 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 138446 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138448 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 138449 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 138450 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138452 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 138453 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 138454 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138456 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 138457 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 138458 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138460 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 138461 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 138462 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138464 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 138465 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 138466 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138468 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 138469 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 138471 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138472 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 138473 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 138475 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138476 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138477 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138478 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 138482 img_proc.col_inframe[4]
.sym 138483 img_proc.col_inframe[5]
.sym 138484 img_proc.histogram[0][5]
.sym 138485 img_proc.histogram[2][5]
.sym 138486 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138487 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138488 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138489 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138490 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 138494 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 138498 img_proc.histogram[3][3]
.sym 138499 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 138500 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138501 img_proc.histogram[0][3]
.sym 138502 img_proc.histogram[7][2]
.sym 138503 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 138504 img_proc.histogram[5][2]
.sym 138505 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 138506 img_proc.histogram[5][0]
.sym 138507 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 138508 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 138509 img_proc.histogram[6][0]
.sym 138510 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138511 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138512 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138513 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138514 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138515 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138516 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138517 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138518 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 138522 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 138526 img_proc.histogram[6][6]
.sym 138527 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 138528 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138529 img_proc.histogram[0][6]
.sym 138530 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 138534 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 138538 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 138539 img_proc.col_inframe[5]
.sym 138540 img_proc.histogram[5][6]
.sym 138541 img_proc.histogram[1][6]
.sym 138542 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 138546 img_proc.histogram[6][2]
.sym 138547 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 138548 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138549 img_proc.histogram[0][2]
.sym 138551 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138552 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 138553 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 138554 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 138559 img_proc.col_rg[3]
.sym 138560 img_proc.col_inframe[4]
.sym 138561 img_proc.col_inframe[5]
.sym 138563 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138564 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 138565 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 138566 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 138572 img_proc.col_rg[3]
.sym 138573 img_proc.col_inframe[4]
.sym 138580 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 138581 img_proc.col_inframe[5]
.sym 138582 img_proc.histogram[5][4]
.sym 138583 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 138584 img_proc.histogram[2][4]
.sym 138585 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 138586 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 138594 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 138599 img_proc.colorpxls[0]
.sym 138604 img_proc.colorpxls[1]
.sym 138606 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138608 img_proc.colorpxls[2]
.sym 138609 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 138610 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138612 img_proc.colorpxls[3]
.sym 138613 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 138614 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138616 img_proc.colorpxls[4]
.sym 138617 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 138618 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138620 img_proc.colorpxls[5]
.sym 138621 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 138622 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138624 img_proc.colorpxls[6]
.sym 138625 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 138626 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138628 img_proc.colorpxls[7]
.sym 138629 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 138630 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138632 img_proc.colorpxls[8]
.sym 138633 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 138634 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138636 img_proc.colorpxls[9]
.sym 138637 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 138638 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138640 img_proc.colorpxls[10]
.sym 138641 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 138643 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 138644 img_proc.colorpxls[11]
.sym 138645 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 138762 capture.data_rg2[6]
.sym 138815 rgbfilter[2]
.sym 138816 rgbfilter[1]
.sym 138817 rgbfilter[0]
.sym 138831 rgbfilter[2]
.sym 138832 rgbfilter[0]
.sym 138833 rgbfilter[1]
.sym 138835 rgbfilter[1]
.sym 138836 rgbfilter[2]
.sym 138837 rgbfilter[0]
.sym 138887 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 138892 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 138896 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 138899 $PACKER_VCC_NET
.sym 138900 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 138903 $PACKER_VCC_NET
.sym 138904 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 138908 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138912 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138916 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138920 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138924 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 138929 $nextpnr_ICESTORM_LC_70$I3
.sym 138933 vga_col[5]
.sym 138937 vga_col[8]
.sym 138951 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 138956 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 138960 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 138964 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 138967 $PACKER_VCC_NET
.sym 138968 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 138972 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138976 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138980 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138984 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138988 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 138993 $nextpnr_ICESTORM_LC_72$I3
.sym 138997 vga_col[7]
.sym 139001 vga_col[3]
.sym 139005 vga_col[4]
.sym 139014 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139015 vga_col[5]
.sym 139016 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139017 vga_col[4]
.sym 139018 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 139019 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 139020 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 139021 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139023 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139024 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139025 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139027 vga_col[3]
.sym 139028 vga_col[4]
.sym 139029 vga_col[5]
.sym 139030 rgbfilter[1]
.sym 139031 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139032 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139033 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139034 vga_col[8]
.sym 139035 vga_col[9]
.sym 139036 vga_col[7]
.sym 139037 vga_col[6]
.sym 139038 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 139039 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 139040 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139041 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 139043 vga_col[2]
.sym 139044 vga_col[1]
.sym 139045 vga_col[0]
.sym 139049 vga_col[1]
.sym 139051 vga_col[4]
.sym 139052 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139053 vga_col[5]
.sym 139057 vga_col[6]
.sym 139061 vga_col[0]
.sym 139062 vga_row[1]
.sym 139063 vga_col[1]
.sym 139064 vga_col[2]
.sym 139065 vga_row[2]
.sym 139069 vga_col[2]
.sym 139070 vga_col[3]
.sym 139071 vga_col[2]
.sym 139072 vga_col[1]
.sym 139073 vga_col[0]
.sym 139075 vga_col[2]
.sym 139076 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 139077 vga_col[0]
.sym 139079 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 139084 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 139088 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 139092 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 139096 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 139099 $PACKER_VCC_NET
.sym 139100 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 139104 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 139108 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 139112 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139116 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 139121 $nextpnr_ICESTORM_LC_68$I3
.sym 139124 vga_col[6]
.sym 139125 vga_col[7]
.sym 139128 vga_col[8]
.sym 139129 vga_col[9]
.sym 139131 vga_blue_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 139132 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 139133 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 139135 vga_row[1]
.sym 139136 vga_row[0]
.sym 139137 vga_row[2]
.sym 139139 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 139140 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 139141 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 139142 vga_row[0]
.sym 139143 vga_row[1]
.sym 139144 vga_col[2]
.sym 139145 vga_row[2]
.sym 139148 vga_col[1]
.sym 139149 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 139150 vga_col[2]
.sym 139151 vga_row[0]
.sym 139152 vga_row[1]
.sym 139153 vga_row[2]
.sym 139154 vga_col[0]
.sym 139155 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 139156 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 139157 vga_col[1]
.sym 139159 vga_row[2]
.sym 139160 vga_row[0]
.sym 139161 vga_row[1]
.sym 139162 vga_row[1]
.sym 139163 vga_row[0]
.sym 139164 vga_col[2]
.sym 139165 vga_row[2]
.sym 139166 vga_row[0]
.sym 139167 vga_row[2]
.sym 139168 vga_row[1]
.sym 139169 vga_col[2]
.sym 139170 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 139171 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139172 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139173 vga_col[0]
.sym 139183 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 139184 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 139185 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 139271 img_proc.colorpxls[1]
.sym 139272 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 139275 img_proc.colorpxls[2]
.sym 139276 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 139279 img_proc.colorpxls[3]
.sym 139280 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 139283 img_proc.colorpxls[4]
.sym 139284 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 139287 img_proc.colorpxls[5]
.sym 139288 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 139291 img_proc.colorpxls[6]
.sym 139292 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 139295 img_proc.colorpxls[7]
.sym 139296 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 139299 img_proc.colorpxls[8]
.sym 139300 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 139303 img_proc.colorpxls[9]
.sym 139304 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 139307 img_proc.colorpxls[10]
.sym 139308 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139311 img_proc.colorpxls[11]
.sym 139312 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 139317 $nextpnr_ICESTORM_LC_27$I3
.sym 139337 img_proc.colorpxls[2]
.sym 139341 img_proc.colorpxls[0]
.sym 139349 img_proc.colorpxls[5]
.sym 139353 img_proc.colorpxls[11]
.sym 139357 img_proc.colorpxls[8]
.sym 139358 img_proc.colorpxls_bin012[4]
.sym 139359 img_proc.colorpxls[5]
.sym 139360 img_proc.colorpxls_bin012[3]
.sym 139361 img_proc.colorpxls[4]
.sym 139367 img_proc.colorpxls_bin012[0]
.sym 139368 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 139371 img_proc.colorpxls_bin012[1]
.sym 139372 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 139375 img_proc.colorpxls_bin012[2]
.sym 139376 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 139379 img_proc.colorpxls_bin012[3]
.sym 139380 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 139383 img_proc.colorpxls_bin012[4]
.sym 139384 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 139387 img_proc.colorpxls_bin012[5]
.sym 139388 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 139391 img_proc.colorpxls_bin012[6]
.sym 139392 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 139395 img_proc.colorpxls_bin012[7]
.sym 139396 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 139399 img_proc.colorpxls_bin012[8]
.sym 139400 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139403 img_proc.colorpxls_bin012[9]
.sym 139404 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139407 img_proc.colorpxls_bin012[10]
.sym 139408 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 139413 $nextpnr_ICESTORM_LC_29$I3
.sym 139414 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I0
.sym 139415 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 139416 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 139417 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 139418 img_proc.colorpxls_bin012[2]
.sym 139419 img_proc.colorpxls[3]
.sym 139420 img_proc.colorpxls[1]
.sym 139421 img_proc.colorpxls_bin012[0]
.sym 139422 img_proc.colorpxls_bin012[8]
.sym 139423 img_proc.colorpxls[9]
.sym 139424 img_proc.colorpxls_bin012[6]
.sym 139425 img_proc.colorpxls[7]
.sym 139429 img_proc.colorpxls[10]
.sym 139430 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 139435 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139436 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139437 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139439 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139440 img_proc.colorpxls_bin012[9]
.sym 139441 img_proc.colorpxls[10]
.sym 139442 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 139446 img_proc.colorpxls[6]
.sym 139447 img_proc.colorpxls_bin012[5]
.sym 139448 img_proc.colorpxls_bin012[7]
.sym 139449 img_proc.colorpxls[8]
.sym 139450 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 139456 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 139457 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 139458 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 139462 img_proc.histogram[1][8]
.sym 139463 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 139464 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139465 img_proc.histogram[0][8]
.sym 139468 img_proc.colorpxls[0]
.sym 139469 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 139470 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139471 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139472 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139473 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139476 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 139477 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 139478 img_proc.histogram[1][4]
.sym 139479 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 139480 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139481 img_proc.histogram[0][4]
.sym 139482 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139483 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139484 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139485 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139486 img_proc.colorpxls[2]
.sym 139487 img_proc.colorpxls_bin012[1]
.sym 139488 img_proc.colorpxls_bin012[10]
.sym 139489 img_proc.colorpxls[11]
.sym 139490 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 139492 img_proc.colorpxls[1]
.sym 139493 img_proc.colorpxls[0]
.sym 139494 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139495 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139496 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139497 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139498 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 139502 img_proc.col_inframe[5]
.sym 139503 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 139504 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 139505 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 139506 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 139510 img_proc.histogram[3][8]
.sym 139511 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 139512 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 139513 img_proc.histogram[6][8]
.sym 139514 img_proc.histogram[3][4]
.sym 139515 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 139516 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 139517 img_proc.histogram[6][4]
.sym 139520 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2
.sym 139521 cam_fb.ram.0.4.0_RCLKE
.sym 139522 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 139527 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 139528 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 139529 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 139530 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 139535 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 139536 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 139537 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 139538 img_proc.histogram[3][6]
.sym 139539 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 139540 img_proc.histogram[2][6]
.sym 139541 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 139542 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 139546 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 139550 img_proc.histogram[5][8]
.sym 139551 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_3_I2
.sym 139552 img_proc.histogram[2][8]
.sym 139553 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 139554 img_proc.histogram[6][1]
.sym 139555 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I1_I2
.sym 139556 img_proc.histogram[2][1]
.sym 139557 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 139558 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 139562 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 139566 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 139571 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 139572 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 139573 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 139574 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 139575 img_proc.col_inframe[5]
.sym 139576 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 139577 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 139578 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 139582 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 139586 img_proc.histogram[1][2]
.sym 139587 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 139588 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 139589 img_proc.histogram[2][2]
.sym 139590 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 139594 img_proc.histogram[1][3]
.sym 139595 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 139596 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 139597 img_proc.histogram[2][3]
.sym 139599 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 139600 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_I2
.sym 139601 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O
.sym 139602 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 139606 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 139614 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 139615 img_proc.col_inframe[5]
.sym 139616 img_proc.histogram[5][1]
.sym 139617 img_proc.histogram[1][1]
.sym 139618 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 139629 img_proc.colorpxls[7]
.sym 139650 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 139651 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_I1
.sym 139652 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 139653 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 139778 ov7670_d[3]
.sym 139794 capture.data_rg2[7]
.sym 139822 rgbfilter[1]
.sym 139823 rgbfilter[2]
.sym 139824 proc_fb.dina_SB_LUT4_O_4_I2
.sym 139825 proc_fb.dina_SB_LUT4_O_I2
.sym 139842 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 139843 rgbfilter[0]
.sym 139844 rgbfilter[2]
.sym 139845 proc_fb.dina_SB_LUT4_O_8_I2
.sym 139851 proc_fb.dina_SB_LUT4_O_I2
.sym 139852 proc_fb.dina_SB_LUT4_O_4_I2_SB_LUT4_I0_O
.sym 139853 rgbfilter[2]
.sym 139890 proc_fb.dina_SB_LUT4_O_4_I2
.sym 139891 proc_fb.dina_SB_LUT4_O_8_I2
.sym 139892 rgbfilter[1]
.sym 139893 rgbfilter[0]
.sym 139975 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 139980 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 139984 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 139988 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 139992 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139996 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 140000 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 140001 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 140005 vga_col[9]
.sym 140007 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 140012 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 140016 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 140020 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 140024 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 140028 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 140032 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 140037 $nextpnr_ICESTORM_LC_74$I3
.sym 140039 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 140043 $PACKER_VCC_NET
.sym 140044 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 140048 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 140052 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 140056 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 140060 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 140064 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 140068 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140069 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140081 vga_col[0]
.sym 140103 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 140108 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 140112 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 140117 $nextpnr_ICESTORM_LC_54$I3
.sym 140135 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 140140 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 140144 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 140148 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 140151 $PACKER_VCC_NET
.sym 140152 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 140156 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 140159 $PACKER_VCC_NET
.sym 140160 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 140164 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 140168 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 140172 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 140177 $nextpnr_ICESTORM_LC_50$I3
.sym 140185 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140192 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 140193 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 140195 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 140196 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 140197 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140295 camera_config_steps[0]
.sym 140300 camera_config_steps[1]
.sym 140304 camera_config_steps[2]
.sym 140305 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 140308 camera_config_steps[3]
.sym 140309 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 140312 camera_config_steps[4]
.sym 140313 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 140316 camera_config_steps[5]
.sym 140317 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 140328 camera_config_steps[4]
.sym 140329 camera_config_steps[5]
.sym 140332 camera_config_steps[3]
.sym 140333 camera_config_steps[2]
.sym 140336 camera_config_steps[5]
.sym 140337 camera_config_steps[4]
.sym 140341 camera_config_steps[0]
.sym 140342 camera_config_steps[0]
.sym 140343 camera_config_steps[1]
.sym 140344 camera_config_steps[2]
.sym 140345 camera_config_steps[3]
.sym 140348 camera_config_steps[1]
.sym 140349 camera_config_steps[0]
.sym 140352 camera_config_steps[3]
.sym 140353 camera_config_steps[2]
.sym 140356 camera_config_steps[0]
.sym 140357 camera_config_steps[1]
.sym 140360 camera_config_steps[0]
.sym 140361 camera_config_steps[1]
.sym 140364 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 140365 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140372 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 140373 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 140375 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 140376 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140377 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 140379 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 140380 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 140381 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 140383 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 140384 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140385 camera_config_steps[5]
.sym 140387 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 140388 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 140389 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 140395 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 140396 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 140397 camera_config_steps[4]
.sym 140399 led_SB_LUT4_O_I1
.sym 140400 centroid[5]
.sym 140401 camera_config_steps[5]
.sym 140412 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140413 camera_config_steps[4]
.sym 140424 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 140425 img_proc.centroid_tmp_SB_LUT4_O_2_I1
.sym 140428 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 140429 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 140431 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 140432 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 140433 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 140436 centroid[7]
.sym 140437 led_SB_LUT4_O_I1
.sym 140439 led_SB_LUT4_O_I1
.sym 140440 centroid[4]
.sym 140441 camera_config_steps[4]
.sym 140443 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 140444 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 140445 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 140447 img_proc.centroid_tmp_SB_LUT4_O_2_I1
.sym 140448 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 140449 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 140452 centroid[6]
.sym 140453 led_SB_LUT4_O_I1
.sym 140462 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 140463 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_O
.sym 140464 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 140465 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 140480 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 140481 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 140484 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 140485 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_O
.sym 140486 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 140488 img_proc.colorpxls_rght[1]
.sym 140489 img_proc.colorpxls_rght[0]
.sym 140490 img_proc.colorpxls[5]
.sym 140491 img_proc.colorpxls_rght[4]
.sym 140492 img_proc.colorpxls[1]
.sym 140493 img_proc.colorpxls_rght[0]
.sym 140494 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140495 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140496 img_proc.colorpxls[10]
.sym 140497 img_proc.colorpxls_rght[9]
.sym 140500 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 140501 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 140503 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 140504 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 140505 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 140508 img_proc.colorpxls_rght[0]
.sym 140509 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 140512 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140513 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 140517 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 140518 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 140519 img_proc.histogram[3][5]
.sym 140520 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140521 img_proc.histogram[1][5]
.sym 140522 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 140526 img_proc.histogram[3][1]
.sym 140527 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_I2
.sym 140528 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140529 img_proc.histogram[0][1]
.sym 140530 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 140534 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 140535 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 140536 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 140537 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 140538 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 140542 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 140550 img_proc.colorpxls[5]
.sym 140551 img_proc.colorpxls[9]
.sym 140552 img_proc.colorpxls[7]
.sym 140553 img_proc.colorpxls[6]
.sym 140556 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 140557 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 140558 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 140562 img_proc.colorpxls[4]
.sym 140563 img_proc.colorpxls[3]
.sym 140564 img_proc.colorpxls[2]
.sym 140565 img_proc.colorpxls[1]
.sym 140570 img_proc.colorpxls[10]
.sym 140571 img_proc.colorpxls[11]
.sym 140572 img_proc.colorpxls[8]
.sym 140573 img_proc.colorpxls[0]
.sym 140578 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 140582 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 140586 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 140593 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 140598 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 140602 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 140606 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 140610 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 140615 img_proc.colorpxls[1]
.sym 140616 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 140619 img_proc.colorpxls[2]
.sym 140620 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 140623 img_proc.colorpxls[3]
.sym 140624 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 140627 img_proc.colorpxls[4]
.sym 140628 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 140631 img_proc.colorpxls[5]
.sym 140632 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 140635 img_proc.colorpxls[6]
.sym 140636 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 140639 img_proc.colorpxls[7]
.sym 140640 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 140643 img_proc.colorpxls[8]
.sym 140644 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 140647 img_proc.colorpxls[9]
.sym 140648 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 140651 img_proc.colorpxls[10]
.sym 140652 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 140655 img_proc.colorpxls[11]
.sym 140656 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 140661 $nextpnr_ICESTORM_LC_30$I3
.sym 140665 img_proc.colorpxls_bin01[0]
.sym 140669 img_proc.colorpxls_bin01[5]
.sym 140673 img_proc.colorpxls_bin01[1]
.sym 140674 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O_SB_LUT4_I1_I0
.sym 140675 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_3_O
.sym 140676 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.sym 140677 img_proc.histogram[0]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 140685 img_proc.colorpxls_bin01[8]
.sym 140686 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 140688 img_proc.colorpxls_bin01[1]
.sym 140689 img_proc.colorpxls_bin01[0]
.sym 140693 img_proc.colorpxls_bin01[7]
.sym 140696 img_proc.colorpxls_bin01[0]
.sym 140697 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 140701 img_proc.colorpxls_bin01[3]
.sym 140705 img_proc.colorpxls_bin01[10]
.sym 140709 img_proc.colorpxls_bin01[9]
.sym 140786 capture.data_rg2[5]
.sym 140884 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 140885 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 140894 cam_fb.ram.1.3.0_RDATA_SB_LUT4_I0_O
.sym 140895 cam_fb.ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 140896 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 140897 cam_fb.ram.1.4.0_RDATA
.sym 140944 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 140945 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 141073 vga_new_pxl
.sym 141153 $PACKER_VCC_NET
.sym 141170 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 141171 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 141172 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 141173 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 141178 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 141179 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I3_O
.sym 141180 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 141181 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I0_O
.sym 141202 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 141203 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 141204 vga_new_pxl
.sym 141205 vga_red_2b_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141320 camera_config_steps[5]
.sym 141321 camera_config_steps[4]
.sym 141325 display_img_addr[5]
.sym 141329 display_img_addr[9]
.sym 141332 camera_config_steps[1]
.sym 141333 camera_config_steps[0]
.sym 141336 camera_config_steps[0]
.sym 141337 camera_config_steps[1]
.sym 141340 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 141341 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 141343 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 141344 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 141345 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 141348 camera_config_steps[3]
.sym 141349 camera_config_steps[2]
.sym 141352 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 141353 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 141356 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 141357 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141359 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141360 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 141361 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141364 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 141365 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 141368 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 141369 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 141371 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 141372 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141373 camera_config_steps[5]
.sym 141375 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 141376 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141377 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141380 camera_config_steps[1]
.sym 141381 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 141383 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 141384 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 141385 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 141388 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141389 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 141391 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 141392 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 141393 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 141394 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 141395 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 141396 camera_config_steps[0]
.sym 141397 camera_config_steps[1]
.sym 141399 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 141400 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 141401 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141402 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 141403 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 141404 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 141405 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 141408 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 141409 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141411 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 141412 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141413 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141415 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141416 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 141417 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 141419 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 141420 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 141421 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 141422 camera_config_steps[5]
.sym 141423 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 141424 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141425 camera_config_steps[4]
.sym 141426 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I2
.sym 141427 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 141428 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 141429 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 141432 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141433 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 141434 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 141435 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I2
.sym 141436 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 141437 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141439 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 141440 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 141441 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 141442 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I0
.sym 141443 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 141444 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I2
.sym 141445 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 141447 camera_config_steps[0]
.sym 141448 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141449 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 141451 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 141452 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 141453 camera_config_steps[4]
.sym 141455 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 141456 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141457 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 141458 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I0
.sym 141459 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 141460 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 141461 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141462 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 141463 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 141464 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 141465 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 141466 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 141467 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 141468 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 141469 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 141470 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 141471 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 141472 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I0
.sym 141473 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 141475 camera_config_steps[4]
.sym 141476 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 141477 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 141479 img_proc.colorpxls_rght[0]
.sym 141484 img_proc.colorpxls_rght[1]
.sym 141486 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141488 img_proc.colorpxls_rght[2]
.sym 141489 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 141490 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141492 img_proc.colorpxls_rght[3]
.sym 141493 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 141494 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141496 img_proc.colorpxls_rght[4]
.sym 141497 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 141498 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141500 img_proc.colorpxls_rght[5]
.sym 141501 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 141502 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141504 img_proc.colorpxls_rght[6]
.sym 141505 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 141506 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141508 img_proc.colorpxls_rght[7]
.sym 141509 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 141510 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141512 img_proc.colorpxls_rght[8]
.sym 141513 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 141514 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141516 img_proc.colorpxls_rght[9]
.sym 141517 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 141519 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141520 img_proc.colorpxls_rght[10]
.sym 141521 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 141522 img_proc.colorpxls[6]
.sym 141523 img_proc.colorpxls_rght[5]
.sym 141524 img_proc.colorpxls_rght[7]
.sym 141525 img_proc.colorpxls[8]
.sym 141526 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 141527 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141528 img_proc.colorpxls[3]
.sym 141529 img_proc.colorpxls_rght[2]
.sym 141530 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 141531 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141532 img_proc.colorpxls[11]
.sym 141533 img_proc.colorpxls_rght[10]
.sym 141537 img_proc.colorpxls_left[5]
.sym 141538 img_proc.colorpxls[4]
.sym 141539 img_proc.colorpxls_rght[3]
.sym 141540 img_proc.colorpxls[2]
.sym 141541 img_proc.colorpxls_rght[1]
.sym 141543 img_proc.colorpxls_left[0]
.sym 141548 img_proc.colorpxls_left[1]
.sym 141550 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141552 img_proc.colorpxls_left[2]
.sym 141553 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 141554 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141556 img_proc.colorpxls_left[3]
.sym 141557 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 141558 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141560 img_proc.colorpxls_left[4]
.sym 141561 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 141562 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141564 img_proc.colorpxls_left[5]
.sym 141565 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 141566 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141568 img_proc.colorpxls_left[6]
.sym 141569 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 141570 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141572 img_proc.colorpxls_left[7]
.sym 141573 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 141574 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141576 img_proc.colorpxls_left[8]
.sym 141577 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 141578 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141580 img_proc.colorpxls_left[9]
.sym 141581 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 141583 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141584 img_proc.colorpxls_left[10]
.sym 141585 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 141589 img_proc.colorpxls_left[7]
.sym 141590 img_proc.colorpxls[9]
.sym 141591 img_proc.colorpxls_rght[8]
.sym 141592 img_proc.colorpxls[7]
.sym 141593 img_proc.colorpxls_rght[6]
.sym 141597 img_proc.colorpxls_left[1]
.sym 141598 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141600 img_proc.colorpxls_left[1]
.sym 141601 img_proc.colorpxls_left[0]
.sym 141604 img_proc.colorpxls_left[0]
.sym 141605 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141607 img_proc.colorpxls_rght[0]
.sym 141608 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 141611 img_proc.colorpxls_rght[1]
.sym 141612 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 141615 img_proc.colorpxls_rght[2]
.sym 141616 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 141619 img_proc.colorpxls_rght[3]
.sym 141620 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 141623 img_proc.colorpxls_rght[4]
.sym 141624 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 141627 img_proc.colorpxls_rght[5]
.sym 141628 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 141631 img_proc.colorpxls_rght[6]
.sym 141632 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 141635 img_proc.colorpxls_rght[7]
.sym 141636 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 141639 img_proc.colorpxls_rght[8]
.sym 141640 img_proc.centroid_tmp_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 141643 img_proc.colorpxls_rght[9]
.sym 141644 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 141647 img_proc.colorpxls_rght[10]
.sym 141648 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 141653 $nextpnr_ICESTORM_LC_34$I3
.sym 141657 img_proc.colorpxls_bin01[4]
.sym 141658 img_proc.colorpxls[5]
.sym 141659 img_proc.colorpxls_bin01[4]
.sym 141660 img_proc.colorpxls[3]
.sym 141661 img_proc.colorpxls_bin01[2]
.sym 141665 img_proc.colorpxls_bin01[6]
.sym 141669 img_proc.colorpxls_bin01[2]
.sym 141671 img_proc.colorpxls_bin01[0]
.sym 141676 img_proc.colorpxls_bin01[1]
.sym 141678 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141680 img_proc.colorpxls_bin01[2]
.sym 141681 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 141682 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141684 img_proc.colorpxls_bin01[3]
.sym 141685 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 141686 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141688 img_proc.colorpxls_bin01[4]
.sym 141689 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 141690 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141692 img_proc.colorpxls_bin01[5]
.sym 141693 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 141694 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141696 img_proc.colorpxls_bin01[6]
.sym 141697 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 141698 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141700 img_proc.colorpxls_bin01[7]
.sym 141701 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 141702 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141704 img_proc.colorpxls_bin01[8]
.sym 141705 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 141706 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141708 img_proc.colorpxls_bin01[9]
.sym 141709 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 141711 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 141712 img_proc.colorpxls_bin01[10]
.sym 141713 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 141714 img_proc.colorpxls[4]
.sym 141715 img_proc.colorpxls_bin01[3]
.sym 141716 img_proc.colorpxls_bin01[8]
.sym 141717 img_proc.colorpxls[9]
.sym 141718 img_proc.colorpxls[11]
.sym 141719 img_proc.colorpxls_bin01[10]
.sym 141720 img_proc.colorpxls[1]
.sym 141721 img_proc.colorpxls_bin01[0]
.sym 141722 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 141723 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 141724 img_proc.colorpxls[6]
.sym 141725 img_proc.colorpxls_bin01[5]
.sym 141726 img_proc.colorpxls[9]
.sym 141727 img_proc.colorpxls_bin01[8]
.sym 141728 img_proc.colorpxls_bin01[9]
.sym 141729 img_proc.colorpxls[10]
.sym 141730 img_proc.colorpxls[2]
.sym 141731 img_proc.colorpxls_bin01[1]
.sym 141732 img_proc.colorpxls[10]
.sym 141733 img_proc.colorpxls_bin01[9]
.sym 141737 display_img_addr[2]
.sym 141744 proc_fb.dina_SB_LUT4_O_I2
.sym 141745 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I3_O
.sym 141747 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 141748 proc_fb.dina_SB_LUT4_O_3_I2
.sym 141749 proc_fb.dina_SB_LUT4_O_3_I3
.sym 141757 display_img_addr[6]
.sym 141765 display_img_addr[8]
.sym 141822 capture.data_rg3[5]
.sym 141829 display_img_addr[0]
.sym 141846 capture.data_rg3[7]
.sym 141858 capture.data_rg3[6]
.sym 141868 proc_fb.dina_SB_LUT4_O_5_I2
.sym 141869 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 141891 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 141892 proc_fb.dina_SB_LUT4_O_6_I2
.sym 141893 proc_fb.dina_SB_LUT4_O_6_I3
.sym 141918 cam_fb.ram.1.3.0_RDATA
.sym 141919 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 141920 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 141921 cam_fb.ram.1.1.0_RDATA
.sym 141928 proc_fb.dina_SB_LUT4_O_7_I2
.sym 141929 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 141936 proc_fb.dina_SB_LUT4_O_4_I2
.sym 141937 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 141941 proc_fb.ram.1.0.0_RDATA_1
.sym 141945 display_img_addr[2]
.sym 141949 display_img_addr[1]
.sym 141958 proc_fb.ram.1.1.0_RDATA_1
.sym 141959 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 141960 proc_fb.ram.1.3.0_RDATA_1
.sym 141961 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141963 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 141964 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 141965 proc_fb.ram.1.4.0_RDATA_1
.sym 141966 proc_fb.ram.2.0.0_RDATA
.sym 141967 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141968 proc_fb.ram.2.3.0_RDATA
.sym 141969 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141970 proc_fb.ram.1.0.0_RDATA_1
.sym 141971 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141972 proc_fb.ram.1.2.0_RDATA_1
.sym 141973 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 141974 proc_fb.ram.2.0.0_RDATA_1
.sym 141975 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141976 proc_fb.ram.2.3.0_RDATA_1
.sym 141977 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141978 proc_fb.ram.2.4.0_RDATA
.sym 141979 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 141980 proc_fb.ram.2.2.0_RDATA
.sym 141981 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 141982 proc_fb.ram.1.0.0_RDATA
.sym 141983 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141984 proc_fb.ram.1.3.0_RDATA
.sym 141985 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141986 proc_fb.ram.2.4.0_RDATA_1
.sym 141987 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 141988 proc_fb.ram.2.2.0_RDATA_1
.sym 141989 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 141990 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 141991 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 141992 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 141993 proc_fb.ram.1.4.0_RDATA
.sym 141994 proc_fb.ram.0.0.0_RCLKE
.sym 141999 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 142000 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 142001 proc_fb.ram.2.1.0_RDATA_1
.sym 142003 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 142004 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 142005 proc_fb.ram.2.1.0_RDATA
.sym 142006 proc_fb.ram.0.3.0_RCLKE
.sym 142010 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 142011 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 142012 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 142013 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 142014 proc_fb.ram.1.1.0_RDATA
.sym 142015 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 142016 proc_fb.ram.1.2.0_RDATA
.sym 142017 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 142018 proc_fb.ram.0.2.0_RCLKE
.sym 142034 proc_fb.ram.0.1.0_RCLKE
.sym 142055 capture.href_rg3
.sym 142056 capture.pclk_rise
.sym 142057 capture.vsync_3up
.sym 142063 capture.href_rg3
.sym 142064 capture.cnt_byte
.sym 142065 capture.vsync_3up
.sym 142067 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 142068 capture_addr[12]
.sym 142069 capture_addr[11]
.sym 142071 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 142072 capture_addr[11]
.sym 142073 capture_addr[12]
.sym 142086 capture.pclk_rise_post
.sym 142087 capture.cnt_byte
.sym 142088 capture.href_rg3
.sym 142089 capture_addr[10]
.sym 142091 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 142092 capture_addr[12]
.sym 142093 capture_addr[11]
.sym 142099 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 142100 capture_addr[11]
.sym 142101 capture_addr[12]
.sym 142102 capture.pclk_rise_post
.sym 142103 capture_addr[10]
.sym 142104 capture.href_rg3
.sym 142105 capture.cnt_byte
.sym 142106 capture.pclk_rise
.sym 142111 capture_addr[12]
.sym 142112 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 142113 capture_addr[11]
.sym 142120 proc_fb.dina_SB_LUT4_O_11_I2
.sym 142121 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 142124 proc_fb.dina_SB_LUT4_O_8_I2
.sym 142125 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 142126 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 142127 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 142128 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 142129 proc_fb.ram.0.4.0_RDATA_1
.sym 142130 proc_fb.ram.0.1.0_RDATA
.sym 142131 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 142132 proc_fb.ram.0.3.0_RDATA
.sym 142133 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 142134 proc_fb.ram.0.0.0_RDATA_1
.sym 142135 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 142136 proc_fb.ram.0.3.0_RDATA_1
.sym 142137 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 142138 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 142139 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 142140 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 142141 proc_fb.ram.0.4.0_RDATA
.sym 142150 proc_fb.ram.0.0.0_RDATA
.sym 142151 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 142152 proc_fb.ram.0.2.0_RDATA
.sym 142153 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 142162 proc_fb.ram.0.1.0_RDATA_1
.sym 142163 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 142164 proc_fb.ram.0.2.0_RDATA_1
.sym 142165 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 142187 display_img_addr[10]
.sym 142188 display_img_addr[12]
.sym 142189 display_img_addr[11]
.sym 142203 display_img_addr[10]
.sym 142204 display_img_addr[11]
.sym 142205 display_img_addr[12]
.sym 142211 display_img_addr[11]
.sym 142212 display_img_addr[10]
.sym 142213 display_img_addr[12]
.sym 142215 display_img_addr[0]
.sym 142218 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142220 display_img_addr[1]
.sym 142221 display_img_addr[0]
.sym 142222 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142224 display_img_addr[2]
.sym 142225 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 142226 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142228 display_img_addr[3]
.sym 142229 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 142230 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142232 display_img_addr[4]
.sym 142233 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 142234 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142236 display_img_addr[5]
.sym 142237 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 142238 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142240 display_img_addr[6]
.sym 142241 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 142242 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142244 display_img_addr[7]
.sym 142245 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 142246 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142248 display_img_addr[8]
.sym 142249 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 142250 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142252 display_img_addr[9]
.sym 142253 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 142254 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142256 display_img_addr[10]
.sym 142257 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 142258 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142260 display_img_addr[11]
.sym 142261 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 142263 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142264 display_img_addr[12]
.sym 142265 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 142267 display_img_addr[12]
.sym 142268 display_img_addr[10]
.sym 142269 display_img_addr[11]
.sym 142271 display_img_addr[10]
.sym 142272 display_img_addr[12]
.sym 142273 display_img_addr[11]
.sym 142276 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142277 display_img_addr[0]
.sym 142343 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 142344 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 142345 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 142347 camera_config_steps[0]
.sym 142348 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 142349 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 142351 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 142352 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 142353 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 142355 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142356 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 142357 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 142358 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142359 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142360 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 142361 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142364 camera_config_steps[2]
.sym 142365 camera_config_steps[3]
.sym 142367 led_SB_LUT4_O_I1
.sym 142368 centroid[3]
.sym 142369 camera_config_steps[3]
.sym 142372 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 142373 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 142374 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 142375 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142376 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142377 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142380 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 142381 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 142382 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_O
.sym 142383 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 142384 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142385 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 142386 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 142387 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 142388 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142389 camera_config_steps[1]
.sym 142390 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 142391 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 142392 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 142393 camera_config_steps[3]
.sym 142395 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 142396 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142397 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 142399 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142400 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142401 camera_config_steps[1]
.sym 142402 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 142403 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 142404 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142405 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 142406 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 142407 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 142408 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 142409 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 142411 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 142412 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 142413 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 142414 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 142415 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 142416 camera_config_steps[1]
.sym 142417 camera_config_steps[0]
.sym 142420 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 142421 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142423 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 142424 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 142425 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 142428 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 142429 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I3
.sym 142431 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 142432 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 142433 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 142434 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 142435 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 142436 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 142437 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 142439 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 142440 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142441 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142443 camera_config_steps[3]
.sym 142444 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142445 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 142448 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 142449 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 142450 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 142451 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 142452 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 142453 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I3
.sym 142456 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 142457 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 142460 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 142461 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 142462 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142463 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 142464 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 142465 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 142468 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 142469 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I3
.sym 142471 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 142472 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 142473 camera_config_steps[4]
.sym 142476 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 142477 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 142478 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142479 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 142480 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 142481 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 142484 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 142485 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142486 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 142487 camera_config_steps[5]
.sym 142488 camera_config_steps[4]
.sym 142489 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 142491 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 142492 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 142493 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 142494 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 142495 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0
.sym 142496 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 142497 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 142499 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 142500 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 142501 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 142504 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 142505 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 142506 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 142507 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 142508 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 142509 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 142511 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 142512 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 142513 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_O
.sym 142515 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 142516 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 142517 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 142521 img_proc.colorpxls_left[6]
.sym 142524 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 142525 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 142526 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 142527 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 142528 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 142529 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 142530 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 142531 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 142532 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 142533 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 142535 img_proc.colorpxls_rght[0]
.sym 142536 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 142539 img_proc.colorpxls_rght[1]
.sym 142540 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 142541 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 142543 img_proc.colorpxls_rght[2]
.sym 142544 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142545 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 142547 img_proc.colorpxls_rght[3]
.sym 142548 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 142549 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 142551 img_proc.colorpxls_rght[4]
.sym 142552 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142553 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 142555 img_proc.colorpxls_rght[5]
.sym 142556 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 142557 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 142559 img_proc.colorpxls_rght[6]
.sym 142560 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 142561 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 142563 img_proc.colorpxls_rght[7]
.sym 142564 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142565 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 142567 img_proc.colorpxls_rght[8]
.sym 142568 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142569 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 142571 img_proc.colorpxls_rght[9]
.sym 142572 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142573 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 142575 img_proc.colorpxls_rght[10]
.sym 142576 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 142577 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 142579 $PACKER_VCC_NET
.sym 142581 $nextpnr_ICESTORM_LC_9$I3
.sym 142582 img_proc.centroid_tmp_SB_LUT4_O_I0
.sym 142583 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_O
.sym 142584 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 142585 $nextpnr_ICESTORM_LC_9$COUT
.sym 142589 img_proc.colorpxls_left[2]
.sym 142593 img_proc.colorpxls_left[4]
.sym 142597 img_proc.colorpxls_left[0]
.sym 142599 img_proc.colorpxls[1]
.sym 142600 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 142603 img_proc.colorpxls[2]
.sym 142604 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 142607 img_proc.colorpxls[3]
.sym 142608 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142611 img_proc.colorpxls[4]
.sym 142612 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 142615 img_proc.colorpxls[5]
.sym 142616 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142619 img_proc.colorpxls[6]
.sym 142620 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 142623 img_proc.colorpxls[7]
.sym 142624 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 142627 img_proc.colorpxls[8]
.sym 142628 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142631 img_proc.colorpxls[9]
.sym 142632 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142635 img_proc.colorpxls[10]
.sym 142636 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142639 img_proc.colorpxls[11]
.sym 142640 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 142642 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 142643 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 142644 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 142645 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 142653 img_proc.colorpxls_left[9]
.sym 142661 img_proc.colorpxls_left[8]
.sym 142667 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142668 img_proc.colorpxls[7]
.sym 142669 img_proc.colorpxls_bin01[6]
.sym 142694 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 142695 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 142696 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 142697 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 142723 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 142724 proc_fb.dina_SB_LUT4_O_1_I2
.sym 142725 proc_fb.dina_SB_LUT4_O_1_I3
.sym 142734 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 142735 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142736 img_proc.colorpxls_bin01[7]
.sym 142737 img_proc.colorpxls[8]
.sym 142776 proc_fb.dina_SB_LUT4_O_2_I2
.sym 142777 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 142838 orig_img_addr[8]
.sym 142842 orig_img_addr[1]
.sym 142886 orig_img_addr[7]
.sym 142902 orig_img_addr[3]
.sym 142906 orig_img_addr[4]
.sym 142925 orig_img_addr[4]
.sym 142929 orig_img_addr[0]
.sym 142954 orig_img_addr[2]
.sym 142955 orig_img_addr[0]
.sym 142956 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 142957 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 142959 orig_img_addr[5]
.sym 142960 orig_img_addr[3]
.sym 142961 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142967 orig_img_addr[9]
.sym 142968 orig_img_addr[7]
.sym 142969 orig_img_addr[4]
.sym 142975 orig_img_addr[1]
.sym 142976 orig_img_addr[8]
.sym 142977 orig_img_addr[6]
.sym 142989 proc_img_addr[0]
.sym 143011 orig_img_addr[12]
.sym 143012 orig_img_addr[10]
.sym 143013 orig_img_addr[11]
.sym 143025 proc_fb.ram.0.2.0_WCLKE
.sym 143026 orig_img_addr[6]
.sym 143079 capture_addr[0]
.sym 143084 capture_addr[1]
.sym 143085 capture_addr[0]
.sym 143088 capture_addr[2]
.sym 143089 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 143092 capture_addr[3]
.sym 143093 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 143096 capture_addr[4]
.sym 143097 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 143100 capture_addr[5]
.sym 143101 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 143104 capture_addr[6]
.sym 143105 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 143108 capture_addr[7]
.sym 143109 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 143112 capture_addr[8]
.sym 143113 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 143116 capture_addr[9]
.sym 143117 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 143120 capture_addr[10]
.sym 143121 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 143124 capture_addr[11]
.sym 143125 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 143128 capture_addr[12]
.sym 143129 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 143130 capture.href_rg2
.sym 143131 capture.vsync_3up
.sym 143132 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 143133 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 143134 capture.href_rg2
.sym 143135 capture.vsync_3up
.sym 143136 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 143137 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 143138 capture.href_rg2
.sym 143139 capture.vsync_3up
.sym 143140 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 143141 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 143142 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 143143 proc_fb.dina_SB_LUT4_O_9_I1
.sym 143144 cam_fb.ram.0.1.0_RDATA_1
.sym 143145 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 143146 orig_img_addr[10]
.sym 143150 proc_we
.sym 143151 proc_img_addr[12]
.sym 143152 proc_img_addr[11]
.sym 143153 proc_img_addr[10]
.sym 143154 orig_img_addr[12]
.sym 143159 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 143160 proc_fb.dina_SB_LUT4_O_10_I2
.sym 143161 proc_fb.dina_SB_LUT4_O_10_I3
.sym 143162 orig_img_addr[11]
.sym 143166 proc_we
.sym 143167 proc_img_addr[11]
.sym 143168 proc_img_addr[10]
.sym 143169 proc_img_addr[12]
.sym 143174 proc_we
.sym 143175 proc_img_addr[11]
.sym 143176 proc_img_addr[10]
.sym 143177 proc_img_addr[12]
.sym 143178 orig_img_addr[2]
.sym 143190 proc_we
.sym 143191 proc_img_addr[11]
.sym 143192 proc_img_addr[10]
.sym 143193 proc_img_addr[12]
.sym 143194 proc_we
.sym 143195 proc_img_addr[10]
.sym 143196 proc_img_addr[11]
.sym 143197 proc_img_addr[12]
.sym 143198 $PACKER_VCC_NET
.sym 143206 orig_img_addr[9]
.sym 143217 proc_fb.ram.0.1.0_WCLKE
.sym 143262 orig_img_addr[5]
.sym 143302 orig_img_addr[0]
.sym 143368 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 143369 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 143370 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 143371 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 143372 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 143373 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 143375 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 143376 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 143377 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143380 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143381 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 143382 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 143383 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143384 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 143385 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143388 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 143389 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143391 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 143392 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 143393 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143395 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143396 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 143397 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 143400 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143401 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 143404 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 143405 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 143406 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 143407 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143408 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 143409 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_I1_I2
.sym 143410 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143411 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 143412 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143413 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 143415 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 143416 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 143417 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 143418 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 143419 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 143420 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 143421 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143423 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 143424 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 143425 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 143427 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3
.sym 143428 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 143429 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 143431 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 143432 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 143433 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 143434 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 143435 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143436 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 143437 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 143438 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 143439 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 143440 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 143441 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 143442 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 143443 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 143444 camera_config_steps[0]
.sym 143445 camera_config_steps[1]
.sym 143446 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 143447 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 143448 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 143449 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143452 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 143453 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 143455 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 143456 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 143457 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 143460 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143461 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143462 camera_config_steps[5]
.sym 143463 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 143464 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 143465 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_I3
.sym 143466 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143467 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 143468 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_O
.sym 143469 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 143471 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 143472 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 143473 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0_SB_LUT4_O_I0
.sym 143475 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 143476 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 143477 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 143478 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 143479 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 143480 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 143481 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 143482 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0
.sym 143483 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 143484 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I2
.sym 143485 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_I3
.sym 143487 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 143488 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 143489 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 143491 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_I0_O
.sym 143492 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 143493 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.sym 143494 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I0
.sym 143495 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 143496 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 143497 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 143498 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0
.sym 143499 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 143500 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 143501 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 143502 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0
.sym 143503 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 143504 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 143505 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 143507 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143508 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 143509 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 143511 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 143512 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 143513 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 143515 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 143516 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 143517 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 143518 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 143519 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 143520 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 143521 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 143522 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I0
.sym 143523 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 143524 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 143525 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 143526 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143527 controller.i_sccb.clr_datarg
.sym 143528 controller.data_wr[6]
.sym 143529 controller.i_sccb.send_rg[5]
.sym 143530 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143531 controller.i_sccb.clr_datarg
.sym 143532 controller.data_wr[3]
.sym 143533 controller.i_sccb.send_rg[2]
.sym 143542 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143543 controller.i_sccb.clr_datarg
.sym 143544 controller.data_wr[5]
.sym 143545 controller.i_sccb.send_rg[4]
.sym 143550 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143551 controller.i_sccb.clr_datarg
.sym 143552 controller.data_wr[4]
.sym 143553 controller.i_sccb.send_rg[3]
.sym 143556 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 143557 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I3
.sym 143559 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143560 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143561 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143562 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 143563 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 143564 img_proc.colorpxls[9]
.sym 143565 img_proc.colorpxls[4]
.sym 143568 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 143569 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 143571 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 143572 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 143573 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 143577 img_proc.colorpxls_left[3]
.sym 143578 img_proc.colorpxls[8]
.sym 143579 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143580 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143581 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143583 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO
.sym 143584 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2
.sym 143585 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 143587 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 143588 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 143589 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 143591 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143592 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_LUT4_O_I2
.sym 143593 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_LUT4_O_I3
.sym 143594 img_proc.colorpxls[6]
.sym 143595 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143596 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 143597 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 143599 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143600 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I2
.sym 143601 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I3
.sym 143603 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143604 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 143605 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 143607 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143608 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I2
.sym 143609 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I3
.sym 143611 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143612 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I2
.sym 143613 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1_SB_LUT4_O_I3
.sym 143615 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143616 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 143617 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 143619 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143620 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I2
.sym 143621 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I3
.sym 143622 img_proc.colorpxls[5]
.sym 143623 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143624 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I3
.sym 143625 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1_SB_LUT4_O_I2
.sym 143626 img_proc.colorpxls[7]
.sym 143627 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143628 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I3
.sym 143629 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1_SB_LUT4_O_I2
.sym 143631 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143632 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O
.sym 143633 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 143635 img_proc.colorpxls_left[0]
.sym 143636 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143637 $PACKER_VCC_NET
.sym 143639 img_proc.colorpxls_rght[0]
.sym 143640 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 143641 $PACKER_VCC_NET
.sym 143643 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143644 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 143645 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 143647 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143648 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 143649 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 143653 img_proc.colorpxls_left[10]
.sym 143657 img_proc.colorpxls_rght[6]
.sym 143661 img_proc.colorpxls_rght[0]
.sym 143665 img_proc.colorpxls_rght[4]
.sym 143669 img_proc.colorpxls_rght[8]
.sym 143673 img_proc.colorpxls_rght[9]
.sym 143677 img_proc.colorpxls_rght[3]
.sym 143681 img_proc.colorpxls_rght[5]
.sym 143685 img_proc.colorpxls_rght[2]
.sym 143955 cam_fb.ram.1.3.0_RDATA_2_SB_LUT4_I0_O
.sym 143956 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 143957 cam_fb.ram.1.4.0_RDATA_2
.sym 143970 cam_fb.ram.1.3.0_RDATA_2
.sym 143971 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 143972 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 143973 cam_fb.ram.1.1.0_RDATA_2
.sym 143975 orig_img_addr[0]
.sym 143978 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 143980 orig_img_addr[1]
.sym 143981 orig_img_addr[0]
.sym 143982 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 143984 orig_img_addr[2]
.sym 143985 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 143986 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 143988 orig_img_addr[3]
.sym 143989 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 143990 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 143992 orig_img_addr[4]
.sym 143993 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 143994 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 143996 orig_img_addr[5]
.sym 143997 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 143998 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 144000 orig_img_addr[6]
.sym 144001 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 144002 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 144004 orig_img_addr[7]
.sym 144005 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 144006 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 144008 orig_img_addr[8]
.sym 144009 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 144010 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 144012 orig_img_addr[9]
.sym 144013 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 144014 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 144016 orig_img_addr[10]
.sym 144017 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 144018 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 144020 orig_img_addr[11]
.sym 144021 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 144023 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I3_O
.sym 144024 orig_img_addr[12]
.sym 144025 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 144027 orig_img_addr[10]
.sym 144028 orig_img_addr[12]
.sym 144029 orig_img_addr[11]
.sym 144031 orig_img_addr[10]
.sym 144032 orig_img_addr[11]
.sym 144033 orig_img_addr[12]
.sym 144047 orig_img_addr[10]
.sym 144048 orig_img_addr[12]
.sym 144049 orig_img_addr[11]
.sym 144063 orig_img_addr[11]
.sym 144064 orig_img_addr[10]
.sym 144065 orig_img_addr[12]
.sym 144102 capture.href_rg2
.sym 144103 capture.vsync_3up
.sym 144104 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 144105 capture.cnt_pxl_base[3]
.sym 144106 capture.href_rg2
.sym 144107 capture.vsync_3up
.sym 144108 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 144109 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 144110 capture.href_rg2
.sym 144111 capture.vsync_3up
.sym 144112 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 144113 capture.cnt_pxl_base[2]
.sym 144114 capture.href_rg2
.sym 144115 capture.vsync_3up
.sym 144116 capture.cnt_pxl_base[0]
.sym 144117 capture_addr[0]
.sym 144126 capture.href_rg2
.sym 144127 capture.vsync_3up
.sym 144128 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 144129 capture.cnt_pxl_base[1]
.sym 144130 capture.href_rg2
.sym 144131 capture.vsync_3up
.sym 144132 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 144133 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 144134 capture.href_rg2
.sym 144135 capture.vsync_3up
.sym 144136 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 144137 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 144138 capture.href_rg2
.sym 144139 capture.vsync_3up
.sym 144140 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 144141 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 144144 capture.pclk_rise_SB_LUT4_I3_O
.sym 144145 capture.href_rg3_SB_LUT4_I2_O
.sym 144155 capture.vsync_3up
.sym 144156 capture.href_rg3
.sym 144157 capture.href_rg2
.sym 144158 capture.href_rg2
.sym 144159 capture.vsync_3up
.sym 144160 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 144161 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 144162 capture.href_rg2
.sym 144163 capture.vsync_3up
.sym 144164 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 144165 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 144168 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 144169 capture.vsync_3up
.sym 144172 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 144173 capture.vsync_3up
.sym 144176 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 144177 capture.vsync_3up
.sym 144180 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 144181 capture.vsync_3up
.sym 144184 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 144185 capture.vsync_3up
.sym 144188 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 144189 capture.vsync_3up
.sym 144192 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 144193 capture.vsync_3up
.sym 144196 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 144197 capture.vsync_3up
.sym 144199 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 144204 capture.cnt_pxl_base[5]
.sym 144205 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 144207 $PACKER_VCC_NET
.sym 144208 capture.cnt_pxl_base[6]
.sym 144209 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 144212 capture.cnt_pxl_base[7]
.sym 144213 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 144216 capture.cnt_pxl_base[8]
.sym 144217 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 144220 capture.cnt_pxl_base[9]
.sym 144221 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 144224 capture.cnt_pxl_base[10]
.sym 144225 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 144228 capture.cnt_pxl_base[11]
.sym 144229 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 144232 capture.cnt_pxl_base[12]
.sym 144233 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 144236 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 144237 capture.vsync_3up
.sym 144395 led_SB_LUT4_O_I1
.sym 144396 centroid[1]
.sym 144397 camera_config_steps[1]
.sym 144404 camera_config_steps[5]
.sym 144405 camera_config_steps[4]
.sym 144411 led_SB_LUT4_O_I1
.sym 144412 centroid[2]
.sym 144413 camera_config_steps[2]
.sym 144422 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 144423 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 144424 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 144425 camera_config_steps[1]
.sym 144428 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 144429 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 144431 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 144432 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 144433 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 144437 camera_config_steps[1]
.sym 144440 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 144441 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144442 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 144443 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 144444 camera_config_steps[1]
.sym 144445 camera_config_steps[0]
.sym 144448 camera_config_steps[0]
.sym 144449 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 144452 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 144453 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 144455 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 144456 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 144457 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 144458 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 144459 controller.i_regs.reg_rgb444_SB_LUT4_O_I1
.sym 144460 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 144461 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 144462 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 144463 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144464 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 144465 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 144466 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 144467 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 144468 camera_config_steps[4]
.sym 144469 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144470 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 144471 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144472 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 144473 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 144474 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 144475 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 144476 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 144477 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 144479 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 144480 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 144481 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 144482 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 144483 camera_config_steps[5]
.sym 144484 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 144485 camera_config_steps[1]
.sym 144488 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 144489 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 144490 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 144491 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 144492 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 144493 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 144494 camera_config_steps[5]
.sym 144495 camera_config_steps[4]
.sym 144496 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 144497 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 144499 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 144500 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 144501 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 144503 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 144504 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 144505 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 144507 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 144508 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 144509 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 144511 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 144512 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 144513 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 144514 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 144515 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I0_I3_SB_LUT4_I2_O
.sym 144516 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 144517 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 144518 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144519 controller.i_sccb.clr_datarg
.sym 144520 controller.addr[0]
.sym 144521 controller.i_sccb.send_rg[7]
.sym 144523 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144524 controller.data_wr[0]
.sym 144525 controller.i_sccb.clr_datarg
.sym 144526 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144527 controller.i_sccb.clr_datarg
.sym 144528 controller.data_wr[1]
.sym 144529 controller.i_sccb.send_rg[0]
.sym 144530 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144531 controller.i_sccb.clr_datarg
.sym 144532 controller.addr[1]
.sym 144533 controller.i_sccb.send_rg[8]
.sym 144535 led_SB_LUT4_O_I1
.sym 144536 centroid[0]
.sym 144537 camera_config_steps[0]
.sym 144538 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144539 controller.i_sccb.clr_datarg
.sym 144540 controller.data_wr[2]
.sym 144541 controller.i_sccb.send_rg[1]
.sym 144542 controller.addr[7]
.sym 144543 controller.addr[6]
.sym 144544 controller.addr[5]
.sym 144545 controller.addr[4]
.sym 144546 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144547 controller.i_sccb.clr_datarg
.sym 144548 controller.data_wr[7]
.sym 144549 controller.i_sccb.send_rg[6]
.sym 144550 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144551 controller.i_sccb.clr_datarg
.sym 144552 controller.addr[5]
.sym 144553 controller.i_sccb.send_rg[12]
.sym 144554 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144555 controller.i_sccb.clr_datarg
.sym 144556 controller.addr[2]
.sym 144557 controller.i_sccb.send_rg[9]
.sym 144566 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144567 controller.i_sccb.clr_datarg
.sym 144568 controller.addr[6]
.sym 144569 controller.i_sccb.send_rg[13]
.sym 144570 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144571 controller.i_sccb.clr_datarg
.sym 144572 controller.addr[3]
.sym 144573 controller.i_sccb.send_rg[10]
.sym 144574 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144575 controller.i_sccb.clr_datarg
.sym 144576 controller.addr[7]
.sym 144577 controller.i_sccb.send_rg[14]
.sym 144578 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144579 controller.i_sccb.clr_datarg
.sym 144580 controller.addr[4]
.sym 144581 controller.i_sccb.send_rg[11]
.sym 144583 img_proc.colorpxls[4]
.sym 144584 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 144587 img_proc.colorpxls[5]
.sym 144588 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 144591 img_proc.colorpxls[6]
.sym 144592 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 144595 img_proc.colorpxls[7]
.sym 144596 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 144599 img_proc.colorpxls[8]
.sym 144600 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 144603 img_proc.colorpxls[9]
.sym 144604 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 144607 img_proc.colorpxls[10]
.sym 144608 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 144611 img_proc.colorpxls[11]
.sym 144612 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 144616 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 144620 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 144624 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 144629 $nextpnr_ICESTORM_LC_28$I3
.sym 144630 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 144631 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 144632 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 144633 img_proc.colorpxls[10]
.sym 144637 img_proc.colorpxls_rght[1]
.sym 144638 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0
.sym 144639 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 144640 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 144641 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 144643 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 144644 img_proc.colorpxls[11]
.sym 144645 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 144647 img_proc.colorpxls_left[0]
.sym 144648 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144651 img_proc.colorpxls_left[1]
.sym 144652 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 144653 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 144655 img_proc.colorpxls_left[2]
.sym 144656 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144657 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 144659 img_proc.colorpxls_left[3]
.sym 144660 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 144661 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 144663 img_proc.colorpxls_left[4]
.sym 144664 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144665 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 144667 img_proc.colorpxls_left[5]
.sym 144668 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 144669 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 144671 img_proc.colorpxls_left[6]
.sym 144672 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 144673 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 144675 img_proc.colorpxls_left[7]
.sym 144676 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144677 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 144679 img_proc.colorpxls_left[8]
.sym 144680 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144681 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 144683 img_proc.colorpxls_left[9]
.sym 144684 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144685 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 144687 img_proc.colorpxls_left[10]
.sym 144688 img_proc.colorpxls_rght[10]
.sym 144689 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 144705 img_proc.colorpxls_rght[7]
.sym 145126 $PACKER_GND_NET
.sym 145131 capture.href_rg3
.sym 145132 capture.cnt_byte
.sym 145133 capture.pclk_rise
.sym 145134 $PACKER_GND_NET
.sym 145142 $PACKER_GND_NET
.sym 145150 $PACKER_GND_NET
.sym 145162 capture.href_rg2
.sym 145172 capture.pclk_rg2
.sym 145173 capture.pclk_rg3
.sym 145174 capture.pclk_rg2
.sym 145179 capture.href_rg3
.sym 145180 capture.pclk_rise
.sym 145181 capture.cnt_byte
.sym 145425 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 146066 $PACKER_GND_NET
.sym 146190 capture.pclk_rg1
.sym 146599 controller.i_sccb.clr_datarg
.sym 146600 controller.i_sccb.send_rg[17]
.sym 146601 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 146603 controller.i_sccb.send_rg[16]
.sym 146604 controller.i_sccb.clr_datarg
.sym 146605 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 146615 controller.i_sccb.clr_datarg
.sym 146616 controller.i_sccb.send_rg[15]
.sym 146617 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 147639 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 147640 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 147641 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 147643 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 147644 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 147645 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 147674 controller.i_regs.cnt300ms[22]
.sym 147675 controller.i_regs.cnt300ms[21]
.sym 147676 controller.i_regs.cnt300ms[15]
.sym 147677 controller.i_regs.cnt300ms[8]
.sym 147679 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 147680 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 147681 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 147683 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 147684 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 147685 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 147687 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 147688 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 147689 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 147691 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 147692 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 147693 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 148014 controller.i_sccb.cnt_phases[1]
.sym 148015 controller.i_sccb.cnt_phases[0]
.sym 148016 controller.i_sccb.pr_sccb_st[0]
.sym 148017 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 148024 controller.i_sccb.pr_sccb_st[0]
.sym 148025 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 148026 controller.i_sccb.pr_sccb_st[0]
.sym 148027 controller.i_sccb.cnt_phases[0]
.sym 148028 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 148029 controller.i_sccb.cnt_phases[1]
.sym 148036 controller.i_sccb.cnt_phases[1]
.sym 148037 controller.i_sccb.cnt_phases[0]
.sym 148553 controller.i_regs.pr_ctrl_st[0]
.sym 148614 controller.i_regs.pr_ctrl_st[0]
.sym 148615 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 148616 controller.i_regs.pr_ctrl_st[1]
.sym 148617 led_SB_LUT4_O_I1
.sym 148619 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 148620 controller.i_regs.pr_ctrl_st[0]
.sym 148621 controller.i_regs.pr_ctrl_st[3]
.sym 148623 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 148624 controller.i_regs.pr_ctrl_st[4]
.sym 148625 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 148626 controller.i_regs.pr_ctrl_st[2]
.sym 148627 led_SB_LUT4_O_I1
.sym 148628 controller.i_sccb.pr_sccb_st[0]
.sym 148629 rst$SB_IO_IN
.sym 148630 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 148631 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 148632 controller.i_regs.pr_ctrl_st[3]
.sym 148633 controller.i_regs.pr_ctrl_st[4]
.sym 148635 led_SB_LUT4_O_I1
.sym 148636 controller.i_regs.pr_ctrl_st[2]
.sym 148637 controller.i_regs.pr_ctrl_st[1]
.sym 148638 controller.i_sccb.pr_sccb_st[0]
.sym 148639 controller.i_regs.pr_ctrl_st[2]
.sym 148640 rst$SB_IO_IN
.sym 148641 led_SB_LUT4_O_I1
.sym 148643 controller.i_regs.pr_ctrl_st[0]
.sym 148644 controller.i_regs.pr_ctrl_st[3]
.sym 148645 controller.i_regs.pr_ctrl_st[4]
.sym 148647 controller.i_regs.cnt300ms[0]
.sym 148652 controller.i_regs.cnt300ms[1]
.sym 148653 controller.i_regs.cnt300ms[0]
.sym 148656 controller.i_regs.cnt300ms[2]
.sym 148657 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 148660 controller.i_regs.cnt300ms[3]
.sym 148661 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 148664 controller.i_regs.cnt300ms[4]
.sym 148665 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 148668 controller.i_regs.cnt300ms[5]
.sym 148669 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 148672 controller.i_regs.cnt300ms[6]
.sym 148673 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 148676 controller.i_regs.cnt300ms[7]
.sym 148677 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 148680 controller.i_regs.cnt300ms[8]
.sym 148681 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 148684 controller.i_regs.cnt300ms[9]
.sym 148685 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 148688 controller.i_regs.cnt300ms[10]
.sym 148689 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 148692 controller.i_regs.cnt300ms[11]
.sym 148693 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 148696 controller.i_regs.cnt300ms[12]
.sym 148697 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 148700 controller.i_regs.cnt300ms[13]
.sym 148701 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 148704 controller.i_regs.cnt300ms[14]
.sym 148705 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 148708 controller.i_regs.cnt300ms[15]
.sym 148709 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 148712 controller.i_regs.cnt300ms[16]
.sym 148713 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 148716 controller.i_regs.cnt300ms[17]
.sym 148717 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 148720 controller.i_regs.cnt300ms[18]
.sym 148721 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 148724 controller.i_regs.cnt300ms[19]
.sym 148725 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 148728 controller.i_regs.cnt300ms[20]
.sym 148729 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 148732 controller.i_regs.cnt300ms[21]
.sym 148733 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 148736 controller.i_regs.cnt300ms[22]
.sym 148737 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 148738 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 148739 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 148740 controller.i_regs.cnt300ms[23]
.sym 148741 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 148743 controller.i_sccb.clr_datarg
.sym 148744 controller.i_sccb.send_rg[18]
.sym 148745 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 148783 controller.i_sccb.clr_datarg
.sym 148784 controller.i_sccb.send_rg[19]
.sym 148785 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 148803 controller.i_sccb.clr_datarg
.sym 148804 controller.i_sccb.send_rg[20]
.sym 148805 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 148823 controller.i_sccb.send_rg[21]
.sym 148824 controller.i_sccb.clr_datarg
.sym 148825 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 148939 controller.i_sccb.clr_datarg
.sym 148940 controller.i_sccb.send_rg[22]
.sym 148941 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 148978 capture.data_rg1[3]
.sym 149068 controller.i_sccb.pr_sccb_st[4]
.sym 149069 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 149070 controller.i_sccb.clr_datarg
.sym 149071 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 149072 controller.i_sccb.pr_sccb_st[0]
.sym 149073 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 149095 controller.i_sccb.cnt_8bits[0]
.sym 149098 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149099 controller.i_sccb.cnt_8bits[1]
.sym 149100 $PACKER_VCC_NET
.sym 149101 controller.i_sccb.cnt_8bits[0]
.sym 149103 controller.i_sccb.cnt_8bits[2]
.sym 149104 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149105 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 149110 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 149111 controller.i_sccb.cnt_8bits[2]
.sym 149112 controller.i_sccb.cnt_8bits[1]
.sym 149113 controller.i_sccb.cnt_8bits[0]
.sym 149116 controller.i_sccb.pr_sccb_st[2]
.sym 149117 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 149124 controller.i_sccb.cnt_8bits[0]
.sym 149125 controller.i_sccb.pr_sccb_st[2]
.sym 149655 controller.i_regs.cnt300ms[0]
.sym 149656 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149657 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149670 controller.i_regs.cnt300ms[10]
.sym 149671 controller.i_regs.cnt300ms[9]
.sym 149672 controller.i_regs.cnt300ms[5]
.sym 149673 controller.i_regs.cnt300ms[4]
.sym 149674 controller.i_regs.cnt300ms[3]
.sym 149675 controller.i_regs.cnt300ms[2]
.sym 149676 controller.i_regs.cnt300ms[1]
.sym 149677 controller.i_regs.cnt300ms[0]
.sym 149679 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 149680 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149681 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149683 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 149684 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149685 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149687 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 149688 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149689 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149691 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 149692 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149693 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149695 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 149696 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149697 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149699 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 149700 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149701 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149703 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 149704 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149705 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149707 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 149708 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149709 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149710 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 149711 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 149712 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 149713 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 149715 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 149716 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149717 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149719 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 149720 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 149721 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 149723 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 149724 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149725 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149726 controller.i_regs.cnt300ms[7]
.sym 149727 controller.i_regs.cnt300ms[19]
.sym 149728 controller.i_regs.cnt300ms[17]
.sym 149729 controller.i_regs.cnt300ms[11]
.sym 149730 controller.i_regs.cnt300ms[6]
.sym 149731 controller.i_regs.cnt300ms[20]
.sym 149732 controller.i_regs.cnt300ms[16]
.sym 149733 controller.i_regs.cnt300ms[12]
.sym 149735 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 149736 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149737 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149739 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 149740 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149741 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149742 controller.i_regs.cnt300ms[23]
.sym 149743 controller.i_regs.cnt300ms[18]
.sym 149744 controller.i_regs.cnt300ms[14]
.sym 149745 controller.i_regs.cnt300ms[13]
.sym 149747 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 149748 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149749 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149751 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 149752 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149753 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149759 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 149760 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149761 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149763 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 149764 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 149765 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 150123 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 150124 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 150125 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 150130 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 150131 controller.i_sccb.clr_datarg
.sym 150132 controller.i_sccb.pr_sccb_st[4]
.sym 150133 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 150136 controller.i_sccb.pr_sccb_st[2]
.sym 150137 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 150139 controller.i_sccb.pr_sccb_st[3]
.sym 150140 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 150141 controller.i_sccb.pr_sccb_st[4]
.sym 150143 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 150144 controller.i_sccb.pr_sccb_st[3]
.sym 150145 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 150146 controller.i_sccb.pr_sccb_st[2]
.sym 150147 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 150148 controller.i_sccb.pr_sccb_st[4]
.sym 150149 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 150378 capture.href_rg1
.sym 150874 cam_fb.ram.1.2.0_RDATA_1
.sym 150875 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 150876 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 150877 cam_fb.ram.1.1.0_RDATA_1
.sym 151082 cam_fb.ram.1.3.0_RDATA_1_SB_LUT4_I0_O
.sym 151083 cam_fb.ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 151084 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 151085 cam_fb.ram.1.4.0_RDATA_1
.sym 151128 controller.i_sccb.cnt_sclk_div4[0]
.sym 151129 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 151147 controller.i_sccb.cnt_4sclk[1]
.sym 151148 controller.i_sccb.cnt_4sclk[0]
.sym 151149 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 151152 controller.i_sccb.cnt_4sclk[0]
.sym 151153 controller.i_sccb.pr_sccb_st[0]
.sym 151156 controller.i_sccb.pr_sccb_st[0]
.sym 151157 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 151163 controller.i_sccb.cnt_4sclk[1]
.sym 151164 controller.i_sccb.cnt_4sclk[0]
.sym 151165 controller.i_sccb.pr_sccb_st[0]
.sym 151166 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 151167 controller.i_sccb.clr_datarg
.sym 151168 controller.i_sccb.ready_aux_SB_DFFS_Q_D_SB_LUT4_O_I1
.sym 151169 controller.i_sccb.pr_sccb_st[2]
.sym 151176 controller.i_sccb.cnt_4sclk[0]
.sym 151177 controller.i_sccb.cnt_4sclk[1]
.sym 151187 controller.i_sccb.pr_sccb_st[3]
.sym 151188 controller.i_sccb.pr_sccb_st[2]
.sym 151189 controller.i_sccb.clr_datarg
.sym 151190 sdat_out_SB_LUT4_O_I0
.sym 151191 ov7670_sioc_SB_LUT4_O_I1
.sym 151192 sdat_on
.sym 151193 controller.i_sccb.pr_sccb_st[4]
.sym 151194 sdat_out_SB_LUT4_O_I0
.sym 151195 sdat_on
.sym 151196 controller.i_sccb.pr_sccb_st[2]
.sym 151197 controller.i_sccb.send_rg[23]
.sym 151202 controller.i_sccb.cnt_4sclk[1]
.sym 151203 controller.i_sccb.clr_datarg
.sym 151204 controller.i_sccb.pr_sccb_st[3]
.sym 151205 controller.i_sccb.cnt_4sclk[0]
.sym 152062 capture.data_rg2[3]
.sym 152135 controller.i_sccb.cnt_sclk_div4[0]
.sym 152138 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 152140 controller.i_sccb.cnt_sclk_div4[1]
.sym 152141 controller.i_sccb.cnt_sclk_div4[0]
.sym 152142 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 152144 controller.i_sccb.cnt_sclk_div4[2]
.sym 152145 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 152146 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 152148 controller.i_sccb.cnt_sclk_div4[3]
.sym 152149 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 152150 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 152152 controller.i_sccb.cnt_sclk_div4[4]
.sym 152153 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 152154 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 152156 controller.i_sccb.cnt_sclk_div4[5]
.sym 152157 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 152159 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 152160 controller.i_sccb.cnt_sclk_div4[6]
.sym 152161 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 152162 controller.i_sccb.cnt_sclk_div4[3]
.sym 152163 controller.i_sccb.cnt_sclk_div4[2]
.sym 152164 controller.i_sccb.cnt_sclk_div4[1]
.sym 152165 controller.i_sccb.cnt_sclk_div4[0]
.sym 152178 controller.i_sccb.cnt_sclk_div4[6]
.sym 152179 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 152180 controller.i_sccb.cnt_sclk_div4[5]
.sym 152181 controller.i_sccb.cnt_sclk_div4[4]
.sym 155526 capture.vsync_rg2
.sym 155534 capture.vsync_rg1
.sym 155538 capture.vsync_rg2
.sym 155539 capture.vsync_rg3
.sym 155540 capture.vsync_rg1
.sym 155541 ov7670_vsync$SB_IO_IN
.sym 155546 ov7670_vsync$SB_IO_IN
.sym 156234 cam_fb.ram.1.3.0_RDATA_3
.sym 156235 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 156236 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 156237 cam_fb.ram.1.1.0_RDATA_3
.sym 156262 cam_fb.ram.1.3.0_RDATA_3_SB_LUT4_I0_O
.sym 156263 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 156264 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 156265 cam_fb.ram.1.4.0_RDATA_3
.sym 157170 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 157171 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 157172 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 157173 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 157186 cam_fb.ram.2.3.0_RDATA_SB_LUT4_I0_O
.sym 157187 cam_fb.ram.2.2.0_RDATA_SB_LUT4_I0_O
.sym 157188 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 157189 cam_fb.ram.2.4.0_RDATA
.sym 157198 cam_fb.ram.0.1.0_RCLKE
.sym 157206 cam_fb.ram.0.3.0_RCLKE
.sym 157470 cam_fb.ram.0.3.0_RDATA_SB_LUT4_I0_O
.sym 157471 cam_fb.ram.0.2.0_RDATA_SB_LUT4_I0_O
.sym 157472 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 157473 cam_fb.ram.0.4.0_RDATA
.sym 157495 cam_fb.ram.0.2.0_RDATA_1_SB_LUT4_I3_O
.sym 157496 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 157497 cam_fb.ram.0.4.0_RDATA_1
.sym 157949 orig_img_addr[6]
.sym 157958 cam_fb.ram.2.2.0_RDATA_3
.sym 157959 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 157960 cam_fb.ram.2.1.0_RDATA_3
.sym 157961 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 157966 cam_fb.ram.2.2.0_RDATA_2
.sym 157967 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 157968 cam_fb.ram.2.1.0_RDATA_2
.sym 157969 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 157970 cam_fb.ram.2.2.0_RDATA_1
.sym 157971 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 157972 cam_fb.ram.2.1.0_RDATA_1
.sym 157973 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 157990 cam_fb.ram.2.2.0_RDATA_2_SB_LUT4_I0_O
.sym 157991 cam_fb.ram.2.3.0_RDATA_2_SB_LUT4_I0_O
.sym 157992 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 157993 cam_fb.ram.2.4.0_RDATA_2
.sym 158007 cam_fb.ram.2.2.0_RDATA_3_SB_LUT4_I0_O
.sym 158008 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 158009 cam_fb.ram.2.4.0_RDATA_3
.sym 158011 cam_fb.ram.2.2.0_RDATA_1_SB_LUT4_I0_O
.sym 158012 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 158013 cam_fb.ram.2.4.0_RDATA_1
.sym 158017 orig_img_addr[9]
.sym 158054 cam_fb.ram.1.2.0_RDATA
.sym 158055 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158056 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158057 cam_fb.ram.1.0.0_RDATA
.sym 158078 cam_fb.ram.1.2.0_RDATA_3
.sym 158079 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158080 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158081 cam_fb.ram.1.0.0_RDATA_3
.sym 158110 cam_fb.ram.1.2.0_RDATA_2
.sym 158111 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158112 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158113 cam_fb.ram.1.0.0_RDATA_2
.sym 158170 cam_fb.ram.2.2.0_RDATA
.sym 158171 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158172 cam_fb.ram.2.0.0_RDATA
.sym 158173 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158174 cam_fb.ram.0.2.0_RCLKE
.sym 158186 cam_fb.ram.2.3.0_RDATA
.sym 158187 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158188 cam_fb.ram.2.1.0_RDATA
.sym 158189 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158198 cam_fb.ram.2.3.0_RDATA_2
.sym 158199 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158200 cam_fb.ram.2.0.0_RDATA_2
.sym 158201 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158202 cam_fb.ram.0.0.0_RCLKE
.sym 158210 cam_fb.ram.2.3.0_RDATA_3
.sym 158211 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158212 cam_fb.ram.2.0.0_RDATA_3
.sym 158213 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158214 capture.data_rg3[2]
.sym 158226 capture.data_rg3[3]
.sym 158230 cam_fb.ram.2.3.0_RDATA_1
.sym 158231 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158232 cam_fb.ram.2.0.0_RDATA_1
.sym 158233 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158234 $PACKER_GND_NET
.sym 158241 cam_fb.ram.2.3.0_RDATA_2
.sym 158242 $PACKER_GND_NET
.sym 158254 cam_fb.ram.1.3.0_RDATA_1
.sym 158255 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158256 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158257 cam_fb.ram.1.0.0_RDATA_1
.sym 158410 capture.data_rg3[3]
.sym 158414 capture.data_rg3[2]
.sym 158438 cam_fb.ram.0.3.0_RDATA
.sym 158439 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158440 cam_fb.ram.0.1.0_RDATA
.sym 158441 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158474 $PACKER_GND_NET
.sym 158482 $PACKER_GND_NET
.sym 158490 cam_fb.ram.0.3.0_RDATA_2
.sym 158491 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158492 cam_fb.ram.0.1.0_RDATA_2
.sym 158493 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158503 cam_fb.ram.0.3.0_RDATA_1_SB_LUT4_I0_O
.sym 158504 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158505 cam_fb.ram.0.2.0_RDATA_1
.sym 158506 cam_fb.ram.0.3.0_RDATA_1
.sym 158507 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158508 cam_fb.ram.0.0.0_RDATA_1
.sym 158509 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158510 cam_fb.ram.0.2.0_RDATA_3
.sym 158511 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158512 cam_fb.ram.0.1.0_RDATA_3
.sym 158513 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158514 cam_fb.ram.0.2.0_RDATA_3_SB_LUT4_I0_O
.sym 158515 cam_fb.ram.0.3.0_RDATA_3_SB_LUT4_I0_O
.sym 158516 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 158517 cam_fb.ram.0.4.0_RDATA_3
.sym 158518 cam_fb.ram.0.3.0_RDATA_3
.sym 158519 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158520 cam_fb.ram.0.0.0_RDATA_3
.sym 158521 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158522 cam_fb.ram.0.2.0_RDATA_2
.sym 158523 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158524 cam_fb.ram.0.0.0_RDATA_2
.sym 158525 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158526 cam_fb.ram.0.2.0_RDATA
.sym 158527 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158528 cam_fb.ram.0.0.0_RDATA
.sym 158529 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158531 cam_fb.ram.0.3.0_RDATA_2_SB_LUT4_I0_O
.sym 158532 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 158533 cam_fb.ram.0.4.0_RDATA_2
.sym 159141 capture_addr[7]
.sym 159510 ov7670_pclk$SB_IO_IN
.sym 160006 capture.data_rg1[2]
.sym 160194 capture.data_rg2[2]
.sym 160918 ov7670_d[2]
.sym 161797 sdat_out
.sym 162750 ov7670_href$SB_IO_IN
.sym 162791 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 162796 ov7670_xclk$SB_IO_OUT
.sym 162798 ov7670_xclk$SB_IO_OUT
.sym 162799 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 162800 controller.i_regs.cnt_cam_clk[2]
.sym 162801 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 162810 controller.i_regs.cnt_cam_clk[2]
.sym 162812 ov7670_xclk$SB_IO_OUT
.sym 162813 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 162821 ov7670_xclk_SB_CARRY_I1_CO[1]
