IP Generator (Version 2022.2-SP6.4 build 146967)
Check out license ...
Start generating at 2025-03-22 12:16
Instance: async_addr_fifo (C:\_Project\Verilog_AXI4\ddr_axi_test\ipcore\async_addr_fifo\async_addr_fifo.idf)
IP: Pango DRM Based FIFO (1.10)
Part: Logos2-PG2L100H-FBG676--6
Create directory 'rtl' ...
Copy 'rtl\ipm2l_fifo_ctrl_v1_1.v.xml' to 'rtl' ...
Copy 'rtl\ipm2l_fifo_v1_10.v.xml' to 'rtl' ...
Copy 'rtl\ipm2l_sdpram_v1_10.v.xml' to 'rtl' ...
Compile file 'rtl\ipm2l_sdpram_v1_10.v.xml' to 'rtl\ipm2l_sdpram_v1_10_async_addr_fifo.v' ...
Compile file 'rtl\ipm2l_fifo_v1_10.v.xml' to 'rtl\ipm2l_fifo_v1_10_async_addr_fifo.v' ...
Compile file 'rtl\ipm2l_fifo_ctrl_v1_1.v.xml' to 'rtl\ipm2l_fifo_ctrl_v1_1_async_addr_fifo.v' ...
Copy 'ipm2l_fifo_wrapper_v1_10.v.xml' ...
Compile file 'ipm2l_fifo_wrapper_v1_10.v.xml' to 'async_addr_fifo.v' ...
Found top module 'async_addr_fifo' in file 'async_addr_fifo.v'.
Copy 'ipm2l_fifo_wrapper_v1_0_tb.v.xml' ...
Compile file 'ipm2l_fifo_wrapper_v1_0_tb.v.xml' to 'async_addr_fifo_tb.v' ...
Run file 'creatResetValue.tcl' ...
Create template file 'async_addr_fifo_tmpl.v' ...
Create template file 'async_addr_fifo_tmpl.vhdl' ...
There are 4 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
