modulemux81str(i0,i1,i2,i3,i4,i5,i6,i7,s0,s1,s2,y);
input i0,i1,i2,i3,i4,i5,i6,i7,s0,s1,s2;
output y;
wire a,b,c,d,e,f,g,h,n_s0,n_s1,n_s2;
not  N0(n_s0,s0);
not  N1(n_s1,s1);
not  N2(n_s2,s2);
and G1(a,i0, n_s2, n_s1, n_s0);

and G1(b,i1, n_s2, n_s1, s0);

and G2(c,i2, n_s2, s1, n_s0);

and G3(d,i3, n_s2, s1, s0);

and G4(e,i4, s2, n_s1, n_s0);

and G5(f,i4, s2, n_s1, s0);

and G6(g,i4, s2, s1, n_s0);

and G7(h,i4, s2, s1, s0);
or   G8(y,a,b,c,d,e,f);
endmodule