Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb 26 11:05:43 2021
| Host         : LAPTOP-BMHAFMI5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file water_fill_control_sets_placed.rpt
| Design       : water_fill
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|     10 |            2 |
|     14 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             130 |           17 |
| Yes          | No                    | No                     |              74 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------+------------------------------+------------------+----------------+
|   Clock Signal   |   Enable Signal   |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------+-------------------+------------------------------+------------------+----------------+
|  CLOCK_IBUF_BUFG |                   |                              |                2 |              4 |
|  seg_disp/CLK    |                   | AN0                          |                1 |              6 |
|  seg_disp/CLK    | AN0               |                              |                1 |             10 |
|  set_freq_BUFG   | COUNT2[4]_i_1_n_0 |                              |                2 |             10 |
|  set_freq_BUFG   | COUNT5            |                              |                2 |             14 |
|  seg_disp/CLK    | SG[7]_i_2_n_0     | SG[7]_i_1_n_0                |                1 |             16 |
|  set_freq_BUFG   | sel               |                              |                3 |             16 |
|  set_freq_BUFG   |                   |                              |                4 |             24 |
|  set_freq_BUFG   | LED[12]_i_1_n_0   |                              |                3 |             24 |
|  CLOCK_IBUF_BUFG |                   | seg_disp/COUNT[0]_i_1__0_n_0 |                8 |             62 |
|  CLOCK_IBUF_BUFG |                   | water_drop/clear             |                8 |             62 |
+------------------+-------------------+------------------------------+------------------+----------------+


