Simulator report for spets_fpga
Wed Dec 07 20:13:17 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ALTSYNCRAM
  6. |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ALTSYNCRAM
  7. |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ALTSYNCRAM
  8. |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ALTSYNCRAM
  9. |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ALTSYNCRAM
 10. |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|ALTSYNCRAM
 11. Coverage Summary
 12. Complete 1/0-Value Coverage
 13. Missing 1-Value Coverage
 14. Missing 0-Value Coverage
 15. Simulator INI Usage
 16. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 2505 nodes   ;
; Simulation Coverage         ;       3.51 % ;
; Total Number of Transitions ; 980          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C10E144C8 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off        ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+---------------------------------------------------------------------------------------------------------------+
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+---------------------------------------------------------------------------------------------------------------+
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-------------------------------------------------------------------------------------------------------+
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+---------------------------------------------------------------------------------------------------------+
; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+---------------------------------------------------------------------------------------------------------+
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-----------------------------------------------------------------------------------------------------------+
; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       3.51 % ;
; Total nodes checked                                 ; 2505         ;
; Total output ports checked                          ; 2648         ;
; Total output ports with complete 1/0-value coverage ; 93           ;
; Total output ports with no 1/0-value coverage       ; 2478         ;
; Total output ports with no 1-value coverage         ; 2494         ;
; Total output ports with no 0-value coverage         ; 2539         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                       ; Output Port Name                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |spets_fpga|hcnt[1]                                                                             ; |spets_fpga|hcnt[1]                                                                             ; q                ;
; |spets_fpga|hcnt[0]                                                                             ; |spets_fpga|hcnt[0]                                                                             ; q                ;
; |spets_fpga|hcnt[2]                                                                             ; |spets_fpga|hcnt[2]                                                                             ; q                ;
; |spets_fpga|altpll0:pll|altpll:altpll_component|altpll_or32:auto_generated|pll1                 ; |spets_fpga|altpll0:pll|altpll:altpll_component|altpll_or32:auto_generated|clk[0]               ; clk0             ;
; |spets_fpga|hcnt[0]~9                                                                           ; |spets_fpga|hcnt[0]~9                                                                           ; combout          ;
; |spets_fpga|hcnt[0]~9                                                                           ; |spets_fpga|hcnt[0]~10                                                                          ; cout             ;
; |spets_fpga|hcnt[1]~11                                                                          ; |spets_fpga|hcnt[1]~11                                                                          ; combout          ;
; |spets_fpga|hcnt[1]~11                                                                          ; |spets_fpga|hcnt[1]~12                                                                          ; cout             ;
; |spets_fpga|hcnt[2]~13                                                                          ; |spets_fpga|hcnt[2]~13                                                                          ; combout          ;
; |spets_fpga|hcnt[2]~13                                                                          ; |spets_fpga|hcnt[2]~14                                                                          ; cout             ;
; |spets_fpga|hcnt[3]~15                                                                          ; |spets_fpga|hcnt[3]~15                                                                          ; combout          ;
; |spets_fpga|hcnt[3]~15                                                                          ; |spets_fpga|hcnt[3]~16                                                                          ; cout             ;
; |spets_fpga|hcnt[4]~17                                                                          ; |spets_fpga|hcnt[4]~17                                                                          ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[0]~4                     ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[0]~4                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[0]~4                     ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[0]~5                     ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[3]              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[3]              ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[0]              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[0]              ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[1]              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[1]              ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[2]              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[2]              ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]~8                     ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]~8                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[0]~13           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[0]~13           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[0]~13           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[0]~14           ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[1]~15           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[1]~15           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[1]~15           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[1]~16           ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[2]~17           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[2]~17           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[2]~17           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[2]~18           ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[3]~19           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[3]~19           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[3]~19           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[3]~20           ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[4]~21           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[4]~21           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[4]~21           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[4]~22           ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[5]~23           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[5]~23           ; combout          ;
; |spets_fpga|sel~0                                                                               ; |spets_fpga|sel~0                                                                               ; combout          ;
; |spets_fpga|ram~10                                                                              ; |spets_fpga|ram~10                                                                              ; combout          ;
; |spets_fpga|ram~17                                                                              ; |spets_fpga|ram~17                                                                              ; combout          ;
; |spets_fpga|clock                                                                               ; |spets_fpga|clock                                                                               ; q                ;
; |spets_fpga|ram~21                                                                              ; |spets_fpga|ram~21                                                                              ; combout          ;
; |spets_fpga|ram_oe~0                                                                            ; |spets_fpga|ram_oe~0                                                                            ; combout          ;
; |spets_fpga|hsync~0                                                                             ; |spets_fpga|hsync~0                                                                             ; combout          ;
; |spets_fpga|Equal9~1                                                                            ; |spets_fpga|Equal9~1                                                                            ; combout          ;
; |spets_fpga|clk_cpu                                                                             ; |spets_fpga|clk_cpu                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TState[0]                                                       ; |spets_fpga|T8080se:VM80|T80:u0|TState[0]                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal0~0                                                        ; |spets_fpga|T8080se:VM80|T80:u0|Equal0~0                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal36~0                                                       ; |spets_fpga|T8080se:VM80|T80:u0|Equal36~0                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|DO[1]~1                                                                ; |spets_fpga|T8080se:VM80|DO[1]~1                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|DBIN~0                                                                 ; |spets_fpga|T8080se:VM80|DBIN~0                                                                 ; combout          ;
; |spets_fpga|Mux44~0                                                                             ; |spets_fpga|Mux44~0                                                                             ; combout          ;
; |spets_fpga|Mux44~2                                                                             ; |spets_fpga|Mux44~2                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|DO[7]~2                                                                ; |spets_fpga|T8080se:VM80|DO[7]~2                                                                ; combout          ;
; |spets_fpga|del[1]                                                                              ; |spets_fpga|del[1]                                                                              ; q                ;
; |spets_fpga|clk_cpu~0                                                                           ; |spets_fpga|clk_cpu~0                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_2~1                                                     ; |spets_fpga|T8080se:VM80|T80:u0|process_2~1                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_2~2                                                     ; |spets_fpga|T8080se:VM80|T80:u0|process_2~2                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA~2                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA~2                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TState~0                                                        ; |spets_fpga|T8080se:VM80|T80:u0|TState~0                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TState~2                                                        ; |spets_fpga|T8080se:VM80|T80:u0|TState~2                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[6]~2                                                         ; |spets_fpga|T8080se:VM80|T80:u0|DO[6]~2                                                         ; combout          ;
; |spets_fpga|SPI:SD|Divider:inst|inst                                                            ; |spets_fpga|SPI:SD|Divider:inst|inst                                                            ; q                ;
; |spets_fpga|T8080se:VM80|DO[5]~6                                                                ; |spets_fpga|T8080se:VM80|DO[5]~6                                                                ; combout          ;
; |spets_fpga|Equal14~0                                                                           ; |spets_fpga|Equal14~0                                                                           ; combout          ;
; |spets_fpga|del[1]~0                                                                            ; |spets_fpga|del[1]~0                                                                            ; combout          ;
; |spets_fpga|SPI:SD|Divider:inst|inst2                                                           ; |spets_fpga|SPI:SD|Divider:inst|inst2                                                           ; q                ;
; |spets_fpga|cd_in~5                                                                             ; |spets_fpga|cd_in~5                                                                             ; combout          ;
; |spets_fpga|cd_in~9                                                                             ; |spets_fpga|cd_in~9                                                                             ; combout          ;
; |spets_fpga|cd_in~11                                                                            ; |spets_fpga|cd_in~11                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_rx_falling_edge_marker ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_rx_falling_edge_marker ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|always5~0                          ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|always5~0                          ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal2~0                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal2~0                           ; combout          ;
; |spets_fpga|SPI:SD|Divider:inst|inst1                                                           ; |spets_fpga|SPI:SD|Divider:inst|inst1                                                           ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|WideOr0                            ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|WideOr0                            ; combout          ;
; |spets_fpga|clock~0                                                                             ; |spets_fpga|clock~0                                                                             ; combout          ;
; |spets_fpga|SPI:SD|Divider:inst|inst~0                                                          ; |spets_fpga|SPI:SD|Divider:inst|inst~0                                                          ; combout          ;
; |spets_fpga|SPI:SD|Divider:inst|inst2~0                                                         ; |spets_fpga|SPI:SD|Divider:inst|inst2~0                                                         ; combout          ;
; |spets_fpga|SPI:SD|Divider:inst|inst1~0                                                         ; |spets_fpga|SPI:SD|Divider:inst|inst1~0                                                         ; combout          ;
; |spets_fpga|ma[8]~output                                                                        ; |spets_fpga|ma[8]~output                                                                        ; o                ;
; |spets_fpga|ma[8]                                                                               ; |spets_fpga|ma[8]                                                                               ; padout           ;
; |spets_fpga|ma[15]~output                                                                       ; |spets_fpga|ma[15]~output                                                                       ; o                ;
; |spets_fpga|ma[15]                                                                              ; |spets_fpga|ma[15]                                                                              ; padout           ;
; |spets_fpga|ma[16]~output                                                                       ; |spets_fpga|ma[16]~output                                                                       ; o                ;
; |spets_fpga|ma[16]                                                                              ; |spets_fpga|ma[16]                                                                              ; padout           ;
; |spets_fpga|ram_oe~output                                                                       ; |spets_fpga|ram_oe~output                                                                       ; o                ;
; |spets_fpga|ram_oe                                                                              ; |spets_fpga|ram_oe                                                                              ; padout           ;
; |spets_fpga|clk~input                                                                           ; |spets_fpga|clk~input                                                                           ; o                ;
; |spets_fpga|clk                                                                                 ; |spets_fpga|clk                                                                                 ; padout           ;
; |spets_fpga|altpll0:pll|altpll:altpll_component|altpll_or32:auto_generated|clk[0]~clkctrl       ; |spets_fpga|altpll0:pll|altpll:altpll_component|altpll_or32:auto_generated|clk[0]~clkctrl       ; outclk           ;
; |spets_fpga|clock~clkctrl                                                                       ; |spets_fpga|clock~clkctrl                                                                       ; outclk           ;
; |spets_fpga|clk_cpu~clkctrl                                                                     ; |spets_fpga|clk_cpu~clkctrl                                                                     ; outclk           ;
; |spets_fpga|portc[1]~feeder                                                                     ; |spets_fpga|portc[1]~feeder                                                                     ; combout          ;
; |spets_fpga|porta[1]~feeder                                                                     ; |spets_fpga|porta[1]~feeder                                                                     ; combout          ;
; |spets_fpga|sd_i[7]~feeder                                                                      ; |spets_fpga|sd_i[7]~feeder                                                                      ; combout          ;
; |spets_fpga|portb[7]~feeder                                                                     ; |spets_fpga|portb[7]~feeder                                                                     ; combout          ;
; |spets_fpga|clk_cpu~feeder                                                                      ; |spets_fpga|clk_cpu~feeder                                                                      ; combout          ;
; |spets_fpga|sd_i[5]~feeder                                                                      ; |spets_fpga|sd_i[5]~feeder                                                                      ; combout          ;
; |spets_fpga|porta[5]~feeder                                                                     ; |spets_fpga|porta[5]~feeder                                                                     ; combout          ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |spets_fpga|vcnt[1]                                                                                                                ; |spets_fpga|vcnt[1]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[0]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[0]                                                                                               ; q                ;
; |spets_fpga|vcnt[2]                                                                                                                ; |spets_fpga|vcnt[2]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[1]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[1]                                                                                               ; q                ;
; |spets_fpga|vcnt[3]                                                                                                                ; |spets_fpga|vcnt[3]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[2]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[2]                                                                                               ; q                ;
; |spets_fpga|vcnt[4]                                                                                                                ; |spets_fpga|vcnt[4]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[3]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[3]                                                                                               ; q                ;
; |spets_fpga|vcnt[5]                                                                                                                ; |spets_fpga|vcnt[5]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[4]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[4]                                                                                               ; q                ;
; |spets_fpga|vcnt[6]                                                                                                                ; |spets_fpga|vcnt[6]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[5]                                                                                               ; q                ;
; |spets_fpga|vcnt[7]                                                                                                                ; |spets_fpga|vcnt[7]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[6]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[6]                                                                                               ; q                ;
; |spets_fpga|vcnt[8]                                                                                                                ; |spets_fpga|vcnt[8]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[7]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[7]                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[8]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[8]                                                                                               ; q                ;
; |spets_fpga|hcnt[4]                                                                                                                ; |spets_fpga|hcnt[4]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[9]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[9]                                                                                               ; q                ;
; |spets_fpga|hcnt[5]                                                                                                                ; |spets_fpga|hcnt[5]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[10]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|A[10]                                                                                              ; q                ;
; |spets_fpga|hcnt[6]                                                                                                                ; |spets_fpga|hcnt[6]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[11]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|A[11]                                                                                              ; q                ;
; |spets_fpga|hcnt[7]                                                                                                                ; |spets_fpga|hcnt[7]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[12]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|A[12]                                                                                              ; q                ;
; |spets_fpga|hcnt[8]                                                                                                                ; |spets_fpga|hcnt[8]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[13]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|A[13]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[14]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|A[14]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[15]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|A[15]                                                                                              ; q                ;
; |spets_fpga|vcnt[9]                                                                                                                ; |spets_fpga|vcnt[9]                                                                                                                ; q                ;
; |spets_fpga|vcnt[0]                                                                                                                ; |spets_fpga|vcnt[0]                                                                                                                ; q                ;
; |spets_fpga|vcnt[0]~10                                                                                                             ; |spets_fpga|vcnt[0]~10                                                                                                             ; combout          ;
; |spets_fpga|vcnt[0]~10                                                                                                             ; |spets_fpga|vcnt[0]~11                                                                                                             ; cout             ;
; |spets_fpga|vcnt[1]~12                                                                                                             ; |spets_fpga|vcnt[1]~12                                                                                                             ; combout          ;
; |spets_fpga|vcnt[1]~12                                                                                                             ; |spets_fpga|vcnt[1]~13                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[0]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[0]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|F[0]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F[0]                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|F[6]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F[6]                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|F[7]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F[7]                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|F[2]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F[2]                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[0]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[0]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~0                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~1                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; portbdataout0    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a1                    ; portbdataout1    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a2                    ; portbdataout2    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a3                    ; portbdataout3    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a4                    ; portbdataout4    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a5                    ; portbdataout5    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a6                    ; portbdataout6    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a7                    ; portbdataout7    ;
; |spets_fpga|T8080se:VM80|T80:u0|A[0]~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[0]~0                                                                                             ; combout          ;
; |spets_fpga|vcnt[2]~14                                                                                                             ; |spets_fpga|vcnt[2]~14                                                                                                             ; combout          ;
; |spets_fpga|vcnt[2]~14                                                                                                             ; |spets_fpga|vcnt[2]~15                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[1]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[1]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[1]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[1]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~2                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~3                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[1]~1                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[1]~1                                                                                             ; combout          ;
; |spets_fpga|vcnt[3]~16                                                                                                             ; |spets_fpga|vcnt[3]~16                                                                                                             ; combout          ;
; |spets_fpga|vcnt[3]~16                                                                                                             ; |spets_fpga|vcnt[3]~17                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[2]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[2]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[2]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[2]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~4                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~5                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[2]~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[2]~2                                                                                             ; combout          ;
; |spets_fpga|vcnt[4]~18                                                                                                             ; |spets_fpga|vcnt[4]~18                                                                                                             ; combout          ;
; |spets_fpga|vcnt[4]~18                                                                                                             ; |spets_fpga|vcnt[4]~19                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[3]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[3]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[3]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[3]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~6                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~6                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~6                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~7                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[3]~3                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[3]~3                                                                                             ; combout          ;
; |spets_fpga|vcnt[5]~20                                                                                                             ; |spets_fpga|vcnt[5]~20                                                                                                             ; combout          ;
; |spets_fpga|vcnt[5]~20                                                                                                             ; |spets_fpga|vcnt[5]~21                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[4]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[4]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[4]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[4]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~8                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~8                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~8                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~9                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[4]~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[4]~4                                                                                             ; combout          ;
; |spets_fpga|vcnt[6]~22                                                                                                             ; |spets_fpga|vcnt[6]~22                                                                                                             ; combout          ;
; |spets_fpga|vcnt[6]~22                                                                                                             ; |spets_fpga|vcnt[6]~23                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[5]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[5]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[5]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[5]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~10                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~10                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~10                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~11                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]~5                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[5]~5                                                                                             ; combout          ;
; |spets_fpga|vcnt[7]~24                                                                                                             ; |spets_fpga|vcnt[7]~24                                                                                                             ; combout          ;
; |spets_fpga|vcnt[7]~24                                                                                                             ; |spets_fpga|vcnt[7]~25                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[6]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[6]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[6]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[6]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~12                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~12                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~12                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~13                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[6]~6                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[6]~6                                                                                             ; combout          ;
; |spets_fpga|vcnt[8]~26                                                                                                             ; |spets_fpga|vcnt[8]~26                                                                                                             ; combout          ;
; |spets_fpga|vcnt[8]~26                                                                                                             ; |spets_fpga|vcnt[8]~27                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[7]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[7]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[7]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[7]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~14                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~14                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~14                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~15                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[7]~7                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[7]~7                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[8]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[8]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~16                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~16                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~16                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~17                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; portbdataout0    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a1                    ; portbdataout1    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a2                    ; portbdataout2    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a3                    ; portbdataout3    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a4                    ; portbdataout4    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a5                    ; portbdataout5    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a6                    ; portbdataout6    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a7                    ; portbdataout7    ;
; |spets_fpga|T8080se:VM80|T80:u0|A[8]~8                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[8]~8                                                                                             ; combout          ;
; |spets_fpga|hcnt[4]~17                                                                                                             ; |spets_fpga|hcnt[4]~18                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[9]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[9]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~18                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~18                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~18                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~19                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[9]~9                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[9]~9                                                                                             ; combout          ;
; |spets_fpga|hcnt[5]~19                                                                                                             ; |spets_fpga|hcnt[5]~19                                                                                                             ; combout          ;
; |spets_fpga|hcnt[5]~19                                                                                                             ; |spets_fpga|hcnt[5]~20                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[10]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|SP[10]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~20                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~20                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~20                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~21                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[10]~10                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[10]~10                                                                                           ; combout          ;
; |spets_fpga|hcnt[6]~21                                                                                                             ; |spets_fpga|hcnt[6]~21                                                                                                             ; combout          ;
; |spets_fpga|hcnt[6]~21                                                                                                             ; |spets_fpga|hcnt[6]~22                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[11]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|SP[11]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~22                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~22                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~22                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~23                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[11]~11                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[11]~11                                                                                           ; combout          ;
; |spets_fpga|hcnt[7]~23                                                                                                             ; |spets_fpga|hcnt[7]~23                                                                                                             ; combout          ;
; |spets_fpga|hcnt[7]~23                                                                                                             ; |spets_fpga|hcnt[7]~24                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[12]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|SP[12]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~24                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~24                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~24                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~25                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[12]~12                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[12]~12                                                                                           ; combout          ;
; |spets_fpga|hcnt[8]~25                                                                                                             ; |spets_fpga|hcnt[8]~25                                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[13]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|SP[13]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~26                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~26                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~26                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~27                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[13]~13                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[13]~13                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[14]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|SP[14]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~28                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~28                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~28                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~29                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[14]~14                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[14]~14                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[15]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|SP[15]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~30                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~30                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[15]~15                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[15]~15                                                                                           ; combout          ;
; |spets_fpga|vcnt[9]~28                                                                                                             ; |spets_fpga|vcnt[9]~28                                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[0]~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[0]~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~0                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~1                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycles[1]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|MCycles[1]                                                                                         ; q                ;
; |spets_fpga|dataI[5]                                                                                                               ; |spets_fpga|dataI[5]                                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|F[4]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F[4]                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~0                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~0                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~0                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~1                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~2                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~2                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~2                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~3                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~4                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~4                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~4                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~5                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~6                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~6                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~6                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~7                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~8                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~8                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~8                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~9                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~10                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~10                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~10                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~11                                                                                ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~12                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~12                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~12                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~13                                                                                ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~14                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~14                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[6]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[6]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[4]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[4]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[2]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[2]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[1]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[1]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[0]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[0]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add0~1                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add0~1                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[0]~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[0]~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[0]~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[0]~1                                                                               ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[1]~2                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[1]~2                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[1]~2                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[1]~3                                                                               ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[2]~4                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[2]~4                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[2]~4                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[2]~5                                                                               ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[3]~6                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[3]~6                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[3]~6                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[3]~7                                                                               ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add0~2                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add0~2                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~1                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~1                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~2                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~2                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~2                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~3                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~4                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~4                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~4                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~5                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~6                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~6                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~6                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~7                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~8                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~8                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~8                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~9                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~10                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~10                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~0                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~0                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F[0]~1                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|F[0]~1                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F[6]~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|F[6]~0                                                                                             ; combout          ;
; |spets_fpga|dataI[4]                                                                                                               ; |spets_fpga|dataI[4]                                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[7]~1                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|ACC[7]~1                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F[7]~3                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|F[7]~3                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F[2]~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|F[2]~2                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~1                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~1                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~1                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~2                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[0]~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[0]~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~0                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~1                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~1                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~1                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~1                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~2                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[1]~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[1]~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~2                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~3                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~3                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~3                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~3                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~4                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[1]~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[1]~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~2                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~3                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~3                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~3                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~3                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~4                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[2]~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[2]~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~4                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~5                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~5                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~5                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~5                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~6                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[2]~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[2]~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~4                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~5                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~5                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~5                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~5                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~6                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[3]~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[3]~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~6                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~6                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~6                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~7                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~7                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~7                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~7                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~8                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[3]~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[3]~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~6                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~6                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~6                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~7                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~7                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~7                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~7                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~8                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[4]~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[4]~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~8                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~8                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~8                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~9                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~9                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~9                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~9                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~10                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~8                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~8                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~8                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~9                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~9                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~9                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~9                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~10                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~5                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~5                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~10                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~10                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~10                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~11                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~11                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~11                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~11                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~12                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[5]~5                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[5]~5                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~10                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~10                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~10                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~11                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~11                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~11                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~11                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~12                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[6]~6                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[6]~6                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~12                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~12                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~12                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~13                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~13                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~13                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~13                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~14                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[6]~6                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[6]~6                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~12                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~12                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~12                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~13                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~13                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~13                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~13                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~14                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[7]~7                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[7]~7                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~14                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~14                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~14                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~15                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~15                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~15                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~15                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~16                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[7]~7                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[7]~7                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~14                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~14                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~14                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~15                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~15                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~15                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~15                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~16                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~17                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~17                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~17                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~18                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[8]~8                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[8]~8                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~16                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~16                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~16                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~17                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~16                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~16                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~16                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~17                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~17                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~17                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~17                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~18                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~18                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~18                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~18                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~19                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~19                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~19                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~19                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~20                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[9]~9                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[9]~9                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~18                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~18                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~18                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~19                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~19                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~19                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~19                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~20                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~21                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~21                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~21                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~22                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[10]~10                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|SP[10]~10                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~20                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~20                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~20                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~21                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~20                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~20                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~20                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~21                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~21                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~21                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~21                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~22                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~22                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~22                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~22                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~23                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~23                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~23                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~23                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~24                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[11]~11                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|SP[11]~11                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~22                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~22                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~22                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~23                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~23                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~23                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~23                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~24                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~25                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~25                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~25                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~26                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[12]~12                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|SP[12]~12                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~24                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~24                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~24                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~25                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~24                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~24                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~24                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~25                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~25                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~25                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~25                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~26                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~26                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~26                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~26                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~27                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~27                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~27                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~27                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~28                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[13]~13                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|SP[13]~13                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~26                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~26                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~26                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~27                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~27                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~27                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~27                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~28                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~29                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~29                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~29                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~30                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[14]~14                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|SP[14]~14                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~28                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~28                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~28                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~29                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~28                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~28                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~28                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~29                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~29                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~29                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~29                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~30                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~30                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~30                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~31                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~31                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[15]~15                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|SP[15]~15                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~30                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~30                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~31                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~31                                                                                            ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a18                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a18                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a10                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a10                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a2                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a2                            ; portadataout0    ;
; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ram_block1a2                          ; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|q_a[2]                                ; portadataout0    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a1                          ; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|q_a[2]                                ; portadataout1    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a1                          ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|q_a[1]                              ; portadataout2    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a1                          ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|q_a[2]                              ; portadataout3    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a9                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a9                            ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a17                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a17                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a25                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a25                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a25                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a26                           ; portadataout1    ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycles[1]~0                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|MCycles[1]~0                                                                                       ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a16                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a16                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a8                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a8                            ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a24                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a24                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a24                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a29                           ; portadataout1    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a0                          ; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|q_a[5]                                ; portadataout1    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a13                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a13                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a21                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a21                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a5                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a5                            ; portadataout0    ;
; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ram_block1a5                          ; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|q_a[5]                                ; portadataout0    ;
; |spets_fpga|dataI[5]~0                                                                                                             ; |spets_fpga|dataI[5]~0                                                                                                             ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a15                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a15                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a23                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a23                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a22                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a22                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a14                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a14                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a30                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a30                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a30                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a31                           ; portadataout1    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a6                          ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|q_a[6]                              ; portadataout2    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a6                          ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|q_a[7]                              ; portadataout3    ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[7]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[7]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|F[4]~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|F[4]~4                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~2                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~2                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[6]~3                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[6]~3                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[4]~1                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[4]~1                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[2]~4                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[2]~4                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[1]~5                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[1]~5                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[0]~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[0]~0                                                                                          ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a20                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a20                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a12                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a12                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a4                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a4                            ; portadataout0    ;
; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ram_block1a4                          ; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|q_a[4]                                ; portadataout0    ;
; |spets_fpga|dataI[4]~1                                                                                                             ; |spets_fpga|dataI[4]~1                                                                                                             ; combout          ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a3                          ; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|q_a[3]                                ; portadataout0    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a3                          ; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|q_a[4]                                ; portadataout1    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a3                          ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|q_a[3]                              ; portadataout2    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a3                          ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|q_a[4]                              ; portadataout3    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a11                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a11                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a19                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a19                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a3                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a3                            ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a27                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a27                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a27                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a28                           ; portadataout1    ;
; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ram_block1a3                          ; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|q_a[3]                                ; portadataout0    ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]                                                          ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]                                                          ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[3]                                                          ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[3]                                                          ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[2]                                                          ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[2]                                                          ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[6]                                                 ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[6]                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[5]                                                 ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[5]                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[7]                                                 ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[7]                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[12]                                                ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[12]                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[8]                                                 ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[8]                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[9]                                                 ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[9]                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[10]                                                ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[10]                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[11]                                                ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[11]                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]~8                                                        ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]~9                                                        ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[2]~10                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[2]~10                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[2]~10                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[2]~11                                                       ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[3]~12                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[3]~12                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[1]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[1]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[0]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[0]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[2]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[2]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[3]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[3]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[8]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[8]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[4]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[4]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[5]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[5]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[6]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[6]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[7]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[7]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[5]~23                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[5]~24                                              ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[6]~25                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[6]~25                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[6]~25                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[6]~26                                              ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[7]~27                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[7]~27                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[7]~27                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[7]~28                                              ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[8]~29                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[8]~29                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[8]~29                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[8]~30                                              ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[9]~31                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[9]~31                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[9]~31                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[9]~32                                              ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[10]~33                                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[10]~33                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[10]~33                                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[10]~34                                             ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[11]~35                                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[11]~35                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[11]~35                                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[11]~36                                             ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[12]~37                                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[12]~37                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[0]~9                                                ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[0]~9                                                ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[0]~9                                                ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[0]~10                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[1]~11                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[1]~11                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[1]~11                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[1]~12                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[2]~13                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[2]~13                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[2]~13                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[2]~14                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[3]~15                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[3]~15                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[3]~15                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[3]~16                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[4]~17                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[4]~17                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[4]~17                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[4]~18                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[5]~19                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[5]~19                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[5]~19                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[5]~20                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[6]~21                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[6]~21                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[6]~21                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[6]~22                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[7]~23                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[7]~23                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[7]~23                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[7]~24                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[8]~25                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[8]~25                                               ; combout          ;
; |spets_fpga|md[0]~output                                                                                                           ; |spets_fpga|md[0]~output                                                                                                           ; o                ;
; |spets_fpga|md[1]~output                                                                                                           ; |spets_fpga|md[1]~output                                                                                                           ; o                ;
; |spets_fpga|md[2]~output                                                                                                           ; |spets_fpga|md[2]~output                                                                                                           ; o                ;
; |spets_fpga|md[3]~output                                                                                                           ; |spets_fpga|md[3]~output                                                                                                           ; o                ;
; |spets_fpga|md[4]~output                                                                                                           ; |spets_fpga|md[4]~output                                                                                                           ; o                ;
; |spets_fpga|md[5]~output                                                                                                           ; |spets_fpga|md[5]~output                                                                                                           ; o                ;
; |spets_fpga|md[6]~output                                                                                                           ; |spets_fpga|md[6]~output                                                                                                           ; o                ;
; |spets_fpga|md[7]~output                                                                                                           ; |spets_fpga|md[7]~output                                                                                                           ; o                ;
; |spets_fpga|hsync                                                                                                                  ; |spets_fpga|hsync                                                                                                                  ; q                ;
; |spets_fpga|vsync                                                                                                                  ; |spets_fpga|vsync                                                                                                                  ; q                ;
; |spets_fpga|red~reg0                                                                                                               ; |spets_fpga|red~reg0                                                                                                               ; q                ;
; |spets_fpga|green~reg0                                                                                                             ; |spets_fpga|green~reg0                                                                                                             ; q                ;
; |spets_fpga|blue~reg0                                                                                                              ; |spets_fpga|blue~reg0                                                                                                              ; q                ;
; |spets_fpga|rb~reg0                                                                                                                ; |spets_fpga|rb~reg0                                                                                                                ; q                ;
; |spets_fpga|gb~reg0                                                                                                                ; |spets_fpga|gb~reg0                                                                                                                ; q                ;
; |spets_fpga|bb~reg0                                                                                                                ; |spets_fpga|bb~reg0                                                                                                                ; q                ;
; |spets_fpga|ram~2                                                                                                                  ; |spets_fpga|ram~2                                                                                                                  ; combout          ;
; |spets_fpga|ram~3                                                                                                                  ; |spets_fpga|ram~3                                                                                                                  ; combout          ;
; |spets_fpga|ram~4                                                                                                                  ; |spets_fpga|ram~4                                                                                                                  ; combout          ;
; |spets_fpga|ram~5                                                                                                                  ; |spets_fpga|ram~5                                                                                                                  ; combout          ;
; |spets_fpga|ram~6                                                                                                                  ; |spets_fpga|ram~6                                                                                                                  ; combout          ;
; |spets_fpga|ram~7                                                                                                                  ; |spets_fpga|ram~7                                                                                                                  ; combout          ;
; |spets_fpga|ram~8                                                                                                                  ; |spets_fpga|ram~8                                                                                                                  ; combout          ;
; |spets_fpga|ram~9                                                                                                                  ; |spets_fpga|ram~9                                                                                                                  ; combout          ;
; |spets_fpga|ram~11                                                                                                                 ; |spets_fpga|ram~11                                                                                                                 ; combout          ;
; |spets_fpga|ram~12                                                                                                                 ; |spets_fpga|ram~12                                                                                                                 ; combout          ;
; |spets_fpga|ram~13                                                                                                                 ; |spets_fpga|ram~13                                                                                                                 ; combout          ;
; |spets_fpga|ram~14                                                                                                                 ; |spets_fpga|ram~14                                                                                                                 ; combout          ;
; |spets_fpga|ram~15                                                                                                                 ; |spets_fpga|ram~15                                                                                                                 ; combout          ;
; |spets_fpga|ram~16                                                                                                                 ; |spets_fpga|ram~16                                                                                                                 ; combout          ;
; |spets_fpga|page[0]                                                                                                                ; |spets_fpga|page[0]                                                                                                                ; q                ;
; |spets_fpga|AddrSelector:AS|inst9                                                                                                  ; |spets_fpga|AddrSelector:AS|inst9                                                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|mx_st_key                                                                                       ; |spets_fpga|spetskeyboard:spetskey|mx_st_key                                                                                       ; q                ;
; |spets_fpga|ram~18                                                                                                                 ; |spets_fpga|ram~18                                                                                                                 ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode157w[2]~0 ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode157w[2]~0 ; combout          ;
; |spets_fpga|Equal5~0                                                                                                               ; |spets_fpga|Equal5~0                                                                                                               ; combout          ;
; |spets_fpga|Equal5~1                                                                                                               ; |spets_fpga|Equal5~1                                                                                                               ; combout          ;
; |spets_fpga|Equal5~2                                                                                                               ; |spets_fpga|Equal5~2                                                                                                               ; combout          ;
; |spets_fpga|ram~19                                                                                                                 ; |spets_fpga|ram~19                                                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|WR_n                                                                                                      ; |spets_fpga|T8080se:VM80|WR_n                                                                                                      ; q                ;
; |spets_fpga|ram~20                                                                                                                 ; |spets_fpga|ram~20                                                                                                                 ; combout          ;
; |spets_fpga|page[1]                                                                                                                ; |spets_fpga|page[1]                                                                                                                ; q                ;
; |spets_fpga|ram~22                                                                                                                 ; |spets_fpga|ram~22                                                                                                                 ; combout          ;
; |spets_fpga|ram_we~0                                                                                                               ; |spets_fpga|ram_we~0                                                                                                               ; combout          ;
; |spets_fpga|ram_we~1                                                                                                               ; |spets_fpga|ram_we~1                                                                                                               ; combout          ;
; |spets_fpga|SPI:SD|inst21                                                                                                          ; |spets_fpga|SPI:SD|inst21                                                                                                          ; q                ;
; |spets_fpga|SPI:SD|inst28                                                                                                          ; |spets_fpga|SPI:SD|inst28                                                                                                          ; q                ;
; |spets_fpga|SPI:SD|inst33                                                                                                          ; |spets_fpga|SPI:SD|inst33                                                                                                          ; q                ;
; |spets_fpga|Equal0~0                                                                                                               ; |spets_fpga|Equal0~0                                                                                                               ; combout          ;
; |spets_fpga|hsync~1                                                                                                                ; |spets_fpga|hsync~1                                                                                                                ; combout          ;
; |spets_fpga|Equal9~0                                                                                                               ; |spets_fpga|Equal9~0                                                                                                               ; combout          ;
; |spets_fpga|hsync~2                                                                                                                ; |spets_fpga|hsync~2                                                                                                                ; combout          ;
; |spets_fpga|Equal1~0                                                                                                               ; |spets_fpga|Equal1~0                                                                                                               ; combout          ;
; |spets_fpga|Equal11~0                                                                                                              ; |spets_fpga|Equal11~0                                                                                                              ; combout          ;
; |spets_fpga|vsync~0                                                                                                                ; |spets_fpga|vsync~0                                                                                                                ; combout          ;
; |spets_fpga|r                                                                                                                      ; |spets_fpga|r                                                                                                                      ; q                ;
; |spets_fpga|g                                                                                                                      ; |spets_fpga|g                                                                                                                      ; q                ;
; |spets_fpga|b                                                                                                                      ; |spets_fpga|b                                                                                                                      ; q                ;
; |spets_fpga|i                                                                                                                      ; |spets_fpga|i                                                                                                                      ; q                ;
; |spets_fpga|portr[7]                                                                                                               ; |spets_fpga|portr[7]                                                                                                               ; q                ;
; |spets_fpga|portr[0]                                                                                                               ; |spets_fpga|portr[0]                                                                                                               ; q                ;
; |spets_fpga|snd~0                                                                                                                  ; |spets_fpga|snd~0                                                                                                                  ; combout          ;
; |spets_fpga|Equal1~1                                                                                                               ; |spets_fpga|Equal1~1                                                                                                               ; combout          ;
; |spets_fpga|Equal1~2                                                                                                               ; |spets_fpga|Equal1~2                                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[2]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[2]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[1]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[1]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycle[2]                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|MCycle[2]                                                                                          ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycle[1]                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|MCycle[1]                                                                                          ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycle[0]                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|MCycle[0]                                                                                          ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal29~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal29~0                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[0]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[0]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[5]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[5]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux69~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux69~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[7]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[7]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[6]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[6]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux69~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux69~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux38~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux38~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[4]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[4]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[3]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[3]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~19                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~19                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~20                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~20                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~21                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~21                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux174~0                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux174~0                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal29~1                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal29~1                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~6                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~6                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~7                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~7                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~22                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~22                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux69~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux69~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~20                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~20                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~23                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~23                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~24                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~24                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~25                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~25                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux76~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux76~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~8                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~8                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~9                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~9                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~10                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~10                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~21                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~21                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~11                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~11                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]~16                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|A[5]~16                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[0]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[0]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~26                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~26                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~27                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~27                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal29~2                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal29~2                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~28                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~28                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~29                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~29                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux70~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux70~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux82~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux82~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~30                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~30                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux70~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux70~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]~17                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|A[5]~17                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~18                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~18                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[0]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[0]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~19                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~19                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[5]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[5]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[0]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[0]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[1]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[1]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[3]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[3]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]~20                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|A[5]~20                                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|res_key                                                                                         ; |spets_fpga|spetskeyboard:spetskey|res_key                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal29~3                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal29~3                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux75~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux75~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux75~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux75~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]~21                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|A[5]~21                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux99~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux99~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux98~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux98~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~31                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~31                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux98~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux98~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_0~0                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|process_0~0                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux83~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux83~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux83~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux83~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux83~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux83~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]~22                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|A[5]~22                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~32                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~32                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~33                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~33                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux52~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux52~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~12                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~12                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~13                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~13                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~14                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~14                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~15                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~15                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux52~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux52~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TState[2]                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|TState[2]                                                                                          ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~34                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~34                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux53~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux53~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~35                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~35                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~36                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~36                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux53~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux53~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal0~1                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|Equal0~1                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_0~1                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|process_0~1                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[0]~23                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|A[0]~23                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[1]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[1]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~24                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~24                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[1]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[1]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~25                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~25                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[12]                                                              ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[12]                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~2                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~2                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[2]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[2]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~26                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~26                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[2]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[2]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~27                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~27                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[11]                                                              ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[11]                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~3                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~3                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[3]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[3]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~28                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~28                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[3]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[3]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~29                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~29                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[10]                                                              ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[10]                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~4                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~4                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[4]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[4]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~30                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~30                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[4]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[4]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~31                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~31                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[9]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[9]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~5                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~5                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[5]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[5]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~32                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~32                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[5]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[5]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~33                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~33                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[8]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[8]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~6                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~6                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[6]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[6]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~34                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~34                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[6]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[6]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~35                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~35                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[7]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[7]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~7                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~7                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[7]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[7]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~36                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~36                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~37                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~37                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[6]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[6]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~8                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~8                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[15]~38                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[15]~38                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[8]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[8]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[15]~39                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[15]~39                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[8]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[8]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~40                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~40                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~41                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~41                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[5]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[5]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[0]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[0]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]~42                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|A[5]~42                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[15]~43                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[15]~43                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[15]~44                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[15]~44                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~8                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~8                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[15]~45                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[15]~45                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[9]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[9]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[9]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[9]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~46                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~46                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~47                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~47                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[12]                                                              ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[12]                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[10]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|PC[10]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[10]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[10]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~48                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~48                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~49                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~49                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[11]                                                              ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[11]                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~2                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~2                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[11]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|PC[11]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[11]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[11]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~50                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~50                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~51                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~51                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[10]                                                              ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[10]                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~3                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~3                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[12]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|PC[12]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[12]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[12]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~52                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~52                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~53                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~53                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[9]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[9]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~4                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~4                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[13]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|PC[13]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[13]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[13]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~54                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~54                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~55                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~55                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[8]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[8]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~5                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~5                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[14]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|PC[14]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[14]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[14]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~56                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~56                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~57                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~57                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[7]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[7]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~6                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~6                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[15]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|PC[15]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[15]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[15]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~58                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~58                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~59                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~59                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[6]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[6]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~7                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~7                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[0]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[0]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|DO[0]~0                                                                                                   ; |spets_fpga|T8080se:VM80|DO[0]~0                                                                                                   ; combout          ;
; |spets_fpga|AddrSelector:AS|inst11                                                                                                 ; |spets_fpga|AddrSelector:AS|inst11                                                                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|mx_st                                                                                           ; |spets_fpga|spetskeyboard:spetskey|mx_st                                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux72~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux72~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~6                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~6                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~7                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~7                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~2                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~2                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~8                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~8                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~3                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~3                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~9                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~9                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~10                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~10                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~11                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~11                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~12                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~12                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|WR_n~0                                                                                                    ; |spets_fpga|T8080se:VM80|WR_n~0                                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[1]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[1]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~1                                                                            ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~_emulated                                                                                   ; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~_emulated                                                                                   ; q                ;
; |spets_fpga|sd_i[7]                                                                                                                ; |spets_fpga|sd_i[7]                                                                                                                ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~head_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~head_lut                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst41                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst41                                                                                             ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst43                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst43                                                                                             ; combout          ;
; |spets_fpga|sd_i[0]                                                                                                                ; |spets_fpga|sd_i[0]                                                                                                                ; q                ;
; |spets_fpga|sd_i[2]                                                                                                                ; |spets_fpga|sd_i[2]                                                                                                                ; q                ;
; |spets_fpga|sd_i[3]                                                                                                                ; |spets_fpga|sd_i[3]                                                                                                                ; q                ;
; |spets_fpga|screen                                                                                                                 ; |spets_fpga|screen                                                                                                                 ; q                ;
; |spets_fpga|vid_c[6]                                                                                                               ; |spets_fpga|vid_c[6]                                                                                                               ; q                ;
; |spets_fpga|vid_c[0]                                                                                                               ; |spets_fpga|vid_c[0]                                                                                                               ; q                ;
; |spets_fpga|r~0                                                                                                                    ; |spets_fpga|r~0                                                                                                                    ; combout          ;
; |spets_fpga|vid_bw[1]                                                                                                              ; |spets_fpga|vid_bw[1]                                                                                                              ; q                ;
; |spets_fpga|vid_bw[2]                                                                                                              ; |spets_fpga|vid_bw[2]                                                                                                              ; q                ;
; |spets_fpga|vid_bw[3]                                                                                                              ; |spets_fpga|vid_bw[3]                                                                                                              ; q                ;
; |spets_fpga|vid_bw[0]                                                                                                              ; |spets_fpga|vid_bw[0]                                                                                                              ; q                ;
; |spets_fpga|Mux44~1                                                                                                                ; |spets_fpga|Mux44~1                                                                                                                ; combout          ;
; |spets_fpga|vid_bw[5]                                                                                                              ; |spets_fpga|vid_bw[5]                                                                                                              ; q                ;
; |spets_fpga|vid_bw[6]                                                                                                              ; |spets_fpga|vid_bw[6]                                                                                                              ; q                ;
; |spets_fpga|vid_bw[7]                                                                                                              ; |spets_fpga|vid_bw[7]                                                                                                              ; q                ;
; |spets_fpga|vid_bw[4]                                                                                                              ; |spets_fpga|vid_bw[4]                                                                                                              ; q                ;
; |spets_fpga|Mux44~3                                                                                                                ; |spets_fpga|Mux44~3                                                                                                                ; combout          ;
; |spets_fpga|r~1                                                                                                                    ; |spets_fpga|r~1                                                                                                                    ; combout          ;
; |spets_fpga|vid_c[2]                                                                                                               ; |spets_fpga|vid_c[2]                                                                                                               ; q                ;
; |spets_fpga|r~2                                                                                                                    ; |spets_fpga|r~2                                                                                                                    ; combout          ;
; |spets_fpga|r~3                                                                                                                    ; |spets_fpga|r~3                                                                                                                    ; combout          ;
; |spets_fpga|vid_c[5]                                                                                                               ; |spets_fpga|vid_c[5]                                                                                                               ; q                ;
; |spets_fpga|vid_c[1]                                                                                                               ; |spets_fpga|vid_c[1]                                                                                                               ; q                ;
; |spets_fpga|Mux44~4                                                                                                                ; |spets_fpga|Mux44~4                                                                                                                ; combout          ;
; |spets_fpga|g~0                                                                                                                    ; |spets_fpga|g~0                                                                                                                    ; combout          ;
; |spets_fpga|g~1                                                                                                                    ; |spets_fpga|g~1                                                                                                                    ; combout          ;
; |spets_fpga|vid_c[4]                                                                                                               ; |spets_fpga|vid_c[4]                                                                                                               ; q                ;
; |spets_fpga|b~0                                                                                                                    ; |spets_fpga|b~0                                                                                                                    ; combout          ;
; |spets_fpga|b~1                                                                                                                    ; |spets_fpga|b~1                                                                                                                    ; combout          ;
; |spets_fpga|b~2                                                                                                                    ; |spets_fpga|b~2                                                                                                                    ; combout          ;
; |spets_fpga|vid_c[7]                                                                                                               ; |spets_fpga|vid_c[7]                                                                                                               ; q                ;
; |spets_fpga|i~0                                                                                                                    ; |spets_fpga|i~0                                                                                                                    ; combout          ;
; |spets_fpga|i~1                                                                                                                    ; |spets_fpga|i~1                                                                                                                    ; combout          ;
; |spets_fpga|vid_c[3]                                                                                                               ; |spets_fpga|vid_c[3]                                                                                                               ; q                ;
; |spets_fpga|i~2                                                                                                                    ; |spets_fpga|i~2                                                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[7]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[7]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux100~0                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux100~0                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux100~1                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux100~1                                                                           ; combout          ;
; |spets_fpga|Equal5~3                                                                                                               ; |spets_fpga|Equal5~3                                                                                                               ; combout          ;
; |spets_fpga|Equal5~4                                                                                                               ; |spets_fpga|Equal5~4                                                                                                               ; combout          ;
; |spets_fpga|u7~0                                                                                                                   ; |spets_fpga|u7~0                                                                                                                   ; combout          ;
; |spets_fpga|portr[0]~0                                                                                                             ; |spets_fpga|portr[0]~0                                                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|turbo_key                                                                                       ; |spets_fpga|spetskeyboard:spetskey|turbo_key                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~9                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~9                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux115~0                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux115~0                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~22                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~22                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~23                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~23                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux67~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux67~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~24                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~24                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~16                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~16                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~25                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~25                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux67~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux67~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~11                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~11                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Halt_FF                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Halt_FF                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~12                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~12                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~13                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~13                                                                                           ; combout          ;
; |spets_fpga|dataI[2]                                                                                                               ; |spets_fpga|dataI[2]                                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|IR~2                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|IR~2                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycles[2]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|MCycles[2]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal29~4                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal29~4                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycle~0                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|MCycle~0                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycle[2]~1                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|MCycle[2]~1                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycle[1]~2                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|MCycle[1]~2                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycle~3                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|MCycle~3                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR~5                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|IR~5                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux99~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux99~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~11                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~11                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~0                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~0                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~12                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~12                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[0]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[0]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[7]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[7]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[2]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[2]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~2                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~2                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[6]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[6]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[5]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[5]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[4]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[4]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[3]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[3]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[2]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[2]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[1]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[1]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|process_1~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|process_1~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|LessThan1~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|LessThan1~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~3                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~3                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[0]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[0]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[1]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[1]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~2                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~2                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~4                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~4                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~0                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~0                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~1                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~1                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[5]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[5]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~2                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~2                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~3                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~3                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[3]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[3]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~4                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~4                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~5                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~5                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~6                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~6                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~7                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~7                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|comb~0                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|comb~0                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~0                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~0                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[3]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[3]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~5                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~5                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal17~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal17~0                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_0~2                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|process_0~2                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PreserveC_r                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|PreserveC_r                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|F~13                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~13                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~1                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~1                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux15~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux15~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux15~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux15~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~3                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~3                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~4                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~4                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~5                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~5                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~1                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~1                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~0                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~0                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux22~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux22~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux22~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux22~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux38~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux38~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux38~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux38~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~6                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~6                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~7                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~7                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux58~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux58~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux58~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux58~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[0]                                                                                   ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[0]                                                                                   ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[1]                                                                                   ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[1]                                                                                   ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[4]                                                                                   ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[4]                                                                                   ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[3]                                                                                   ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[3]                                                                                   ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[2]                                                                                   ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[2]                                                                                   ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux73~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux73~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux73~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux73~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_2~0                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|process_2~0                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~8                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~8                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~2                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~2                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~3                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~3                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~9                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~9                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~10                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~10                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~1                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~1                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~11                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~11                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|process_1~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|process_1~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|DAA_Q[6]~0                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|DAA_Q[6]~0                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~12                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~12                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~13                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~13                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~14                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~14                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~15                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~15                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~16                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~16                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~17                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~17                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~14                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~14                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~15                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~15                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~16                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~16                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|DAA_Q[5]~1                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|DAA_Q[5]~1                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|LessThan1~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|LessThan1~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|DAA_Q[7]~2                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|DAA_Q[7]~2                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~17                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~17                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~2                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~2                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~3                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~3                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~18                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~18                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~19                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~19                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~4                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~4                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~20                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~20                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~21                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~21                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Arith16_r                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Arith16_r                                                                                          ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux8~0                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux8~0                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux8~1                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux8~1                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux10~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux10~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux10~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux10~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~22                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~22                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux11~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux11~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux11~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux11~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux13~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux13~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux13~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux13~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux14~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux14~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux14~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux14~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~23                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~23                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux12~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux12~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~24                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~24                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~2                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~2                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~2                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~2                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~5                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~5                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~6                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~6                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~3                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~3                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~4                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~4                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~5                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~5                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~25                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~25                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~26                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~26                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~27                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~27                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR~8                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|IR~8                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~18                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~18                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~28                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~28                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~29                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~29                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~30                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~30                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~31                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~31                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~19                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~19                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~2                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~2                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~3                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~3                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~4                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~4                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~5                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~5                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~20                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~20                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~21                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~21                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~7                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~7                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~22                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~22                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~23                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~23                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~24                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~24                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~8                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~8                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~25                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~25                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~26                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~26                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Overflow_v~0                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Overflow_v~0                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Overflow_v~1                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Overflow_v~1                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux17~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux17~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux20~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux20~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~2                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~2                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~2                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~2                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~3                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~3                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~6                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~6                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~3                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~3                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~4                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~4                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~4                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~4                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~5                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~5                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~6                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~6                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~5                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~5                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~6                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~6                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~7                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~7                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~32                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~32                                                                                               ; combout          ;
; |spets_fpga|dataI[3]                                                                                                               ; |spets_fpga|dataI[3]                                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|IR~9                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|IR~9                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux76~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux76~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~16                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~16                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal15~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal15~0                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~3                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~3                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~4                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~4                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~5                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~5                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~6                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~6                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~26                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~26                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~27                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~27                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux78~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux78~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~17                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~17                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux79~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux79~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux79~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux79~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux80~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux80~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~18                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~18                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~19                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~19                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[0]~20                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|SP[0]~20                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal38~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal38~0                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal29~5                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal29~5                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~6                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~6                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~26                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~26                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]~27                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]~27                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]~28                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]~28                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]~29                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]~29                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA_r[1]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA_r[1]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux82~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux82~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_2~3                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|process_2~3                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[1]~3                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[1]~3                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[1]~6                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[1]~6                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA_r[0]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA_r[0]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[0]~7                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[0]~7                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[0]~8                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[0]~8                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux15~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux15~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux15~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux15~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_2~4                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|process_2~4                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~0                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~0                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_2~5                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|process_2~5                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~1                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~1                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[0]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[0]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[0]~2                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[0]~2                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[0]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[0]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB[0]~0                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB[0]~0                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[1]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[1]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB[1]~1                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB[1]~1                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux31~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux31~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux31~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux31~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[0]~3                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[0]~3                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~0                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~0                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~1                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~1                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~2                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~2                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrC~0                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrC~0                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrC~1                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrC~1                                                                                         ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[6]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[6]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[5]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[5]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[3]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[3]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[7]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[7]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Selector27~2                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector27~2                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[2]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[2]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[4]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[4]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[1]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[1]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ex_code                                                                                         ; |spets_fpga|spetskeyboard:spetskey|ex_code                                                                                         ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Selector27~3                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector27~3                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|state.1001                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.1001                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|state.0100                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.0100                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Selector27~4                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector27~4                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|res_key~0                                                                                       ; |spets_fpga|spetskeyboard:spetskey|res_key~0                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TState~1                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|TState~1                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~27                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~27                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~9                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~9                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~10                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~10                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~28                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~28                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~29                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~29                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~30                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~30                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~31                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~31                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~32                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~32                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~30                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~30                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux30~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux30~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux30~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux30~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux14~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux14~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux14~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux14~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[1]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[1]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[1]~4                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[1]~4                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[1]~5                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[1]~5                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~31                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~31                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux13~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux13~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux13~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux13~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[2]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[2]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[2]~6                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[2]~6                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux29~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux29~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux29~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux29~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[2]~7                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[2]~7                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~33                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~33                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~11                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~11                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~12                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~12                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~34                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~34                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~35                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~35                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~36                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~36                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~37                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~37                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~38                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~38                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~32                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~32                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~33                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~33                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux28~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux28~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux28~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux28~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux12~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux12~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux12~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux12~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[3]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[3]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[3]~8                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[3]~8                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[3]~9                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[3]~9                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~39                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~39                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~13                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~13                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~40                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~40                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~41                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~41                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~42                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~42                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~43                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~43                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~44                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~44                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~34                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~34                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~35                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~35                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux11~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux11~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux11~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux11~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[4]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[4]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[4]~10                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[4]~10                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux27~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux27~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux27~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux27~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[4]~11                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[4]~11                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~45                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~45                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~14                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~14                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~46                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~46                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~47                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~47                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~48                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~48                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~49                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~49                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~50                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~50                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~51                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~51                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~36                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~36                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~37                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~37                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux26~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux26~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux26~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux26~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux10~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux10~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux10~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux10~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[5]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[5]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[5]~12                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[5]~12                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[5]~13                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[5]~13                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~38                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~38                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux9~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux9~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux9~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux9~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[6]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[6]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~14                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~14                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux25~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux25~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux25~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux25~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~15                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~15                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~39                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~39                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux24~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux24~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux24~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux24~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux8~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux8~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux8~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux8~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[7]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[7]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[7]~16                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[7]~16                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[7]~17                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[7]~17                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[14]~21                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|SP[14]~21                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[8]~22                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|SP[8]~22                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[11]~15                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|PC[11]~15                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[11]~16                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|PC[11]~16                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~17                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~17                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~18                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~18                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux74~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux74~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~40                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~40                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[8]~41                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[8]~41                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux7~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux7~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux7~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux7~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[8]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[8]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[0]~0                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[0]~0                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux23~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux23~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux23~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux23~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[0]~1                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[0]~1                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegWEH~0                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|RegWEH~0                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegWEH~1                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|RegWEH~1                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~19                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~19                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~20                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~20                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~42                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~42                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux22~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux22~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux22~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux22~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux6~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux6~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux6~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux6~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[9]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[9]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[1]~2                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[1]~2                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[1]~3                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[1]~3                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~21                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~21                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~22                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~22                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~43                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~43                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux5~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux5~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux5~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux5~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[10]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[10]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[2]~4                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[2]~4                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux21~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux21~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux21~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux21~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[2]~5                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[2]~5                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~23                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~23                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~24                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~24                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~44                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~44                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux20~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux20~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux20~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux20~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux4~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux4~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux4~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux4~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[11]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[11]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[3]~6                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[3]~6                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[3]~7                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[3]~7                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~25                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~25                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~26                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~26                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~45                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~45                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux3~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux3~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux3~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux3~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[12]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[12]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[4]~8                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[4]~8                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux19~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux19~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux19~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux19~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[4]~9                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[4]~9                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~27                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~27                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~28                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~28                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~46                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~46                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux18~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux18~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux18~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux18~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux2~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux2~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux2~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux2~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[13]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[13]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[5]~10                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[5]~10                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[5]~11                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[5]~11                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~29                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~29                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~30                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~30                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~47                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~47                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux1~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux1~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux1~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux1~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[14]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[14]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[6]~12                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[6]~12                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux17~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux17~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux17~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux17~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[6]~13                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[6]~13                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~31                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~31                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~32                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~32                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~48                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~48                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux16~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux16~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux16~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux16~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux0~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux0~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux0~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux0~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[15]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[15]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[7]~14                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[7]~14                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[7]~15                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[7]~15                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[6]~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|DO[6]~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~1                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~1                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~3                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~3                                                                                           ; combout          ;
; |spets_fpga|AddrSelector:AS|inst8~0                                                                                                ; |spets_fpga|AddrSelector:AS|inst8~0                                                                                                ; combout          ;
; |spets_fpga|AddrSelector:AS|74138:inst10|19~0                                                                                      ; |spets_fpga|AddrSelector:AS|74138:inst10|19~0                                                                                      ; combout          ;
; |spets_fpga|AddrSelector:AS|inst8                                                                                                  ; |spets_fpga|AddrSelector:AS|inst8                                                                                                  ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[0]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[0]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|mx_st~0                                                                                         ; |spets_fpga|spetskeyboard:spetskey|mx_st~0                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~3                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~3                                                                                               ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~data_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~data_lut                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst                                                                                               ; |spets_fpga|SPI:SD|SPIReg:inst1|inst                                                                                               ; combout          ;
; |spets_fpga|AddrSelector:AS|74138:inst10|19~1                                                                                      ; |spets_fpga|AddrSelector:AS|74138:inst10|19~1                                                                                      ; combout          ;
; |spets_fpga|AddrSelector:AS|74138:inst10|19~2                                                                                      ; |spets_fpga|AddrSelector:AS|74138:inst10|19~2                                                                                      ; combout          ;
; |spets_fpga|Equal4~0                                                                                                               ; |spets_fpga|Equal4~0                                                                                                               ; combout          ;
; |spets_fpga|Equal5~5                                                                                                               ; |spets_fpga|Equal5~5                                                                                                               ; combout          ;
; |spets_fpga|u6~0                                                                                                                   ; |spets_fpga|u6~0                                                                                                                   ; combout          ;
; |spets_fpga|spi_cs                                                                                                                 ; |spets_fpga|spi_cs                                                                                                                 ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst40                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst40                                                                                             ; q                ;
; |spets_fpga|SPI:SD|inst24                                                                                                          ; |spets_fpga|SPI:SD|inst24                                                                                                          ; q                ;
; |spets_fpga|SPI:SD|Divider:inst|inst7                                                                                              ; |spets_fpga|SPI:SD|Divider:inst|inst7                                                                                              ; combout          ;
; |spets_fpga|SPI:SD|inst18                                                                                                          ; |spets_fpga|SPI:SD|inst18                                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[2]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[2]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~7                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~7                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~37                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~37                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~38                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~38                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|DO[2]~3                                                                                                   ; |spets_fpga|T8080se:VM80|DO[2]~3                                                                                                   ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[3]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[3]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|DO[3]~4                                                                                                   ; |spets_fpga|T8080se:VM80|DO[3]~4                                                                                                   ; combout          ;
; |spets_fpga|cd_in[0]                                                                                                               ; |spets_fpga|cd_in[0]                                                                                                               ; q                ;
; |spets_fpga|md[0]~16                                                                                                               ; |spets_fpga|md[0]~16                                                                                                               ; combout          ;
; |spets_fpga|cd_in[1]                                                                                                               ; |spets_fpga|cd_in[1]                                                                                                               ; q                ;
; |spets_fpga|md[1]~17                                                                                                               ; |spets_fpga|md[1]~17                                                                                                               ; combout          ;
; |spets_fpga|cd_in[2]                                                                                                               ; |spets_fpga|cd_in[2]                                                                                                               ; q                ;
; |spets_fpga|md[2]~18                                                                                                               ; |spets_fpga|md[2]~18                                                                                                               ; combout          ;
; |spets_fpga|cd_in[3]                                                                                                               ; |spets_fpga|cd_in[3]                                                                                                               ; q                ;
; |spets_fpga|md[3]~19                                                                                                               ; |spets_fpga|md[3]~19                                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[4]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[4]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|DO[4]~5                                                                                                   ; |spets_fpga|T8080se:VM80|DO[4]~5                                                                                                   ; combout          ;
; |spets_fpga|cd_in[4]                                                                                                               ; |spets_fpga|cd_in[4]                                                                                                               ; q                ;
; |spets_fpga|md[4]~20                                                                                                               ; |spets_fpga|md[4]~20                                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[5]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[5]                                                                                              ; q                ;
; |spets_fpga|cd_in[5]                                                                                                               ; |spets_fpga|cd_in[5]                                                                                                               ; q                ;
; |spets_fpga|md[5]~21                                                                                                               ; |spets_fpga|md[5]~21                                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[6]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[6]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|DO[6]~7                                                                                                   ; |spets_fpga|T8080se:VM80|DO[6]~7                                                                                                   ; combout          ;
; |spets_fpga|cd_in[6]                                                                                                               ; |spets_fpga|cd_in[6]                                                                                                               ; q                ;
; |spets_fpga|md[6]~22                                                                                                               ; |spets_fpga|md[6]~22                                                                                                               ; combout          ;
; |spets_fpga|cd_in[7]                                                                                                               ; |spets_fpga|cd_in[7]                                                                                                               ; q                ;
; |spets_fpga|md[7]~23                                                                                                               ; |spets_fpga|md[7]~23                                                                                                               ; combout          ;
; |spets_fpga|screen_pre                                                                                                             ; |spets_fpga|screen_pre                                                                                                             ; q                ;
; |spets_fpga|vidc_buf[6]                                                                                                            ; |spets_fpga|vidc_buf[6]                                                                                                            ; q                ;
; |spets_fpga|vidc_buf[0]                                                                                                            ; |spets_fpga|vidc_buf[0]                                                                                                            ; q                ;
; |spets_fpga|vid_buf[1]                                                                                                             ; |spets_fpga|vid_buf[1]                                                                                                             ; q                ;
; |spets_fpga|vid_buf[2]                                                                                                             ; |spets_fpga|vid_buf[2]                                                                                                             ; q                ;
; |spets_fpga|vid_buf[3]                                                                                                             ; |spets_fpga|vid_buf[3]                                                                                                             ; q                ;
; |spets_fpga|vid_buf[0]                                                                                                             ; |spets_fpga|vid_buf[0]                                                                                                             ; q                ;
; |spets_fpga|vid_buf[5]                                                                                                             ; |spets_fpga|vid_buf[5]                                                                                                             ; q                ;
; |spets_fpga|vid_buf[6]                                                                                                             ; |spets_fpga|vid_buf[6]                                                                                                             ; q                ;
; |spets_fpga|vid_buf[7]                                                                                                             ; |spets_fpga|vid_buf[7]                                                                                                             ; q                ;
; |spets_fpga|vid_buf[4]                                                                                                             ; |spets_fpga|vid_buf[4]                                                                                                             ; q                ;
; |spets_fpga|vidc_buf[2]                                                                                                            ; |spets_fpga|vidc_buf[2]                                                                                                            ; q                ;
; |spets_fpga|vidc_buf[5]                                                                                                            ; |spets_fpga|vidc_buf[5]                                                                                                            ; q                ;
; |spets_fpga|vidc_buf[1]                                                                                                            ; |spets_fpga|vidc_buf[1]                                                                                                            ; q                ;
; |spets_fpga|vidc_buf[4]                                                                                                            ; |spets_fpga|vidc_buf[4]                                                                                                            ; q                ;
; |spets_fpga|vidc_buf[7]                                                                                                            ; |spets_fpga|vidc_buf[7]                                                                                                            ; q                ;
; |spets_fpga|vidc_buf[3]                                                                                                            ; |spets_fpga|vidc_buf[3]                                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~4                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~4                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Equal0~0                                                                                        ; |spets_fpga|spetskeyboard:spetskey|Equal0~0                                                                                        ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|always1~0                                                                                       ; |spets_fpga|spetskeyboard:spetskey|always1~0                                                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|always1~1                                                                                       ; |spets_fpga|spetskeyboard:spetskey|always1~1                                                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|always1~2                                                                                       ; |spets_fpga|spetskeyboard:spetskey|always1~2                                                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector24~0                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector24~0                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|turbo_key~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|turbo_key~0                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector0~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector0~0                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|turbo_key~1                                                                                     ; |spets_fpga|spetskeyboard:spetskey|turbo_key~1                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|turbo_key~2                                                                                     ; |spets_fpga|spetskeyboard:spetskey|turbo_key~2                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Halt_FF~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Halt_FF~0                                                                                          ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|test_key                                                                                        ; |spets_fpga|spetskeyboard:spetskey|test_key                                                                                        ; q                ;
; |spets_fpga|romsel_test~0                                                                                                          ; |spets_fpga|romsel_test~0                                                                                                          ; combout          ;
; |spets_fpga|np                                                                                                                     ; |spets_fpga|np                                                                                                                     ; q                ;
; |spets_fpga|romsel_test~1                                                                                                          ; |spets_fpga|romsel_test~1                                                                                                          ; combout          ;
; |spets_fpga|process_9~0                                                                                                            ; |spets_fpga|process_9~0                                                                                                            ; combout          ;
; |spets_fpga|romsel_test~2                                                                                                          ; |spets_fpga|romsel_test~2                                                                                                          ; combout          ;
; |spets_fpga|process_9~1                                                                                                            ; |spets_fpga|process_9~1                                                                                                            ; combout          ;
; |spets_fpga|dataI[2]~5                                                                                                             ; |spets_fpga|dataI[2]~5                                                                                                             ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|out_address_reg_a[1]                    ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|out_address_reg_a[1]                    ; q                ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|out_address_reg_a[0]                    ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|out_address_reg_a[0]                    ; q                ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[2]~0           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[2]~0           ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[2]~1           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[2]~1           ; combout          ;
; |spets_fpga|dataI[2]~6                                                                                                             ; |spets_fpga|dataI[2]~6                                                                                                             ; combout          ;
; |spets_fpga|portr[2]                                                                                                               ; |spets_fpga|portr[2]                                                                                                               ; q                ;
; |spets_fpga|portb1[2]                                                                                                              ; |spets_fpga|portb1[2]                                                                                                              ; q                ;
; |spets_fpga|porta1[0]                                                                                                              ; |spets_fpga|porta1[0]                                                                                                              ; q                ;
; |spets_fpga|metod                                                                                                                  ; |spets_fpga|metod                                                                                                                  ; q                ;
; |spets_fpga|scan_in[0]~0                                                                                                           ; |spets_fpga|scan_in[0]~0                                                                                                           ; combout          ;
; |spets_fpga|portb1[4]                                                                                                              ; |spets_fpga|portb1[4]                                                                                                              ; q                ;
; |spets_fpga|porta1[2]                                                                                                              ; |spets_fpga|porta1[2]                                                                                                              ; q                ;
; |spets_fpga|scan_in[2]~1                                                                                                           ; |spets_fpga|scan_in[2]~1                                                                                                           ; combout          ;
; |spets_fpga|portb1[5]                                                                                                              ; |spets_fpga|portb1[5]                                                                                                              ; q                ;
; |spets_fpga|porta1[3]                                                                                                              ; |spets_fpga|porta1[3]                                                                                                              ; q                ;
; |spets_fpga|scan_in[3]~2                                                                                                           ; |spets_fpga|scan_in[3]~2                                                                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~0                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~0                                                                                  ; combout          ;
; |spets_fpga|portb1[6]                                                                                                              ; |spets_fpga|portb1[6]                                                                                                              ; q                ;
; |spets_fpga|porta1[4]                                                                                                              ; |spets_fpga|porta1[4]                                                                                                              ; q                ;
; |spets_fpga|scan_in[4]~3                                                                                                           ; |spets_fpga|scan_in[4]~3                                                                                                           ; combout          ;
; |spets_fpga|portb1[7]                                                                                                              ; |spets_fpga|portb1[7]                                                                                                              ; q                ;
; |spets_fpga|porta1[5]                                                                                                              ; |spets_fpga|porta1[5]                                                                                                              ; q                ;
; |spets_fpga|scan_in[5]~4                                                                                                           ; |spets_fpga|scan_in[5]~4                                                                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~1                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~1                                                                                  ; combout          ;
; |spets_fpga|portb1[3]                                                                                                              ; |spets_fpga|portb1[3]                                                                                                              ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~2                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~2                                                                                  ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~3                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~3                                                                                  ; combout          ;
; |spets_fpga|porta1[1]                                                                                                              ; |spets_fpga|porta1[1]                                                                                                              ; q                ;
; |spets_fpga|scan_in[1]~5                                                                                                           ; |spets_fpga|scan_in[1]~5                                                                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~4                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~4                                                                                  ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~5                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~5                                                                                  ; combout          ;
; |spets_fpga|porta1[6]                                                                                                              ; |spets_fpga|porta1[6]                                                                                                              ; q                ;
; |spets_fpga|porta1[7]                                                                                                              ; |spets_fpga|porta1[7]                                                                                                              ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~6                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~6                                                                                  ; combout          ;
; |spets_fpga|portc1[0]                                                                                                              ; |spets_fpga|portc1[0]                                                                                                              ; q                ;
; |spets_fpga|portc1[1]                                                                                                              ; |spets_fpga|portc1[1]                                                                                                              ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~7                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~7                                                                                  ; combout          ;
; |spets_fpga|portc1[2]                                                                                                              ; |spets_fpga|portc1[2]                                                                                                              ; q                ;
; |spets_fpga|portc1[3]                                                                                                              ; |spets_fpga|portc1[3]                                                                                                              ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][0]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][0]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][0]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][0]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~8                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~8                                                                                  ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~0                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~0                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~9                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~9                                                                                  ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~10                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~10                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~11                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~11                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][1]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][1]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~1                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~1                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][2]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][2]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][3]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][3]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~2                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~2                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][5]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][5]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~3                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~3                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~4                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~4                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~12                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~12                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~13                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~13                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~14                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~14                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~15                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~15                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~16                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~16                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~17                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~17                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~18                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~18                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~19                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~19                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][2]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][2]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~20                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~20                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~5                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~5                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~21                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~21                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~22                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~22                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~23                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~23                                                                                 ; combout          ;
; |spets_fpga|dataI[2]~7                                                                                                             ; |spets_fpga|dataI[2]~7                                                                                                             ; combout          ;
; |spets_fpga|dataI~8                                                                                                                ; |spets_fpga|dataI~8                                                                                                                ; combout          ;
; |spets_fpga|dataI~9                                                                                                                ; |spets_fpga|dataI~9                                                                                                                ; combout          ;
; |spets_fpga|dataI[2]~10                                                                                                            ; |spets_fpga|dataI[2]~10                                                                                                            ; combout          ;
; |spets_fpga|dataI~11                                                                                                               ; |spets_fpga|dataI~11                                                                                                               ; combout          ;
; |spets_fpga|dataI~12                                                                                                               ; |spets_fpga|dataI~12                                                                                                               ; combout          ;
; |spets_fpga|dataI~13                                                                                                               ; |spets_fpga|dataI~13                                                                                                               ; combout          ;
; |spets_fpga|dataI~14                                                                                                               ; |spets_fpga|dataI~14                                                                                                               ; combout          ;
; |spets_fpga|process_9~2                                                                                                            ; |spets_fpga|process_9~2                                                                                                            ; combout          ;
; |spets_fpga|process_9~3                                                                                                            ; |spets_fpga|process_9~3                                                                                                            ; combout          ;
; |spets_fpga|dataI~15                                                                                                               ; |spets_fpga|dataI~15                                                                                                               ; combout          ;
; |spets_fpga|portr[1]                                                                                                               ; |spets_fpga|portr[1]                                                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|shift                                                                                           ; |spets_fpga|spetskeyboard:spetskey|shift                                                                                           ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~6                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~6                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~7                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~7                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~8                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~8                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~9                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~9                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~24                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~24                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~25                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~25                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~26                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~26                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~27                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~27                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~28                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~28                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~29                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~29                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~30                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~30                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~31                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~31                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][1]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][1]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~32                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~32                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~10                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~10                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~33                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~33                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~34                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~34                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~35                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~35                                                                                 ; combout          ;
; |spets_fpga|dataI~16                                                                                                               ; |spets_fpga|dataI~16                                                                                                               ; combout          ;
; |spets_fpga|dataI~17                                                                                                               ; |spets_fpga|dataI~17                                                                                                               ; combout          ;
; |spets_fpga|dataI~18                                                                                                               ; |spets_fpga|dataI~18                                                                                                               ; combout          ;
; |spets_fpga|dataI~19                                                                                                               ; |spets_fpga|dataI~19                                                                                                               ; combout          ;
; |spets_fpga|dataI~20                                                                                                               ; |spets_fpga|dataI~20                                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~28                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~28                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~8                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~8                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~29                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~29                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~30                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~30                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~3                                                                            ; combout          ;
; |spets_fpga|u7rd                                                                                                                   ; |spets_fpga|u7rd                                                                                                                   ; combout          ;
; |spets_fpga|dataI~23                                                                                                               ; |spets_fpga|dataI~23                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][3]                                                                                ; q                ;
; |spets_fpga|dataI~24                                                                                                               ; |spets_fpga|dataI~24                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][4]                                                                                ; q                ;
; |spets_fpga|dataI~25                                                                                                               ; |spets_fpga|dataI~25                                                                                                               ; combout          ;
; |spets_fpga|dataI~26                                                                                                               ; |spets_fpga|dataI~26                                                                                                               ; combout          ;
; |spets_fpga|dataI~27                                                                                                               ; |spets_fpga|dataI~27                                                                                                               ; combout          ;
; |spets_fpga|dataI~28                                                                                                               ; |spets_fpga|dataI~28                                                                                                               ; combout          ;
; |spets_fpga|dataI~29                                                                                                               ; |spets_fpga|dataI~29                                                                                                               ; combout          ;
; |spets_fpga|dataI~30                                                                                                               ; |spets_fpga|dataI~30                                                                                                               ; combout          ;
; |spets_fpga|process_9~4                                                                                                            ; |spets_fpga|process_9~4                                                                                                            ; combout          ;
; |spets_fpga|dataI~31                                                                                                               ; |spets_fpga|dataI~31                                                                                                               ; combout          ;
; |spets_fpga|dataI[4]~33                                                                                                            ; |spets_fpga|dataI[4]~33                                                                                                            ; combout          ;
; |spets_fpga|portr[5]                                                                                                               ; |spets_fpga|portr[5]                                                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~36                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~36                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~37                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~37                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~38                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~38                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~39                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~39                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~40                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~40                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~41                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~41                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~42                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~42                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~43                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~43                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][3]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][3]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~44                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~44                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~11                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~11                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~45                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~45                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~46                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~46                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~47                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~47                                                                                 ; combout          ;
; |spets_fpga|dataI[6]~34                                                                                                            ; |spets_fpga|dataI[6]~34                                                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~48                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~48                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~49                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~49                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~50                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~50                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~51                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~51                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~52                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~52                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~53                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~53                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~54                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~54                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~55                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~55                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][5]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][5]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~56                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~56                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~12                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~12                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~57                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~57                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~58                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~58                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~59                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~59                                                                                 ; combout          ;
; |spets_fpga|dataI[4]~35                                                                                                            ; |spets_fpga|dataI[4]~35                                                                                                            ; combout          ;
; |spets_fpga|dataI[6]~36                                                                                                            ; |spets_fpga|dataI[6]~36                                                                                                            ; combout          ;
; |spets_fpga|dataI~37                                                                                                               ; |spets_fpga|dataI~37                                                                                                               ; combout          ;
; |spets_fpga|dataI~38                                                                                                               ; |spets_fpga|dataI~38                                                                                                               ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[5]~6           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[5]~6           ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[5]~7           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[5]~7           ; combout          ;
; |spets_fpga|dataI~39                                                                                                               ; |spets_fpga|dataI~39                                                                                                               ; combout          ;
; |spets_fpga|SPI:SD|MS16X8:inst4|inst15                                                                                             ; |spets_fpga|SPI:SD|MS16X8:inst4|inst15                                                                                             ; combout          ;
; |spets_fpga|dataI~40                                                                                                               ; |spets_fpga|dataI~40                                                                                                               ; combout          ;
; |spets_fpga|metod~0                                                                                                                ; |spets_fpga|metod~0                                                                                                                ; combout          ;
; |spets_fpga|dataI[6]~41                                                                                                            ; |spets_fpga|dataI[6]~41                                                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]                                                                                ; q                ;
; |spets_fpga|dataI~42                                                                                                               ; |spets_fpga|dataI~42                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~13                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~13                                                                                   ; combout          ;
; |spets_fpga|dataI~43                                                                                                               ; |spets_fpga|dataI~43                                                                                                               ; combout          ;
; |spets_fpga|dataI~44                                                                                                               ; |spets_fpga|dataI~44                                                                                                               ; combout          ;
; |spets_fpga|dataI~45                                                                                                               ; |spets_fpga|dataI~45                                                                                                               ; combout          ;
; |spets_fpga|dataI~46                                                                                                               ; |spets_fpga|dataI~46                                                                                                               ; combout          ;
; |spets_fpga|dataI~47                                                                                                               ; |spets_fpga|dataI~47                                                                                                               ; combout          ;
; |spets_fpga|dataI~48                                                                                                               ; |spets_fpga|dataI~48                                                                                                               ; combout          ;
; |spets_fpga|dataI~49                                                                                                               ; |spets_fpga|dataI~49                                                                                                               ; combout          ;
; |spets_fpga|dataI~50                                                                                                               ; |spets_fpga|dataI~50                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~60                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~60                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~61                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~61                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~62                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~62                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~63                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~63                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~64                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~64                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~65                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~65                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~66                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~66                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~67                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~67                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][4]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][4]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~68                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~68                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~14                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~14                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~69                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~69                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~70                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~70                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~71                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~71                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~15                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~15                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~16                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~16                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~17                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~17                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~18                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~18                                                                                   ; combout          ;
; |spets_fpga|dataI~52                                                                                                               ; |spets_fpga|dataI~52                                                                                                               ; combout          ;
; |spets_fpga|dataI~53                                                                                                               ; |spets_fpga|dataI~53                                                                                                               ; combout          ;
; |spets_fpga|dataI~54                                                                                                               ; |spets_fpga|dataI~54                                                                                                               ; combout          ;
; |spets_fpga|dataI~55                                                                                                               ; |spets_fpga|dataI~55                                                                                                               ; combout          ;
; |spets_fpga|portr[6]                                                                                                               ; |spets_fpga|portr[6]                                                                                                               ; q                ;
; |spets_fpga|dataI~56                                                                                                               ; |spets_fpga|dataI~56                                                                                                               ; combout          ;
; |spets_fpga|dataI~57                                                                                                               ; |spets_fpga|dataI~57                                                                                                               ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst47                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst47                                                                                             ; combout          ;
; |spets_fpga|dataI~58                                                                                                               ; |spets_fpga|dataI~58                                                                                                               ; combout          ;
; |spets_fpga|dataI~59                                                                                                               ; |spets_fpga|dataI~59                                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux59~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux59~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux59~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux59~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~31                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~31                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~32                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~32                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~33                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~33                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~9                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~9                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~34                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~34                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~35                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~35                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~36                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~36                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~37                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~37                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~38                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~38                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~39                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~39                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~4                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~4                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~40                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~40                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~41                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~41                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~42                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~42                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux61~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux61~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~43                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~43                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux61~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux61~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux99~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux99~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux99~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux99~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~44                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~44                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~10                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~10                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~45                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~45                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~46                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~46                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~47                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~47                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~48                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~48                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux60~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux60~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~11                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~11                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~49                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~49                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~50                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~50                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux60~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux60~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[1]~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusA[1]~0                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux99~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux99~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux99~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux99~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux99~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux99~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[1]~1                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusA[1]~1                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux92~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux92~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux92~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux92~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux92~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux92~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux92~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux92~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux87~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux87~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux87~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux87~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~0                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~0                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux93~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux93~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[6]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[6]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux93~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux93~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux93~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux93~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux93~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux93~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux94~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux94~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[5]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[5]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux94~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux94~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux94~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux94~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux94~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux94~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux95~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux95~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[4]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[4]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux95~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux95~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux95~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux95~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux95~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux95~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux96~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux96~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[3]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[3]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux96~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux96~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux96~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux96~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux96~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux96~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux97~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux97~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[2]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[2]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux97~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux97~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux97~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux97~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux97~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux97~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~33                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~33                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~34                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~34                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~35                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~35                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~36                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~36                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux98~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux98~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[1]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[1]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux98~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux98~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux98~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux98~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux98~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux98~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux89~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux89~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux89~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux89~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~1                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~1                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~2                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~2                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~3                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~3                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~4                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~4                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~5                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~5                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~6                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~6                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux146~0                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux146~0                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~15                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~15                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~39                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~39                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~6                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~6                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~7                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~7                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~8                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~8                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~9                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~9                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~10                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~10                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~11                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~11                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~40                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~40                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~41                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~41                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~42                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~42                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~43                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~43                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~44                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~44                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~45                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~45                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~46                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~46                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~47                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~47                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~48                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~48                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~49                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~49                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~50                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~50                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~6                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~6                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~51                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~51                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~52                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~52                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~53                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~53                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~54                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~54                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~55                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~55                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~56                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~56                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux55~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux55~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~57                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~57                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~58                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~58                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~59                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~59                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~60                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~60                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~61                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~61                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~62                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~62                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~63                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~63                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux55~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux55~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~7                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~7                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux84~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux84~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux84~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux84~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux84~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux84~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~8                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~8                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~9                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~9                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux84~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux84~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux84~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux84~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~6                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~6                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~7                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~7                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~8                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~8                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~9                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~9                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux85~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux85~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux85~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux85~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux85~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux85~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux85~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux85~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux85~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux85~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux86~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux86~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux86~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux86~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux86~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux86~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux86~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux86~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux86~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux86~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux87~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux87~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux87~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux87~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux87~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux87~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux87~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux87~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux87~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux87~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux88~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux88~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux88~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux88~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux88~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux88~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux88~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux88~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux88~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux88~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux89~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux89~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux89~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux89~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux89~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux89~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux89~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux89~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux89~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux89~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux90~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux90~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux90~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux90~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux90~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux90~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux90~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux90~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux91~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux91~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux91~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux91~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux91~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux91~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux91~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux91~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux91~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux91~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~7                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~7                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~8                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~8                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~6                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~6                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~12                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~12                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux85~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux85~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~7                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~7                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~8                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~8                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~9                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~9                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux72~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux72~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux72~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux72~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~0                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~0                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~1                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~1                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~2                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~2                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~3                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~3                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~51                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~51                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~13                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~13                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~52                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~52                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~53                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~53                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux63~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux63~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~54                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~54                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~55                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~55                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~56                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~56                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux63~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux63~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~4                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~4                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~5                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~5                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~6                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~6                                                                                    ; combout          ;
; |spets_fpga|portr[4]                                                                                                               ; |spets_fpga|portr[4]                                                                                                               ; q                ;
; |spets_fpga|dataI~61                                                                                                               ; |spets_fpga|dataI~61                                                                                                               ; combout          ;
; |spets_fpga|dataI~62                                                                                                               ; |spets_fpga|dataI~62                                                                                                               ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[4]~12          ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[4]~12          ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[4]~13          ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[4]~13          ; combout          ;
; |spets_fpga|dataI~63                                                                                                               ; |spets_fpga|dataI~63                                                                                                               ; combout          ;
; |spets_fpga|SPI:SD|MS16X8:inst4|inst12                                                                                             ; |spets_fpga|SPI:SD|MS16X8:inst4|inst12                                                                                             ; combout          ;
; |spets_fpga|dataI~64                                                                                                               ; |spets_fpga|dataI~64                                                                                                               ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[3]~14          ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[3]~14          ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[3]~15          ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[3]~15          ; combout          ;
; |spets_fpga|portr[3]                                                                                                               ; |spets_fpga|portr[3]                                                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~19                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~19                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~20                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~20                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~21                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~21                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~22                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~22                                                                                   ; combout          ;
; |spets_fpga|dataI~65                                                                                                               ; |spets_fpga|dataI~65                                                                                                               ; combout          ;
; |spets_fpga|dataI~66                                                                                                               ; |spets_fpga|dataI~66                                                                                                               ; combout          ;
; |spets_fpga|dataI~67                                                                                                               ; |spets_fpga|dataI~67                                                                                                               ; combout          ;
; |spets_fpga|dataI~68                                                                                                               ; |spets_fpga|dataI~68                                                                                                               ; combout          ;
; |spets_fpga|dataI~69                                                                                                               ; |spets_fpga|dataI~69                                                                                                               ; combout          ;
; |spets_fpga|dataI~70                                                                                                               ; |spets_fpga|dataI~70                                                                                                               ; combout          ;
; |spets_fpga|dataI~71                                                                                                               ; |spets_fpga|dataI~71                                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][0]~1                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][0]~1                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][0]~2                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][0]~2                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][0]~3                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][0]~3                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][0]~4                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][0]~4                                                                         ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[7]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[7]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal0~0                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal0~0                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[6]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[6]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[4]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[4]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[8]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[8]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[3]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[3]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[5]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[5]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[2]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[2]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Equal0~1                                                                                        ; |spets_fpga|spetskeyboard:spetskey|Equal0~1                                                                                        ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|state.1000                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.1000                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|state.0010                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.0010                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Selector13~0                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector13~0                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|state.0001                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.0001                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|state.0111                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.0111                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|state.0000                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.0000                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|state.0110                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.0110                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Selector13~1                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector13~1                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector13~2                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector13~2                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector13~3                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector13~3                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector11~0                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector11~0                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector6~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector6~0                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][0]~1                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][0]~1                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][0]~2                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][0]~2                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][0]~3                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][0]~3                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][0]~4                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][0]~4                                                                         ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[1]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[1]                                                                  ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~_emulated                                                                                   ; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~_emulated                                                                                   ; q                ;
; |spets_fpga|sd_i[6]                                                                                                                ; |spets_fpga|sd_i[6]                                                                                                                ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~head_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~head_lut                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|inst11                                                                                                          ; |spets_fpga|SPI:SD|inst11                                                                                                          ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst46                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst46                                                                                             ; q                ;
; |spets_fpga|sd_i[1]                                                                                                                ; |spets_fpga|sd_i[1]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~5                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~5                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~6                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~6                                                                                               ; combout          ;
; |spets_fpga|cd_in~0                                                                                                                ; |spets_fpga|cd_in~0                                                                                                                ; combout          ;
; |spets_fpga|cd_in[0]~1                                                                                                             ; |spets_fpga|cd_in[0]~1                                                                                                             ; combout          ;
; |spets_fpga|cd_in[0]~2                                                                                                             ; |spets_fpga|cd_in[0]~2                                                                                                             ; combout          ;
; |spets_fpga|cd_in[0]~3                                                                                                             ; |spets_fpga|cd_in[0]~3                                                                                                             ; combout          ;
; |spets_fpga|cd_in[0]~4                                                                                                             ; |spets_fpga|cd_in[0]~4                                                                                                             ; combout          ;
; |spets_fpga|cd_in~6                                                                                                                ; |spets_fpga|cd_in~6                                                                                                                ; combout          ;
; |spets_fpga|cd_in~7                                                                                                                ; |spets_fpga|cd_in~7                                                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~7                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~7                                                                                               ; combout          ;
; |spets_fpga|cd_in~8                                                                                                                ; |spets_fpga|cd_in~8                                                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~8                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~8                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~9                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~9                                                                                               ; combout          ;
; |spets_fpga|cd_in~10                                                                                                               ; |spets_fpga|cd_in~10                                                                                                               ; combout          ;
; |spets_fpga|screen_pre~0                                                                                                           ; |spets_fpga|screen_pre~0                                                                                                           ; combout          ;
; |spets_fpga|screen_pre~1                                                                                                           ; |spets_fpga|screen_pre~1                                                                                                           ; combout          ;
; |spets_fpga|screen_pre~2                                                                                                           ; |spets_fpga|screen_pre~2                                                                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|test_key~0                                                                                      ; |spets_fpga|spetskeyboard:spetskey|test_key~0                                                                                      ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|test_key~1                                                                                      ; |spets_fpga|spetskeyboard:spetskey|test_key~1                                                                                      ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|test_key~2                                                                                      ; |spets_fpga|spetskeyboard:spetskey|test_key~2                                                                                      ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode157w[2]~1 ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode157w[2]~1 ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[1]                        ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[1]                        ; q                ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode157w[2]~2 ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode157w[2]~2 ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[0]                        ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[0]                        ; q                ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode143w[2]   ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode143w[2]   ; combout          ;
; |spets_fpga|portb[2]                                                                                                               ; |spets_fpga|portb[2]                                                                                                               ; q                ;
; |spets_fpga|portb1~0                                                                                                               ; |spets_fpga|portb1~0                                                                                                               ; combout          ;
; |spets_fpga|porta[0]                                                                                                               ; |spets_fpga|porta[0]                                                                                                               ; q                ;
; |spets_fpga|porta1~0                                                                                                               ; |spets_fpga|porta1~0                                                                                                               ; combout          ;
; |spets_fpga|metod~1                                                                                                                ; |spets_fpga|metod~1                                                                                                                ; combout          ;
; |spets_fpga|metod~2                                                                                                                ; |spets_fpga|metod~2                                                                                                                ; combout          ;
; |spets_fpga|metod~3                                                                                                                ; |spets_fpga|metod~3                                                                                                                ; combout          ;
; |spets_fpga|portb[4]                                                                                                               ; |spets_fpga|portb[4]                                                                                                               ; q                ;
; |spets_fpga|portb1~1                                                                                                               ; |spets_fpga|portb1~1                                                                                                               ; combout          ;
; |spets_fpga|porta[2]                                                                                                               ; |spets_fpga|porta[2]                                                                                                               ; q                ;
; |spets_fpga|porta1~1                                                                                                               ; |spets_fpga|porta1~1                                                                                                               ; combout          ;
; |spets_fpga|portb[5]                                                                                                               ; |spets_fpga|portb[5]                                                                                                               ; q                ;
; |spets_fpga|portb1~2                                                                                                               ; |spets_fpga|portb1~2                                                                                                               ; combout          ;
; |spets_fpga|porta[3]                                                                                                               ; |spets_fpga|porta[3]                                                                                                               ; q                ;
; |spets_fpga|porta1~2                                                                                                               ; |spets_fpga|porta1~2                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|press_release                                                                                   ; |spets_fpga|spetskeyboard:spetskey|press_release                                                                                   ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[3]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[3]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[5]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[5]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~10                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~10                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[2]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[2]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[4]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[4]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|strobe                                                                                          ; |spets_fpga|spetskeyboard:spetskey|strobe                                                                                          ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[7]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[7]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~11                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~11                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[6]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[6]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[1]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[1]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]~4                                                                              ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]~4                                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[0]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[0]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~12                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~12                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][3]~5                                                                              ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][3]~5                                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~13                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~13                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~6                                                                                    ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~6                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]~7                                                                              ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]~7                                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]~8                                                                              ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]~8                                                                              ; combout          ;
; |spets_fpga|portb[6]                                                                                                               ; |spets_fpga|portb[6]                                                                                                               ; q                ;
; |spets_fpga|portb1~3                                                                                                               ; |spets_fpga|portb1~3                                                                                                               ; combout          ;
; |spets_fpga|porta[4]                                                                                                               ; |spets_fpga|porta[4]                                                                                                               ; q                ;
; |spets_fpga|porta1~3                                                                                                               ; |spets_fpga|porta1~3                                                                                                               ; combout          ;
; |spets_fpga|portb[7]                                                                                                               ; |spets_fpga|portb[7]                                                                                                               ; q                ;
; |spets_fpga|portb1~4                                                                                                               ; |spets_fpga|portb1~4                                                                                                               ; combout          ;
; |spets_fpga|porta[5]                                                                                                               ; |spets_fpga|porta[5]                                                                                                               ; q                ;
; |spets_fpga|porta1~4                                                                                                               ; |spets_fpga|porta1~4                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~14                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~14                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~15                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~15                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~16                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~16                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~17                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~17                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][5]~9                                                                              ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][5]~9                                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~10                                                                                   ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~10                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][4]~11                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][4]~11                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][4]~12                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][4]~12                                                                             ; combout          ;
; |spets_fpga|portb[3]                                                                                                               ; |spets_fpga|portb[3]                                                                                                               ; q                ;
; |spets_fpga|portb1~5                                                                                                               ; |spets_fpga|portb1~5                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~18                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~18                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~19                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~19                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~20                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~20                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][1]~13                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][1]~13                                                                             ; combout          ;
; |spets_fpga|porta[1]                                                                                                               ; |spets_fpga|porta[1]                                                                                                               ; q                ;
; |spets_fpga|porta1~5                                                                                                               ; |spets_fpga|porta1~5                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~21                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~21                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~22                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~22                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][0]~14                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][0]~14                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~23                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~23                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~24                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~24                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][0]~15                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][0]~15                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~25                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~25                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~26                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~26                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~27                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~27                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][0]~16                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][0]~16                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~17                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~17                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~18                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~18                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~19                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~19                                                                             ; combout          ;
; |spets_fpga|porta[6]                                                                                                               ; |spets_fpga|porta[6]                                                                                                               ; q                ;
; |spets_fpga|porta1~6                                                                                                               ; |spets_fpga|porta1~6                                                                                                               ; combout          ;
; |spets_fpga|porta[7]                                                                                                               ; |spets_fpga|porta[7]                                                                                                               ; q                ;
; |spets_fpga|porta1~7                                                                                                               ; |spets_fpga|porta1~7                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~28                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~28                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][0]~20                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][0]~20                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~29                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~29                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][0]~21                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][0]~21                                                                             ; combout          ;
; |spets_fpga|portc[0]                                                                                                               ; |spets_fpga|portc[0]                                                                                                               ; q                ;
; |spets_fpga|portc1~0                                                                                                               ; |spets_fpga|portc1~0                                                                                                               ; combout          ;
; |spets_fpga|portc[1]                                                                                                               ; |spets_fpga|portc[1]                                                                                                               ; q                ;
; |spets_fpga|portc1~1                                                                                                               ; |spets_fpga|portc1~1                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][0]~22                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][0]~22                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~30                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~30                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][0]~23                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][0]~23                                                                             ; combout          ;
; |spets_fpga|portc[2]                                                                                                               ; |spets_fpga|portc[2]                                                                                                               ; q                ;
; |spets_fpga|portc1~2                                                                                                               ; |spets_fpga|portc1~2                                                                                                               ; combout          ;
; |spets_fpga|portc[3]                                                                                                               ; |spets_fpga|portc[3]                                                                                                               ; q                ;
; |spets_fpga|portc1~3                                                                                                               ; |spets_fpga|portc1~3                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~31                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~31                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~32                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~32                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][0]~24                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][0]~24                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][0]~25                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][0]~25                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~33                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~33                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][0]~26                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][0]~26                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]~27                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]~27                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]~28                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]~28                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]~29                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]~29                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~34                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~34                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~35                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~35                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~36                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~36                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][1]~30                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][1]~30                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~37                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~37                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~38                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~38                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][2]~31                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][2]~31                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~39                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~39                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][3]~32                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][3]~32                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~33                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~33                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~34                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~34                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~35                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~35                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~36                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~36                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~37                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~37                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~40                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~40                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][5]~38                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][5]~38                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~41                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~41                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][3]~39                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][3]~39                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~42                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~42                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][1]~40                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][1]~40                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][5]~41                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][5]~41                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]~42                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]~42                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]~43                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]~43                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]~44                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]~44                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]~45                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]~45                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~43                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~43                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][2]~46                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][2]~46                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~44                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~44                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][2]~47                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][2]~47                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~45                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~45                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][2]~48                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][2]~48                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][2]~49                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][2]~49                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~46                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~46                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][2]~50                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][2]~50                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~47                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~47                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][2]~51                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][2]~51                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][2]~52                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][2]~52                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~48                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~48                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~49                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~49                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][2]~53                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][2]~53                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~50                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~50                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][2]~54                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][2]~54                                                                             ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~_emulated                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~_emulated                                                                                    ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~head_lut                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~head_lut                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~51                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~51                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|shift~0                                                                                         ; |spets_fpga|spetskeyboard:spetskey|shift~0                                                                                         ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|shift~1                                                                                         ; |spets_fpga|spetskeyboard:spetskey|shift~1                                                                                         ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|shift~2                                                                                         ; |spets_fpga|spetskeyboard:spetskey|shift~2                                                                                         ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~52                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~52                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][1]~55                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][1]~55                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][3]~56                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][3]~56                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~57                                                                                   ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~57                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][4]~58                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][4]~58                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][4]~59                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][4]~59                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~53                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~53                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][5]~60                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][5]~60                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~54                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~54                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][3]~61                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][3]~61                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][5]~62                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][5]~62                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~63                                                                                   ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~63                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][4]~64                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][4]~64                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][4]~65                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][4]~65                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][1]~66                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][1]~66                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~55                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~55                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][1]~67                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][1]~67                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][1]~68                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][1]~68                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][1]~69                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][1]~69                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][1]~70                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][1]~70                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~56                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~56                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][1]~71                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][1]~71                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][1]~72                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][1]~72                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][1]~73                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][1]~73                                                                             ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~_emulated                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~_emulated                                                                                    ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~head_lut                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~head_lut                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][3]~74                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][3]~74                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][5]~75                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][5]~75                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~76                                                                                   ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~76                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][4]~77                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][4]~77                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][4]~78                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][4]~78                                                                             ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~_emulated                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~_emulated                                                                                    ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~head_lut                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~head_lut                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][5]~79                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][5]~79                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~80                                                                                   ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~80                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][4]~81                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][4]~81                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][4]~82                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][4]~82                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][3]~83                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][3]~83                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][3]~84                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][3]~84                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][3]~85                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][3]~85                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~57                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~57                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][3]~86                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][3]~86                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][3]~87                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][3]~87                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][3]~88                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][3]~88                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~89                                                                                   ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~89                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][4]~90                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][4]~90                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][4]~91                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][4]~91                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][5]~92                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][5]~92                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][5]~93                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][5]~93                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][5]~94                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][5]~94                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][5]~95                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][5]~95                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~58                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~58                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][5]~96                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][5]~96                                                                             ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~_emulated                                                                                   ; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~_emulated                                                                                   ; q                ;
; |spets_fpga|sd_i[5]                                                                                                                ; |spets_fpga|sd_i[5]                                                                                                                ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~head_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~head_lut                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]~97                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]~97                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~98                                                                                   ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~98                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]~99                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]~99                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]~100                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]~100                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~101                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~101                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~102                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~102                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~103                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~103                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~104                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~104                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][4]~105                                                                           ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][4]~105                                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][4]~106                                                                           ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][4]~106                                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~107                                                                                  ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~107                                                                                  ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]~108                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]~108                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~2                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~2                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~3                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~3                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC~4                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|ACC~4                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC~5                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|ACC~5                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC~6                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|ACC~6                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC~7                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|ACC~7                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC~8                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|ACC~8                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC~9                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|ACC~9                                                                                              ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~_emulated                                                                                   ; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~_emulated                                                                                   ; q                ;
; |spets_fpga|sd_i[4]                                                                                                                ; |spets_fpga|sd_i[4]                                                                                                                ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~head_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~head_lut                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~_emulated                                                                                   ; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~_emulated                                                                                   ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~head_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~head_lut                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_rising_edge_marker                                     ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_rising_edge_marker                                     ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|ps2_clk_s                                                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|ps2_clk_s                                                             ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal2~1                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal2~1                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal2~2                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal2~2                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal2~3                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal2~3                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack                                      ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]~7                                                        ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]~7                                                        ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[9]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[9]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m2_state                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m2_state                                                              ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Selector4~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector4~0                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector9~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector9~0                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|state.0101                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.0101                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|state.1010                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.1010                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Selector3~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector3~0                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector3~1                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector3~1                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector8~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector8~0                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector8~1                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector8~1                                                                                     ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~data_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~data_lut                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst45                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst45                                                                                             ; q                ;
; |spets_fpga|portb[2]~0                                                                                                             ; |spets_fpga|portb[2]~0                                                                                                             ; combout          ;
; |spets_fpga|porta[0]~0                                                                                                             ; |spets_fpga|porta[0]~0                                                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|WideOr1~0                                                                                       ; |spets_fpga|spetskeyboard:spetskey|WideOr1~0                                                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|WideOr1~1                                                                                       ; |spets_fpga|spetskeyboard:spetskey|WideOr1~1                                                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|WideOr1~2                                                                                       ; |spets_fpga|spetskeyboard:spetskey|WideOr1~2                                                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector22~0                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector22~0                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[5]~0                                                                                      ; |spets_fpga|spetskeyboard:spetskey|sp_kb[5]~0                                                                                      ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector23~0                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector23~0                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector23~1                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector23~1                                                                                    ; combout          ;
; |spets_fpga|portc[0]~0                                                                                                             ; |spets_fpga|portc[0]~0                                                                                                             ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~data_lut                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~data_lut                                                                                     ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~data_lut                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~data_lut                                                                                     ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~data_lut                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~data_lut                                                                                     ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~data_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~data_lut                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~data_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~data_lut                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~data_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~data_lut                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_wait_clk_h                                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_wait_clk_h                                             ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal3~0                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal3~0                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal3~1                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal3~1                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal3~2                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal3~2                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_next_state.m1_tx_rising_edge_marker~0                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_next_state.m1_tx_rising_edge_marker~0                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_next_state.m1_rx_falling_edge_marker~0                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_next_state.m1_rx_falling_edge_marker~0                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_rx_rising_edge_marker                                     ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_rx_rising_edge_marker                                     ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|ps2_data_s                                                            ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|ps2_data_s                                                            ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_done_recovery                                          ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_done_recovery                                          ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_error_no_keyboard_ack                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_error_no_keyboard_ack                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector1~0                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector1~0                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal1~0                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal1~0                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_clk_h                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_clk_h                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector6~0                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector6~0                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[10]                                                                 ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[10]                                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2rden                                                                                         ; |spets_fpga|spetskeyboard:spetskey|ps2rden                                                                                         ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m2_next_state~0                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m2_next_state~0                                                       ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst44                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst44                                                                                             ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_clk_l                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_clk_l                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector2~0                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector2~0                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_next_state.m1_rx_rising_edge_marker~0                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_next_state.m1_rx_rising_edge_marker~0                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector7~0                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector7~0                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector8~0                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector8~0                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector4~0                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector4~0                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector2~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector2~0                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector2~1                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector2~1                                                                                     ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst42                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst42                                                                                             ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector5~0                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector5~0                                                           ; combout          ;
; |spets_fpga|ram~23                                                                                                                 ; |spets_fpga|ram~23                                                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux38~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux38~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~64                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~64                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~65                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~65                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~66                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~66                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux96~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux96~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~57                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~57                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~58                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~58                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~6                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~6                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~37                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~37                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~52                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~52                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux80~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux80~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~7                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~7                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~49                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~49                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux82~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux82~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[0]~9                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[0]~9                                                                                      ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector27~5                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector27~5                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~50                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~50                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~51                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~51                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~52                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~52                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~53                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~53                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~54                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~54                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~55                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~55                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~56                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~56                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~57                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~57                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~58                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~58                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~59                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~59                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~60                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~60                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~61                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~61                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~14                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~14                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~6                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~6                                                                            ; combout          ;
; |spets_fpga|dataI[6]~72                                                                                                            ; |spets_fpga|dataI[6]~72                                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~59                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~59                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~60                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~60                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~61                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~61                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~62                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~62                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~63                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~63                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~38                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~38                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~67                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~67                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~68                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~68                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~10                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~10                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~10                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~10                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux85~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux85~3                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~109                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~109                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~59                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~59                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~60                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~60                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~61                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~61                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]~110                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]~110                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|press_release~2                                                                                 ; |spets_fpga|spetskeyboard:spetskey|press_release~2                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~64                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~64                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~14                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~14                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~69                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~69                                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][2]~111                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][2]~111                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][2]~112                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][2]~112                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~39                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~39                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~40                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~40                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~65                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~65                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~66                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~66                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~41                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~41                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~42                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~42                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux12~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux12~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux12~2                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux12~2                                                                                ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|mx_st_key~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|mx_st_key~0                                                                                     ; combout          ;
; |spets_fpga|AddrSelector:AS|inst11~0                                                                                               ; |spets_fpga|AddrSelector:AS|inst11~0                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[0]~0                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[0]~0                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|Divider:inst|inst3~0                                                                                            ; |spets_fpga|SPI:SD|Divider:inst|inst3~0                                                                                            ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst46~0                                                                                           ; |spets_fpga|SPI:SD|SPIReg:inst1|inst46~0                                                                                           ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst45~0                                                                                           ; |spets_fpga|SPI:SD|SPIReg:inst1|inst45~0                                                                                           ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst44~0                                                                                           ; |spets_fpga|SPI:SD|SPIReg:inst1|inst44~0                                                                                           ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst42~0                                                                                           ; |spets_fpga|SPI:SD|SPIReg:inst1|inst42~0                                                                                           ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~latch                                                                                       ; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~latch                                                                                       ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~latch                                                                                       ; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~latch                                                                                       ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~latch                                                                                        ; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~latch                                                                                        ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~latch                                                                                        ; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~latch                                                                                        ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~latch                                                                                        ; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~latch                                                                                        ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~latch                                                                                       ; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~latch                                                                                       ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~latch                                                                                       ; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~latch                                                                                       ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~latch                                                                                       ; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~latch                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~_wirecell                                                                                   ; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~_wirecell                                                                                   ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[7]~_wirecell                                                                                   ; |spets_fpga|T8080se:VM80|T80:u0|ACC[7]~_wirecell                                                                                   ; combout          ;
; |spets_fpga|rxd                                                                                                                    ; |spets_fpga|rxd                                                                                                                    ; padout           ;
; |spets_fpga|h_sync~output                                                                                                          ; |spets_fpga|h_sync~output                                                                                                          ; o                ;
; |spets_fpga|h_sync                                                                                                                 ; |spets_fpga|h_sync                                                                                                                 ; padout           ;
; |spets_fpga|v_sync~output                                                                                                          ; |spets_fpga|v_sync~output                                                                                                          ; o                ;
; |spets_fpga|v_sync                                                                                                                 ; |spets_fpga|v_sync                                                                                                                 ; padout           ;
; |spets_fpga|red~output                                                                                                             ; |spets_fpga|red~output                                                                                                             ; o                ;
; |spets_fpga|red                                                                                                                    ; |spets_fpga|red                                                                                                                    ; padout           ;
; |spets_fpga|green~output                                                                                                           ; |spets_fpga|green~output                                                                                                           ; o                ;
; |spets_fpga|green                                                                                                                  ; |spets_fpga|green                                                                                                                  ; padout           ;
; |spets_fpga|blue~output                                                                                                            ; |spets_fpga|blue~output                                                                                                            ; o                ;
; |spets_fpga|blue                                                                                                                   ; |spets_fpga|blue                                                                                                                   ; padout           ;
; |spets_fpga|rb~output                                                                                                              ; |spets_fpga|rb~output                                                                                                              ; o                ;
; |spets_fpga|rb                                                                                                                     ; |spets_fpga|rb                                                                                                                     ; padout           ;
; |spets_fpga|gb~output                                                                                                              ; |spets_fpga|gb~output                                                                                                              ; o                ;
; |spets_fpga|gb                                                                                                                     ; |spets_fpga|gb                                                                                                                     ; padout           ;
; |spets_fpga|bb~output                                                                                                              ; |spets_fpga|bb~output                                                                                                              ; o                ;
; |spets_fpga|bb                                                                                                                     ; |spets_fpga|bb                                                                                                                     ; padout           ;
; |spets_fpga|ma[0]~output                                                                                                           ; |spets_fpga|ma[0]~output                                                                                                           ; o                ;
; |spets_fpga|ma[0]                                                                                                                  ; |spets_fpga|ma[0]                                                                                                                  ; padout           ;
; |spets_fpga|ma[1]~output                                                                                                           ; |spets_fpga|ma[1]~output                                                                                                           ; o                ;
; |spets_fpga|ma[1]                                                                                                                  ; |spets_fpga|ma[1]                                                                                                                  ; padout           ;
; |spets_fpga|ma[2]~output                                                                                                           ; |spets_fpga|ma[2]~output                                                                                                           ; o                ;
; |spets_fpga|ma[2]                                                                                                                  ; |spets_fpga|ma[2]                                                                                                                  ; padout           ;
; |spets_fpga|ma[3]~output                                                                                                           ; |spets_fpga|ma[3]~output                                                                                                           ; o                ;
; |spets_fpga|ma[3]                                                                                                                  ; |spets_fpga|ma[3]                                                                                                                  ; padout           ;
; |spets_fpga|ma[4]~output                                                                                                           ; |spets_fpga|ma[4]~output                                                                                                           ; o                ;
; |spets_fpga|ma[4]                                                                                                                  ; |spets_fpga|ma[4]                                                                                                                  ; padout           ;
; |spets_fpga|ma[5]~output                                                                                                           ; |spets_fpga|ma[5]~output                                                                                                           ; o                ;
; |spets_fpga|ma[5]                                                                                                                  ; |spets_fpga|ma[5]                                                                                                                  ; padout           ;
; |spets_fpga|ma[6]~output                                                                                                           ; |spets_fpga|ma[6]~output                                                                                                           ; o                ;
; |spets_fpga|ma[6]                                                                                                                  ; |spets_fpga|ma[6]                                                                                                                  ; padout           ;
; |spets_fpga|ma[7]~output                                                                                                           ; |spets_fpga|ma[7]~output                                                                                                           ; o                ;
; |spets_fpga|ma[7]                                                                                                                  ; |spets_fpga|ma[7]                                                                                                                  ; padout           ;
; |spets_fpga|ma[9]~output                                                                                                           ; |spets_fpga|ma[9]~output                                                                                                           ; o                ;
; |spets_fpga|ma[9]                                                                                                                  ; |spets_fpga|ma[9]                                                                                                                  ; padout           ;
; |spets_fpga|ma[10]~output                                                                                                          ; |spets_fpga|ma[10]~output                                                                                                          ; o                ;
; |spets_fpga|ma[10]                                                                                                                 ; |spets_fpga|ma[10]                                                                                                                 ; padout           ;
; |spets_fpga|ma[11]~output                                                                                                          ; |spets_fpga|ma[11]~output                                                                                                          ; o                ;
; |spets_fpga|ma[11]                                                                                                                 ; |spets_fpga|ma[11]                                                                                                                 ; padout           ;
; |spets_fpga|ma[12]~output                                                                                                          ; |spets_fpga|ma[12]~output                                                                                                          ; o                ;
; |spets_fpga|ma[12]                                                                                                                 ; |spets_fpga|ma[12]                                                                                                                 ; padout           ;
; |spets_fpga|ma[13]~output                                                                                                          ; |spets_fpga|ma[13]~output                                                                                                          ; o                ;
; |spets_fpga|ma[13]                                                                                                                 ; |spets_fpga|ma[13]                                                                                                                 ; padout           ;
; |spets_fpga|ma[14]~output                                                                                                          ; |spets_fpga|ma[14]~output                                                                                                          ; o                ;
; |spets_fpga|ma[14]                                                                                                                 ; |spets_fpga|ma[14]                                                                                                                 ; padout           ;
; |spets_fpga|ma[17]~output                                                                                                          ; |spets_fpga|ma[17]~output                                                                                                          ; o                ;
; |spets_fpga|ma[17]                                                                                                                 ; |spets_fpga|ma[17]                                                                                                                 ; padout           ;
; |spets_fpga|ma[18]~output                                                                                                          ; |spets_fpga|ma[18]~output                                                                                                          ; o                ;
; |spets_fpga|ma[18]                                                                                                                 ; |spets_fpga|ma[18]                                                                                                                 ; padout           ;
; |spets_fpga|ma[19]~output                                                                                                          ; |spets_fpga|ma[19]~output                                                                                                          ; o                ;
; |spets_fpga|ma[19]                                                                                                                 ; |spets_fpga|ma[19]                                                                                                                 ; padout           ;
; |spets_fpga|ram_we~output                                                                                                          ; |spets_fpga|ram_we~output                                                                                                          ; o                ;
; |spets_fpga|ram_we                                                                                                                 ; |spets_fpga|ram_we                                                                                                                 ; padout           ;
; |spets_fpga|ram_ce~output                                                                                                          ; |spets_fpga|ram_ce~output                                                                                                          ; o                ;
; |spets_fpga|ram_ce                                                                                                                 ; |spets_fpga|ram_ce                                                                                                                 ; padout           ;
; |spets_fpga|mosi~output                                                                                                            ; |spets_fpga|mosi~output                                                                                                            ; o                ;
; |spets_fpga|mosi                                                                                                                   ; |spets_fpga|mosi                                                                                                                   ; padout           ;
; |spets_fpga|sd_clk~output                                                                                                          ; |spets_fpga|sd_clk~output                                                                                                          ; o                ;
; |spets_fpga|sd_clk                                                                                                                 ; |spets_fpga|sd_clk                                                                                                                 ; padout           ;
; |spets_fpga|sd_cs~output                                                                                                           ; |spets_fpga|sd_cs~output                                                                                                           ; o                ;
; |spets_fpga|sd_cs                                                                                                                  ; |spets_fpga|sd_cs                                                                                                                  ; padout           ;
; |spets_fpga|led_red~output                                                                                                         ; |spets_fpga|led_red~output                                                                                                         ; o                ;
; |spets_fpga|led_red                                                                                                                ; |spets_fpga|led_red                                                                                                                ; padout           ;
; |spets_fpga|led_green~output                                                                                                       ; |spets_fpga|led_green~output                                                                                                       ; o                ;
; |spets_fpga|led_green                                                                                                              ; |spets_fpga|led_green                                                                                                              ; padout           ;
; |spets_fpga|md[0]~input                                                                                                            ; |spets_fpga|md[0]~input                                                                                                            ; o                ;
; |spets_fpga|md[1]~input                                                                                                            ; |spets_fpga|md[1]~input                                                                                                            ; o                ;
; |spets_fpga|md[2]~input                                                                                                            ; |spets_fpga|md[2]~input                                                                                                            ; o                ;
; |spets_fpga|md[3]~input                                                                                                            ; |spets_fpga|md[3]~input                                                                                                            ; o                ;
; |spets_fpga|md[4]~input                                                                                                            ; |spets_fpga|md[4]~input                                                                                                            ; o                ;
; |spets_fpga|md[5]~input                                                                                                            ; |spets_fpga|md[5]~input                                                                                                            ; o                ;
; |spets_fpga|md[6]~input                                                                                                            ; |spets_fpga|md[6]~input                                                                                                            ; o                ;
; |spets_fpga|md[7]~input                                                                                                            ; |spets_fpga|md[7]~input                                                                                                            ; o                ;
; |spets_fpga|sd_ins~input                                                                                                           ; |spets_fpga|sd_ins~input                                                                                                           ; o                ;
; |spets_fpga|sd_ins                                                                                                                 ; |spets_fpga|sd_ins                                                                                                                 ; padout           ;
; |spets_fpga|miso~input                                                                                                             ; |spets_fpga|miso~input                                                                                                             ; o                ;
; |spets_fpga|miso                                                                                                                   ; |spets_fpga|miso                                                                                                                   ; padout           ;
; |spets_fpga|ps2_clk~input                                                                                                          ; |spets_fpga|ps2_clk~input                                                                                                          ; o                ;
; |spets_fpga|ps2_clk                                                                                                                ; |spets_fpga|ps2_clk                                                                                                                ; padout           ;
; |spets_fpga|ps2_data~input                                                                                                         ; |spets_fpga|ps2_data~input                                                                                                         ; o                ;
; |spets_fpga|ps2_data                                                                                                               ; |spets_fpga|ps2_data                                                                                                               ; padout           ;
; |spets_fpga|hcnt[8]~clkctrl                                                                                                        ; |spets_fpga|hcnt[8]~clkctrl                                                                                                        ; outclk           ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst~clkctrl                                                                                       ; |spets_fpga|SPI:SD|SPIReg:inst1|inst~clkctrl                                                                                       ; outclk           ;
; |spets_fpga|AddrSelector:AS|inst8~clkctrl                                                                                          ; |spets_fpga|AddrSelector:AS|inst8~clkctrl                                                                                          ; outclk           ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst43~clkctrl                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst43~clkctrl                                                                                     ; outclk           ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst41~clkctrl                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst41~clkctrl                                                                                     ; outclk           ;
; |spets_fpga|spetskeyboard:spetskey|res_key~clkctrl                                                                                 ; |spets_fpga|spetskeyboard:spetskey|res_key~clkctrl                                                                                 ; outclk           ;
; |spets_fpga|SPI:SD|inst18~clkctrl                                                                                                  ; |spets_fpga|SPI:SD|inst18~clkctrl                                                                                                  ; outclk           ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[0]~feeder                 ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[0]~feeder                 ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[1]~feeder                 ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[1]~feeder                 ; combout          ;
; |spets_fpga|red~reg0feeder                                                                                                         ; |spets_fpga|red~reg0feeder                                                                                                         ; combout          ;
; |spets_fpga|green~reg0feeder                                                                                                       ; |spets_fpga|green~reg0feeder                                                                                                       ; combout          ;
; |spets_fpga|blue~reg0feeder                                                                                                        ; |spets_fpga|blue~reg0feeder                                                                                                        ; combout          ;
; |spets_fpga|rb~reg0feeder                                                                                                          ; |spets_fpga|rb~reg0feeder                                                                                                          ; combout          ;
; |spets_fpga|gb~reg0feeder                                                                                                          ; |spets_fpga|gb~reg0feeder                                                                                                          ; combout          ;
; |spets_fpga|bb~reg0feeder                                                                                                          ; |spets_fpga|bb~reg0feeder                                                                                                          ; combout          ;
; |spets_fpga|portr[0]~feeder                                                                                                        ; |spets_fpga|portr[0]~feeder                                                                                                        ; combout          ;
; |spets_fpga|portc[0]~feeder                                                                                                        ; |spets_fpga|portc[0]~feeder                                                                                                        ; combout          ;
; |spets_fpga|porta[0]~feeder                                                                                                        ; |spets_fpga|porta[0]~feeder                                                                                                        ; combout          ;
; |spets_fpga|SPI:SD|inst21~feeder                                                                                                   ; |spets_fpga|SPI:SD|inst21~feeder                                                                                                   ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][0]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][0]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[0]~feeder                                                        ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[0]~feeder                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[2]~feeder                                                        ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[2]~feeder                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[1]~feeder                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[1]~feeder                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][1]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][1]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][1]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][1]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][2]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][2]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][2]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][2]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][2]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][2]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][3]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][3]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][3]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][3]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][4]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][4]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][4]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][4]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][5]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][5]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][5]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][5]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[6]~feeder                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[6]~feeder                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][6]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][6]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][6]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][6]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][7]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][7]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][7]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][7]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][0]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][0]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[0]~feeder                                                        ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[0]~feeder                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][1]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][1]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][1]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][1]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][2]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][2]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][2]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][2]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][3]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][3]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][4]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][4]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][4]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][4]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][5]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][5]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[14]~feeder                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[14]~feeder                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][6]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][6]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][6]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][6]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][6]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][6]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][7]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][7]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][7]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][7]~feeder                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst41~feeder                                                                                      ; |spets_fpga|SPI:SD|SPIReg:inst1|inst41~feeder                                                                                      ; combout          ;
; |spets_fpga|portc[2]~feeder                                                                                                        ; |spets_fpga|portc[2]~feeder                                                                                                        ; combout          ;
; |spets_fpga|portb[2]~feeder                                                                                                        ; |spets_fpga|portb[2]~feeder                                                                                                        ; combout          ;
; |spets_fpga|portc[3]~feeder                                                                                                        ; |spets_fpga|portc[3]~feeder                                                                                                        ; combout          ;
; |spets_fpga|portb[3]~feeder                                                                                                        ; |spets_fpga|portb[3]~feeder                                                                                                        ; combout          ;
; |spets_fpga|sd_i[4]~feeder                                                                                                         ; |spets_fpga|sd_i[4]~feeder                                                                                                         ; combout          ;
; |spets_fpga|portb[4]~feeder                                                                                                        ; |spets_fpga|portb[4]~feeder                                                                                                        ; combout          ;
; |spets_fpga|porta[6]~feeder                                                                                                        ; |spets_fpga|porta[6]~feeder                                                                                                        ; combout          ;
; |spets_fpga|screen~feeder                                                                                                          ; |spets_fpga|screen~feeder                                                                                                          ; combout          ;
; |spets_fpga|vid_c[0]~feeder                                                                                                        ; |spets_fpga|vid_c[0]~feeder                                                                                                        ; combout          ;
; |spets_fpga|vid_bw[1]~feeder                                                                                                       ; |spets_fpga|vid_bw[1]~feeder                                                                                                       ; combout          ;
; |spets_fpga|vid_bw[2]~feeder                                                                                                       ; |spets_fpga|vid_bw[2]~feeder                                                                                                       ; combout          ;
; |spets_fpga|vid_bw[5]~feeder                                                                                                       ; |spets_fpga|vid_bw[5]~feeder                                                                                                       ; combout          ;
; |spets_fpga|vid_bw[6]~feeder                                                                                                       ; |spets_fpga|vid_bw[6]~feeder                                                                                                       ; combout          ;
; |spets_fpga|vid_c[2]~feeder                                                                                                        ; |spets_fpga|vid_c[2]~feeder                                                                                                        ; combout          ;
; |spets_fpga|vid_c[5]~feeder                                                                                                        ; |spets_fpga|vid_c[5]~feeder                                                                                                        ; combout          ;
; |spets_fpga|vid_c[3]~feeder                                                                                                        ; |spets_fpga|vid_c[3]~feeder                                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[1]~feeder                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[1]~feeder                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[6]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[6]~feeder                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[5]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[5]~feeder                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[3]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[3]~feeder                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[7]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[7]~feeder                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[2]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[2]~feeder                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[4]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[4]~feeder                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[1]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[1]~feeder                                                           ; combout          ;
; |spets_fpga|SPI:SD|inst24~feeder                                                                                                   ; |spets_fpga|SPI:SD|inst24~feeder                                                                                                   ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|out_address_reg_a[1]~feeder             ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|out_address_reg_a[1]~feeder             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[8]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[8]~feeder                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[10]~feeder                                                          ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[10]~feeder                                                          ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[9]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[9]~feeder                                                           ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst46~feeder                                                                                      ; |spets_fpga|SPI:SD|SPIReg:inst1|inst46~feeder                                                                                      ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst45~feeder                                                                                      ; |spets_fpga|SPI:SD|SPIReg:inst1|inst45~feeder                                                                                      ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst44~feeder                                                                                      ; |spets_fpga|SPI:SD|SPIReg:inst1|inst44~feeder                                                                                      ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst42~feeder                                                                                      ; |spets_fpga|SPI:SD|SPIReg:inst1|inst42~feeder                                                                                      ; combout          ;
; |spets_fpga|vid_buf[0]~feeder                                                                                                      ; |spets_fpga|vid_buf[0]~feeder                                                                                                      ; combout          ;
; |spets_fpga|vidc_buf[0]~feeder                                                                                                     ; |spets_fpga|vidc_buf[0]~feeder                                                                                                     ; combout          ;
; |spets_fpga|vid_buf[2]~feeder                                                                                                      ; |spets_fpga|vid_buf[2]~feeder                                                                                                      ; combout          ;
; |spets_fpga|vidc_buf[2]~feeder                                                                                                     ; |spets_fpga|vidc_buf[2]~feeder                                                                                                     ; combout          ;
; |spets_fpga|vid_buf[5]~feeder                                                                                                      ; |spets_fpga|vid_buf[5]~feeder                                                                                                      ; combout          ;
; |spets_fpga|vidc_buf[6]~feeder                                                                                                     ; |spets_fpga|vidc_buf[6]~feeder                                                                                                     ; combout          ;
; |spets_fpga|vid_buf[6]~feeder                                                                                                      ; |spets_fpga|vid_buf[6]~feeder                                                                                                      ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst40~feeder                                                                                      ; |spets_fpga|SPI:SD|SPIReg:inst1|inst40~feeder                                                                                      ; combout          ;
; |spets_fpga|np~feeder                                                                                                              ; |spets_fpga|np~feeder                                                                                                              ; combout          ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |spets_fpga|vcnt[1]                                                                                                                ; |spets_fpga|vcnt[1]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[0]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[0]                                                                                               ; q                ;
; |spets_fpga|vcnt[2]                                                                                                                ; |spets_fpga|vcnt[2]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[1]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[1]                                                                                               ; q                ;
; |spets_fpga|vcnt[3]                                                                                                                ; |spets_fpga|vcnt[3]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[2]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[2]                                                                                               ; q                ;
; |spets_fpga|vcnt[4]                                                                                                                ; |spets_fpga|vcnt[4]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[3]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[3]                                                                                               ; q                ;
; |spets_fpga|vcnt[5]                                                                                                                ; |spets_fpga|vcnt[5]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[4]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[4]                                                                                               ; q                ;
; |spets_fpga|vcnt[6]                                                                                                                ; |spets_fpga|vcnt[6]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[5]                                                                                               ; q                ;
; |spets_fpga|vcnt[7]                                                                                                                ; |spets_fpga|vcnt[7]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[6]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[6]                                                                                               ; q                ;
; |spets_fpga|vcnt[8]                                                                                                                ; |spets_fpga|vcnt[8]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[7]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[7]                                                                                               ; q                ;
; |spets_fpga|hcnt[3]                                                                                                                ; |spets_fpga|hcnt[3]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[8]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[8]                                                                                               ; q                ;
; |spets_fpga|hcnt[4]                                                                                                                ; |spets_fpga|hcnt[4]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[9]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A[9]                                                                                               ; q                ;
; |spets_fpga|hcnt[5]                                                                                                                ; |spets_fpga|hcnt[5]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[10]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|A[10]                                                                                              ; q                ;
; |spets_fpga|hcnt[6]                                                                                                                ; |spets_fpga|hcnt[6]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[11]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|A[11]                                                                                              ; q                ;
; |spets_fpga|hcnt[7]                                                                                                                ; |spets_fpga|hcnt[7]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[12]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|A[12]                                                                                              ; q                ;
; |spets_fpga|hcnt[8]                                                                                                                ; |spets_fpga|hcnt[8]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[13]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|A[13]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[14]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|A[14]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[15]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|A[15]                                                                                              ; q                ;
; |spets_fpga|vcnt[9]                                                                                                                ; |spets_fpga|vcnt[9]                                                                                                                ; q                ;
; |spets_fpga|vcnt[0]                                                                                                                ; |spets_fpga|vcnt[0]                                                                                                                ; q                ;
; |spets_fpga|vcnt[0]~10                                                                                                             ; |spets_fpga|vcnt[0]~10                                                                                                             ; combout          ;
; |spets_fpga|vcnt[0]~10                                                                                                             ; |spets_fpga|vcnt[0]~11                                                                                                             ; cout             ;
; |spets_fpga|vcnt[1]~12                                                                                                             ; |spets_fpga|vcnt[1]~12                                                                                                             ; combout          ;
; |spets_fpga|vcnt[1]~12                                                                                                             ; |spets_fpga|vcnt[1]~13                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[0]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[0]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|F[0]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F[0]                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|F[6]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F[6]                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|F[7]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F[7]                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|F[2]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F[2]                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[0]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[0]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~0                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~1                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; portbdataout0    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a1                    ; portbdataout1    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a2                    ; portbdataout2    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a3                    ; portbdataout3    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a4                    ; portbdataout4    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a5                    ; portbdataout5    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a6                    ; portbdataout6    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_3lg1:auto_generated|ram_block1a7                    ; portbdataout7    ;
; |spets_fpga|T8080se:VM80|T80:u0|A[0]~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[0]~0                                                                                             ; combout          ;
; |spets_fpga|vcnt[2]~14                                                                                                             ; |spets_fpga|vcnt[2]~14                                                                                                             ; combout          ;
; |spets_fpga|vcnt[2]~14                                                                                                             ; |spets_fpga|vcnt[2]~15                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[1]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[1]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[1]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[1]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~2                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~3                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[1]~1                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[1]~1                                                                                             ; combout          ;
; |spets_fpga|vcnt[3]~16                                                                                                             ; |spets_fpga|vcnt[3]~16                                                                                                             ; combout          ;
; |spets_fpga|vcnt[3]~16                                                                                                             ; |spets_fpga|vcnt[3]~17                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[2]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[2]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[2]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[2]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~4                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~5                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[2]~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[2]~2                                                                                             ; combout          ;
; |spets_fpga|vcnt[4]~18                                                                                                             ; |spets_fpga|vcnt[4]~18                                                                                                             ; combout          ;
; |spets_fpga|vcnt[4]~18                                                                                                             ; |spets_fpga|vcnt[4]~19                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[3]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[3]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[3]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[3]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~6                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~6                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~6                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~7                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[3]~3                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[3]~3                                                                                             ; combout          ;
; |spets_fpga|vcnt[5]~20                                                                                                             ; |spets_fpga|vcnt[5]~20                                                                                                             ; combout          ;
; |spets_fpga|vcnt[5]~20                                                                                                             ; |spets_fpga|vcnt[5]~21                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[4]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[4]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[4]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[4]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~8                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~8                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~8                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add0~9                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[4]~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[4]~4                                                                                             ; combout          ;
; |spets_fpga|vcnt[6]~22                                                                                                             ; |spets_fpga|vcnt[6]~22                                                                                                             ; combout          ;
; |spets_fpga|vcnt[6]~22                                                                                                             ; |spets_fpga|vcnt[6]~23                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[5]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[5]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[5]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[5]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~10                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~10                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~10                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~11                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]~5                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[5]~5                                                                                             ; combout          ;
; |spets_fpga|vcnt[7]~24                                                                                                             ; |spets_fpga|vcnt[7]~24                                                                                                             ; combout          ;
; |spets_fpga|vcnt[7]~24                                                                                                             ; |spets_fpga|vcnt[7]~25                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[6]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[6]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[6]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[6]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~12                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~12                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~12                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~13                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[6]~6                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[6]~6                                                                                             ; combout          ;
; |spets_fpga|vcnt[8]~26                                                                                                             ; |spets_fpga|vcnt[8]~26                                                                                                             ; combout          ;
; |spets_fpga|vcnt[8]~26                                                                                                             ; |spets_fpga|vcnt[8]~27                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[7]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[7]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[7]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[7]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~14                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~14                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~14                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~15                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[7]~7                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[7]~7                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[8]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[8]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~16                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~16                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~16                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~17                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; portbdataout0    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a1                    ; portbdataout1    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a2                    ; portbdataout2    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a3                    ; portbdataout3    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a4                    ; portbdataout4    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a5                    ; portbdataout5    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a6                    ; portbdataout6    ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a0                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_3lg1:auto_generated|ram_block1a7                    ; portbdataout7    ;
; |spets_fpga|T8080se:VM80|T80:u0|A[8]~8                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[8]~8                                                                                             ; combout          ;
; |spets_fpga|hcnt[4]~17                                                                                                             ; |spets_fpga|hcnt[4]~18                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[9]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|SP[9]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~18                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~18                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~18                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~19                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[9]~9                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|A[9]~9                                                                                             ; combout          ;
; |spets_fpga|hcnt[5]~19                                                                                                             ; |spets_fpga|hcnt[5]~19                                                                                                             ; combout          ;
; |spets_fpga|hcnt[5]~19                                                                                                             ; |spets_fpga|hcnt[5]~20                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[10]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|SP[10]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~20                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~20                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~20                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~21                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[10]~10                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[10]~10                                                                                           ; combout          ;
; |spets_fpga|hcnt[6]~21                                                                                                             ; |spets_fpga|hcnt[6]~21                                                                                                             ; combout          ;
; |spets_fpga|hcnt[6]~21                                                                                                             ; |spets_fpga|hcnt[6]~22                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[11]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|SP[11]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~22                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~22                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~22                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~23                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[11]~11                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[11]~11                                                                                           ; combout          ;
; |spets_fpga|hcnt[7]~23                                                                                                             ; |spets_fpga|hcnt[7]~23                                                                                                             ; combout          ;
; |spets_fpga|hcnt[7]~23                                                                                                             ; |spets_fpga|hcnt[7]~24                                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[12]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|SP[12]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~24                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~24                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~24                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~25                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[12]~12                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[12]~12                                                                                           ; combout          ;
; |spets_fpga|hcnt[8]~25                                                                                                             ; |spets_fpga|hcnt[8]~25                                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[13]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|SP[13]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~26                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~26                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~26                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~27                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[13]~13                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[13]~13                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[14]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|SP[14]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~28                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~28                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~28                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~29                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|A[14]~14                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[14]~14                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[15]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|SP[15]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Add0~30                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add0~30                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[15]~15                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[15]~15                                                                                           ; combout          ;
; |spets_fpga|vcnt[9]~28                                                                                                             ; |spets_fpga|vcnt[9]~28                                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[0]~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[0]~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~0                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~1                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycles[1]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|MCycles[1]                                                                                         ; q                ;
; |spets_fpga|dataI[0]                                                                                                               ; |spets_fpga|dataI[0]                                                                                                               ; q                ;
; |spets_fpga|dataI[5]                                                                                                               ; |spets_fpga|dataI[5]                                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|F[4]                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F[4]                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~0                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~0                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~0                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~1                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~2                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~2                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~2                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~3                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~4                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~4                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~4                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~5                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~6                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~6                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~6                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~7                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~8                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~8                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~8                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~9                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~10                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~10                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~10                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~11                                                                                ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~12                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~12                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~12                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~13                                                                                ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~14                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add3~14                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[6]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[6]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[4]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[4]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[2]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[2]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[1]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[1]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[0]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[0]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add0~1                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add0~1                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[0]~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[0]~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[0]~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[0]~1                                                                               ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[1]~2                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[1]~2                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[1]~2                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[1]~3                                                                               ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[2]~4                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[2]~4                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[2]~4                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[2]~5                                                                               ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[3]~6                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[3]~6                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[3]~6                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_v[3]~7                                                                               ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add0~2                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add0~2                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~1                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~1                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~2                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~2                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~2                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~3                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~4                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~4                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~4                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~5                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~6                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~6                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~6                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~7                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~8                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~8                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~8                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~9                                                                                 ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~10                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Add1~10                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~0                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~0                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F[0]~1                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|F[0]~1                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F[6]~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|F[6]~0                                                                                             ; combout          ;
; |spets_fpga|dataI[4]                                                                                                               ; |spets_fpga|dataI[4]                                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[7]~1                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|ACC[7]~1                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F[7]~3                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|F[7]~3                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F[2]~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|F[2]~2                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~1                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~1                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~1                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~2                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[0]~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[0]~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~0                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~0                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~1                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~1                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~1                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~1                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~2                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[1]~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[1]~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~2                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~3                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~3                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~3                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~3                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~4                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[1]~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[1]~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~2                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~2                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~3                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~3                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~3                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~3                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~4                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[2]~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[2]~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~4                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~5                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~5                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~5                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~5                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~6                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[2]~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[2]~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~4                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~5                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~5                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~5                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~5                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~6                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[3]~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[3]~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~6                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~6                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~6                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~7                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~7                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~7                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~7                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~8                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[3]~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[3]~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~6                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~6                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~6                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~7                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~7                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~7                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~7                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~8                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[4]~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[4]~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~8                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~8                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~8                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add2~9                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~9                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~9                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~9                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add6~10                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~8                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~8                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~8                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add4~9                                                                                             ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~9                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~9                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~9                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|Add7~10                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~5                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~5                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~10                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~10                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~10                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~11                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~11                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~11                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~11                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~12                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[5]~5                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[5]~5                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~10                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~10                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~10                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~11                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~11                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~11                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~11                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~12                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[6]~6                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[6]~6                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~12                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~12                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~12                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~13                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~13                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~13                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~13                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~14                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[6]~6                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[6]~6                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~12                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~12                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~12                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~13                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~13                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~13                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~13                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~14                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[7]~7                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[7]~7                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~14                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~14                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~14                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~15                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~15                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~15                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~15                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~16                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[7]~7                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[7]~7                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~14                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~14                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~14                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~15                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~15                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~15                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~15                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~16                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~17                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~17                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~17                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~18                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[8]~8                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[8]~8                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~16                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~16                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~16                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~17                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~16                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~16                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~16                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~17                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~17                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~17                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~17                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~18                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~18                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~18                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~18                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~19                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~19                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~19                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~19                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~20                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[9]~9                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|SP[9]~9                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~18                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~18                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~18                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~19                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~19                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~19                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~19                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~20                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~21                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~21                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~21                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~22                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[10]~10                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|SP[10]~10                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~20                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~20                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~20                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~21                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~20                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~20                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~20                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~21                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~21                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~21                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~21                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~22                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~22                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~22                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~22                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~23                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~23                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~23                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~23                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~24                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[11]~11                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|SP[11]~11                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~22                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~22                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~22                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~23                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~23                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~23                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~23                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~24                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~25                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~25                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~25                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~26                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[12]~12                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|SP[12]~12                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~24                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~24                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~24                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~25                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~24                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~24                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~24                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~25                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~25                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~25                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~25                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~26                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~26                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~26                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~26                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~27                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~27                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~27                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~27                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~28                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[13]~13                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|SP[13]~13                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~26                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~26                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~26                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~27                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~27                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~27                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~27                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~28                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~29                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~29                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~29                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~30                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[14]~14                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|SP[14]~14                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~28                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~28                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~28                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~29                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~28                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~28                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~28                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~29                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~29                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~29                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~29                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~30                                                                                            ; cout             ;
; |spets_fpga|T8080se:VM80|T80:u0|Add2~30                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add2~30                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add6~31                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add6~31                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[15]~15                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|SP[15]~15                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add4~30                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add4~30                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Add7~31                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Add7~31                                                                                            ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a18                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a18                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a10                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a10                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a2                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a2                            ; portadataout0    ;
; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ram_block1a2                          ; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|q_a[2]                                ; portadataout0    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a1                          ; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|q_a[1]                                ; portadataout0    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a1                          ; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|q_a[2]                                ; portadataout1    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a1                          ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|q_a[1]                              ; portadataout2    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a1                          ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|q_a[2]                              ; portadataout3    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a9                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a9                            ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a17                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a17                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a1                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a1                            ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a25                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a25                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a25                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a26                           ; portadataout1    ;
; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ram_block1a1                          ; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|q_a[1]                                ; portadataout0    ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycles[1]~0                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|MCycles[1]~0                                                                                       ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a16                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a16                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a8                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a8                            ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a0                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a0                            ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a24                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a24                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a24                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a29                           ; portadataout1    ;
; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ram_block1a0                          ; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|q_a[0]                                ; portadataout0    ;
; |spets_fpga|dataI[0]~2                                                                                                             ; |spets_fpga|dataI[0]~2                                                                                                             ; combout          ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a0                          ; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|q_a[0]                                ; portadataout0    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a0                          ; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|q_a[5]                                ; portadataout1    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a0                          ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|q_a[0]                              ; portadataout2    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a0                          ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|q_a[5]                              ; portadataout3    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a13                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a13                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a21                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a21                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a5                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a5                            ; portadataout0    ;
; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ram_block1a5                          ; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|q_a[5]                                ; portadataout0    ;
; |spets_fpga|dataI[5]~0                                                                                                             ; |spets_fpga|dataI[5]~0                                                                                                             ; combout          ;
; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ram_block1a7                          ; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|q_a[7]                                ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a15                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a15                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a23                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a23                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a7                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a7                            ; portadataout0    ;
; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ram_block1a6                          ; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|q_a[6]                                ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a22                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a22                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a14                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a14                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a6                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a6                            ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a30                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a30                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a30                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a31                           ; portadataout1    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a6                          ; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|q_a[6]                                ; portadataout0    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a6                          ; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|q_a[7]                                ; portadataout1    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a6                          ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|q_a[6]                              ; portadataout2    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a6                          ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|q_a[7]                              ; portadataout3    ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[7]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[7]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|F[4]~4                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|F[4]~4                                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~2                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~2                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[6]~3                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[6]~3                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[4]~1                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[4]~1                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[2]~4                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[2]~4                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[1]~5                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[1]~5                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[0]~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[0]~0                                                                                          ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a20                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a20                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a12                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a12                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a4                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a4                            ; portadataout0    ;
; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ram_block1a4                          ; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|q_a[4]                                ; portadataout0    ;
; |spets_fpga|dataI[4]~1                                                                                                             ; |spets_fpga|dataI[4]~1                                                                                                             ; combout          ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a3                          ; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|q_a[3]                                ; portadataout0    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a3                          ; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|q_a[4]                                ; portadataout1    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a3                          ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|q_a[3]                              ; portadataout2    ;
; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ram_block1a3                          ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|q_a[4]                              ; portadataout3    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a11                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a11                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a19                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a19                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a3                            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a3                            ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a27                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a27                           ; portadataout0    ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a27                           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ram_block1a28                           ; portadataout1    ;
; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ram_block1a3                          ; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|q_a[3]                                ; portadataout0    ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[0]                                                          ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[0]                                                          ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]                                                          ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]                                                          ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[3]                                                          ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[3]                                                          ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[2]                                                          ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[2]                                                          ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[6]                                                 ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[6]                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[4]                                                 ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[4]                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[5]                                                 ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[5]                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[7]                                                 ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[7]                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[12]                                                ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[12]                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[8]                                                 ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[8]                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[9]                                                 ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[9]                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[10]                                                ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[10]                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[11]                                                ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[11]                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]~8                                                        ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]~9                                                        ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[2]~10                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[2]~10                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[2]~10                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[2]~11                                                       ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[3]~12                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[3]~12                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[1]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[1]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[0]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[0]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[2]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[2]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[3]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[3]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[8]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[8]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[4]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[4]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[5]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[5]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[6]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[6]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[7]                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[7]                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[5]~23                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[5]~24                                              ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[6]~25                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[6]~25                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[6]~25                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[6]~26                                              ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[7]~27                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[7]~27                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[7]~27                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[7]~28                                              ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[8]~29                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[8]~29                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[8]~29                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[8]~30                                              ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[9]~31                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[9]~31                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[9]~31                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[9]~32                                              ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[10]~33                                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[10]~33                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[10]~33                                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[10]~34                                             ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[11]~35                                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[11]~35                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[11]~35                                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[11]~36                                             ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[12]~37                                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_60usec_count[12]~37                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[0]~9                                                ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[0]~9                                                ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[0]~9                                                ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[0]~10                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[1]~11                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[1]~11                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[1]~11                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[1]~12                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[2]~13                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[2]~13                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[2]~13                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[2]~14                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[3]~15                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[3]~15                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[3]~15                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[3]~16                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[4]~17                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[4]~17                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[4]~17                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[4]~18                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[5]~19                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[5]~19                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[5]~19                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[5]~20                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[6]~21                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[6]~21                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[6]~21                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[6]~22                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[7]~23                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[7]~23                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[7]~23                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[7]~24                                               ; cout             ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[8]~25                                               ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|timer_5usec_count[8]~25                                               ; combout          ;
; |spets_fpga|md[0]~output                                                                                                           ; |spets_fpga|md[0]~output                                                                                                           ; o                ;
; |spets_fpga|md[1]~output                                                                                                           ; |spets_fpga|md[1]~output                                                                                                           ; o                ;
; |spets_fpga|md[2]~output                                                                                                           ; |spets_fpga|md[2]~output                                                                                                           ; o                ;
; |spets_fpga|md[3]~output                                                                                                           ; |spets_fpga|md[3]~output                                                                                                           ; o                ;
; |spets_fpga|md[4]~output                                                                                                           ; |spets_fpga|md[4]~output                                                                                                           ; o                ;
; |spets_fpga|md[5]~output                                                                                                           ; |spets_fpga|md[5]~output                                                                                                           ; o                ;
; |spets_fpga|md[6]~output                                                                                                           ; |spets_fpga|md[6]~output                                                                                                           ; o                ;
; |spets_fpga|md[7]~output                                                                                                           ; |spets_fpga|md[7]~output                                                                                                           ; o                ;
; |spets_fpga|hsync                                                                                                                  ; |spets_fpga|hsync                                                                                                                  ; q                ;
; |spets_fpga|vsync                                                                                                                  ; |spets_fpga|vsync                                                                                                                  ; q                ;
; |spets_fpga|red~reg0                                                                                                               ; |spets_fpga|red~reg0                                                                                                               ; q                ;
; |spets_fpga|green~reg0                                                                                                             ; |spets_fpga|green~reg0                                                                                                             ; q                ;
; |spets_fpga|blue~reg0                                                                                                              ; |spets_fpga|blue~reg0                                                                                                              ; q                ;
; |spets_fpga|rb~reg0                                                                                                                ; |spets_fpga|rb~reg0                                                                                                                ; q                ;
; |spets_fpga|gb~reg0                                                                                                                ; |spets_fpga|gb~reg0                                                                                                                ; q                ;
; |spets_fpga|bb~reg0                                                                                                                ; |spets_fpga|bb~reg0                                                                                                                ; q                ;
; |spets_fpga|snd                                                                                                                    ; |spets_fpga|snd                                                                                                                    ; q                ;
; |spets_fpga|ram~2                                                                                                                  ; |spets_fpga|ram~2                                                                                                                  ; combout          ;
; |spets_fpga|ram~3                                                                                                                  ; |spets_fpga|ram~3                                                                                                                  ; combout          ;
; |spets_fpga|ram~4                                                                                                                  ; |spets_fpga|ram~4                                                                                                                  ; combout          ;
; |spets_fpga|ram~5                                                                                                                  ; |spets_fpga|ram~5                                                                                                                  ; combout          ;
; |spets_fpga|ram~6                                                                                                                  ; |spets_fpga|ram~6                                                                                                                  ; combout          ;
; |spets_fpga|ram~7                                                                                                                  ; |spets_fpga|ram~7                                                                                                                  ; combout          ;
; |spets_fpga|ram~8                                                                                                                  ; |spets_fpga|ram~8                                                                                                                  ; combout          ;
; |spets_fpga|ram~9                                                                                                                  ; |spets_fpga|ram~9                                                                                                                  ; combout          ;
; |spets_fpga|ram~11                                                                                                                 ; |spets_fpga|ram~11                                                                                                                 ; combout          ;
; |spets_fpga|ram~12                                                                                                                 ; |spets_fpga|ram~12                                                                                                                 ; combout          ;
; |spets_fpga|ram~13                                                                                                                 ; |spets_fpga|ram~13                                                                                                                 ; combout          ;
; |spets_fpga|ram~14                                                                                                                 ; |spets_fpga|ram~14                                                                                                                 ; combout          ;
; |spets_fpga|ram~15                                                                                                                 ; |spets_fpga|ram~15                                                                                                                 ; combout          ;
; |spets_fpga|ram~16                                                                                                                 ; |spets_fpga|ram~16                                                                                                                 ; combout          ;
; |spets_fpga|page[0]                                                                                                                ; |spets_fpga|page[0]                                                                                                                ; q                ;
; |spets_fpga|AddrSelector:AS|inst9                                                                                                  ; |spets_fpga|AddrSelector:AS|inst9                                                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|mx_st_key                                                                                       ; |spets_fpga|spetskeyboard:spetskey|mx_st_key                                                                                       ; q                ;
; |spets_fpga|ram~18                                                                                                                 ; |spets_fpga|ram~18                                                                                                                 ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode157w[2]~0 ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode157w[2]~0 ; combout          ;
; |spets_fpga|Equal5~0                                                                                                               ; |spets_fpga|Equal5~0                                                                                                               ; combout          ;
; |spets_fpga|Equal5~1                                                                                                               ; |spets_fpga|Equal5~1                                                                                                               ; combout          ;
; |spets_fpga|Equal5~2                                                                                                               ; |spets_fpga|Equal5~2                                                                                                               ; combout          ;
; |spets_fpga|ram~19                                                                                                                 ; |spets_fpga|ram~19                                                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|WR_n                                                                                                      ; |spets_fpga|T8080se:VM80|WR_n                                                                                                      ; q                ;
; |spets_fpga|ram~20                                                                                                                 ; |spets_fpga|ram~20                                                                                                                 ; combout          ;
; |spets_fpga|page[1]                                                                                                                ; |spets_fpga|page[1]                                                                                                                ; q                ;
; |spets_fpga|ram~22                                                                                                                 ; |spets_fpga|ram~22                                                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|DBIN                                                                                                      ; |spets_fpga|T8080se:VM80|DBIN                                                                                                      ; q                ;
; |spets_fpga|ram_we~0                                                                                                               ; |spets_fpga|ram_we~0                                                                                                               ; combout          ;
; |spets_fpga|ram_we~1                                                                                                               ; |spets_fpga|ram_we~1                                                                                                               ; combout          ;
; |spets_fpga|SPI:SD|inst21                                                                                                          ; |spets_fpga|SPI:SD|inst21                                                                                                          ; q                ;
; |spets_fpga|SPI:SD|inst28                                                                                                          ; |spets_fpga|SPI:SD|inst28                                                                                                          ; q                ;
; |spets_fpga|SPI:SD|inst33                                                                                                          ; |spets_fpga|SPI:SD|inst33                                                                                                          ; q                ;
; |spets_fpga|Equal0~0                                                                                                               ; |spets_fpga|Equal0~0                                                                                                               ; combout          ;
; |spets_fpga|hsync~1                                                                                                                ; |spets_fpga|hsync~1                                                                                                                ; combout          ;
; |spets_fpga|Equal9~0                                                                                                               ; |spets_fpga|Equal9~0                                                                                                               ; combout          ;
; |spets_fpga|hsync~2                                                                                                                ; |spets_fpga|hsync~2                                                                                                                ; combout          ;
; |spets_fpga|Equal1~0                                                                                                               ; |spets_fpga|Equal1~0                                                                                                               ; combout          ;
; |spets_fpga|Equal11~0                                                                                                              ; |spets_fpga|Equal11~0                                                                                                              ; combout          ;
; |spets_fpga|vsync~0                                                                                                                ; |spets_fpga|vsync~0                                                                                                                ; combout          ;
; |spets_fpga|r                                                                                                                      ; |spets_fpga|r                                                                                                                      ; q                ;
; |spets_fpga|g                                                                                                                      ; |spets_fpga|g                                                                                                                      ; q                ;
; |spets_fpga|b                                                                                                                      ; |spets_fpga|b                                                                                                                      ; q                ;
; |spets_fpga|i                                                                                                                      ; |spets_fpga|i                                                                                                                      ; q                ;
; |spets_fpga|portr[7]                                                                                                               ; |spets_fpga|portr[7]                                                                                                               ; q                ;
; |spets_fpga|portr[0]                                                                                                               ; |spets_fpga|portr[0]                                                                                                               ; q                ;
; |spets_fpga|snd~0                                                                                                                  ; |spets_fpga|snd~0                                                                                                                  ; combout          ;
; |spets_fpga|Equal1~1                                                                                                               ; |spets_fpga|Equal1~1                                                                                                               ; combout          ;
; |spets_fpga|Equal1~2                                                                                                               ; |spets_fpga|Equal1~2                                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[2]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[2]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[1]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[1]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycle[2]                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|MCycle[2]                                                                                          ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycle[1]                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|MCycle[1]                                                                                          ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycle[0]                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|MCycle[0]                                                                                          ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal29~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal29~0                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[0]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[0]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[5]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[5]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux69~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux69~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[7]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[7]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[6]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[6]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux69~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux69~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux38~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux38~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[4]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[4]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[3]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|IR[3]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~19                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~19                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~20                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~20                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~21                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~21                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux174~0                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux174~0                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal29~1                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal29~1                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~6                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~6                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~7                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~7                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~22                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~22                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux69~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux69~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~20                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~20                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~23                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~23                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~24                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~24                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~25                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~25                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux76~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux76~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~8                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~8                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~9                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~9                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~10                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~10                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~21                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~21                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~11                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~11                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]~16                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|A[5]~16                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[0]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[0]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~26                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~26                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~27                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~27                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal29~2                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal29~2                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~28                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~28                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~29                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~29                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux70~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux70~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux82~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux82~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~30                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~30                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux70~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux70~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]~17                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|A[5]~17                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~18                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~18                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[0]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[0]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~19                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~19                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[5]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[5]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[0]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[0]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[1]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[1]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[3]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[3]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[4]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[4]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[2]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[2]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]~20                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|A[5]~20                                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|res_key                                                                                         ; |spets_fpga|spetskeyboard:spetskey|res_key                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal29~3                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal29~3                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux75~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux75~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux75~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux75~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]~21                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|A[5]~21                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux99~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux99~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux98~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux98~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~31                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~31                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux98~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux98~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_0~0                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|process_0~0                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux83~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux83~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux83~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux83~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux83~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux83~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]~22                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|A[5]~22                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~32                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~32                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~33                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~33                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux52~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux52~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~12                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~12                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~13                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~13                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~14                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~14                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~15                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~15                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux52~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux52~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TState[1]                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|TState[1]                                                                                          ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TState[2]                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|TState[2]                                                                                          ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~34                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~34                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux53~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux53~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~35                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~35                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~36                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~36                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux53~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux53~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal0~1                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|Equal0~1                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_0~1                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|process_0~1                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[0]~23                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|A[0]~23                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[1]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[1]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~24                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~24                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[1]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[1]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~25                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~25                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[12]                                                              ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[12]                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~2                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~2                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[2]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[2]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~26                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~26                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[2]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[2]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~27                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~27                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[11]                                                              ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[11]                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~3                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~3                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[3]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[3]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~28                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~28                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[3]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[3]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~29                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~29                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[10]                                                              ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[10]                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~4                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~4                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[4]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[4]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~30                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~30                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[4]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[4]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~31                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~31                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[9]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[9]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~5                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~5                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[5]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[5]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~32                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~32                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[5]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[5]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~33                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~33                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[8]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[8]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~6                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~6                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[6]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[6]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~34                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~34                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[6]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[6]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~35                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~35                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[7]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[7]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~7                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~7                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|DI_Reg[7]                                                                                                 ; |spets_fpga|T8080se:VM80|DI_Reg[7]                                                                                                 ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~36                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~36                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~37                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~37                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[6]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[6]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~8                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux47~8                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[15]~38                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[15]~38                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[8]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[8]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A[15]~39                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[15]~39                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[8]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[8]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~40                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~40                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~41                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~41                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[5]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[5]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[0]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[0]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[5]~42                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|A[5]~42                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[15]~43                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[15]~43                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[15]~44                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[15]~44                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~8                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~8                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A[15]~45                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|A[15]~45                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[9]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC[9]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[9]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[9]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~46                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~46                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~47                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~47                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[12]                                                              ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[12]                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[10]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|PC[10]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[10]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[10]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~48                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~48                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~49                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~49                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[11]                                                              ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[11]                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~2                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~2                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[11]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|PC[11]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[11]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[11]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~50                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~50                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~51                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~51                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[10]                                                              ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[10]                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~3                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~3                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[12]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|PC[12]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[12]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[12]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~52                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~52                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~53                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~53                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[9]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[9]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~4                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~4                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[13]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|PC[13]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[13]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[13]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~54                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~54                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~55                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~55                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[8]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[8]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~5                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~5                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[14]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|PC[14]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[14]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[14]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~56                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~56                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~57                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~57                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[7]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[7]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~6                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~6                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[15]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|PC[15]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[15]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[15]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|A~58                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~58                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|A~59                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|A~59                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[6]                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[6]                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~7                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux39~7                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[0]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[0]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|DO[0]~0                                                                                                   ; |spets_fpga|T8080se:VM80|DO[0]~0                                                                                                   ; combout          ;
; |spets_fpga|AddrSelector:AS|inst11                                                                                                 ; |spets_fpga|AddrSelector:AS|inst11                                                                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|mx_st                                                                                           ; |spets_fpga|spetskeyboard:spetskey|mx_st                                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|Equal2~0                                                                                                  ; |spets_fpga|T8080se:VM80|Equal2~0                                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux72~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux72~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~6                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~6                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~7                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~7                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~2                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~2                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~8                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~8                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~3                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~3                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~9                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~9                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~10                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~10                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~11                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~11                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~12                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux71~12                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|WR_n~0                                                                                                    ; |spets_fpga|T8080se:VM80|WR_n~0                                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[1]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[1]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~1                                                                            ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~_emulated                                                                                   ; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~_emulated                                                                                   ; q                ;
; |spets_fpga|sd_i[7]                                                                                                                ; |spets_fpga|sd_i[7]                                                                                                                ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~head_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~head_lut                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst41                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst41                                                                                             ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst43                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst43                                                                                             ; combout          ;
; |spets_fpga|sd_i[0]                                                                                                                ; |spets_fpga|sd_i[0]                                                                                                                ; q                ;
; |spets_fpga|sd_i[2]                                                                                                                ; |spets_fpga|sd_i[2]                                                                                                                ; q                ;
; |spets_fpga|sd_i[3]                                                                                                                ; |spets_fpga|sd_i[3]                                                                                                                ; q                ;
; |spets_fpga|screen                                                                                                                 ; |spets_fpga|screen                                                                                                                 ; q                ;
; |spets_fpga|vid_c[6]                                                                                                               ; |spets_fpga|vid_c[6]                                                                                                               ; q                ;
; |spets_fpga|vid_c[0]                                                                                                               ; |spets_fpga|vid_c[0]                                                                                                               ; q                ;
; |spets_fpga|r~0                                                                                                                    ; |spets_fpga|r~0                                                                                                                    ; combout          ;
; |spets_fpga|vid_bw[1]                                                                                                              ; |spets_fpga|vid_bw[1]                                                                                                              ; q                ;
; |spets_fpga|vid_bw[2]                                                                                                              ; |spets_fpga|vid_bw[2]                                                                                                              ; q                ;
; |spets_fpga|vid_bw[3]                                                                                                              ; |spets_fpga|vid_bw[3]                                                                                                              ; q                ;
; |spets_fpga|vid_bw[0]                                                                                                              ; |spets_fpga|vid_bw[0]                                                                                                              ; q                ;
; |spets_fpga|vid_bw[5]                                                                                                              ; |spets_fpga|vid_bw[5]                                                                                                              ; q                ;
; |spets_fpga|vid_bw[6]                                                                                                              ; |spets_fpga|vid_bw[6]                                                                                                              ; q                ;
; |spets_fpga|vid_bw[7]                                                                                                              ; |spets_fpga|vid_bw[7]                                                                                                              ; q                ;
; |spets_fpga|vid_bw[4]                                                                                                              ; |spets_fpga|vid_bw[4]                                                                                                              ; q                ;
; |spets_fpga|r~1                                                                                                                    ; |spets_fpga|r~1                                                                                                                    ; combout          ;
; |spets_fpga|vid_c[2]                                                                                                               ; |spets_fpga|vid_c[2]                                                                                                               ; q                ;
; |spets_fpga|r~2                                                                                                                    ; |spets_fpga|r~2                                                                                                                    ; combout          ;
; |spets_fpga|r~3                                                                                                                    ; |spets_fpga|r~3                                                                                                                    ; combout          ;
; |spets_fpga|vid_c[5]                                                                                                               ; |spets_fpga|vid_c[5]                                                                                                               ; q                ;
; |spets_fpga|vid_c[1]                                                                                                               ; |spets_fpga|vid_c[1]                                                                                                               ; q                ;
; |spets_fpga|g~0                                                                                                                    ; |spets_fpga|g~0                                                                                                                    ; combout          ;
; |spets_fpga|g~1                                                                                                                    ; |spets_fpga|g~1                                                                                                                    ; combout          ;
; |spets_fpga|vid_c[4]                                                                                                               ; |spets_fpga|vid_c[4]                                                                                                               ; q                ;
; |spets_fpga|b~0                                                                                                                    ; |spets_fpga|b~0                                                                                                                    ; combout          ;
; |spets_fpga|b~1                                                                                                                    ; |spets_fpga|b~1                                                                                                                    ; combout          ;
; |spets_fpga|b~2                                                                                                                    ; |spets_fpga|b~2                                                                                                                    ; combout          ;
; |spets_fpga|vid_c[7]                                                                                                               ; |spets_fpga|vid_c[7]                                                                                                               ; q                ;
; |spets_fpga|i~0                                                                                                                    ; |spets_fpga|i~0                                                                                                                    ; combout          ;
; |spets_fpga|vid_c[3]                                                                                                               ; |spets_fpga|vid_c[3]                                                                                                               ; q                ;
; |spets_fpga|i~2                                                                                                                    ; |spets_fpga|i~2                                                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[7]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[7]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux100~0                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux100~0                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux100~1                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux100~1                                                                           ; combout          ;
; |spets_fpga|Equal5~3                                                                                                               ; |spets_fpga|Equal5~3                                                                                                               ; combout          ;
; |spets_fpga|Equal5~4                                                                                                               ; |spets_fpga|Equal5~4                                                                                                               ; combout          ;
; |spets_fpga|u7~0                                                                                                                   ; |spets_fpga|u7~0                                                                                                                   ; combout          ;
; |spets_fpga|portr[0]~0                                                                                                             ; |spets_fpga|portr[0]~0                                                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|turbo_key                                                                                       ; |spets_fpga|spetskeyboard:spetskey|turbo_key                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~9                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~9                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux115~0                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux115~0                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~22                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~22                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~23                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~23                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux67~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux67~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~24                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~24                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~16                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68~16                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~25                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~25                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux67~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux67~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~10                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~10                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Halt_FF                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Halt_FF                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~14                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|PC[5]~14                                                                                           ; combout          ;
; |spets_fpga|dataI[2]                                                                                                               ; |spets_fpga|dataI[2]                                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|IR~2                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|IR~2                                                                                               ; combout          ;
; |spets_fpga|dataI[1]                                                                                                               ; |spets_fpga|dataI[1]                                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|IR~3                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|IR~3                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycles[2]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|MCycles[2]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycles[0]                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|MCycles[0]                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal54~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal54~0                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal29~4                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal29~4                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|MCycle[2]~1                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|MCycle[2]~1                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR~4                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|IR~4                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR~5                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|IR~5                                                                                               ; combout          ;
; |spets_fpga|dataI[7]                                                                                                               ; |spets_fpga|dataI[7]                                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|IR~6                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|IR~6                                                                                               ; combout          ;
; |spets_fpga|dataI[6]                                                                                                               ; |spets_fpga|dataI[6]                                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|IR~7                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|IR~7                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux99~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux99~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~11                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~11                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~0                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~0                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~12                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~12                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[0]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[0]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[7]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[7]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[2]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[2]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~2                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~2                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[6]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[6]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[5]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[5]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[4]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[4]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[3]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[3]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[2]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[2]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[1]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusA[1]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|process_1~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|process_1~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|LessThan1~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|LessThan1~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~3                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~3                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[0]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[0]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[1]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[1]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~2                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~2                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~4                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~4                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~0                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~0                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~1                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~1                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[5]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[5]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~2                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~2                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~3                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~3                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[3]                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|BusB[3]                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~4                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~4                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~5                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~5                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~6                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~6                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~7                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|B_i~7                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|comb~0                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|comb~0                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~0                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~0                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[3]                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r[3]                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~5                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~5                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r                                                                                         ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal17~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal17~0                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_0~2                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|process_0~2                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PreserveC_r                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|PreserveC_r                                                                                        ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|F~13                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~13                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~1                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~1                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux15~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux15~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux15~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux15~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~3                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~3                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~4                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~4                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~5                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~5                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~1                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~1                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~0                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~0                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux22~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux22~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux22~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux22~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux38~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux38~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux38~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux38~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~6                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~6                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~7                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~7                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux58~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux58~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux58~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux58~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[0]                                                                                   ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[0]                                                                                   ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[1]                                                                                   ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[1]                                                                                   ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[4]                                                                                   ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[4]                                                                                   ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[3]                                                                                   ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[3]                                                                                   ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[2]                                                                                   ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[2]                                                                                   ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux73~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux73~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux73~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux73~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_2~0                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|process_2~0                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~8                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~8                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~2                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~2                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~3                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux9~3                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~9                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~9                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~10                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~10                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~1                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~1                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~11                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~11                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|process_1~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|process_1~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|DAA_Q[6]~0                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|DAA_Q[6]~0                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~12                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~12                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~13                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~13                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~14                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~14                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~15                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~15                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~16                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~16                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~17                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[6]~17                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~14                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~14                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~15                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~15                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~16                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~16                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|DAA_Q[5]~1                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|DAA_Q[5]~1                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|LessThan1~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|LessThan1~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|DAA_Q[7]~2                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|DAA_Q[7]~2                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~17                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~17                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~2                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~2                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~3                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~3                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~18                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~18                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~19                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~19                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~4                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~4                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~20                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~20                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~21                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~21                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Arith16_r                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Arith16_r                                                                                          ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux8~0                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux8~0                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux8~1                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux8~1                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux10~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux10~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux10~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux10~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~22                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~22                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux11~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux11~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux11~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux11~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux13~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux13~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux13~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux13~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux14~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux14~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux14~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux14~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~23                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~23                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux12~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux12~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~24                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~24                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~2                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~2                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~2                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~2                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~5                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~5                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~6                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~6                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~3                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~3                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~4                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~4                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~5                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~5                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~25                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~25                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~26                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~26                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~27                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~27                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR~8                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|IR~8                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~18                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~18                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~28                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~28                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~29                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~29                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~30                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~30                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~31                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~31                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~19                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~19                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~2                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~2                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~3                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~3                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~4                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~4                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~5                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux23~5                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~20                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~20                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~21                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~21                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~7                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~7                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~22                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~22                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~23                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~23                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~24                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~24                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~8                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~8                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~25                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~25                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~26                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[2]~26                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Overflow_v~0                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Overflow_v~0                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Overflow_v~1                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Overflow_v~1                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux17~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux17~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux20~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux20~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~2                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~2                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~2                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~2                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~3                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~3                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~6                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux24~6                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~3                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~3                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~4                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~4                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~4                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~4                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~5                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~5                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~6                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|F_Out~6                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~5                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~5                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~6                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~6                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~7                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux28~7                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~32                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~32                                                                                               ; combout          ;
; |spets_fpga|dataI[3]                                                                                                               ; |spets_fpga|dataI[3]                                                                                                               ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|IR~9                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|IR~9                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux76~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux76~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~16                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~16                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal15~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal15~0                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux36~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~3                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~3                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~4                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~4                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~5                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~5                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~6                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~6                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~26                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~26                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~27                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~27                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux78~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux78~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~17                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~17                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux79~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux79~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux79~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux79~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux80~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux80~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~18                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~18                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~19                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|SP[4]~19                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[0]~20                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|SP[0]~20                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal38~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal38~0                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal29~5                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal29~5                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~6                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~6                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~26                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~26                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]~27                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]~27                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Equal38~1                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Equal38~1                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]~28                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]~28                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]~29                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[7]~29                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA_r[1]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA_r[1]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux82~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux82~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_2~3                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|process_2~3                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[1]~3                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[1]~3                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA~4                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA~4                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[1]~5                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[1]~5                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[1]~6                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[1]~6                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA_r[0]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA_r[0]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[0]~7                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[0]~7                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[0]~8                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[0]~8                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux15~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux15~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux15~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux15~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_2~4                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|process_2~4                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~0                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~0                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|process_2~5                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|process_2~5                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~1                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~1                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[0]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[0]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[0]~2                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[0]~2                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[0]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[0]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB[0]~0                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB[0]~0                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[1]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[1]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB[1]~1                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB[1]~1                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux31~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux31~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux31~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux31~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[0]~3                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[0]~3                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~0                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~0                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~1                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~1                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~2                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~2                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrC~0                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrC~0                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrC~1                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrC~1                                                                                         ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[6]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[6]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[5]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[5]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[3]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[3]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[7]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[7]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Selector27~2                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector27~2                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[2]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[2]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[4]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[4]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[1]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[1]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ex_code                                                                                         ; |spets_fpga|spetskeyboard:spetskey|ex_code                                                                                         ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Selector27~3                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector27~3                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|state.1001                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.1001                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|state.0100                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.0100                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Selector27~4                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector27~4                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|res_key~0                                                                                       ; |spets_fpga|spetskeyboard:spetskey|res_key~0                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TState~1                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|TState~1                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux77~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~27                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~27                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~9                                                                                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~9                                                                                  ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~10                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~10                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~28                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~28                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~29                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~29                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~30                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~30                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~31                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~31                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~32                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[1]~32                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~30                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~30                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux30~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux30~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux30~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux30~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux14~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux14~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux14~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux14~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[1]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[1]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[1]~4                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[1]~4                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[1]~5                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[1]~5                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~31                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~31                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux13~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux13~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux13~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux13~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[2]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[2]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[2]~6                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[2]~6                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux29~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux29~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux29~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux29~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[2]~7                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[2]~7                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~33                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~33                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~11                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~11                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~12                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~12                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~34                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~34                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~35                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~35                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~36                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~36                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~37                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~37                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~38                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]~38                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~32                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~32                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~33                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~33                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux28~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux28~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux28~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux28~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux12~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux12~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux12~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux12~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[3]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[3]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[3]~8                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[3]~8                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[3]~9                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[3]~9                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~39                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~39                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~13                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~13                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~40                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~40                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~41                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~41                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~42                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~42                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~43                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~43                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~44                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[4]~44                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~34                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~34                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~35                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~35                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux11~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux11~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux11~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux11~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[4]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[4]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[4]~10                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[4]~10                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux27~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux27~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux27~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux27~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[4]~11                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[4]~11                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~45                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~45                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~14                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~14                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~46                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~46                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~47                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~47                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~48                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~48                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~49                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~49                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~50                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~50                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~51                                                                                     ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[5]~51                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~36                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~36                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~37                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~37                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux26~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux26~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux26~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux26~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux10~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux10~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux10~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux10~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[5]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[5]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[5]~12                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[5]~12                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[5]~13                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[5]~13                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~38                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~38                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux9~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux9~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux9~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux9~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[6]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[6]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~14                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~14                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux25~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux25~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux25~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux25~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~15                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[6]~15                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~39                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~39                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux24~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux24~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux24~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux24~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux8~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux8~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux8~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux8~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[7]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[7]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[7]~16                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[7]~16                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[7]~17                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[7]~17                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[14]~21                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|SP[14]~21                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|SP[8]~22                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|SP[8]~22                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC[11]~15                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|PC[11]~15                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~17                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~17                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~18                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~18                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux74~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux74~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~40                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~40                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[8]~41                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[8]~41                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][0]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][0]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux7~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux7~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux7~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux7~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[8]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[8]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[0]~0                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[0]~0                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux23~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux23~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux23~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux23~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[0]~1                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[0]~1                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegWEH~0                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|RegWEH~0                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegWEH~1                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|RegWEH~1                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~19                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~19                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~20                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~20                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~42                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~42                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux22~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux22~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][1]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][1]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux22~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux22~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux6~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux6~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux6~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux6~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[9]                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[9]                                                                                       ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[1]~2                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[1]~2                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[1]~3                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[1]~3                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~21                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~21                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~22                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~22                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~43                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~43                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][2]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][2]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux5~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux5~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux5~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux5~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[10]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[10]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[2]~4                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[2]~4                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux21~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux21~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux21~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux21~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[2]~5                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[2]~5                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~23                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~23                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~24                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~24                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~44                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~44                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux20~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux20~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][3]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][3]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux20~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux20~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux4~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux4~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux4~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux4~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[11]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[11]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[3]~6                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[3]~6                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[3]~7                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[3]~7                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~25                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~25                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~26                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~26                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~45                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~45                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][4]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][4]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux3~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux3~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux3~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux3~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[12]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[12]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[4]~8                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[4]~8                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux19~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux19~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux19~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux19~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[4]~9                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[4]~9                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~27                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~27                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~28                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~28                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~46                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~46                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux18~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux18~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][5]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][5]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux18~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux18~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux2~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux2~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux2~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux2~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[13]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[13]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[5]~10                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[5]~10                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[5]~11                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[5]~11                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~29                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~29                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~30                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~30                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~47                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~47                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][6]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][6]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux1~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux1~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux1~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux1~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[14]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[14]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[6]~12                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[6]~12                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux17~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux17~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux17~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux17~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[6]~13                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[6]~13                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~31                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~31                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|PC~32                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|PC~32                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~48                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~48                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux16~0                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux16~0                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][7]                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][7]                                                                           ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux16~1                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux16~1                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux0~0                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux0~0                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux0~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux0~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[15]                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[15]                                                                                      ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[7]~14                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[7]~14                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[7]~15                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|RegDIH[7]~15                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[6]~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|DO[6]~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~1                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~1                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~3                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|RegWEL~3                                                                                           ; combout          ;
; |spets_fpga|AddrSelector:AS|inst8~0                                                                                                ; |spets_fpga|AddrSelector:AS|inst8~0                                                                                                ; combout          ;
; |spets_fpga|AddrSelector:AS|74138:inst10|19~0                                                                                      ; |spets_fpga|AddrSelector:AS|74138:inst10|19~0                                                                                      ; combout          ;
; |spets_fpga|AddrSelector:AS|inst8                                                                                                  ; |spets_fpga|AddrSelector:AS|inst8                                                                                                  ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[0]                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|rx_scan_code[0]                                                       ; q                ;
; |spets_fpga|spetskeyboard:spetskey|mx_st~0                                                                                         ; |spets_fpga|spetskeyboard:spetskey|mx_st~0                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~3                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~3                                                                                               ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~data_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~data_lut                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst                                                                                               ; |spets_fpga|SPI:SD|SPIReg:inst1|inst                                                                                               ; combout          ;
; |spets_fpga|AddrSelector:AS|74138:inst10|19~1                                                                                      ; |spets_fpga|AddrSelector:AS|74138:inst10|19~1                                                                                      ; combout          ;
; |spets_fpga|AddrSelector:AS|74138:inst10|19~2                                                                                      ; |spets_fpga|AddrSelector:AS|74138:inst10|19~2                                                                                      ; combout          ;
; |spets_fpga|Equal4~0                                                                                                               ; |spets_fpga|Equal4~0                                                                                                               ; combout          ;
; |spets_fpga|Equal5~5                                                                                                               ; |spets_fpga|Equal5~5                                                                                                               ; combout          ;
; |spets_fpga|u6~0                                                                                                                   ; |spets_fpga|u6~0                                                                                                                   ; combout          ;
; |spets_fpga|spi_cs                                                                                                                 ; |spets_fpga|spi_cs                                                                                                                 ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst40                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst40                                                                                             ; q                ;
; |spets_fpga|SPI:SD|Divider:inst|inst3                                                                                              ; |spets_fpga|SPI:SD|Divider:inst|inst3                                                                                              ; q                ;
; |spets_fpga|SPI:SD|inst24                                                                                                          ; |spets_fpga|SPI:SD|inst24                                                                                                          ; q                ;
; |spets_fpga|SPI:SD|inst18                                                                                                          ; |spets_fpga|SPI:SD|inst18                                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[2]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[2]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~7                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~7                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~37                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~37                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~38                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~38                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|DO[2]~3                                                                                                   ; |spets_fpga|T8080se:VM80|DO[2]~3                                                                                                   ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[3]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[3]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|DO[3]~4                                                                                                   ; |spets_fpga|T8080se:VM80|DO[3]~4                                                                                                   ; combout          ;
; |spets_fpga|cd_in[0]                                                                                                               ; |spets_fpga|cd_in[0]                                                                                                               ; q                ;
; |spets_fpga|md[0]~16                                                                                                               ; |spets_fpga|md[0]~16                                                                                                               ; combout          ;
; |spets_fpga|cd_in[1]                                                                                                               ; |spets_fpga|cd_in[1]                                                                                                               ; q                ;
; |spets_fpga|md[1]~17                                                                                                               ; |spets_fpga|md[1]~17                                                                                                               ; combout          ;
; |spets_fpga|cd_in[2]                                                                                                               ; |spets_fpga|cd_in[2]                                                                                                               ; q                ;
; |spets_fpga|md[2]~18                                                                                                               ; |spets_fpga|md[2]~18                                                                                                               ; combout          ;
; |spets_fpga|cd_in[3]                                                                                                               ; |spets_fpga|cd_in[3]                                                                                                               ; q                ;
; |spets_fpga|md[3]~19                                                                                                               ; |spets_fpga|md[3]~19                                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[4]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[4]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|DO[4]~5                                                                                                   ; |spets_fpga|T8080se:VM80|DO[4]~5                                                                                                   ; combout          ;
; |spets_fpga|cd_in[4]                                                                                                               ; |spets_fpga|cd_in[4]                                                                                                               ; q                ;
; |spets_fpga|md[4]~20                                                                                                               ; |spets_fpga|md[4]~20                                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[5]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[5]                                                                                              ; q                ;
; |spets_fpga|cd_in[5]                                                                                                               ; |spets_fpga|cd_in[5]                                                                                                               ; q                ;
; |spets_fpga|md[5]~21                                                                                                               ; |spets_fpga|md[5]~21                                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO[6]                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|DO[6]                                                                                              ; q                ;
; |spets_fpga|T8080se:VM80|DO[6]~7                                                                                                   ; |spets_fpga|T8080se:VM80|DO[6]~7                                                                                                   ; combout          ;
; |spets_fpga|cd_in[6]                                                                                                               ; |spets_fpga|cd_in[6]                                                                                                               ; q                ;
; |spets_fpga|md[6]~22                                                                                                               ; |spets_fpga|md[6]~22                                                                                                               ; combout          ;
; |spets_fpga|cd_in[7]                                                                                                               ; |spets_fpga|cd_in[7]                                                                                                               ; q                ;
; |spets_fpga|md[7]~23                                                                                                               ; |spets_fpga|md[7]~23                                                                                                               ; combout          ;
; |spets_fpga|screen_pre                                                                                                             ; |spets_fpga|screen_pre                                                                                                             ; q                ;
; |spets_fpga|vidc_buf[6]                                                                                                            ; |spets_fpga|vidc_buf[6]                                                                                                            ; q                ;
; |spets_fpga|vidc_buf[0]                                                                                                            ; |spets_fpga|vidc_buf[0]                                                                                                            ; q                ;
; |spets_fpga|vid_buf[1]                                                                                                             ; |spets_fpga|vid_buf[1]                                                                                                             ; q                ;
; |spets_fpga|vid_buf[2]                                                                                                             ; |spets_fpga|vid_buf[2]                                                                                                             ; q                ;
; |spets_fpga|vid_buf[3]                                                                                                             ; |spets_fpga|vid_buf[3]                                                                                                             ; q                ;
; |spets_fpga|vid_buf[0]                                                                                                             ; |spets_fpga|vid_buf[0]                                                                                                             ; q                ;
; |spets_fpga|vid_buf[5]                                                                                                             ; |spets_fpga|vid_buf[5]                                                                                                             ; q                ;
; |spets_fpga|vid_buf[6]                                                                                                             ; |spets_fpga|vid_buf[6]                                                                                                             ; q                ;
; |spets_fpga|vid_buf[7]                                                                                                             ; |spets_fpga|vid_buf[7]                                                                                                             ; q                ;
; |spets_fpga|vid_buf[4]                                                                                                             ; |spets_fpga|vid_buf[4]                                                                                                             ; q                ;
; |spets_fpga|vidc_buf[2]                                                                                                            ; |spets_fpga|vidc_buf[2]                                                                                                            ; q                ;
; |spets_fpga|vidc_buf[5]                                                                                                            ; |spets_fpga|vidc_buf[5]                                                                                                            ; q                ;
; |spets_fpga|vidc_buf[1]                                                                                                            ; |spets_fpga|vidc_buf[1]                                                                                                            ; q                ;
; |spets_fpga|vidc_buf[4]                                                                                                            ; |spets_fpga|vidc_buf[4]                                                                                                            ; q                ;
; |spets_fpga|vidc_buf[7]                                                                                                            ; |spets_fpga|vidc_buf[7]                                                                                                            ; q                ;
; |spets_fpga|vidc_buf[3]                                                                                                            ; |spets_fpga|vidc_buf[3]                                                                                                            ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~4                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~4                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Equal0~0                                                                                        ; |spets_fpga|spetskeyboard:spetskey|Equal0~0                                                                                        ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|always1~0                                                                                       ; |spets_fpga|spetskeyboard:spetskey|always1~0                                                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|always1~1                                                                                       ; |spets_fpga|spetskeyboard:spetskey|always1~1                                                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|always1~2                                                                                       ; |spets_fpga|spetskeyboard:spetskey|always1~2                                                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector24~0                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector24~0                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|turbo_key~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|turbo_key~0                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector0~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector0~0                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|turbo_key~1                                                                                     ; |spets_fpga|spetskeyboard:spetskey|turbo_key~1                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|turbo_key~2                                                                                     ; |spets_fpga|spetskeyboard:spetskey|turbo_key~2                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Halt_FF~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|Halt_FF~0                                                                                          ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|test_key                                                                                        ; |spets_fpga|spetskeyboard:spetskey|test_key                                                                                        ; q                ;
; |spets_fpga|romsel_test~0                                                                                                          ; |spets_fpga|romsel_test~0                                                                                                          ; combout          ;
; |spets_fpga|np                                                                                                                     ; |spets_fpga|np                                                                                                                     ; q                ;
; |spets_fpga|romsel_test~1                                                                                                          ; |spets_fpga|romsel_test~1                                                                                                          ; combout          ;
; |spets_fpga|process_9~0                                                                                                            ; |spets_fpga|process_9~0                                                                                                            ; combout          ;
; |spets_fpga|romsel_test~2                                                                                                          ; |spets_fpga|romsel_test~2                                                                                                          ; combout          ;
; |spets_fpga|process_9~1                                                                                                            ; |spets_fpga|process_9~1                                                                                                            ; combout          ;
; |spets_fpga|dataI[2]~5                                                                                                             ; |spets_fpga|dataI[2]~5                                                                                                             ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|out_address_reg_a[1]                    ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|out_address_reg_a[1]                    ; q                ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|out_address_reg_a[0]                    ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|out_address_reg_a[0]                    ; q                ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[2]~0           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[2]~0           ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[2]~1           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[2]~1           ; combout          ;
; |spets_fpga|dataI[2]~6                                                                                                             ; |spets_fpga|dataI[2]~6                                                                                                             ; combout          ;
; |spets_fpga|portr[2]                                                                                                               ; |spets_fpga|portr[2]                                                                                                               ; q                ;
; |spets_fpga|portb1[2]                                                                                                              ; |spets_fpga|portb1[2]                                                                                                              ; q                ;
; |spets_fpga|porta1[0]                                                                                                              ; |spets_fpga|porta1[0]                                                                                                              ; q                ;
; |spets_fpga|metod                                                                                                                  ; |spets_fpga|metod                                                                                                                  ; q                ;
; |spets_fpga|scan_in[0]~0                                                                                                           ; |spets_fpga|scan_in[0]~0                                                                                                           ; combout          ;
; |spets_fpga|portb1[4]                                                                                                              ; |spets_fpga|portb1[4]                                                                                                              ; q                ;
; |spets_fpga|porta1[2]                                                                                                              ; |spets_fpga|porta1[2]                                                                                                              ; q                ;
; |spets_fpga|scan_in[2]~1                                                                                                           ; |spets_fpga|scan_in[2]~1                                                                                                           ; combout          ;
; |spets_fpga|portb1[5]                                                                                                              ; |spets_fpga|portb1[5]                                                                                                              ; q                ;
; |spets_fpga|porta1[3]                                                                                                              ; |spets_fpga|porta1[3]                                                                                                              ; q                ;
; |spets_fpga|scan_in[3]~2                                                                                                           ; |spets_fpga|scan_in[3]~2                                                                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~0                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~0                                                                                  ; combout          ;
; |spets_fpga|portb1[6]                                                                                                              ; |spets_fpga|portb1[6]                                                                                                              ; q                ;
; |spets_fpga|porta1[4]                                                                                                              ; |spets_fpga|porta1[4]                                                                                                              ; q                ;
; |spets_fpga|scan_in[4]~3                                                                                                           ; |spets_fpga|scan_in[4]~3                                                                                                           ; combout          ;
; |spets_fpga|portb1[7]                                                                                                              ; |spets_fpga|portb1[7]                                                                                                              ; q                ;
; |spets_fpga|porta1[5]                                                                                                              ; |spets_fpga|porta1[5]                                                                                                              ; q                ;
; |spets_fpga|scan_in[5]~4                                                                                                           ; |spets_fpga|scan_in[5]~4                                                                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~1                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~1                                                                                  ; combout          ;
; |spets_fpga|portb1[3]                                                                                                              ; |spets_fpga|portb1[3]                                                                                                              ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~2                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~2                                                                                  ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~3                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~3                                                                                  ; combout          ;
; |spets_fpga|porta1[1]                                                                                                              ; |spets_fpga|porta1[1]                                                                                                              ; q                ;
; |spets_fpga|scan_in[1]~5                                                                                                           ; |spets_fpga|scan_in[1]~5                                                                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~4                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~4                                                                                  ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~5                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~5                                                                                  ; combout          ;
; |spets_fpga|porta1[6]                                                                                                              ; |spets_fpga|porta1[6]                                                                                                              ; q                ;
; |spets_fpga|porta1[7]                                                                                                              ; |spets_fpga|porta1[7]                                                                                                              ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~6                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~6                                                                                  ; combout          ;
; |spets_fpga|portc1[0]                                                                                                              ; |spets_fpga|portc1[0]                                                                                                              ; q                ;
; |spets_fpga|portc1[1]                                                                                                              ; |spets_fpga|portc1[1]                                                                                                              ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~7                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~7                                                                                  ; combout          ;
; |spets_fpga|portc1[2]                                                                                                              ; |spets_fpga|portc1[2]                                                                                                              ; q                ;
; |spets_fpga|portc1[3]                                                                                                              ; |spets_fpga|portc1[3]                                                                                                              ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][0]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][0]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][0]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][0]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~8                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~8                                                                                  ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~0                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~0                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~9                                                                                  ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~9                                                                                  ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~10                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~10                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~11                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[0]~11                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][1]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][1]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~1                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~1                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][2]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][2]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][3]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][3]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~2                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~2                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][5]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][5]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~3                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~3                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~4                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~4                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~12                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~12                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~13                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~13                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~14                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~14                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~15                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~15                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~16                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~16                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~17                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~17                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~18                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~18                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~19                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~19                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][2]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][2]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~20                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~20                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~5                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~5                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~21                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~21                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~22                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~22                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][2]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][2]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~23                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[2]~23                                                                                 ; combout          ;
; |spets_fpga|dataI[2]~7                                                                                                             ; |spets_fpga|dataI[2]~7                                                                                                             ; combout          ;
; |spets_fpga|dataI~8                                                                                                                ; |spets_fpga|dataI~8                                                                                                                ; combout          ;
; |spets_fpga|dataI~9                                                                                                                ; |spets_fpga|dataI~9                                                                                                                ; combout          ;
; |spets_fpga|dataI[2]~10                                                                                                            ; |spets_fpga|dataI[2]~10                                                                                                            ; combout          ;
; |spets_fpga|dataI~11                                                                                                               ; |spets_fpga|dataI~11                                                                                                               ; combout          ;
; |spets_fpga|dataI~12                                                                                                               ; |spets_fpga|dataI~12                                                                                                               ; combout          ;
; |spets_fpga|dataI~13                                                                                                               ; |spets_fpga|dataI~13                                                                                                               ; combout          ;
; |spets_fpga|dataI~14                                                                                                               ; |spets_fpga|dataI~14                                                                                                               ; combout          ;
; |spets_fpga|process_9~2                                                                                                            ; |spets_fpga|process_9~2                                                                                                            ; combout          ;
; |spets_fpga|process_9~3                                                                                                            ; |spets_fpga|process_9~3                                                                                                            ; combout          ;
; |spets_fpga|dataI~15                                                                                                               ; |spets_fpga|dataI~15                                                                                                               ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[1]~2           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[1]~2           ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[1]~3           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[1]~3           ; combout          ;
; |spets_fpga|portr[1]                                                                                                               ; |spets_fpga|portr[1]                                                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|shift                                                                                           ; |spets_fpga|spetskeyboard:spetskey|shift                                                                                           ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~6                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~6                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~7                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~7                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~8                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~8                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~9                                                                                    ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~9                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~24                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~24                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~25                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~25                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~26                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~26                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~27                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~27                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~28                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~28                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~29                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~29                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~30                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~30                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~31                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~31                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][1]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][1]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~32                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~32                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~10                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~10                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~33                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~33                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~34                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~34                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][1]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][1]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~35                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[1]~35                                                                                 ; combout          ;
; |spets_fpga|dataI~16                                                                                                               ; |spets_fpga|dataI~16                                                                                                               ; combout          ;
; |spets_fpga|dataI~17                                                                                                               ; |spets_fpga|dataI~17                                                                                                               ; combout          ;
; |spets_fpga|dataI~18                                                                                                               ; |spets_fpga|dataI~18                                                                                                               ; combout          ;
; |spets_fpga|dataI~19                                                                                                               ; |spets_fpga|dataI~19                                                                                                               ; combout          ;
; |spets_fpga|dataI~20                                                                                                               ; |spets_fpga|dataI~20                                                                                                               ; combout          ;
; |spets_fpga|dataI~21                                                                                                               ; |spets_fpga|dataI~21                                                                                                               ; combout          ;
; |spets_fpga|dataI~22                                                                                                               ; |spets_fpga|dataI~22                                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~28                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~28                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~8                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~8                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~29                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~29                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~30                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~30                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux66~3                                                                            ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[0]~4           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[0]~4           ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[0]~5           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[0]~5           ; combout          ;
; |spets_fpga|u7rd                                                                                                                   ; |spets_fpga|u7rd                                                                                                                   ; combout          ;
; |spets_fpga|dataI~23                                                                                                               ; |spets_fpga|dataI~23                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][3]                                                                                ; q                ;
; |spets_fpga|dataI~24                                                                                                               ; |spets_fpga|dataI~24                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][4]                                                                                ; q                ;
; |spets_fpga|dataI~25                                                                                                               ; |spets_fpga|dataI~25                                                                                                               ; combout          ;
; |spets_fpga|dataI~26                                                                                                               ; |spets_fpga|dataI~26                                                                                                               ; combout          ;
; |spets_fpga|dataI~27                                                                                                               ; |spets_fpga|dataI~27                                                                                                               ; combout          ;
; |spets_fpga|dataI~28                                                                                                               ; |spets_fpga|dataI~28                                                                                                               ; combout          ;
; |spets_fpga|dataI~29                                                                                                               ; |spets_fpga|dataI~29                                                                                                               ; combout          ;
; |spets_fpga|dataI~30                                                                                                               ; |spets_fpga|dataI~30                                                                                                               ; combout          ;
; |spets_fpga|process_9~4                                                                                                            ; |spets_fpga|process_9~4                                                                                                            ; combout          ;
; |spets_fpga|dataI~31                                                                                                               ; |spets_fpga|dataI~31                                                                                                               ; combout          ;
; |spets_fpga|dataI~32                                                                                                               ; |spets_fpga|dataI~32                                                                                                               ; combout          ;
; |spets_fpga|dataI[4]~33                                                                                                            ; |spets_fpga|dataI[4]~33                                                                                                            ; combout          ;
; |spets_fpga|portr[5]                                                                                                               ; |spets_fpga|portr[5]                                                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~36                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~36                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~37                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~37                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~38                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~38                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~39                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~39                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~40                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~40                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~41                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~41                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~42                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~42                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~43                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~43                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][3]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][3]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~44                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~44                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~11                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~11                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~45                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~45                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~46                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~46                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][3]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][3]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~47                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[3]~47                                                                                 ; combout          ;
; |spets_fpga|dataI[6]~34                                                                                                            ; |spets_fpga|dataI[6]~34                                                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~48                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~48                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~49                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~49                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~50                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~50                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~51                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~51                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~52                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~52                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~53                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~53                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~54                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~54                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~55                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~55                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][5]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][5]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~56                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~56                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~12                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~12                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~57                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~57                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~58                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~58                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][5]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][5]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~59                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[5]~59                                                                                 ; combout          ;
; |spets_fpga|dataI[4]~35                                                                                                            ; |spets_fpga|dataI[4]~35                                                                                                            ; combout          ;
; |spets_fpga|dataI[6]~36                                                                                                            ; |spets_fpga|dataI[6]~36                                                                                                            ; combout          ;
; |spets_fpga|dataI~37                                                                                                               ; |spets_fpga|dataI~37                                                                                                               ; combout          ;
; |spets_fpga|dataI~38                                                                                                               ; |spets_fpga|dataI~38                                                                                                               ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[5]~6           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[5]~6           ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[5]~7           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[5]~7           ; combout          ;
; |spets_fpga|dataI~39                                                                                                               ; |spets_fpga|dataI~39                                                                                                               ; combout          ;
; |spets_fpga|SPI:SD|MS16X8:inst4|inst15                                                                                             ; |spets_fpga|SPI:SD|MS16X8:inst4|inst15                                                                                             ; combout          ;
; |spets_fpga|dataI~40                                                                                                               ; |spets_fpga|dataI~40                                                                                                               ; combout          ;
; |spets_fpga|metod~0                                                                                                                ; |spets_fpga|metod~0                                                                                                                ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[7]~8           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[7]~8           ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[7]~9           ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[7]~9           ; combout          ;
; |spets_fpga|dataI[6]~41                                                                                                            ; |spets_fpga|dataI[6]~41                                                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]                                                                                ; q                ;
; |spets_fpga|dataI~42                                                                                                               ; |spets_fpga|dataI~42                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~13                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~13                                                                                   ; combout          ;
; |spets_fpga|dataI~43                                                                                                               ; |spets_fpga|dataI~43                                                                                                               ; combout          ;
; |spets_fpga|dataI~44                                                                                                               ; |spets_fpga|dataI~44                                                                                                               ; combout          ;
; |spets_fpga|dataI~45                                                                                                               ; |spets_fpga|dataI~45                                                                                                               ; combout          ;
; |spets_fpga|dataI~46                                                                                                               ; |spets_fpga|dataI~46                                                                                                               ; combout          ;
; |spets_fpga|dataI~47                                                                                                               ; |spets_fpga|dataI~47                                                                                                               ; combout          ;
; |spets_fpga|dataI~48                                                                                                               ; |spets_fpga|dataI~48                                                                                                               ; combout          ;
; |spets_fpga|dataI~49                                                                                                               ; |spets_fpga|dataI~49                                                                                                               ; combout          ;
; |spets_fpga|dataI~50                                                                                                               ; |spets_fpga|dataI~50                                                                                                               ; combout          ;
; |spets_fpga|dataI~51                                                                                                               ; |spets_fpga|dataI~51                                                                                                               ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[6]~10          ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[6]~10          ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[6]~11          ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[6]~11          ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~60                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~60                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~61                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~61                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~62                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~62                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~63                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~63                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~64                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~64                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~65                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~65                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~66                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~66                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~67                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~67                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][4]                                                                               ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][4]                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~68                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~68                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~14                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~14                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~69                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~69                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~70                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~70                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]                                                                                ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]                                                                                ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~71                                                                                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out[4]~71                                                                                 ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~15                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~15                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~16                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~16                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~17                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~17                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~18                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~18                                                                                   ; combout          ;
; |spets_fpga|dataI~52                                                                                                               ; |spets_fpga|dataI~52                                                                                                               ; combout          ;
; |spets_fpga|dataI~53                                                                                                               ; |spets_fpga|dataI~53                                                                                                               ; combout          ;
; |spets_fpga|dataI~54                                                                                                               ; |spets_fpga|dataI~54                                                                                                               ; combout          ;
; |spets_fpga|dataI~55                                                                                                               ; |spets_fpga|dataI~55                                                                                                               ; combout          ;
; |spets_fpga|portr[6]                                                                                                               ; |spets_fpga|portr[6]                                                                                                               ; q                ;
; |spets_fpga|dataI~56                                                                                                               ; |spets_fpga|dataI~56                                                                                                               ; combout          ;
; |spets_fpga|dataI~57                                                                                                               ; |spets_fpga|dataI~57                                                                                                               ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst47                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst47                                                                                             ; combout          ;
; |spets_fpga|dataI~58                                                                                                               ; |spets_fpga|dataI~58                                                                                                               ; combout          ;
; |spets_fpga|dataI~59                                                                                                               ; |spets_fpga|dataI~59                                                                                                               ; combout          ;
; |spets_fpga|dataI~60                                                                                                               ; |spets_fpga|dataI~60                                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux97~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux59~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux59~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux59~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux59~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~31                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~31                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~32                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~32                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~33                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~33                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~9                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~9                                                                             ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~34                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~34                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~35                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~35                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~36                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~36                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~37                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~37                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~38                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~38                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~39                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~39                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~4                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux7~4                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~40                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~40                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~41                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~41                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~42                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~42                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux61~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux61~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~43                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~43                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux61~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux61~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux99~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux99~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux99~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux99~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~44                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~44                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~10                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~10                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~45                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~45                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~46                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~46                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~47                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~47                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~48                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~48                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux60~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux60~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~11                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~11                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~49                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~49                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~50                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~50                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux60~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux60~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[1]~0                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusA[1]~0                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux99~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux99~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux99~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux99~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux99~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux99~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusA[1]~1                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusA[1]~1                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux92~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux92~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux92~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux92~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux92~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux92~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux92~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux92~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux87~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux87~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux87~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux87~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~0                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~0                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux93~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux93~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[6]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[6]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux93~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux93~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux93~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux93~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux93~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux93~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux94~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux94~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[5]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[5]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux94~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux94~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux94~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux94~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux94~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux94~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux95~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux95~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[4]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[4]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux95~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux95~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux95~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux95~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux95~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux95~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux96~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux96~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[3]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[3]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux96~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux96~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux96~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux96~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux96~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux96~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux97~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux97~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[2]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[2]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux97~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux97~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux97~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux97~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux97~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux97~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~33                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~33                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~34                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~34                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~35                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~35                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~36                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~36                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux98~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux98~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[1]                                                                                             ; |spets_fpga|T8080se:VM80|T80:u0|ACC[1]                                                                                             ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux98~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux98~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux98~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux98~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux98~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux98~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux89~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux89~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux89~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux89~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~1                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~1                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~2                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~2                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~3                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~3                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~4                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~4                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~5                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~5                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~6                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~6                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux146~0                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux146~0                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~15                                                                                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Q_t~15                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~39                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~39                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~6                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~6                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~7                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~7                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~8                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~8                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~9                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~9                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~10                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~10                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~11                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux57~11                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~40                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~40                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~41                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~41                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~42                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~42                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~43                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~43                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~44                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~44                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~45                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~45                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~46                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~46                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~47                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~47                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~48                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~48                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~49                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~49                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~50                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~50                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~6                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~6                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~51                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~51                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~52                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~52                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~53                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~53                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~54                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~54                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~55                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~55                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~56                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~56                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux55~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux55~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~57                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~57                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~58                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~58                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~59                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~59                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~60                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~60                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~61                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~61                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~62                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~62                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~63                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~63                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux55~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux55~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~7                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~7                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux84~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux84~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux84~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux84~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux84~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux84~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~8                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~8                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~9                                                                                          ; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]~9                                                                                          ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux84~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux84~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux84~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux84~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~6                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~6                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~7                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~7                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~8                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~8                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~9                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~9                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux85~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux85~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux85~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux85~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux85~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux85~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux85~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux85~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux85~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux85~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux86~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux86~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux86~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux86~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux86~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux86~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux86~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux86~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux86~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux86~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux87~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux87~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux87~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux87~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux87~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux87~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux87~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux87~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux87~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux87~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux88~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux88~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux88~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux88~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux88~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux88~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux88~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux88~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux88~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux88~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux89~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux89~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux89~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux89~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux89~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux89~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux89~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux89~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux89~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux89~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux90~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux90~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux90~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux90~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux90~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux90~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux90~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux90~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux91~0                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux91~0                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux91~1                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux91~1                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux91~2                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux91~2                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux91~3                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux91~3                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Mux91~4                                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|Mux91~4                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~7                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~7                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~8                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|ALU_Op_r~8                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~6                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~6                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~12                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~12                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux85~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux85~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~7                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~7                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~8                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~8                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~9                                                                                       ; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~9                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux72~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux72~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux72~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux72~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~0                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~0                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~1                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~1                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~2                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~2                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~3                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~3                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~51                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~51                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~13                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~13                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~52                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~52                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~53                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~53                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux63~0                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux63~0                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~54                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~54                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~55                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~55                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~56                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~56                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux63~1                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux63~1                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~4                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~4                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~5                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~5                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~6                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r~6                                                                                    ; combout          ;
; |spets_fpga|portr[4]                                                                                                               ; |spets_fpga|portr[4]                                                                                                               ; q                ;
; |spets_fpga|dataI~61                                                                                                               ; |spets_fpga|dataI~61                                                                                                               ; combout          ;
; |spets_fpga|dataI~62                                                                                                               ; |spets_fpga|dataI~62                                                                                                               ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[4]~12          ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[4]~12          ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[4]~13          ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[4]~13          ; combout          ;
; |spets_fpga|dataI~63                                                                                                               ; |spets_fpga|dataI~63                                                                                                               ; combout          ;
; |spets_fpga|SPI:SD|MS16X8:inst4|inst12                                                                                             ; |spets_fpga|SPI:SD|MS16X8:inst4|inst12                                                                                             ; combout          ;
; |spets_fpga|dataI~64                                                                                                               ; |spets_fpga|dataI~64                                                                                                               ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[3]~14          ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[3]~14          ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[3]~15          ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2|result_node[3]~15          ; combout          ;
; |spets_fpga|portr[3]                                                                                                               ; |spets_fpga|portr[3]                                                                                                               ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~19                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~19                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~20                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~20                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~21                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~21                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~22                                                                                   ; |spets_fpga|spetskeyboard:spetskey|sp_kb_out_~22                                                                                   ; combout          ;
; |spets_fpga|dataI~65                                                                                                               ; |spets_fpga|dataI~65                                                                                                               ; combout          ;
; |spets_fpga|dataI~66                                                                                                               ; |spets_fpga|dataI~66                                                                                                               ; combout          ;
; |spets_fpga|dataI~67                                                                                                               ; |spets_fpga|dataI~67                                                                                                               ; combout          ;
; |spets_fpga|dataI~68                                                                                                               ; |spets_fpga|dataI~68                                                                                                               ; combout          ;
; |spets_fpga|dataI~69                                                                                                               ; |spets_fpga|dataI~69                                                                                                               ; combout          ;
; |spets_fpga|dataI~70                                                                                                               ; |spets_fpga|dataI~70                                                                                                               ; combout          ;
; |spets_fpga|dataI~71                                                                                                               ; |spets_fpga|dataI~71                                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][0]~1                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][0]~1                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][0]~2                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][0]~2                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][0]~3                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][0]~3                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][0]~4                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][0]~4                                                                         ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[7]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[7]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal0~0                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal0~0                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[6]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[6]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[4]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[4]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[8]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[8]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[3]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[3]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[5]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[5]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[2]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[2]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Equal0~1                                                                                        ; |spets_fpga|spetskeyboard:spetskey|Equal0~1                                                                                        ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|state.1000                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.1000                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|state.0010                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.0010                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Selector13~0                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector13~0                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|state.0001                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.0001                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|state.0111                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.0111                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|state.0000                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.0000                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|state.0110                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.0110                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Selector13~1                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector13~1                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector13~2                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector13~2                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector13~3                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector13~3                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector11~0                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector11~0                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector6~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector6~0                                                                                     ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][0]~1                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][0]~1                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][0]~2                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][0]~2                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][0]~3                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][0]~3                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][0]~4                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][0]~4                                                                         ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[1]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[1]                                                                  ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~_emulated                                                                                   ; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~_emulated                                                                                   ; q                ;
; |spets_fpga|sd_i[6]                                                                                                                ; |spets_fpga|sd_i[6]                                                                                                                ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~head_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~head_lut                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|inst11                                                                                                          ; |spets_fpga|SPI:SD|inst11                                                                                                          ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst46                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst46                                                                                             ; q                ;
; |spets_fpga|sd_i[1]                                                                                                                ; |spets_fpga|sd_i[1]                                                                                                                ; q                ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~5                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~5                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~6                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~6                                                                                               ; combout          ;
; |spets_fpga|cd_in~0                                                                                                                ; |spets_fpga|cd_in~0                                                                                                                ; combout          ;
; |spets_fpga|cd_in[0]~1                                                                                                             ; |spets_fpga|cd_in[0]~1                                                                                                             ; combout          ;
; |spets_fpga|cd_in[0]~2                                                                                                             ; |spets_fpga|cd_in[0]~2                                                                                                             ; combout          ;
; |spets_fpga|cd_in[0]~3                                                                                                             ; |spets_fpga|cd_in[0]~3                                                                                                             ; combout          ;
; |spets_fpga|cd_in[0]~4                                                                                                             ; |spets_fpga|cd_in[0]~4                                                                                                             ; combout          ;
; |spets_fpga|cd_in~6                                                                                                                ; |spets_fpga|cd_in~6                                                                                                                ; combout          ;
; |spets_fpga|cd_in~7                                                                                                                ; |spets_fpga|cd_in~7                                                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~7                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~7                                                                                               ; combout          ;
; |spets_fpga|cd_in~8                                                                                                                ; |spets_fpga|cd_in~8                                                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~8                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~8                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|DO~9                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|DO~9                                                                                               ; combout          ;
; |spets_fpga|cd_in~10                                                                                                               ; |spets_fpga|cd_in~10                                                                                                               ; combout          ;
; |spets_fpga|screen_pre~0                                                                                                           ; |spets_fpga|screen_pre~0                                                                                                           ; combout          ;
; |spets_fpga|screen_pre~1                                                                                                           ; |spets_fpga|screen_pre~1                                                                                                           ; combout          ;
; |spets_fpga|screen_pre~2                                                                                                           ; |spets_fpga|screen_pre~2                                                                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|test_key~0                                                                                      ; |spets_fpga|spetskeyboard:spetskey|test_key~0                                                                                      ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|test_key~1                                                                                      ; |spets_fpga|spetskeyboard:spetskey|test_key~1                                                                                      ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|test_key~2                                                                                      ; |spets_fpga|spetskeyboard:spetskey|test_key~2                                                                                      ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode157w[2]~1 ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode157w[2]~1 ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[1]                        ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[1]                        ; q                ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode157w[2]~2 ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode157w[2]~2 ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[0]                        ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[0]                        ; q                ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode143w[2]   ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode|w_anode143w[2]   ; combout          ;
; |spets_fpga|portb[2]                                                                                                               ; |spets_fpga|portb[2]                                                                                                               ; q                ;
; |spets_fpga|portb1~0                                                                                                               ; |spets_fpga|portb1~0                                                                                                               ; combout          ;
; |spets_fpga|porta[0]                                                                                                               ; |spets_fpga|porta[0]                                                                                                               ; q                ;
; |spets_fpga|porta1~0                                                                                                               ; |spets_fpga|porta1~0                                                                                                               ; combout          ;
; |spets_fpga|metod~1                                                                                                                ; |spets_fpga|metod~1                                                                                                                ; combout          ;
; |spets_fpga|metod~2                                                                                                                ; |spets_fpga|metod~2                                                                                                                ; combout          ;
; |spets_fpga|metod~3                                                                                                                ; |spets_fpga|metod~3                                                                                                                ; combout          ;
; |spets_fpga|portb[4]                                                                                                               ; |spets_fpga|portb[4]                                                                                                               ; q                ;
; |spets_fpga|portb1~1                                                                                                               ; |spets_fpga|portb1~1                                                                                                               ; combout          ;
; |spets_fpga|porta[2]                                                                                                               ; |spets_fpga|porta[2]                                                                                                               ; q                ;
; |spets_fpga|porta1~1                                                                                                               ; |spets_fpga|porta1~1                                                                                                               ; combout          ;
; |spets_fpga|portb[5]                                                                                                               ; |spets_fpga|portb[5]                                                                                                               ; q                ;
; |spets_fpga|portb1~2                                                                                                               ; |spets_fpga|portb1~2                                                                                                               ; combout          ;
; |spets_fpga|porta[3]                                                                                                               ; |spets_fpga|porta[3]                                                                                                               ; q                ;
; |spets_fpga|porta1~2                                                                                                               ; |spets_fpga|porta1~2                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|press_release                                                                                   ; |spets_fpga|spetskeyboard:spetskey|press_release                                                                                   ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[3]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[3]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[5]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[5]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~10                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~10                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[2]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[2]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[4]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[4]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|strobe                                                                                          ; |spets_fpga|spetskeyboard:spetskey|strobe                                                                                          ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[7]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[7]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~11                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~11                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[6]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[6]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[1]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[1]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]~4                                                                              ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]~4                                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[0]                                                                                        ; |spets_fpga|spetskeyboard:spetskey|sp_kb[0]                                                                                        ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~12                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~12                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][3]~5                                                                              ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][3]~5                                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~13                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~13                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~6                                                                                    ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~6                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]~7                                                                              ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]~7                                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]~8                                                                              ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][2]~8                                                                              ; combout          ;
; |spets_fpga|portb[6]                                                                                                               ; |spets_fpga|portb[6]                                                                                                               ; q                ;
; |spets_fpga|portb1~3                                                                                                               ; |spets_fpga|portb1~3                                                                                                               ; combout          ;
; |spets_fpga|porta[4]                                                                                                               ; |spets_fpga|porta[4]                                                                                                               ; q                ;
; |spets_fpga|porta1~3                                                                                                               ; |spets_fpga|porta1~3                                                                                                               ; combout          ;
; |spets_fpga|portb[7]                                                                                                               ; |spets_fpga|portb[7]                                                                                                               ; q                ;
; |spets_fpga|portb1~4                                                                                                               ; |spets_fpga|portb1~4                                                                                                               ; combout          ;
; |spets_fpga|porta[5]                                                                                                               ; |spets_fpga|porta[5]                                                                                                               ; q                ;
; |spets_fpga|porta1~4                                                                                                               ; |spets_fpga|porta1~4                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~14                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~14                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~15                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~15                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~16                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~16                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~17                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~17                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][5]~9                                                                              ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][5]~9                                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~10                                                                                   ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~10                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][4]~11                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][4]~11                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][4]~12                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][4]~12                                                                             ; combout          ;
; |spets_fpga|portb[3]                                                                                                               ; |spets_fpga|portb[3]                                                                                                               ; q                ;
; |spets_fpga|portb1~5                                                                                                               ; |spets_fpga|portb1~5                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~18                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~18                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~19                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~19                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~20                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~20                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][1]~13                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][1]~13                                                                             ; combout          ;
; |spets_fpga|porta[1]                                                                                                               ; |spets_fpga|porta[1]                                                                                                               ; q                ;
; |spets_fpga|porta1~5                                                                                                               ; |spets_fpga|porta1~5                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~21                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~21                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~22                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~22                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][0]~14                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][0]~14                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~23                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~23                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~24                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~24                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][0]~15                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][0]~15                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~25                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~25                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~26                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~26                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~27                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~27                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][0]~16                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][0]~16                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~17                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~17                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~18                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~18                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~19                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~19                                                                             ; combout          ;
; |spets_fpga|porta[6]                                                                                                               ; |spets_fpga|porta[6]                                                                                                               ; q                ;
; |spets_fpga|porta1~6                                                                                                               ; |spets_fpga|porta1~6                                                                                                               ; combout          ;
; |spets_fpga|porta[7]                                                                                                               ; |spets_fpga|porta[7]                                                                                                               ; q                ;
; |spets_fpga|porta1~7                                                                                                               ; |spets_fpga|porta1~7                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~28                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~28                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][0]~20                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][0]~20                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~29                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~29                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][0]~21                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][0]~21                                                                             ; combout          ;
; |spets_fpga|portc[0]                                                                                                               ; |spets_fpga|portc[0]                                                                                                               ; q                ;
; |spets_fpga|portc1~0                                                                                                               ; |spets_fpga|portc1~0                                                                                                               ; combout          ;
; |spets_fpga|portc[1]                                                                                                               ; |spets_fpga|portc[1]                                                                                                               ; q                ;
; |spets_fpga|portc1~1                                                                                                               ; |spets_fpga|portc1~1                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][0]~22                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][0]~22                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~30                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~30                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][0]~23                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][0]~23                                                                             ; combout          ;
; |spets_fpga|portc[2]                                                                                                               ; |spets_fpga|portc[2]                                                                                                               ; q                ;
; |spets_fpga|portc1~2                                                                                                               ; |spets_fpga|portc1~2                                                                                                               ; combout          ;
; |spets_fpga|portc[3]                                                                                                               ; |spets_fpga|portc[3]                                                                                                               ; q                ;
; |spets_fpga|portc1~3                                                                                                               ; |spets_fpga|portc1~3                                                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~31                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~31                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~32                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~32                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][0]~24                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][0]~24                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][0]~25                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][0]~25                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~33                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~33                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][0]~26                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][0]~26                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]~27                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]~27                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]~28                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]~28                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]~29                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[0][0]~29                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~34                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~34                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~35                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~35                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~36                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~36                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][1]~30                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][1]~30                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~37                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~37                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~38                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~38                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][2]~31                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][2]~31                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~39                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~39                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][3]~32                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][3]~32                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~33                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~33                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~34                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~34                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~35                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~35                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~36                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~36                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~37                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][4]~37                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~40                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~40                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][5]~38                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[10][5]~38                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~41                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~41                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][3]~39                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][3]~39                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~42                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~42                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][1]~40                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][1]~40                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][5]~41                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][5]~41                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]~42                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]~42                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]~43                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]~43                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]~44                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]~44                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]~45                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][4]~45                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~43                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~43                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][2]~46                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][2]~46                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~44                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~44                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][2]~47                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][2]~47                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~45                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~45                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][2]~48                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][2]~48                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][2]~49                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][2]~49                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~46                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~46                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][2]~50                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][2]~50                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~47                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~47                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][2]~51                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][2]~51                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][2]~52                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][2]~52                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~48                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~48                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~49                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~49                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][2]~53                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][2]~53                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~50                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~50                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][2]~54                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[2][2]~54                                                                             ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~_emulated                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~_emulated                                                                                    ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~head_lut                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~head_lut                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~51                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~51                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|shift~0                                                                                         ; |spets_fpga|spetskeyboard:spetskey|shift~0                                                                                         ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|shift~1                                                                                         ; |spets_fpga|spetskeyboard:spetskey|shift~1                                                                                         ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|shift~2                                                                                         ; |spets_fpga|spetskeyboard:spetskey|shift~2                                                                                         ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~52                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~52                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][1]~55                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][1]~55                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][3]~56                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][3]~56                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~57                                                                                   ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~57                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][4]~58                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][4]~58                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][4]~59                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][4]~59                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~53                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~53                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][5]~60                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][5]~60                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~54                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~54                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][3]~61                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][3]~61                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][5]~62                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][5]~62                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~63                                                                                   ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~63                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][4]~64                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][4]~64                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][4]~65                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][4]~65                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][1]~66                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][1]~66                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~55                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~55                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][1]~67                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][1]~67                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][1]~68                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][1]~68                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][1]~69                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][1]~69                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][1]~70                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][1]~70                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~56                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~56                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][1]~71                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][1]~71                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][1]~72                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][1]~72                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][1]~73                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[1][1]~73                                                                             ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~_emulated                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~_emulated                                                                                    ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~head_lut                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~head_lut                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][3]~74                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][3]~74                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][5]~75                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][5]~75                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~76                                                                                   ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~76                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][4]~77                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][4]~77                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][4]~78                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[8][4]~78                                                                             ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~_emulated                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~_emulated                                                                                    ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~head_lut                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~head_lut                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][5]~79                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][5]~79                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~80                                                                                   ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~80                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][4]~81                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][4]~81                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][4]~82                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][4]~82                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][3]~83                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][3]~83                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][3]~84                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][3]~84                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][3]~85                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][3]~85                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~57                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~57                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][3]~86                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][3]~86                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][3]~87                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][3]~87                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][3]~88                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][3]~88                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~89                                                                                   ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~89                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][4]~90                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][4]~90                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][4]~91                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][4]~91                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][5]~92                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][5]~92                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][5]~93                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][5]~93                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][5]~94                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][5]~94                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][5]~95                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][5]~95                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~58                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~58                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][5]~96                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[5][5]~96                                                                             ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~_emulated                                                                                   ; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~_emulated                                                                                   ; q                ;
; |spets_fpga|sd_i[5]                                                                                                                ; |spets_fpga|sd_i[5]                                                                                                                ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~head_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~head_lut                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]~97                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]~97                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~98                                                                                   ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~98                                                                                   ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]~99                                                                             ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]~99                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]~100                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[7][4]~100                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~101                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~101                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~102                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~102                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~103                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~103                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~104                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[6][4]~104                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][4]~105                                                                           ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][4]~105                                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][4]~106                                                                           ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[11][4]~106                                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa~107                                                                                  ; |spets_fpga|spetskeyboard:spetskey|keymatrixa~107                                                                                  ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]~108                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]~108                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~2                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~2                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~3                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~3                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC~4                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|ACC~4                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC~5                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|ACC~5                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC~6                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|ACC~6                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC~7                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|ACC~7                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC~8                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|ACC~8                                                                                              ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC~9                                                                                              ; |spets_fpga|T8080se:VM80|T80:u0|ACC~9                                                                                              ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~_emulated                                                                                   ; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~_emulated                                                                                   ; q                ;
; |spets_fpga|sd_i[4]                                                                                                                ; |spets_fpga|sd_i[4]                                                                                                                ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~head_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~head_lut                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~_emulated                                                                                   ; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~_emulated                                                                                   ; q                ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~head_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~head_lut                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_rising_edge_marker                                     ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_rising_edge_marker                                     ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_rx_clk_h                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_rx_clk_h                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|ps2_clk_s                                                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|ps2_clk_s                                                             ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]~6                                                        ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]~6                                                        ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal2~1                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal2~1                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal2~2                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal2~2                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal2~3                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal2~3                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack                                      ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_wait_keyboard_ack                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]~7                                                        ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[1]~7                                                        ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[9]                                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[9]                                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m2_state                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m2_state                                                              ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Selector4~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector4~0                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector9~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector9~0                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|state.0101                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.0101                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|state.1010                                                                                      ; |spets_fpga|spetskeyboard:spetskey|state.1010                                                                                      ; q                ;
; |spets_fpga|spetskeyboard:spetskey|Selector3~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector3~0                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector3~1                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector3~1                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector8~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector8~0                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector8~1                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector8~1                                                                                     ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~data_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~data_lut                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst45                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst45                                                                                             ; q                ;
; |spets_fpga|portb[2]~0                                                                                                             ; |spets_fpga|portb[2]~0                                                                                                             ; combout          ;
; |spets_fpga|porta[0]~0                                                                                                             ; |spets_fpga|porta[0]~0                                                                                                             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|WideOr1~0                                                                                       ; |spets_fpga|spetskeyboard:spetskey|WideOr1~0                                                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|WideOr1~1                                                                                       ; |spets_fpga|spetskeyboard:spetskey|WideOr1~1                                                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|WideOr1~2                                                                                       ; |spets_fpga|spetskeyboard:spetskey|WideOr1~2                                                                                       ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector22~0                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector22~0                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|sp_kb[5]~0                                                                                      ; |spets_fpga|spetskeyboard:spetskey|sp_kb[5]~0                                                                                      ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector23~0                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector23~0                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector23~1                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector23~1                                                                                    ; combout          ;
; |spets_fpga|portc[0]~0                                                                                                             ; |spets_fpga|portc[0]~0                                                                                                             ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~data_lut                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~data_lut                                                                                     ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~data_lut                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~data_lut                                                                                     ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~data_lut                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~data_lut                                                                                     ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~data_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~data_lut                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~data_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~data_lut                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~data_lut                                                                                    ; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~data_lut                                                                                    ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_wait_clk_h                                             ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_wait_clk_h                                             ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal3~0                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal3~0                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal3~1                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal3~1                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal3~2                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal3~2                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_next_state.m1_tx_rising_edge_marker~0                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_next_state.m1_tx_rising_edge_marker~0                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_rx_rising_edge_marker                                     ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_rx_rising_edge_marker                                     ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|ps2_data_s                                                            ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|ps2_data_s                                                            ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_done_recovery                                          ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_done_recovery                                          ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_error_no_keyboard_ack                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_error_no_keyboard_ack                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector1~1                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector1~1                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_rx_clk_l                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_rx_clk_l                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal1~0                                                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Equal1~0                                                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_clk_h                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_clk_h                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector6~0                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector6~0                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[10]                                                                 ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[10]                                                                 ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2rden                                                                                         ; |spets_fpga|spetskeyboard:spetskey|ps2rden                                                                                         ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m2_next_state~0                                                       ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m2_next_state~0                                                       ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst44                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst44                                                                                             ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_clk_l                                                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_clk_l                                                  ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector2~0                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector2~0                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_next_state.m1_rx_rising_edge_marker~0                              ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_next_state.m1_rx_rising_edge_marker~0                              ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector7~0                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector7~0                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector8~0                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector8~0                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector0~0                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector0~0                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector4~0                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector4~0                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector2~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector2~0                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector2~1                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Selector2~1                                                                                     ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst42                                                                                             ; |spets_fpga|SPI:SD|SPIReg:inst1|inst42                                                                                             ; q                ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector5~0                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|Selector5~0                                                           ; combout          ;
; |spets_fpga|ram~23                                                                                                                 ; |spets_fpga|ram~23                                                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux38~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux38~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~64                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~64                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~65                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~65                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~66                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~66                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux96~2                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux96~2                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~57                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~57                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~58                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~58                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~5                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux93~5                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|IR[5]~10                                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|IR[5]~10                                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~6                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux30~6                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~37                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~37                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~52                                                                                        ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux~52                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux80~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux80~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~7                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux73~7                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~49                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~49                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux82~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux82~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[0]~9                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[0]~9                                                                                      ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Selector27~5                                                                                    ; |spets_fpga|spetskeyboard:spetskey|Selector27~5                                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~50                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~50                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~51                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~51                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~52                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~52                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~53                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~53                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~54                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~54                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~55                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~55                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~56                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~56                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~57                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~57                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~58                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~58                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~59                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~59                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~60                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~60                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~61                                                                                         ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr~61                                                                                         ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~14                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2~14                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~6                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux64~6                                                                            ; combout          ;
; |spets_fpga|dataI[6]~72                                                                                                            ; |spets_fpga|dataI[6]~72                                                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~59                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~59                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~60                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~60                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~61                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~61                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~62                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~62                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~63                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~63                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~38                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~38                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~67                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~67                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~68                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~68                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~10                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux54~10                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~10                                                                                      ; |spets_fpga|T8080se:VM80|T80:u0|Save_ALU_r~10                                                                                      ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux85~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux85~3                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~109                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[3][0]~109                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~59                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~59                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~60                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~60                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|Decoder1~61                                                                                     ; |spets_fpga|spetskeyboard:spetskey|Decoder1~61                                                                                     ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]~110                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[4][4]~110                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|press_release~2                                                                                 ; |spets_fpga|spetskeyboard:spetskey|press_release~2                                                                                 ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~64                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~64                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~14                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~14                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~69                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux56~69                                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][2]~111                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][2]~111                                                                            ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][2]~112                                                                            ; |spets_fpga|spetskeyboard:spetskey|keymatrixa[9][2]~112                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~39                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~39                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~40                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~40                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~65                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~65                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~66                                                                           ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux62~66                                                                           ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~3                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~3                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~4                                                                            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux65~4                                                                            ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~41                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~41                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|F~42                                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|F~42                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux12~1                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux12~1                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux12~2                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux12~2                                                                                ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|mx_st_key~0                                                                                     ; |spets_fpga|spetskeyboard:spetskey|mx_st_key~0                                                                                     ; combout          ;
; |spets_fpga|AddrSelector:AS|inst11~0                                                                                               ; |spets_fpga|AddrSelector:AS|inst11~0                                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[0]~0                                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[0]~0                                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst46~0                                                                                           ; |spets_fpga|SPI:SD|SPIReg:inst1|inst46~0                                                                                           ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst45~0                                                                                           ; |spets_fpga|SPI:SD|SPIReg:inst1|inst45~0                                                                                           ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst44~0                                                                                           ; |spets_fpga|SPI:SD|SPIReg:inst1|inst44~0                                                                                           ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst42~0                                                                                           ; |spets_fpga|SPI:SD|SPIReg:inst1|inst42~0                                                                                           ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~latch                                                                                       ; |spets_fpga|SPI:SD|SPIReg:inst1|inst26~latch                                                                                       ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~latch                                                                                       ; |spets_fpga|SPI:SD|SPIReg:inst1|inst23~latch                                                                                       ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~latch                                                                                        ; |spets_fpga|SPI:SD|SPIReg:inst1|inst7~latch                                                                                        ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~latch                                                                                        ; |spets_fpga|SPI:SD|SPIReg:inst1|inst6~latch                                                                                        ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~latch                                                                                        ; |spets_fpga|SPI:SD|SPIReg:inst1|inst5~latch                                                                                        ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~latch                                                                                       ; |spets_fpga|SPI:SD|SPIReg:inst1|inst20~latch                                                                                       ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~latch                                                                                       ; |spets_fpga|SPI:SD|SPIReg:inst1|inst17~latch                                                                                       ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~latch                                                                                       ; |spets_fpga|SPI:SD|SPIReg:inst1|inst14~latch                                                                                       ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~_wirecell                                                                                   ; |spets_fpga|T8080se:VM80|T80:u0|ACC[0]~_wirecell                                                                                   ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|ACC[7]~_wirecell                                                                                   ; |spets_fpga|T8080se:VM80|T80:u0|ACC[7]~_wirecell                                                                                   ; combout          ;
; |spets_fpga|rxd                                                                                                                    ; |spets_fpga|rxd                                                                                                                    ; padout           ;
; |spets_fpga|h_sync~output                                                                                                          ; |spets_fpga|h_sync~output                                                                                                          ; o                ;
; |spets_fpga|h_sync                                                                                                                 ; |spets_fpga|h_sync                                                                                                                 ; padout           ;
; |spets_fpga|v_sync~output                                                                                                          ; |spets_fpga|v_sync~output                                                                                                          ; o                ;
; |spets_fpga|v_sync                                                                                                                 ; |spets_fpga|v_sync                                                                                                                 ; padout           ;
; |spets_fpga|red~output                                                                                                             ; |spets_fpga|red~output                                                                                                             ; o                ;
; |spets_fpga|red                                                                                                                    ; |spets_fpga|red                                                                                                                    ; padout           ;
; |spets_fpga|green~output                                                                                                           ; |spets_fpga|green~output                                                                                                           ; o                ;
; |spets_fpga|green                                                                                                                  ; |spets_fpga|green                                                                                                                  ; padout           ;
; |spets_fpga|blue~output                                                                                                            ; |spets_fpga|blue~output                                                                                                            ; o                ;
; |spets_fpga|blue                                                                                                                   ; |spets_fpga|blue                                                                                                                   ; padout           ;
; |spets_fpga|rb~output                                                                                                              ; |spets_fpga|rb~output                                                                                                              ; o                ;
; |spets_fpga|rb                                                                                                                     ; |spets_fpga|rb                                                                                                                     ; padout           ;
; |spets_fpga|gb~output                                                                                                              ; |spets_fpga|gb~output                                                                                                              ; o                ;
; |spets_fpga|gb                                                                                                                     ; |spets_fpga|gb                                                                                                                     ; padout           ;
; |spets_fpga|bb~output                                                                                                              ; |spets_fpga|bb~output                                                                                                              ; o                ;
; |spets_fpga|bb                                                                                                                     ; |spets_fpga|bb                                                                                                                     ; padout           ;
; |spets_fpga|sound~output                                                                                                           ; |spets_fpga|sound~output                                                                                                           ; o                ;
; |spets_fpga|sound                                                                                                                  ; |spets_fpga|sound                                                                                                                  ; padout           ;
; |spets_fpga|ma[0]~output                                                                                                           ; |spets_fpga|ma[0]~output                                                                                                           ; o                ;
; |spets_fpga|ma[0]                                                                                                                  ; |spets_fpga|ma[0]                                                                                                                  ; padout           ;
; |spets_fpga|ma[1]~output                                                                                                           ; |spets_fpga|ma[1]~output                                                                                                           ; o                ;
; |spets_fpga|ma[1]                                                                                                                  ; |spets_fpga|ma[1]                                                                                                                  ; padout           ;
; |spets_fpga|ma[2]~output                                                                                                           ; |spets_fpga|ma[2]~output                                                                                                           ; o                ;
; |spets_fpga|ma[2]                                                                                                                  ; |spets_fpga|ma[2]                                                                                                                  ; padout           ;
; |spets_fpga|ma[3]~output                                                                                                           ; |spets_fpga|ma[3]~output                                                                                                           ; o                ;
; |spets_fpga|ma[3]                                                                                                                  ; |spets_fpga|ma[3]                                                                                                                  ; padout           ;
; |spets_fpga|ma[4]~output                                                                                                           ; |spets_fpga|ma[4]~output                                                                                                           ; o                ;
; |spets_fpga|ma[4]                                                                                                                  ; |spets_fpga|ma[4]                                                                                                                  ; padout           ;
; |spets_fpga|ma[5]~output                                                                                                           ; |spets_fpga|ma[5]~output                                                                                                           ; o                ;
; |spets_fpga|ma[5]                                                                                                                  ; |spets_fpga|ma[5]                                                                                                                  ; padout           ;
; |spets_fpga|ma[6]~output                                                                                                           ; |spets_fpga|ma[6]~output                                                                                                           ; o                ;
; |spets_fpga|ma[6]                                                                                                                  ; |spets_fpga|ma[6]                                                                                                                  ; padout           ;
; |spets_fpga|ma[7]~output                                                                                                           ; |spets_fpga|ma[7]~output                                                                                                           ; o                ;
; |spets_fpga|ma[7]                                                                                                                  ; |spets_fpga|ma[7]                                                                                                                  ; padout           ;
; |spets_fpga|ma[9]~output                                                                                                           ; |spets_fpga|ma[9]~output                                                                                                           ; o                ;
; |spets_fpga|ma[9]                                                                                                                  ; |spets_fpga|ma[9]                                                                                                                  ; padout           ;
; |spets_fpga|ma[10]~output                                                                                                          ; |spets_fpga|ma[10]~output                                                                                                          ; o                ;
; |spets_fpga|ma[10]                                                                                                                 ; |spets_fpga|ma[10]                                                                                                                 ; padout           ;
; |spets_fpga|ma[11]~output                                                                                                          ; |spets_fpga|ma[11]~output                                                                                                          ; o                ;
; |spets_fpga|ma[11]                                                                                                                 ; |spets_fpga|ma[11]                                                                                                                 ; padout           ;
; |spets_fpga|ma[12]~output                                                                                                          ; |spets_fpga|ma[12]~output                                                                                                          ; o                ;
; |spets_fpga|ma[12]                                                                                                                 ; |spets_fpga|ma[12]                                                                                                                 ; padout           ;
; |spets_fpga|ma[13]~output                                                                                                          ; |spets_fpga|ma[13]~output                                                                                                          ; o                ;
; |spets_fpga|ma[13]                                                                                                                 ; |spets_fpga|ma[13]                                                                                                                 ; padout           ;
; |spets_fpga|ma[14]~output                                                                                                          ; |spets_fpga|ma[14]~output                                                                                                          ; o                ;
; |spets_fpga|ma[14]                                                                                                                 ; |spets_fpga|ma[14]                                                                                                                 ; padout           ;
; |spets_fpga|ma[17]~output                                                                                                          ; |spets_fpga|ma[17]~output                                                                                                          ; o                ;
; |spets_fpga|ma[17]                                                                                                                 ; |spets_fpga|ma[17]                                                                                                                 ; padout           ;
; |spets_fpga|ma[18]~output                                                                                                          ; |spets_fpga|ma[18]~output                                                                                                          ; o                ;
; |spets_fpga|ma[18]                                                                                                                 ; |spets_fpga|ma[18]                                                                                                                 ; padout           ;
; |spets_fpga|ma[19]~output                                                                                                          ; |spets_fpga|ma[19]~output                                                                                                          ; o                ;
; |spets_fpga|ma[19]                                                                                                                 ; |spets_fpga|ma[19]                                                                                                                 ; padout           ;
; |spets_fpga|ram_we~output                                                                                                          ; |spets_fpga|ram_we~output                                                                                                          ; o                ;
; |spets_fpga|ram_we                                                                                                                 ; |spets_fpga|ram_we                                                                                                                 ; padout           ;
; |spets_fpga|ram_ce~output                                                                                                          ; |spets_fpga|ram_ce~output                                                                                                          ; o                ;
; |spets_fpga|ram_ce                                                                                                                 ; |spets_fpga|ram_ce                                                                                                                 ; padout           ;
; |spets_fpga|mosi~output                                                                                                            ; |spets_fpga|mosi~output                                                                                                            ; o                ;
; |spets_fpga|mosi                                                                                                                   ; |spets_fpga|mosi                                                                                                                   ; padout           ;
; |spets_fpga|sd_clk~output                                                                                                          ; |spets_fpga|sd_clk~output                                                                                                          ; o                ;
; |spets_fpga|sd_clk                                                                                                                 ; |spets_fpga|sd_clk                                                                                                                 ; padout           ;
; |spets_fpga|sd_cs~output                                                                                                           ; |spets_fpga|sd_cs~output                                                                                                           ; o                ;
; |spets_fpga|sd_cs                                                                                                                  ; |spets_fpga|sd_cs                                                                                                                  ; padout           ;
; |spets_fpga|led_red~output                                                                                                         ; |spets_fpga|led_red~output                                                                                                         ; o                ;
; |spets_fpga|led_red                                                                                                                ; |spets_fpga|led_red                                                                                                                ; padout           ;
; |spets_fpga|led_green~output                                                                                                       ; |spets_fpga|led_green~output                                                                                                       ; o                ;
; |spets_fpga|led_green                                                                                                              ; |spets_fpga|led_green                                                                                                              ; padout           ;
; |spets_fpga|md[0]~input                                                                                                            ; |spets_fpga|md[0]~input                                                                                                            ; o                ;
; |spets_fpga|md[1]~input                                                                                                            ; |spets_fpga|md[1]~input                                                                                                            ; o                ;
; |spets_fpga|md[2]~input                                                                                                            ; |spets_fpga|md[2]~input                                                                                                            ; o                ;
; |spets_fpga|md[3]~input                                                                                                            ; |spets_fpga|md[3]~input                                                                                                            ; o                ;
; |spets_fpga|md[4]~input                                                                                                            ; |spets_fpga|md[4]~input                                                                                                            ; o                ;
; |spets_fpga|md[5]~input                                                                                                            ; |spets_fpga|md[5]~input                                                                                                            ; o                ;
; |spets_fpga|md[6]~input                                                                                                            ; |spets_fpga|md[6]~input                                                                                                            ; o                ;
; |spets_fpga|md[7]~input                                                                                                            ; |spets_fpga|md[7]~input                                                                                                            ; o                ;
; |spets_fpga|sd_ins~input                                                                                                           ; |spets_fpga|sd_ins~input                                                                                                           ; o                ;
; |spets_fpga|sd_ins                                                                                                                 ; |spets_fpga|sd_ins                                                                                                                 ; padout           ;
; |spets_fpga|miso~input                                                                                                             ; |spets_fpga|miso~input                                                                                                             ; o                ;
; |spets_fpga|miso                                                                                                                   ; |spets_fpga|miso                                                                                                                   ; padout           ;
; |spets_fpga|ps2_clk~input                                                                                                          ; |spets_fpga|ps2_clk~input                                                                                                          ; o                ;
; |spets_fpga|ps2_clk                                                                                                                ; |spets_fpga|ps2_clk                                                                                                                ; padout           ;
; |spets_fpga|ps2_data~input                                                                                                         ; |spets_fpga|ps2_data~input                                                                                                         ; o                ;
; |spets_fpga|ps2_data                                                                                                               ; |spets_fpga|ps2_data                                                                                                               ; padout           ;
; |spets_fpga|hcnt[8]~clkctrl                                                                                                        ; |spets_fpga|hcnt[8]~clkctrl                                                                                                        ; outclk           ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst~clkctrl                                                                                       ; |spets_fpga|SPI:SD|SPIReg:inst1|inst~clkctrl                                                                                       ; outclk           ;
; |spets_fpga|AddrSelector:AS|inst8~clkctrl                                                                                          ; |spets_fpga|AddrSelector:AS|inst8~clkctrl                                                                                          ; outclk           ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst43~clkctrl                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst43~clkctrl                                                                                     ; outclk           ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst41~clkctrl                                                                                     ; |spets_fpga|SPI:SD|SPIReg:inst1|inst41~clkctrl                                                                                     ; outclk           ;
; |spets_fpga|spetskeyboard:spetskey|res_key~clkctrl                                                                                 ; |spets_fpga|spetskeyboard:spetskey|res_key~clkctrl                                                                                 ; outclk           ;
; |spets_fpga|SPI:SD|inst18~clkctrl                                                                                                  ; |spets_fpga|SPI:SD|inst18~clkctrl                                                                                                  ; outclk           ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[0]~feeder                 ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[0]~feeder                 ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[1]~feeder                 ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|address_reg_a[1]~feeder                 ; combout          ;
; |spets_fpga|red~reg0feeder                                                                                                         ; |spets_fpga|red~reg0feeder                                                                                                         ; combout          ;
; |spets_fpga|green~reg0feeder                                                                                                       ; |spets_fpga|green~reg0feeder                                                                                                       ; combout          ;
; |spets_fpga|blue~reg0feeder                                                                                                        ; |spets_fpga|blue~reg0feeder                                                                                                        ; combout          ;
; |spets_fpga|rb~reg0feeder                                                                                                          ; |spets_fpga|rb~reg0feeder                                                                                                          ; combout          ;
; |spets_fpga|gb~reg0feeder                                                                                                          ; |spets_fpga|gb~reg0feeder                                                                                                          ; combout          ;
; |spets_fpga|bb~reg0feeder                                                                                                          ; |spets_fpga|bb~reg0feeder                                                                                                          ; combout          ;
; |spets_fpga|portr[0]~feeder                                                                                                        ; |spets_fpga|portr[0]~feeder                                                                                                        ; combout          ;
; |spets_fpga|portc[0]~feeder                                                                                                        ; |spets_fpga|portc[0]~feeder                                                                                                        ; combout          ;
; |spets_fpga|porta[0]~feeder                                                                                                        ; |spets_fpga|porta[0]~feeder                                                                                                        ; combout          ;
; |spets_fpga|SPI:SD|inst21~feeder                                                                                                   ; |spets_fpga|SPI:SD|inst21~feeder                                                                                                   ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][0]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][0]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[0]~feeder                                                        ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[0]~feeder                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[2]~feeder                                                        ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL_0__0__0_bypass[2]~feeder                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[1]~feeder                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[1]~feeder                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][1]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][1]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][1]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][1]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][2]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][2]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][2]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][2]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][2]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[0][2]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][3]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][3]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][3]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][3]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][4]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][4]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][4]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[1][4]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][5]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][5]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][5]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][5]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[6]~feeder                                                                                ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[6]~feeder                                                                                ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][6]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][6]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][6]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][6]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][7]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[3][7]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][7]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[2][7]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][0]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][0]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[0]~feeder                                                        ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH_0__0__0_bypass[0]~feeder                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][1]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[3][1]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][1]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][1]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][2]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][2]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][2]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][2]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][3]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][3]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][4]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][4]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][4]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][4]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][5]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][5]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[14]~feeder                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|RegBusA_r[14]~feeder                                                                               ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][6]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][6]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][6]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][6]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][6]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[0][6]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][7]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[1][7]~feeder                                                                    ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][7]~feeder                                                                    ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[2][7]~feeder                                                                    ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst41~feeder                                                                                      ; |spets_fpga|SPI:SD|SPIReg:inst1|inst41~feeder                                                                                      ; combout          ;
; |spets_fpga|portc[2]~feeder                                                                                                        ; |spets_fpga|portc[2]~feeder                                                                                                        ; combout          ;
; |spets_fpga|portb[2]~feeder                                                                                                        ; |spets_fpga|portb[2]~feeder                                                                                                        ; combout          ;
; |spets_fpga|portc[3]~feeder                                                                                                        ; |spets_fpga|portc[3]~feeder                                                                                                        ; combout          ;
; |spets_fpga|portb[3]~feeder                                                                                                        ; |spets_fpga|portb[3]~feeder                                                                                                        ; combout          ;
; |spets_fpga|sd_i[4]~feeder                                                                                                         ; |spets_fpga|sd_i[4]~feeder                                                                                                         ; combout          ;
; |spets_fpga|portb[4]~feeder                                                                                                        ; |spets_fpga|portb[4]~feeder                                                                                                        ; combout          ;
; |spets_fpga|porta[6]~feeder                                                                                                        ; |spets_fpga|porta[6]~feeder                                                                                                        ; combout          ;
; |spets_fpga|screen~feeder                                                                                                          ; |spets_fpga|screen~feeder                                                                                                          ; combout          ;
; |spets_fpga|vid_c[0]~feeder                                                                                                        ; |spets_fpga|vid_c[0]~feeder                                                                                                        ; combout          ;
; |spets_fpga|vid_bw[1]~feeder                                                                                                       ; |spets_fpga|vid_bw[1]~feeder                                                                                                       ; combout          ;
; |spets_fpga|vid_bw[2]~feeder                                                                                                       ; |spets_fpga|vid_bw[2]~feeder                                                                                                       ; combout          ;
; |spets_fpga|vid_bw[5]~feeder                                                                                                       ; |spets_fpga|vid_bw[5]~feeder                                                                                                       ; combout          ;
; |spets_fpga|vid_bw[6]~feeder                                                                                                       ; |spets_fpga|vid_bw[6]~feeder                                                                                                       ; combout          ;
; |spets_fpga|vid_c[2]~feeder                                                                                                        ; |spets_fpga|vid_c[2]~feeder                                                                                                        ; combout          ;
; |spets_fpga|vid_c[5]~feeder                                                                                                        ; |spets_fpga|vid_c[5]~feeder                                                                                                        ; combout          ;
; |spets_fpga|vid_c[3]~feeder                                                                                                        ; |spets_fpga|vid_c[3]~feeder                                                                                                        ; combout          ;
; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[1]~feeder                                                                               ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrB_r[1]~feeder                                                                               ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[6]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[6]~feeder                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[5]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[5]~feeder                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[3]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[3]~feeder                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[7]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[7]~feeder                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[2]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[2]~feeder                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[4]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[4]~feeder                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[1]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[1]~feeder                                                           ; combout          ;
; |spets_fpga|SPI:SD|inst24~feeder                                                                                                   ; |spets_fpga|SPI:SD|inst24~feeder                                                                                                   ; combout          ;
; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|out_address_reg_a[1]~feeder             ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|out_address_reg_a[1]~feeder             ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[8]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[8]~feeder                                                           ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[10]~feeder                                                          ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[10]~feeder                                                          ; combout          ;
; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[9]~feeder                                                           ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|q[9]~feeder                                                           ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst46~feeder                                                                                      ; |spets_fpga|SPI:SD|SPIReg:inst1|inst46~feeder                                                                                      ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst45~feeder                                                                                      ; |spets_fpga|SPI:SD|SPIReg:inst1|inst45~feeder                                                                                      ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst44~feeder                                                                                      ; |spets_fpga|SPI:SD|SPIReg:inst1|inst44~feeder                                                                                      ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst42~feeder                                                                                      ; |spets_fpga|SPI:SD|SPIReg:inst1|inst42~feeder                                                                                      ; combout          ;
; |spets_fpga|vid_buf[0]~feeder                                                                                                      ; |spets_fpga|vid_buf[0]~feeder                                                                                                      ; combout          ;
; |spets_fpga|vidc_buf[0]~feeder                                                                                                     ; |spets_fpga|vidc_buf[0]~feeder                                                                                                     ; combout          ;
; |spets_fpga|vid_buf[2]~feeder                                                                                                      ; |spets_fpga|vid_buf[2]~feeder                                                                                                      ; combout          ;
; |spets_fpga|vidc_buf[2]~feeder                                                                                                     ; |spets_fpga|vidc_buf[2]~feeder                                                                                                     ; combout          ;
; |spets_fpga|vid_buf[5]~feeder                                                                                                      ; |spets_fpga|vid_buf[5]~feeder                                                                                                      ; combout          ;
; |spets_fpga|vidc_buf[6]~feeder                                                                                                     ; |spets_fpga|vidc_buf[6]~feeder                                                                                                     ; combout          ;
; |spets_fpga|vid_buf[6]~feeder                                                                                                      ; |spets_fpga|vid_buf[6]~feeder                                                                                                      ; combout          ;
; |spets_fpga|SPI:SD|SPIReg:inst1|inst40~feeder                                                                                      ; |spets_fpga|SPI:SD|SPIReg:inst1|inst40~feeder                                                                                      ; combout          ;
; |spets_fpga|np~feeder                                                                                                              ; |spets_fpga|np~feeder                                                                                                              ; combout          ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Dec 07 20:13:15 2011
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off spets_fpga -c spets_fpga
Info: Using vector source file "C:/altera/91/quartus/my/u10_spets_fpga/spets_fpga.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of spets_fpga.vwf called spets_fpga.sim_ori.vwf has been created in the db folder
Warning: Can't display state machine states -- register holding state machine bit "|spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_reset_timer" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_first_wait_clk_l" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_first_wait_clk_h" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_force_clk_l" was synthesized away
Warning: Can't find signal in vector source file for input pin "|spets_fpga|rxd"
Warning: Can't find signal in vector source file for input pin "|spets_fpga|md[0]"
Warning: Can't find signal in vector source file for input pin "|spets_fpga|md[1]"
Warning: Can't find signal in vector source file for input pin "|spets_fpga|md[2]"
Warning: Can't find signal in vector source file for input pin "|spets_fpga|md[3]"
Warning: Can't find signal in vector source file for input pin "|spets_fpga|md[4]"
Warning: Can't find signal in vector source file for input pin "|spets_fpga|md[5]"
Warning: Can't find signal in vector source file for input pin "|spets_fpga|md[6]"
Warning: Can't find signal in vector source file for input pin "|spets_fpga|md[7]"
Warning: Can't find signal in vector source file for input pin "|spets_fpga|sd_ins"
Warning: Can't find signal in vector source file for input pin "|spets_fpga|miso"
Warning: Can't find signal in vector source file for input pin "|spets_fpga|ps2_clk"
Warning: Can't find signal in vector source file for input pin "|spets_fpga|ps2_data"
Info: Inverted registers were found during simulation
    Info: Register: |spets_fpga|T8080se:VM80|WR_n
    Info: Register: |spets_fpga|T8080se:VM80|T80:u0|MCycle[0]
    Info: Register: |spets_fpga|AddrSelector:AS|inst11
    Info: Register: |spets_fpga|cd_in[0]
    Info: Register: |spets_fpga|cd_in[1]
    Info: Register: |spets_fpga|cd_in[2]
    Info: Register: |spets_fpga|cd_in[3]
    Info: Register: |spets_fpga|cd_in[4]
    Info: Register: |spets_fpga|cd_in[5]
    Info: Register: |spets_fpga|cd_in[6]
    Info: Register: |spets_fpga|cd_in[7]
    Info: Register: |spets_fpga|np
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: System task:  Note : Cyclone III PLL locked to incoming clock
Info: System task: Time: 413213  Instance: pll|altpll_component|auto_generated|pll1
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       3.51 %
Info: Number of transitions in simulation is 980
Info: Vector file spets_fpga.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Wed Dec 07 20:13:18 2011
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


