Timing Analyzer report for Z80_FPGA
Tue Aug  1 22:52:26 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 125C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 125C Model Setup Summary
  8. Slow 1200mV 125C Model Hold Summary
  9. Slow 1200mV 125C Model Recovery Summary
 10. Slow 1200mV 125C Model Removal Summary
 11. Slow 1200mV 125C Model Minimum Pulse Width Summary
 12. Slow 1200mV 125C Model Setup: 'Microcomputer:inst|cpuClock'
 13. Slow 1200mV 125C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 125C Model Setup: 'FPGA_IN_SDSB-'
 15. Slow 1200mV 125C Model Setup: 'FPGA_IN_CDSB-'
 16. Slow 1200mV 125C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 17. Slow 1200mV 125C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
 18. Slow 1200mV 125C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 125C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 125C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 125C Model Setup: 'CLK_50'
 22. Slow 1200mV 125C Model Setup: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 23. Slow 1200mV 125C Model Hold: 'FPGA_IN_SDSB-'
 24. Slow 1200mV 125C Model Hold: 'FPGA_IN_CDSB-'
 25. Slow 1200mV 125C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
 26. Slow 1200mV 125C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 125C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 125C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
 29. Slow 1200mV 125C Model Hold: 'Microcomputer:inst|cpuClock'
 30. Slow 1200mV 125C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 125C Model Hold: 'CLK_50'
 32. Slow 1200mV 125C Model Hold: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 33. Slow 1200mV 125C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 34. Slow 1200mV 125C Model Recovery: 'FPGA_IN_SDSB-'
 35. Slow 1200mV 125C Model Recovery: 'FPGA_IN_CDSB-'
 36. Slow 1200mV 125C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 37. Slow 1200mV 125C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
 38. Slow 1200mV 125C Model Recovery: 'ps2_keyboard_to_ascii:inst162|ascii_new'
 39. Slow 1200mV 125C Model Recovery: 'FPGA_IN_BOARD_RESET-'
 40. Slow 1200mV 125C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 125C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 42. Slow 1200mV 125C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 125C Model Recovery: 'Microcomputer:inst|cpuClock'
 44. Slow 1200mV 125C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
 45. Slow 1200mV 125C Model Removal: 'FPGA_IN_SDSB-'
 46. Slow 1200mV 125C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
 47. Slow 1200mV 125C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 48. Slow 1200mV 125C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 125C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
 50. Slow 1200mV 125C Model Removal: 'Microcomputer:inst|cpuClock'
 51. Slow 1200mV 125C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 125C Model Removal: 'FPGA_IN_CDSB-'
 53. Slow 1200mV 125C Model Removal: 'ps2_keyboard_to_ascii:inst162|ascii_new'
 54. Slow 1200mV 125C Model Removal: 'FPGA_IN_BOARD_RESET-'
 55. Slow 1200mV 125C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 56. Slow 1200mV 125C Model Metastability Summary
 57. Slow 1200mV -40C Model Fmax Summary
 58. Slow 1200mV -40C Model Setup Summary
 59. Slow 1200mV -40C Model Hold Summary
 60. Slow 1200mV -40C Model Recovery Summary
 61. Slow 1200mV -40C Model Removal Summary
 62. Slow 1200mV -40C Model Minimum Pulse Width Summary
 63. Slow 1200mV -40C Model Setup: 'Microcomputer:inst|cpuClock'
 64. Slow 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
 65. Slow 1200mV -40C Model Setup: 'FPGA_IN_SDSB-'
 66. Slow 1200mV -40C Model Setup: 'FPGA_IN_CDSB-'
 67. Slow 1200mV -40C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 68. Slow 1200mV -40C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
 69. Slow 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 70. Slow 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 71. Slow 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 72. Slow 1200mV -40C Model Setup: 'CLK_50'
 73. Slow 1200mV -40C Model Setup: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 74. Slow 1200mV -40C Model Hold: 'FPGA_IN_SDSB-'
 75. Slow 1200mV -40C Model Hold: 'FPGA_IN_CDSB-'
 76. Slow 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 77. Slow 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 78. Slow 1200mV -40C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
 79. Slow 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
 80. Slow 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 81. Slow 1200mV -40C Model Hold: 'CLK_50'
 82. Slow 1200mV -40C Model Hold: 'Microcomputer:inst|cpuClock'
 83. Slow 1200mV -40C Model Hold: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 84. Slow 1200mV -40C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 85. Slow 1200mV -40C Model Recovery: 'FPGA_IN_SDSB-'
 86. Slow 1200mV -40C Model Recovery: 'FPGA_IN_CDSB-'
 87. Slow 1200mV -40C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 88. Slow 1200mV -40C Model Recovery: 'ps2_keyboard_to_ascii:inst162|ascii_new'
 89. Slow 1200mV -40C Model Recovery: 'FPGA_IN_BOARD_RESET-'
 90. Slow 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
 91. Slow 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 92. Slow 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 93. Slow 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 94. Slow 1200mV -40C Model Recovery: 'Microcomputer:inst|cpuClock'
 95. Slow 1200mV -40C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
 96. Slow 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 97. Slow 1200mV -40C Model Removal: 'FPGA_IN_SDSB-'
 98. Slow 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 99. Slow 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
100. Slow 1200mV -40C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
101. Slow 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
102. Slow 1200mV -40C Model Removal: 'Microcomputer:inst|cpuClock'
103. Slow 1200mV -40C Model Removal: 'FPGA_IN_CDSB-'
104. Slow 1200mV -40C Model Removal: 'ps2_keyboard_to_ascii:inst162|ascii_new'
105. Slow 1200mV -40C Model Removal: 'FPGA_IN_BOARD_RESET-'
106. Slow 1200mV -40C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
107. Slow 1200mV -40C Model Metastability Summary
108. Fast 1200mV -40C Model Setup Summary
109. Fast 1200mV -40C Model Hold Summary
110. Fast 1200mV -40C Model Recovery Summary
111. Fast 1200mV -40C Model Removal Summary
112. Fast 1200mV -40C Model Minimum Pulse Width Summary
113. Fast 1200mV -40C Model Setup: 'Microcomputer:inst|cpuClock'
114. Fast 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
115. Fast 1200mV -40C Model Setup: 'FPGA_IN_CDSB-'
116. Fast 1200mV -40C Model Setup: 'FPGA_IN_SDSB-'
117. Fast 1200mV -40C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
118. Fast 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
119. Fast 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
120. Fast 1200mV -40C Model Setup: 'CLK_50'
121. Fast 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
122. Fast 1200mV -40C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
123. Fast 1200mV -40C Model Setup: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
124. Fast 1200mV -40C Model Hold: 'FPGA_IN_SDSB-'
125. Fast 1200mV -40C Model Hold: 'FPGA_IN_CDSB-'
126. Fast 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
127. Fast 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
128. Fast 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
129. Fast 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
130. Fast 1200mV -40C Model Hold: 'Microcomputer:inst|cpuClock'
131. Fast 1200mV -40C Model Hold: 'CLK_50'
132. Fast 1200mV -40C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
133. Fast 1200mV -40C Model Hold: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
134. Fast 1200mV -40C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
135. Fast 1200mV -40C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
136. Fast 1200mV -40C Model Recovery: 'FPGA_IN_SDSB-'
137. Fast 1200mV -40C Model Recovery: 'FPGA_IN_CDSB-'
138. Fast 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
139. Fast 1200mV -40C Model Recovery: 'FPGA_IN_BOARD_RESET-'
140. Fast 1200mV -40C Model Recovery: 'ps2_keyboard_to_ascii:inst162|ascii_new'
141. Fast 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
142. Fast 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
143. Fast 1200mV -40C Model Recovery: 'Microcomputer:inst|cpuClock'
144. Fast 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
145. Fast 1200mV -40C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
146. Fast 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
147. Fast 1200mV -40C Model Removal: 'FPGA_IN_SDSB-'
148. Fast 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
149. Fast 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
150. Fast 1200mV -40C Model Removal: 'Microcomputer:inst|cpuClock'
151. Fast 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
152. Fast 1200mV -40C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
153. Fast 1200mV -40C Model Removal: 'FPGA_IN_CDSB-'
154. Fast 1200mV -40C Model Removal: 'ps2_keyboard_to_ascii:inst162|ascii_new'
155. Fast 1200mV -40C Model Removal: 'FPGA_IN_BOARD_RESET-'
156. Fast 1200mV -40C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
157. Fast 1200mV -40C Model Metastability Summary
158. Multicorner Timing Analysis Summary
159. Board Trace Model Assignments
160. Input Transition Times
161. Signal Integrity Metrics (Slow 1200mv n40c Model)
162. Signal Integrity Metrics (Slow 1200mv 125c Model)
163. Signal Integrity Metrics (Fast 1200mv n40c Model)
164. Setup Transfers
165. Hold Transfers
166. Recovery Transfers
167. Removal Transfers
168. Report TCCS
169. Report RSKM
170. Unconstrained Paths Summary
171. Clock Status Summary
172. Unconstrained Input Ports
173. Unconstrained Output Ports
174. Unconstrained Input Ports
175. Unconstrained Output Ports
176. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Z80_FPGA                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17A7                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.3%      ;
;     Processor 3            ;   5.0%      ;
;     Processor 4            ;   3.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                       ; Type      ; Period   ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                                                                              ;
+--------------------------------------------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+
; CLK_50                                                                                           ; Base      ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLK_50 }                                                                                           ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] }  ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] } ;
; FPGA_IN_BOARD_RESET-                                                                             ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_IN_BOARD_RESET- }                                                                             ;
; FPGA_IN_CDSB-                                                                                    ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_IN_CDSB- }                                                                                    ;
; FPGA_IN_SDSB-                                                                                    ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_IN_SDSB- }                                                                                    ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Generated ; 500.000  ; 2.0 MHz    ; 0.000 ; 250.000  ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; CLK_50 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[0] }                                                ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; Generated ; 2500.000 ; 0.4 MHz    ; 0.000 ; 1250.000 ; 50.00      ; 125       ; 1           ;       ;        ;           ;            ; false    ; CLK_50 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[1] }                                                ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; Generated ; 100.000  ; 10.0 MHz   ; 0.000 ; 50.000   ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLK_50 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[2] }                                                ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; Generated ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000   ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLK_50 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[3] }                                                ;
; Microcomputer:inst|cpuClock                                                                      ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Microcomputer:inst|cpuClock }                                                                      ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { ps2_keyboard_to_ascii:inst162|ascii_new }                                                          ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result }       ;
+--------------------------------------------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                                                                                                              ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; 69.31 MHz  ; 69.31 MHz       ; Microcomputer:inst|cpuClock                                                                      ;                                                ;
; 70.83 MHz  ; 70.83 MHz       ; CLK_50                                                                                           ;                                                ;
; 88.61 MHz  ; 88.61 MHz       ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ;                                                ;
; 90.7 MHz   ; 90.7 MHz        ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ;                                                ;
; 90.7 MHz   ; 90.7 MHz        ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ;                                                ;
; 100.02 MHz ; 100.02 MHz      ; FPGA_IN_SDSB-                                                                                    ;                                                ;
; 112.61 MHz ; 112.61 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ;                                                ;
; 149.52 MHz ; 149.52 MHz      ; FPGA_IN_CDSB-                                                                                    ;                                                ;
; 183.86 MHz ; 183.86 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ;                                                ;
; 821.02 MHz ; 402.09 MHz      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; limit due to minimum period restriction (tmin) ;
; 971.82 MHz ; 402.09 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup Summary                                                                                       ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Microcomputer:inst|cpuClock                                                                      ; -13.428 ; -3624.378     ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -8.155  ; -121.045      ;
; FPGA_IN_SDSB-                                                                                    ; -5.818  ; -278.814      ;
; FPGA_IN_CDSB-                                                                                    ; -5.756  ; -345.585      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -4.918  ; -4.947        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -4.439  ; -293.427      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -4.261  ; -72.832       ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -4.247  ; -90.909       ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -4.208  ; -69.758       ;
; CLK_50                                                                                           ; -3.435  ; -171.074      ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -1.530  ; -2.296        ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold Summary                                                                                       ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -2.550 ; -57.819       ;
; FPGA_IN_CDSB-                                                                                    ; -1.231 ; -18.561       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -0.124 ; -0.314        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 0.041  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 0.117  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 0.284  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 0.408  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 0.414  ; 0.000         ;
; CLK_50                                                                                           ; 0.426  ; 0.000         ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; 0.499  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.645  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery Summary                                                                                   ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -5.660 ; -316.643      ;
; FPGA_IN_CDSB-                                                                                    ; -5.598 ; -321.591      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -5.462 ; -10.924       ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -4.188 ; -165.953      ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; -4.122 ; -4.122        ;
; FPGA_IN_BOARD_RESET-                                                                             ; -3.887 ; -7.694        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -3.377 ; -16.896       ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -3.324 ; -16.101       ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -2.833 ; -25.159       ;
; Microcomputer:inst|cpuClock                                                                      ; -1.786 ; -192.274      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -1.351 ; -4.061        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal Summary                                                                                    ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -0.423 ; -3.322        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -0.306 ; -2.945        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -0.236 ; -0.339        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -0.160 ; -0.187        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -0.005 ; -0.010        ;
; Microcomputer:inst|cpuClock                                                                      ; 0.058  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 0.129  ; 0.000         ;
; FPGA_IN_CDSB-                                                                                    ; 0.870  ; 0.000         ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 1.688  ; 0.000         ;
; FPGA_IN_BOARD_RESET-                                                                             ; 1.971  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 5.073  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary                                                                          ;
+--------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+----------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -3.000   ; -956.392      ;
; FPGA_IN_CDSB-                                                                                    ; -3.000   ; -62.654       ;
; FPGA_IN_BOARD_RESET-                                                                             ; -3.000   ; -5.974        ;
; Microcomputer:inst|cpuClock                                                                      ; -1.487   ; -529.372      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -1.487   ; -118.960      ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -1.487   ; -16.357       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.487   ; -2.974        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; -1.487   ; -1.487        ;
; CLK_50                                                                                           ; 9.712    ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 19.702   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 49.700   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 249.739  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 1249.721 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'Microcomputer:inst|cpuClock'                                                                                                                                                                 ;
+---------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack   ; From Node                                     ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -13.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 14.369     ;
; -13.256 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 14.197     ;
; -13.240 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.057     ; 14.180     ;
; -13.236 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 14.177     ;
; -13.225 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.073     ; 14.149     ;
; -13.216 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 14.157     ;
; -13.178 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.063     ; 14.112     ;
; -13.123 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 14.056     ;
; -13.081 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.075     ; 14.003     ;
; -13.078 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.050     ; 14.025     ;
; -13.068 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.057     ; 14.008     ;
; -13.065 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 14.011     ;
; -13.053 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.073     ; 13.977     ;
; -13.048 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.057     ; 13.988     ;
; -13.044 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 13.985     ;
; -13.044 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 13.985     ;
; -13.033 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.073     ; 13.957     ;
; -13.030 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.075     ; 13.952     ;
; -13.024 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 13.965     ;
; -13.021 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 13.963     ;
; -13.006 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.063     ; 13.940     ;
; -13.003 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.067     ; 13.933     ;
; -12.986 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.063     ; 13.920     ;
; -12.963 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 13.896     ;
; -12.960 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[15]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 13.906     ;
; -12.951 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 13.884     ;
; -12.933 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.074     ; 13.856     ;
; -12.931 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 13.864     ;
; -12.906 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.050     ; 13.853     ;
; -12.893 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.076     ; 13.814     ;
; -12.886 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.050     ; 13.833     ;
; -12.880 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.070     ; 13.807     ;
; -12.878 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.092     ; 13.783     ;
; -12.878 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.075     ; 13.800     ;
; -12.877 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.052     ; 13.822     ;
; -12.862 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.068     ; 13.791     ;
; -12.861 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.073     ; 13.785     ;
; -12.856 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.057     ; 13.796     ;
; -12.853 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 13.799     ;
; -12.842 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.076     ; 13.763     ;
; -12.841 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[4]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 13.774     ;
; -12.841 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.073     ; 13.765     ;
; -12.839 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[2]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.071     ; 13.765     ;
; -12.833 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 13.774     ;
; -12.832 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.056     ; 13.773     ;
; -12.831 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.082     ; 13.746     ;
; -12.831 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.067     ; 13.761     ;
; -12.827 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.092     ; 13.732     ;
; -12.827 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.075     ; 13.749     ;
; -12.818 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.072     ; 13.743     ;
; -12.815 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.058     ; 13.754     ;
; -12.813 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[11]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 13.759     ;
; -12.811 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.067     ; 13.741     ;
; -12.809 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 13.751     ;
; -12.806 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[8]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.068     ; 13.735     ;
; -12.796 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[14]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 13.742     ;
; -12.795 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.338      ; 14.130     ;
; -12.794 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.063     ; 13.728     ;
; -12.791 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 13.724     ;
; -12.788 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[15]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 13.734     ;
; -12.780 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.082     ; 13.695     ;
; -12.776 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.083     ; 13.690     ;
; -12.771 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.062     ; 13.706     ;
; -12.771 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 13.704     ;
; -12.768 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[15]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 13.714     ;
; -12.761 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.373      ; 14.131     ;
; -12.760 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.059     ; 13.698     ;
; -12.756 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.338      ; 14.091     ;
; -12.745 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.075     ; 13.667     ;
; -12.742 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 14.091     ;
; -12.739 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 13.672     ;
; -12.731 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.069     ; 13.659     ;
; -12.730 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.091     ; 13.636     ;
; -12.730 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.074     ; 13.653     ;
; -12.726 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[10]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 13.672     ;
; -12.725 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.083     ; 13.639     ;
; -12.721 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.373      ; 14.091     ;
; -12.716 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.063     ; 13.650     ;
; -12.715 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.045     ; 13.667     ;
; -12.713 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.381      ; 14.091     ;
; -12.694 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.050     ; 13.641     ;
; -12.692 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.071     ; 13.618     ;
; -12.689 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.073     ; 13.613     ;
; -12.683 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.081     ; 13.599     ;
; -12.680 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.069     ; 13.608     ;
; -12.678 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[9]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 13.624     ;
; -12.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.087     ; 13.587     ;
; -12.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.070     ; 13.604     ;
; -12.671 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 13.619     ;
; -12.669 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.073     ; 13.593     ;
; -12.669 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[4]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 13.602     ;
; -12.667 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[2]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.071     ; 13.593     ;
; -12.656 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.086     ; 13.567     ;
; -12.654 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.381      ; 14.032     ;
; -12.649 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[4]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 13.582     ;
; -12.647 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[2]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.071     ; 13.573     ;
; -12.641 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[11]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 13.587     ;
; -12.640 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.062     ; 13.575     ;
; -12.637 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 13.986     ;
; -12.634 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[8]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.068     ; 13.563     ;
+---------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                   ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node          ; Launch Clock  ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+
; -8.155 ; inst243[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.464     ; 2.128      ;
; -8.152 ; inst243[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.464     ; 2.125      ;
; -8.152 ; inst243[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.464     ; 2.125      ;
; -7.984 ; inst243[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.434     ; 1.987      ;
; -7.981 ; inst243[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.434     ; 1.984      ;
; -7.981 ; inst243[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.434     ; 1.984      ;
; -7.889 ; inst243[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.433     ; 1.893      ;
; -7.886 ; inst243[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.433     ; 1.890      ;
; -7.886 ; inst243[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.433     ; 1.890      ;
; -7.760 ; inst243[6] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.433     ; 1.764      ;
; -7.757 ; inst243[6] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.433     ; 1.761      ;
; -7.757 ; inst243[6] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.433     ; 1.761      ;
; -7.724 ; inst243[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.437     ; 1.724      ;
; -7.721 ; inst243[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.437     ; 1.721      ;
; -7.721 ; inst243[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.437     ; 1.721      ;
; -7.480 ; inst253[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.628     ; 2.289      ;
; -7.477 ; inst253[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.628     ; 2.286      ;
; -7.477 ; inst253[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.628     ; 2.286      ;
; -7.437 ; inst243[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.160     ; 1.714      ;
; -7.434 ; inst243[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.160     ; 1.711      ;
; -7.434 ; inst243[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.160     ; 1.711      ;
; -7.401 ; inst243[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.210     ; 2.128      ;
; -7.398 ; inst243[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.210     ; 2.125      ;
; -7.398 ; inst243[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.210     ; 2.125      ;
; -7.336 ; inst253[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.769     ; 3.004      ;
; -7.333 ; inst253[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.769     ; 3.001      ;
; -7.333 ; inst253[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.769     ; 3.001      ;
; -7.275 ; inst243[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.163     ; 1.549      ;
; -7.272 ; inst243[4] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.163     ; 1.546      ;
; -7.272 ; inst243[4] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.163     ; 1.546      ;
; -7.259 ; inst253[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.542     ; 2.154      ;
; -7.256 ; inst253[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.542     ; 2.151      ;
; -7.256 ; inst253[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.542     ; 2.151      ;
; -7.230 ; inst243[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.180     ; 1.987      ;
; -7.227 ; inst243[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.180     ; 1.984      ;
; -7.227 ; inst243[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.180     ; 1.984      ;
; -7.140 ; inst253[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.768     ; 2.809      ;
; -7.137 ; inst253[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.768     ; 2.806      ;
; -7.137 ; inst253[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.768     ; 2.806      ;
; -7.135 ; inst243[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.179     ; 1.893      ;
; -7.132 ; inst243[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.179     ; 1.890      ;
; -7.132 ; inst243[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.179     ; 1.890      ;
; -7.108 ; inst253[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.625     ; 1.920      ;
; -7.105 ; inst253[4] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.625     ; 1.917      ;
; -7.105 ; inst253[4] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.625     ; 1.917      ;
; -7.093 ; inst253[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.543     ; 1.987      ;
; -7.090 ; inst253[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.543     ; 1.984      ;
; -7.090 ; inst253[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.543     ; 1.984      ;
; -7.065 ; inst325[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.970     ; 1.532      ;
; -7.039 ; inst325[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.971     ; 1.505      ;
; -7.010 ; inst325[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.970     ; 1.477      ;
; -7.006 ; inst243[6] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.179     ; 1.764      ;
; -7.003 ; inst243[6] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.179     ; 1.761      ;
; -7.003 ; inst243[6] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.179     ; 1.761      ;
; -6.970 ; inst243[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.183     ; 1.724      ;
; -6.967 ; inst243[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.183     ; 1.721      ;
; -6.967 ; inst243[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.183     ; 1.721      ;
; -6.854 ; inst253[5] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.002     ; 2.289      ;
; -6.851 ; inst253[5] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.002     ; 2.286      ;
; -6.851 ; inst253[5] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.002     ; 2.286      ;
; -6.726 ; inst253[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.374     ; 2.289      ;
; -6.723 ; inst253[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.374     ; 2.286      ;
; -6.723 ; inst253[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.374     ; 2.286      ;
; -6.710 ; inst253[1] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.143     ; 3.004      ;
; -6.707 ; inst253[1] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.143     ; 3.001      ;
; -6.707 ; inst253[1] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.143     ; 3.001      ;
; -6.683 ; inst243[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.906     ; 1.714      ;
; -6.680 ; inst243[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.906     ; 1.711      ;
; -6.680 ; inst243[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.906     ; 1.711      ;
; -6.633 ; inst253[2] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.916     ; 2.154      ;
; -6.630 ; inst253[2] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.916     ; 2.151      ;
; -6.630 ; inst253[2] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.916     ; 2.151      ;
; -6.582 ; inst253[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.515     ; 3.004      ;
; -6.579 ; inst253[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.515     ; 3.001      ;
; -6.579 ; inst253[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.515     ; 3.001      ;
; -6.521 ; inst243[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.909     ; 1.549      ;
; -6.518 ; inst243[4] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.909     ; 1.546      ;
; -6.518 ; inst243[4] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.909     ; 1.546      ;
; -6.514 ; inst253[0] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.142     ; 2.809      ;
; -6.511 ; inst253[0] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.142     ; 2.806      ;
; -6.511 ; inst253[0] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.142     ; 2.806      ;
; -6.505 ; inst253[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.288     ; 2.154      ;
; -6.502 ; inst253[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.288     ; 2.151      ;
; -6.502 ; inst253[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.288     ; 2.151      ;
; -6.482 ; inst253[4] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.999     ; 1.920      ;
; -6.479 ; inst253[4] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.999     ; 1.917      ;
; -6.479 ; inst253[4] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.999     ; 1.917      ;
; -6.467 ; inst253[3] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.917     ; 1.987      ;
; -6.464 ; inst253[3] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.917     ; 1.984      ;
; -6.464 ; inst253[3] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.917     ; 1.984      ;
; -6.386 ; inst253[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.514     ; 2.809      ;
; -6.383 ; inst253[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.514     ; 2.806      ;
; -6.383 ; inst253[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.514     ; 2.806      ;
; -6.354 ; inst253[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.371     ; 1.920      ;
; -6.351 ; inst253[4] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.371     ; 1.917      ;
; -6.351 ; inst253[4] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.371     ; 1.917      ;
; -6.339 ; inst253[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.289     ; 1.987      ;
; -6.336 ; inst253[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.289     ; 1.984      ;
; -6.336 ; inst253[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.289     ; 1.984      ;
; -6.311 ; inst325[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.716     ; 1.532      ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'FPGA_IN_SDSB-'                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -5.818 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst509                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.472      ; 3.893      ;
; -4.702 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst501                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.126     ; 3.638      ;
; -4.602 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst497                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.260     ; 3.556      ;
; -4.499 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.662     ; 2.275      ;
; -4.393 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst499                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.282     ; 3.870      ;
; -4.355 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst495                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.147     ; 3.607      ;
; -4.354 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst502                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.239     ; 3.868      ;
; -4.338 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.501     ; 2.275      ;
; -4.222 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst500                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.123     ; 3.583      ;
; -4.201 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst498                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.254     ; 3.708      ;
; -4.200 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst496                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.141     ; 3.543      ;
; -4.093 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -1.756     ; 2.275      ;
; -4.086 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -2.392     ; 1.311      ;
; -4.023 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst509                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 1.000        ; 1.767      ; 3.893      ;
; -3.997 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst508                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.389      ; 3.967      ;
; -3.925 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -2.231     ; 1.311      ;
; -3.744 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -1.407     ; 2.275      ;
; -3.680 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -2.486     ; 1.311      ;
; -3.678 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.500        ; 0.727      ; 3.737      ;
; -3.602 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.500        ; 0.803      ; 3.737      ;
; -3.566 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst428                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 1.062      ; 3.103      ;
; -3.433 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 1.000        ; 0.472      ; 3.737      ;
; -3.406 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst243[1]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.964      ; 3.852      ;
; -3.357 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 1.000        ; 0.548      ; 3.737      ;
; -3.331 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -2.137     ; 1.311      ;
; -3.279 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst243[3]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.934      ; 3.839      ;
; -3.277 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst243[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.993      ; 3.884      ;
; -3.256 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst243[4]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.698      ; 3.573      ;
; -3.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst428                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 1.000        ; 0.886      ; 3.103      ;
; -3.162 ; spi_16bit_master:inst347|busy             ; inst411                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.500        ; 1.368      ; 4.125      ;
; -3.118 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst243[6]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.948      ; 3.685      ;
; -3.101 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst243[2]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.966      ; 3.809      ;
; -3.038 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.248      ; 6.738      ;
; -3.018 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst272                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.859      ; 4.364      ;
; -3.008 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.427      ; 6.887      ;
; -2.982 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst243[5]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.686      ; 3.410      ;
; -2.943 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.849      ; 7.244      ;
; -2.932 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst436                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 1.394      ; 3.804      ;
; -2.886 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.861      ; 7.199      ;
; -2.873 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.869      ; 7.194      ;
; -2.872 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.488      ; 6.812      ;
; -2.870 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.046      ; 7.368      ;
; -2.867 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.419      ; 6.738      ;
; -2.861 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.568      ; 6.881      ;
; -2.859 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|address_reg_a[0]                 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.891     ; 2.485      ;
; -2.856 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst424                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 1.045      ; 3.354      ;
; -2.846 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.649      ; 6.947      ;
; -2.842 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst478                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.982      ; 3.440      ;
; -2.841 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.673      ; 6.966      ;
; -2.840 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.604      ; 6.896      ;
; -2.840 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.854      ; 7.146      ;
; -2.837 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.598      ; 6.887      ;
; -2.831 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.287      ; 6.570      ;
; -2.826 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst325[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.784      ; 3.240      ;
; -2.817 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.073      ; 7.342      ;
; -2.807 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|address_reg_a[0]                 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.839     ; 2.485      ;
; -2.803 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.293      ; 6.548      ;
; -2.800 ; 74373:inst116|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.628      ; 6.880      ;
; -2.798 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.573      ; 6.823      ;
; -2.797 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst243[1]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 1.000        ; 1.073      ; 3.852      ;
; -2.792 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.108      ; 6.352      ;
; -2.790 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.029      ; 7.271      ;
; -2.789 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.168      ; 7.409      ;
; -2.787 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.753      ; 6.992      ;
; -2.785 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst253[3]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.894      ; 3.305      ;
; -2.772 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.020      ; 7.244      ;
; -2.768 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.288      ; 6.508      ;
; -2.767 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.293      ; 6.512      ;
; -2.766 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.652      ; 6.870      ;
; -2.765 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst438                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 1.427      ; 3.802      ;
; -2.764 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.034      ; 7.250      ;
; -2.763 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.296      ; 6.511      ;
; -2.763 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.433      ; 6.648      ;
; -2.763 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.994      ; 7.209      ;
; -2.759 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst429                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 1.061      ; 3.325      ;
; -2.749 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.676      ; 6.877      ;
; -2.749 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst426                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 1.029      ; 3.248      ;
; -2.748 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.644      ; 6.844      ;
; -2.745 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.206      ; 7.403      ;
; -2.738 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.910      ; 7.100      ;
; -2.736 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.888      ; 7.076      ;
; -2.733 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.246      ; 7.431      ;
; -2.732 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.042      ; 7.226      ;
; -2.730 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.989      ; 7.171      ;
; -2.730 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst397                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 1.045      ; 3.409      ;
; -2.727 ; 74373:inst116|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.996      ; 7.175      ;
; -2.722 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.180      ; 7.354      ;
; -2.718 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.049      ; 7.219      ;
; -2.715 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.032      ; 7.199      ;
; -2.714 ; spi_16bit_master:inst347|busy             ; inst411                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 1.000        ; 1.316      ; 4.125      ;
; -2.712 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.464      ; 6.628      ;
; -2.711 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.752      ; 6.915      ;
; -2.708 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst325[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 1.000        ; 0.402      ; 3.240      ;
; -2.705 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst397                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 1.000        ; 0.570      ; 3.409      ;
; -2.702 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.040      ; 7.194      ;
; -2.701 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.659      ; 6.812      ;
; -2.699 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.217      ; 7.368      ;
; -2.695 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.618      ; 6.765      ;
; -2.695 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.034      ; 7.181      ;
; -2.693 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 4.009      ; 7.154      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'FPGA_IN_CDSB-'                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -5.756 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst509                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.534      ; 3.893      ;
; -5.021 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -2.154     ; 2.275      ;
; -4.615 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 1.000        ; -2.248     ; 2.275      ;
; -4.608 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -2.884     ; 1.311      ;
; -4.270 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst501                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.306      ; 3.638      ;
; -4.202 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 1.000        ; -2.978     ; 1.311      ;
; -4.170 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst497                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.172      ; 3.556      ;
; -4.159 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst478                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; -0.335     ; 3.440      ;
; -4.096 ; inst243[2]                                ; 74373b:inst260|14                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.706     ; 3.026      ;
; -4.078 ; inst243[0]                                ; 74373b:inst260|12                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.784     ; 2.930      ;
; -4.053 ; inst243[3]                                ; 74373b:inst260|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.710     ; 2.980      ;
; -4.053 ; inst243[5]                                ; 74373b:inst260|17                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.189     ; 3.140      ;
; -4.048 ; inst243[4]                                ; 74373b:inst260|16                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.335     ; 3.169      ;
; -3.996 ; inst243[1]                                ; 74373b:inst260|13                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.706     ; 2.921      ;
; -3.974 ; inst243[6]                                ; 74373b:inst260|18                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.708     ; 2.900      ;
; -3.961 ; spi_16bit_master:inst347|busy             ; inst411                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; 0.500        ; 0.569      ; 4.125      ;
; -3.961 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst499                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.150      ; 3.870      ;
; -3.935 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst508                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.451      ; 3.967      ;
; -3.925 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.020     ; 3.737      ;
; -3.923 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst495                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.285      ; 3.607      ;
; -3.922 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst502                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.193      ; 3.868      ;
; -3.850 ; inst243[2]                                ; 74373b:inst260|14                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 1.000        ; -0.960     ; 3.026      ;
; -3.849 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 1.000        ; 0.056      ; 3.737      ;
; -3.832 ; inst243[0]                                ; 74373b:inst260|12                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 1.000        ; -1.038     ; 2.930      ;
; -3.807 ; inst243[3]                                ; 74373b:inst260|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 1.000        ; -0.964     ; 2.980      ;
; -3.807 ; inst243[5]                                ; 74373b:inst260|17                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 1.000        ; -0.443     ; 3.140      ;
; -3.802 ; inst243[4]                                ; 74373b:inst260|16                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 1.000        ; -0.589     ; 3.169      ;
; -3.790 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst500                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.309      ; 3.583      ;
; -3.769 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst498                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.178      ; 3.708      ;
; -3.768 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst496                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.291      ; 3.543      ;
; -3.750 ; inst243[1]                                ; 74373b:inst260|13                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 1.000        ; -0.960     ; 2.921      ;
; -3.728 ; inst243[6]                                ; 74373b:inst260|18                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 1.000        ; -0.962     ; 2.900      ;
; -3.687 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst428                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.941      ; 3.103      ;
; -3.622 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.664      ; 6.738      ;
; -3.592 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.843      ; 6.887      ;
; -3.527 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.265      ; 7.244      ;
; -3.473 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|address_reg_a[0]                 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -1.475     ; 2.485      ;
; -3.470 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.277      ; 7.199      ;
; -3.457 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.285      ; 7.194      ;
; -3.456 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.904      ; 6.812      ;
; -3.454 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.462      ; 7.368      ;
; -3.451 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.835      ; 6.738      ;
; -3.445 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.984      ; 6.881      ;
; -3.430 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.065      ; 6.947      ;
; -3.425 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.089      ; 6.966      ;
; -3.424 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.020      ; 6.896      ;
; -3.424 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.270      ; 7.146      ;
; -3.421 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.014      ; 6.887      ;
; -3.415 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.703      ; 6.570      ;
; -3.401 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.489      ; 7.342      ;
; -3.387 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.709      ; 6.548      ;
; -3.384 ; 74373:inst116|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.044      ; 6.880      ;
; -3.382 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.989      ; 6.823      ;
; -3.376 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.524      ; 6.352      ;
; -3.374 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.445      ; 7.271      ;
; -3.373 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.584      ; 7.409      ;
; -3.371 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.169      ; 6.992      ;
; -3.356 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.436      ; 7.244      ;
; -3.352 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.704      ; 6.508      ;
; -3.351 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.709      ; 6.512      ;
; -3.350 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.068      ; 6.870      ;
; -3.348 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.450      ; 7.250      ;
; -3.347 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.712      ; 6.511      ;
; -3.347 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.849      ; 6.648      ;
; -3.347 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.410      ; 7.209      ;
; -3.333 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.092      ; 6.877      ;
; -3.332 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.060      ; 6.844      ;
; -3.329 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.622      ; 7.403      ;
; -3.322 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.326      ; 7.100      ;
; -3.320 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.304      ; 7.076      ;
; -3.317 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.662      ; 7.431      ;
; -3.316 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.458      ; 7.226      ;
; -3.314 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.405      ; 7.171      ;
; -3.311 ; 74373:inst116|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.412      ; 7.175      ;
; -3.306 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.596      ; 7.354      ;
; -3.302 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.465      ; 7.219      ;
; -3.299 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.448      ; 7.199      ;
; -3.296 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.880      ; 6.628      ;
; -3.295 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.168      ; 6.915      ;
; -3.286 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.456      ; 7.194      ;
; -3.285 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.075      ; 6.812      ;
; -3.283 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.633      ; 7.368      ;
; -3.279 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.034      ; 6.765      ;
; -3.279 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.450      ; 7.181      ;
; -3.277 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.425      ; 7.154      ;
; -3.276 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.492      ; 7.220      ;
; -3.274 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.155      ; 6.881      ;
; -3.266 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.199      ; 6.917      ;
; -3.266 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.029      ; 6.747      ;
; -3.263 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.667      ; 7.382      ;
; -3.261 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.465      ; 7.178      ;
; -3.260 ; 74373:inst116|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.046      ; 6.758      ;
; -3.259 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.236      ; 6.947      ;
; -3.254 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.260      ; 6.966      ;
; -3.253 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.191      ; 6.896      ;
; -3.253 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.441      ; 7.146      ;
; -3.252 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.034      ; 6.738      ;
; -3.245 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.028      ; 6.725      ;
; -3.244 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.874      ; 6.570      ;
; -3.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst243[1]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 1.128      ; 3.852      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                            ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.918 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; -4.579     ; 0.836      ;
; -4.388 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -4.549     ; 0.836      ;
; -3.140 ; inst345   ; inst349 ; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -3.301     ; 0.836      ;
; -0.029 ; inst349   ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.050     ; 0.996      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                                   ;
+--------+------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.439 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.361      ;
; -4.439 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.361      ;
; -4.439 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.361      ;
; -4.439 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.361      ;
; -4.439 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.361      ;
; -4.439 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.361      ;
; -4.439 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.361      ;
; -4.372 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.293      ;
; -4.372 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.293      ;
; -4.372 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.293      ;
; -4.372 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.293      ;
; -4.372 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.293      ;
; -4.372 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.293      ;
; -4.372 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.293      ;
; -4.364 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.285      ;
; -4.364 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.285      ;
; -4.364 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.285      ;
; -4.364 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.285      ;
; -4.364 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.285      ;
; -4.364 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.285      ;
; -4.364 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.285      ;
; -4.350 ; spi_16bit_master:inst347|count[31] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.271      ;
; -4.350 ; spi_16bit_master:inst347|count[31] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.271      ;
; -4.350 ; spi_16bit_master:inst347|count[31] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.271      ;
; -4.350 ; spi_16bit_master:inst347|count[31] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.271      ;
; -4.350 ; spi_16bit_master:inst347|count[31] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.271      ;
; -4.350 ; spi_16bit_master:inst347|count[31] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.271      ;
; -4.350 ; spi_16bit_master:inst347|count[31] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.271      ;
; -4.301 ; spi_16bit_master:inst347|count[23] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.223      ;
; -4.301 ; spi_16bit_master:inst347|count[23] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.223      ;
; -4.301 ; spi_16bit_master:inst347|count[23] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.223      ;
; -4.301 ; spi_16bit_master:inst347|count[23] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.223      ;
; -4.301 ; spi_16bit_master:inst347|count[23] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.223      ;
; -4.301 ; spi_16bit_master:inst347|count[23] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.223      ;
; -4.301 ; spi_16bit_master:inst347|count[23] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.223      ;
; -4.294 ; spi_16bit_master:inst347|count[24] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.216      ;
; -4.294 ; spi_16bit_master:inst347|count[24] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.216      ;
; -4.294 ; spi_16bit_master:inst347|count[24] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.216      ;
; -4.294 ; spi_16bit_master:inst347|count[24] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.216      ;
; -4.294 ; spi_16bit_master:inst347|count[24] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.216      ;
; -4.294 ; spi_16bit_master:inst347|count[24] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.216      ;
; -4.294 ; spi_16bit_master:inst347|count[24] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.216      ;
; -4.292 ; spi_16bit_master:inst347|count[30] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.214      ;
; -4.292 ; spi_16bit_master:inst347|count[30] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.214      ;
; -4.292 ; spi_16bit_master:inst347|count[30] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.214      ;
; -4.292 ; spi_16bit_master:inst347|count[30] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.214      ;
; -4.292 ; spi_16bit_master:inst347|count[30] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.214      ;
; -4.292 ; spi_16bit_master:inst347|count[30] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.214      ;
; -4.292 ; spi_16bit_master:inst347|count[30] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.214      ;
; -4.273 ; spi_16bit_master:inst347|count[19] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.193      ;
; -4.273 ; spi_16bit_master:inst347|count[19] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.193      ;
; -4.273 ; spi_16bit_master:inst347|count[19] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.193      ;
; -4.273 ; spi_16bit_master:inst347|count[19] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.193      ;
; -4.273 ; spi_16bit_master:inst347|count[19] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.193      ;
; -4.273 ; spi_16bit_master:inst347|count[19] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.193      ;
; -4.273 ; spi_16bit_master:inst347|count[19] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.193      ;
; -4.270 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.192      ;
; -4.270 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.192      ;
; -4.270 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.192      ;
; -4.270 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.192      ;
; -4.270 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.192      ;
; -4.270 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.192      ;
; -4.270 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.192      ;
; -4.206 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.127      ;
; -4.206 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.127      ;
; -4.206 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.127      ;
; -4.206 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.127      ;
; -4.206 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.127      ;
; -4.206 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.127      ;
; -4.206 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.127      ;
; -4.202 ; spi_16bit_master:inst347|count[17] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.124      ;
; -4.202 ; spi_16bit_master:inst347|count[17] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.124      ;
; -4.202 ; spi_16bit_master:inst347|count[17] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.124      ;
; -4.202 ; spi_16bit_master:inst347|count[17] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.124      ;
; -4.202 ; spi_16bit_master:inst347|count[17] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.124      ;
; -4.202 ; spi_16bit_master:inst347|count[17] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.124      ;
; -4.202 ; spi_16bit_master:inst347|count[17] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.124      ;
; -4.199 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|rx_data[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.116      ;
; -4.199 ; inst377                            ; inst379                                ; FPGA_IN_SDSB-                                                                                   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; -3.549     ; 1.137      ;
; -4.198 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.119      ;
; -4.198 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.119      ;
; -4.198 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.119      ;
; -4.198 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.119      ;
; -4.198 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.119      ;
; -4.198 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.119      ;
; -4.198 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.119      ;
; -4.182 ; spi_16bit_master:inst347|count[2]  ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.102      ;
; -4.182 ; spi_16bit_master:inst347|count[2]  ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.102      ;
; -4.182 ; spi_16bit_master:inst347|count[2]  ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.102      ;
; -4.182 ; spi_16bit_master:inst347|count[2]  ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.102      ;
; -4.182 ; spi_16bit_master:inst347|count[2]  ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.102      ;
; -4.182 ; spi_16bit_master:inst347|count[2]  ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.102      ;
; -4.182 ; spi_16bit_master:inst347|count[2]  ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.102      ;
; -4.174 ; spi_16bit_master:inst347|count[3]  ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.094      ;
; -4.174 ; spi_16bit_master:inst347|count[3]  ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.094      ;
; -4.174 ; spi_16bit_master:inst347|count[3]  ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.094      ;
; -4.174 ; spi_16bit_master:inst347|count[3]  ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.094      ;
; -4.174 ; spi_16bit_master:inst347|count[3]  ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.094      ;
; -4.174 ; spi_16bit_master:inst347|count[3]  ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.094      ;
; -4.174 ; spi_16bit_master:inst347|count[3]  ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.094      ;
+--------+------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                     ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                           ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -4.261 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.704     ; 0.994      ;
; -3.494 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.756     ; 1.175      ;
; -3.358 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.863     ; 0.932      ;
; -3.341 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.862     ; 0.916      ;
; -3.322 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.861     ; 0.898      ;
; -3.322 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.862     ; 0.897      ;
; -3.299 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.242     ; 0.994      ;
; -3.203 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.734     ; 0.906      ;
; -3.201 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.736     ; 0.902      ;
; -3.193 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.738     ; 0.892      ;
; -2.953 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.744     ; 0.646      ;
; -2.952 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.957     ; 0.932      ;
; -2.935 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.956     ; 0.916      ;
; -2.916 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.955     ; 0.898      ;
; -2.916 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.956     ; 0.897      ;
; -2.797 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.828     ; 0.906      ;
; -2.795 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.830     ; 0.902      ;
; -2.787 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.832     ; 0.892      ;
; -2.547 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.838     ; 0.646      ;
; -2.277 ; inst512              ; inst517                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.539     ; 1.175      ;
; -1.869 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.631     ; 1.175      ;
; -1.191 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.696     ; 0.932      ;
; -1.174 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.695     ; 0.916      ;
; -1.155 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.694     ; 0.898      ;
; -1.155 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.695     ; 0.897      ;
; -1.120 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.097      ; 4.654      ;
; -1.036 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.567     ; 0.906      ;
; -1.034 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.569     ; 0.902      ;
; -1.026 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.571     ; 0.892      ;
; -0.930 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.096      ; 4.463      ;
; -0.930 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.096      ; 4.463      ;
; -0.930 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.096      ; 4.463      ;
; -0.930 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.096      ; 4.463      ;
; -0.930 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.096      ; 4.463      ;
; -0.930 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.096      ; 4.463      ;
; -0.930 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.096      ; 4.463      ;
; -0.930 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.096      ; 4.463      ;
; -0.914 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.086      ; 4.437      ;
; -0.914 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.086      ; 4.437      ;
; -0.914 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.086      ; 4.437      ;
; -0.914 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.086      ; 4.437      ;
; -0.914 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.086      ; 4.437      ;
; -0.914 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.086      ; 4.437      ;
; -0.914 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.086      ; 4.437      ;
; -0.865 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.093      ; 4.395      ;
; -0.851 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.388      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.087      ; 4.351      ;
; -0.805 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.341      ;
; -0.805 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.341      ;
; -0.805 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.341      ;
; -0.805 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.341      ;
; -0.805 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.341      ;
; -0.805 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.341      ;
; -0.805 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.341      ;
; -0.805 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.341      ;
; -0.805 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.341      ;
; -0.805 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.341      ;
; -0.805 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.341      ;
; -0.805 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.341      ;
; -0.805 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.341      ;
; -0.805 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.341      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.799 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.336      ;
; -0.786 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.577     ; 0.646      ;
; -0.736 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.101      ; 4.274      ;
; -0.725 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.099      ; 4.261      ;
; -0.712 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.097      ; 4.246      ;
; -0.712 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.097      ; 4.246      ;
; -0.712 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.097      ; 4.246      ;
; -0.712 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.097      ; 4.246      ;
; -0.712 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.097      ; 4.246      ;
; -0.632 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.100      ; 4.169      ;
; -0.523 ; inst468              ; inst506                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.466     ; 0.994      ;
; -0.514 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.097      ; 4.548      ;
; -0.402 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.096      ; 4.435      ;
; -0.402 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.096      ; 4.435      ;
; -0.402 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.096      ; 4.435      ;
; -0.402 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.096      ; 4.435      ;
; -0.402 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.096      ; 4.435      ;
; -0.402 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.096      ; 4.435      ;
; -0.402 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.096      ; 4.435      ;
; -0.402 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.096      ; 4.435      ;
; -0.344 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.086      ; 4.367      ;
; -0.344 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.086      ; 4.367      ;
; -0.344 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.086      ; 4.367      ;
; -0.344 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.086      ; 4.367      ;
; -0.344 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.086      ; 4.367      ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.247 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.564     ; 1.778      ;
; -4.165 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.278     ; 1.625      ;
; -4.118 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]                                                         ; 74373:inst116|17                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.795     ; 2.025      ;
; -3.445 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]                                                          ; 74373:inst115|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 1.393      ;
; -3.344 ; FPGA_IN_SDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.729      ; 6.510      ;
; -3.287 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]                                                         ; 74373:inst116|18                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 1.200      ;
; -3.258 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|14                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.076     ; 1.253      ;
; -2.827 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]                                                         ; 74373:inst116|16                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.032     ; 0.701      ;
; -2.824 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                                                         ; 74373:inst116|19                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.030     ; 0.702      ;
; -2.817 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                                                          ; 74373:inst115|17                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.027     ; 0.698      ;
; -2.733 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.668     ; 2.160      ;
; -2.711 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]                                                          ; 74373:inst115|16                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.904     ; 0.699      ;
; -2.708 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                                                          ; 74373:inst115|13                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.901     ; 0.699      ;
; -2.703 ; FPGA_IN_SDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.729      ; 6.369      ;
; -2.687 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                                                          ; 74373:inst115|18                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.901     ; 0.702      ;
; -2.674 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]                                                         ; 74373:inst116|15                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.858     ; 0.699      ;
; -2.663 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                                                          ; 74373:inst115|19                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.881     ; 0.698      ;
; -2.651 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]                                                          ; 74373:inst116|12                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.858     ; 0.701      ;
; -2.646 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]                                                          ; 74373:inst116|13                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.860     ; 0.700      ;
; -2.641 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]                                                         ; 74373:inst116|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.858     ; 0.699      ;
; -2.540 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                                                          ; 74373:inst115|15                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.722     ; 0.700      ;
; -2.529 ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF                                                       ; 74373:inst59|12                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.700     ; 0.736      ;
; -2.523 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]                                                          ; 74373:inst115|12                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.713     ; 0.700      ;
; -2.357 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                               ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.680     ; 1.772      ;
; -2.281 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.154      ; 2.634      ;
; -2.232 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n                                                        ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.680     ; 1.647      ;
; -2.191 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|14                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.192     ; 2.070      ;
; -2.188 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                          ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.154      ; 2.541      ;
; -2.154 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.077     ; 1.962      ;
; -2.149 ; FPGA_IN_CDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.729      ; 5.315      ;
; -2.122 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 2.556      ;
; -2.085 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                               ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.394     ; 1.429      ;
; -1.982 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 2.416      ;
; -1.971 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 2.405      ;
; -1.917 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                          ; 74373:inst59|17                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.678     ; 1.317      ;
; -1.842 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 2.276      ;
; -1.831 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 2.265      ;
; -1.721 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74164:inst37|3                                                                                     ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.260      ; 3.928      ;
; -1.702 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 2.136      ;
; -1.691 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 2.125      ;
; -1.608 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 2.542      ;
; -1.597 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 2.531      ;
; -1.562 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 1.996      ;
; -1.551 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 1.985      ;
; -1.468 ; FPGA_IN_CDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.729      ; 5.134      ;
; -1.468 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 2.402      ;
; -1.457 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 2.391      ;
; -1.422 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 1.856      ;
; -1.411 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 1.845      ;
; -1.328 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 2.262      ;
; -1.317 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 2.251      ;
; -1.316 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.065     ; 1.136      ;
; -1.271 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 1.705      ;
; -1.188 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 2.122      ;
; -1.177 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 2.111      ;
; -1.048 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 1.982      ;
; -1.037 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 1.971      ;
; -0.908 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 1.842      ;
; -0.897 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 1.831      ;
; -0.894 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 1.328      ;
; -0.873 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.250     ; 1.317      ;
; -0.331 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 1.275      ;
; -0.294 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.250     ; 1.228      ;
; 6.489  ; 74165:inst103|93                                                                                  ; 74165:inst103|98                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.478     ; 3.020      ;
; 8.707  ; 74165:inst103|79                                                                                  ; 74165:inst103|84                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.466     ; 0.814      ;
; 8.708  ; 74165:inst103|70                                                                                  ; 74165:inst103|79                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.466     ; 0.813      ;
; 8.710  ; 74165:inst103|84                                                                                  ; 74165:inst103|93                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.466     ; 0.811      ;
; 14.840 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.448     ; 4.699      ;
; 15.083 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.448     ; 4.456      ;
; 15.100 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.448     ; 4.439      ;
; 15.244 ; 74373:inst115|18                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.851      ; 5.594      ;
; 15.382 ; Microcomputer:inst|cpuClkCount[2]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.448     ; 4.157      ;
; 15.395 ; 74373:inst115|15                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.666      ; 5.258      ;
; 15.601 ; 74373:inst115|12                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.659      ; 5.045      ;
; 15.840 ; 74373:inst115|17                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.985      ; 5.132      ;
; 15.918 ; 74373:inst59|14                                                                                   ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.033      ; 5.102      ;
; 15.935 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.624      ;
; 15.935 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.624      ;
; 15.935 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.624      ;
; 15.935 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.624      ;
; 15.935 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.624      ;
; 15.935 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.624      ;
; 15.950 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.609      ;
; 15.967 ; 74373:inst115|16                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.854      ; 4.874      ;
; 16.004 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.555      ;
; 16.015 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.544      ;
; 16.077 ; 74373:inst115|14                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.846      ; 4.756      ;
; 16.090 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.469      ;
; 16.093 ; 74373:inst115|19                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.845      ; 4.739      ;
; 16.101 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.458      ;
; 16.106 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.453      ;
; 16.129 ; 74373:inst115|13                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.851      ; 4.709      ;
; 16.144 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.415      ;
; 16.155 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.404      ;
; 16.170 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.389      ;
; 16.170 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.389      ;
; 16.170 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.389      ;
; 16.170 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.389      ;
; 16.170 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.389      ;
; 16.170 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.428     ; 3.389      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                     ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                           ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -4.208 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.651     ; 0.994      ;
; -3.441 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.703     ; 1.175      ;
; -3.305 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.810     ; 0.932      ;
; -3.288 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.809     ; 0.916      ;
; -3.269 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.808     ; 0.898      ;
; -3.269 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.809     ; 0.897      ;
; -3.246 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.189     ; 0.994      ;
; -3.150 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.681     ; 0.906      ;
; -3.148 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.683     ; 0.902      ;
; -3.140 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.685     ; 0.892      ;
; -2.900 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.691     ; 0.646      ;
; -2.899 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.904     ; 0.932      ;
; -2.882 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.903     ; 0.916      ;
; -2.863 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.902     ; 0.898      ;
; -2.863 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.903     ; 0.897      ;
; -2.744 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.775     ; 0.906      ;
; -2.742 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.777     ; 0.902      ;
; -2.734 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.779     ; 0.892      ;
; -2.494 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.785     ; 0.646      ;
; -2.224 ; inst512              ; inst517                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.486     ; 1.175      ;
; -1.816 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.578     ; 1.175      ;
; -1.138 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.643     ; 0.932      ;
; -1.121 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.642     ; 0.916      ;
; -1.102 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.641     ; 0.898      ;
; -1.102 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.642     ; 0.897      ;
; -1.067 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.150      ; 4.654      ;
; -0.983 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.514     ; 0.906      ;
; -0.981 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.516     ; 0.902      ;
; -0.973 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.518     ; 0.892      ;
; -0.877 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.149      ; 4.463      ;
; -0.877 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.149      ; 4.463      ;
; -0.877 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.149      ; 4.463      ;
; -0.877 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.149      ; 4.463      ;
; -0.877 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.149      ; 4.463      ;
; -0.877 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.149      ; 4.463      ;
; -0.877 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.149      ; 4.463      ;
; -0.877 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.149      ; 4.463      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.139      ; 4.437      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.139      ; 4.437      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.139      ; 4.437      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.139      ; 4.437      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.139      ; 4.437      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.139      ; 4.437      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.139      ; 4.437      ;
; -0.812 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.146      ; 4.395      ;
; -0.798 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.388      ;
; -0.774 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.140      ; 4.351      ;
; -0.752 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.341      ;
; -0.752 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.341      ;
; -0.752 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.341      ;
; -0.752 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.341      ;
; -0.752 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.341      ;
; -0.752 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.341      ;
; -0.752 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.341      ;
; -0.752 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.341      ;
; -0.752 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.341      ;
; -0.752 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.341      ;
; -0.752 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.341      ;
; -0.752 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.341      ;
; -0.752 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.341      ;
; -0.752 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.341      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.746 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.336      ;
; -0.733 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.524     ; 0.646      ;
; -0.683 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.154      ; 4.274      ;
; -0.672 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.152      ; 4.261      ;
; -0.659 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.150      ; 4.246      ;
; -0.659 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.150      ; 4.246      ;
; -0.659 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.150      ; 4.246      ;
; -0.659 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.150      ; 4.246      ;
; -0.659 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.150      ; 4.246      ;
; -0.579 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.153      ; 4.169      ;
; -0.470 ; inst468              ; inst506                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.413     ; 0.994      ;
; -0.461 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.150      ; 4.548      ;
; -0.349 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.149      ; 4.435      ;
; -0.349 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.149      ; 4.435      ;
; -0.349 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.149      ; 4.435      ;
; -0.349 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.149      ; 4.435      ;
; -0.349 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.149      ; 4.435      ;
; -0.349 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.149      ; 4.435      ;
; -0.349 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.149      ; 4.435      ;
; -0.349 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.149      ; 4.435      ;
; -0.291 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.139      ; 4.367      ;
; -0.291 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.139      ; 4.367      ;
; -0.291 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.139      ; 4.367      ;
; -0.291 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.139      ; 4.367      ;
; -0.291 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.139      ; 4.367      ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.435 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.959     ; 0.963      ;
; -3.107 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -3.105     ; 0.489      ;
; -3.105 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -3.106     ; 0.486      ;
; -2.943 ; inst158[1]                                                            ; uart:inst8|tx_data[1]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.947     ; 0.483      ;
; -2.855 ; FPGA_IN_SDSB-                                                         ; uart:inst8|my_recv_state                                              ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; 2.304      ; 5.646      ;
; -2.851 ; inst158[0]                                                            ; uart:inst8|tx_data[0]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.688     ; 0.650      ;
; -2.813 ; inst158[3]                                                            ; uart:inst8|tx_data[3]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.804     ; 0.496      ;
; -2.803 ; inst158[4]                                                            ; uart:inst8|tx_data[4]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.806     ; 0.484      ;
; -2.802 ; inst158[6]                                                            ; uart:inst8|tx_data[6]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.804     ; 0.485      ;
; -2.794 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.818     ; 0.963      ;
; -2.466 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.964     ; 0.489      ;
; -2.464 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.965     ; 0.486      ;
; -2.302 ; inst158[1]                                                            ; uart:inst8|tx_data[1]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.806     ; 0.483      ;
; -2.250 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.764     ; 0.963      ;
; -2.235 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_READ_BITS                                    ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.304      ; 5.026      ;
; -2.225 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_bits_remaining[2]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.314      ; 5.026      ;
; -2.217 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[4]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.317      ; 5.021      ;
; -2.216 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[5]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.317      ; 5.020      ;
; -2.210 ; inst158[0]                                                            ; uart:inst8|tx_data[0]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.547     ; 0.650      ;
; -2.187 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[0]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.325      ; 4.999      ;
; -2.187 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[3]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.325      ; 4.999      ;
; -2.187 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[2]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.325      ; 4.999      ;
; -2.186 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[3]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.317      ; 4.990      ;
; -2.185 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[1]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.325      ; 4.997      ;
; -2.183 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[0]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.317      ; 4.987      ;
; -2.172 ; inst158[3]                                                            ; uart:inst8|tx_data[3]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.663     ; 0.496      ;
; -2.162 ; inst158[4]                                                            ; uart:inst8|tx_data[4]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.665     ; 0.484      ;
; -2.161 ; inst158[6]                                                            ; uart:inst8|tx_data[6]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.663     ; 0.485      ;
; -2.155 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[8]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.320      ; 4.962      ;
; -2.154 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[4]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.320      ; 4.961      ;
; -2.152 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[0]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.320      ; 4.959      ;
; -2.143 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[10]                                         ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.320      ; 4.950      ;
; -2.128 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_state.TX_SENDING                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.325      ; 4.940      ;
; -2.127 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[7]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.320      ; 4.934      ;
; -2.126 ; FPGA_IN_SDSB-                                                         ; uart:inst8|my_recv_state                                              ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; 2.304      ; 5.417      ;
; -2.083 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[3]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.320      ; 4.890      ;
; -2.082 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[5]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.320      ; 4.889      ;
; -2.080 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[6]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.320      ; 4.887      ;
; -2.073 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[9]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.320      ; 4.880      ;
; -2.060 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[1]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.320      ; 4.867      ;
; -2.057 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[2]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.320      ; 4.864      ;
; -2.052 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_state.TX_DELAY_RESTART                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.325      ; 4.864      ;
; -2.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[5]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.302      ; 4.804      ;
; -2.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[6]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.302      ; 4.804      ;
; -2.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[7]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.302      ; 4.804      ;
; -2.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[2]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.302      ; 4.804      ;
; -2.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[3]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.302      ; 4.804      ;
; -2.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[4]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.302      ; 4.804      ;
; -2.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[1]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.302      ; 4.804      ;
; -2.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[0]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.302      ; 4.804      ;
; -1.998 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[2]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.327      ; 4.812      ;
; -1.967 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[3]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.327      ; 4.781      ;
; -1.951 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_IDLE                                         ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.313      ; 4.751      ;
; -1.940 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[2]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.323      ; 4.750      ;
; -1.940 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[5]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.323      ; 4.750      ;
; -1.922 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.910     ; 0.489      ;
; -1.920 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.911     ; 0.486      ;
; -1.906 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[0]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.326      ; 4.719      ;
; -1.906 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[1]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.326      ; 4.719      ;
; -1.906 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[3]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.326      ; 4.719      ;
; -1.906 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[4]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.326      ; 4.719      ;
; -1.906 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[6]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.326      ; 4.719      ;
; -1.849 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.214      ;
; -1.849 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.214      ;
; -1.849 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.214      ;
; -1.849 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.214      ;
; -1.824 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[4]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.324      ; 4.635      ;
; -1.811 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.866      ; 3.174      ;
; -1.792 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_CHECK_STOP                                   ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.304      ; 4.583      ;
; -1.771 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.136      ;
; -1.771 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.136      ;
; -1.771 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.136      ;
; -1.771 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.136      ;
; -1.758 ; inst158[1]                                                            ; uart:inst8|tx_data[1]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.752     ; 0.483      ;
; -1.758 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_state.TX_IDLE                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.325      ; 4.570      ;
; -1.748 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_out                                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.325      ; 4.560      ;
; -1.733 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.866      ; 3.096      ;
; -1.724 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[4]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.327      ; 4.538      ;
; -1.714 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.079      ;
; -1.714 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.079      ;
; -1.714 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.079      ;
; -1.714 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.079      ;
; -1.705 ; FPGA_IN_CDSB-                                                         ; uart:inst8|my_recv_state                                              ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; 2.304      ; 4.486      ;
; -1.694 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[9]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.323      ; 4.504      ;
; -1.689 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[3]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.323      ; 4.499      ;
; -1.679 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[7]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.327      ; 4.493      ;
; -1.676 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.866      ; 3.039      ;
; -1.666 ; inst158[0]                                                            ; uart:inst8|tx_data[0]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.493     ; 0.650      ;
; -1.663 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.028      ;
; -1.663 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.028      ;
; -1.663 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.028      ;
; -1.663 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.868      ; 3.028      ;
; -1.660 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[1]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.326      ; 4.473      ;
; -1.658 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[5]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.326      ; 4.471      ;
; -1.657 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[0]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.326      ; 4.470      ;
; -1.650 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[2]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.314      ; 4.451      ;
; -1.638 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_CHECK_START                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.304      ; 4.429      ;
; -1.628 ; inst158[3]                                                            ; uart:inst8|tx_data[3]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.609     ; 0.496      ;
; -1.626 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[1]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.314      ; 4.427      ;
; -1.618 ; inst158[4]                                                            ; uart:inst8|tx_data[4]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.611     ; 0.484      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.530 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                     ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; -1.036     ; 0.991      ;
; -0.218 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.051     ; 1.184      ;
; -0.211 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.051     ; 1.177      ;
; -0.182 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.051     ; 1.148      ;
; -0.051 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.051     ; 1.017      ;
; -0.040 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.051     ; 1.006      ;
; -0.033 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.051     ; 0.999      ;
; -0.031 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.051     ; 0.997      ;
; 0.002  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.051     ; 0.964      ;
; 0.116  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.051     ; 0.850      ;
; 0.119  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.051     ; 0.847      ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'FPGA_IN_SDSB-'                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -2.550 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 3.133      ; 0.613      ;
; -2.547 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 3.130      ; 0.613      ;
; -2.547 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 3.130      ; 0.613      ;
; -2.546 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 3.129      ; 0.613      ;
; -2.546 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 3.129      ; 0.613      ;
; -2.304 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.387      ; 0.613      ;
; -2.301 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.384      ; 0.613      ;
; -2.301 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.384      ; 0.613      ;
; -2.300 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.383      ; 0.613      ;
; -2.300 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.383      ; 0.613      ;
; -2.217 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.750      ; 0.613      ;
; -2.164 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.697      ; 0.613      ;
; -1.983 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.516      ; 0.613      ;
; -1.981 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.514      ; 0.613      ;
; -1.979 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.512      ; 0.613      ;
; -1.979 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.512      ; 0.613      ;
; -1.978 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.561      ; 0.613      ;
; -1.978 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.561      ; 0.613      ;
; -1.978 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.511      ; 0.613      ;
; -1.978 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.511      ; 0.613      ;
; -1.930 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.463      ; 0.613      ;
; -1.928 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.461      ; 0.613      ;
; -1.926 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.459      ; 0.613      ;
; -1.926 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.459      ; 0.613      ;
; -1.925 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.458      ; 0.613      ;
; -1.925 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.458      ; 0.613      ;
; -1.800 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.383      ; 0.613      ;
; -1.800 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.383      ; 0.613      ;
; -1.800 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.383      ; 0.613      ;
; -1.797 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.380      ; 0.613      ;
; -1.796 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.379      ; 0.613      ;
; -1.795 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.378      ; 0.613      ;
; -1.794 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.377      ; 0.613      ;
; -1.788 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.371      ; 0.613      ;
; -1.762 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.845      ; 0.613      ;
; -1.762 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.845      ; 0.613      ;
; -1.762 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.845      ; 0.613      ;
; -1.759 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.842      ; 0.613      ;
; -1.758 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.841      ; 0.613      ;
; -1.757 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.840      ; 0.613      ;
; -1.756 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.839      ; 0.613      ;
; -1.732 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.815      ; 0.613      ;
; -1.732 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.815      ; 0.613      ;
; -1.652 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.235      ; 0.613      ;
; -1.651 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.234      ; 0.613      ;
; -1.650 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.233      ; 0.613      ;
; -1.649 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.232      ; 0.613      ;
; -1.646 ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.229      ; 0.613      ;
; -1.646 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.229      ; 0.613      ;
; -1.643 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.226      ; 0.613      ;
; -1.623 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.656      ; 0.613      ;
; -1.570 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.603      ; 0.613      ;
; -1.389 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.422      ; 0.613      ;
; -1.387 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.420      ; 0.613      ;
; -1.385 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.418      ; 0.613      ;
; -1.385 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.418      ; 0.613      ;
; -1.384 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.417      ; 0.613      ;
; -1.384 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.417      ; 0.613      ;
; -1.336 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.369      ; 0.613      ;
; -1.334 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.367      ; 0.613      ;
; -1.332 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.365      ; 0.613      ;
; -1.332 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.365      ; 0.613      ;
; -1.331 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.364      ; 0.613      ;
; -1.331 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.364      ; 0.613      ;
; -1.251 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.334      ; 0.613      ;
; -1.125 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.658      ; 0.613      ;
; -1.115 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.198      ; 0.613      ;
; -1.114 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.197      ; 0.613      ;
; -1.113 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.196      ; 0.613      ;
; -1.112 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.195      ; 0.613      ;
; -1.109 ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.192      ; 0.613      ;
; -1.109 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.192      ; 0.613      ;
; -1.106 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.189      ; 0.613      ;
; -1.072 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.605      ; 0.613      ;
; -0.531 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.564      ; 0.613      ;
; -0.478 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.511      ; 0.613      ;
; 0.032  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 6.420      ; 6.681      ;
; 0.043  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.427      ; 2.699      ;
; 0.054  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.962      ; 2.245      ;
; 0.094  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.087      ; 2.410      ;
; 0.106  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.334      ; 2.699      ;
; 0.107  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 6.782      ; 7.118      ;
; 0.117  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.869      ; 2.245      ;
; 0.124  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst427                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.799      ; 2.953      ;
; 0.131  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.934      ; 2.294      ;
; 0.146  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst514                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.428      ; 2.793      ;
; 0.150  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.065      ; 2.444      ;
; 0.157  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.994      ; 2.410      ;
; 0.169  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.135      ; 2.533      ;
; 0.180  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst325[2]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.680      ; 2.890      ;
; 0.184  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.347      ; 2.760      ;
; 0.189  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst234                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.948      ; 2.167      ;
; 0.193  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.842      ; 2.294      ;
; 0.213  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.972      ; 2.444      ;
; 0.215  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 6.442      ; 6.886      ;
; 0.218  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.185      ; 2.632      ;
; 0.225  ; 74373:inst59|14                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.000        ; 5.493      ; 6.027      ;
; 0.226  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst432                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.678      ; 2.934      ;
; 0.226  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst209                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.299      ; 3.555      ;
; 0.231  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.043      ; 2.533      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'FPGA_IN_CDSB-'                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -1.231 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.804      ; 0.613      ;
; -1.231 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.804      ; 0.613      ;
; -1.231 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.804      ; 0.613      ;
; -1.228 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.801      ; 0.613      ;
; -1.227 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.800      ; 0.613      ;
; -1.226 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.799      ; 0.613      ;
; -1.225 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.798      ; 0.613      ;
; -1.052 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.625      ; 0.613      ;
; -1.049 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.622      ; 0.613      ;
; -1.049 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.622      ; 0.613      ;
; -1.048 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.621      ; 0.613      ;
; -1.048 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.621      ; 0.613      ;
; -0.740 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.273      ; 0.613      ;
; -0.687 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.220      ; 0.613      ;
; -0.506 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.039      ; 0.613      ;
; -0.504 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.037      ; 0.613      ;
; -0.502 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.035      ; 0.613      ;
; -0.502 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.035      ; 0.613      ;
; -0.501 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.034      ; 0.613      ;
; -0.501 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.034      ; 0.613      ;
; -0.480 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.053      ; 0.613      ;
; -0.480 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.053      ; 0.613      ;
; -0.453 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.986      ; 0.613      ;
; -0.451 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.984      ; 0.613      ;
; -0.449 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.982      ; 0.613      ;
; -0.449 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.982      ; 0.613      ;
; -0.448 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.981      ; 0.613      ;
; -0.448 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.981      ; 0.613      ;
; 0.141  ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.942      ; 0.613      ;
; 0.277  ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.806      ; 0.613      ;
; 0.278  ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.805      ; 0.613      ;
; 0.279  ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.804      ; 0.613      ;
; 0.280  ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.803      ; 0.613      ;
; 0.283  ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.800      ; 0.613      ;
; 0.283  ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.800      ; 0.613      ;
; 0.286  ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.797      ; 0.613      ;
; 0.352  ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.181      ; 0.613      ;
; 0.405  ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.128      ; 0.613      ;
; 0.562  ; inst253[4]                                  ; 74373b:inst261|16                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.794      ; 2.386      ;
; 0.683  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.757      ; 2.699      ;
; 0.694  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.292      ; 2.245      ;
; 0.734  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.417      ; 2.410      ;
; 0.735  ; inst253[5]                                  ; 74373b:inst261|17                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.747      ; 2.512      ;
; 0.771  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.264      ; 2.294      ;
; 0.790  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.395      ; 2.444      ;
; 0.809  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.465      ; 2.533      ;
; 0.824  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.677      ; 2.760      ;
; 0.858  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.515      ; 2.632      ;
; 0.866  ; inst243[5]                                  ; 74373b:inst260|17                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.090      ; 2.986      ;
; 0.874  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.729      ; 2.862      ;
; 0.897  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.159      ; 2.315      ;
; 0.900  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.389      ; 2.548      ;
; 0.917  ; inst253[2]                                  ; 74373b:inst261|14                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.561      ; 2.508      ;
; 0.927  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.018      ; 2.204      ;
; 0.929  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.472      ; 2.660      ;
; 0.930  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.716      ; 6.905      ;
; 0.942  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.464      ; 2.665      ;
; 0.950  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.367      ; 2.576      ;
; 0.959  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.680      ; 1.898      ;
; 0.970  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 6.078      ; 7.307      ;
; 0.983  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.457      ; 2.699      ;
; 0.991  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.429      ; 2.679      ;
; 1.004  ; inst253[1]                                  ; 74373b:inst261|13                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.266      ; 3.300      ;
; 1.006  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.050      ; 2.315      ;
; 1.006  ; inst253[3]                                  ; 74373b:inst261|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.562      ; 2.598      ;
; 1.009  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.452      ; 2.720      ;
; 1.015  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.493      ; 2.767      ;
; 1.033  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.990      ; 2.282      ;
; 1.047  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.738      ; 7.044      ;
; 1.060  ; inst243[5]                                  ; 74373b:inst260|17                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.926      ; 2.986      ;
; 1.066  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.613      ; 6.938      ;
; 1.066  ; inst243[4]                                  ; 74373b:inst260|16                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.888      ; 2.984      ;
; 1.073  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.076      ; 2.408      ;
; 1.131  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst514                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.000        ; 1.443      ; 2.793      ;
; 1.138  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst234                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.499      ; 2.167      ;
; 1.148  ; inst253[0]                                  ; 74373b:inst261|12                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.266      ; 3.444      ;
; 1.155  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.480      ; 6.894      ;
; 1.161  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.836      ; 7.256      ;
; 1.163  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.814      ; 7.236      ;
; 1.165  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.487      ; 2.911      ;
; 1.180  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.444      ; 2.883      ;
; 1.182  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.649      ; 3.090      ;
; 1.192  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.131      ; 2.582      ;
; 1.200  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst279                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.648      ; 2.378      ;
; 1.206  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 5.716      ; 6.681      ;
; 1.209  ; inst253[4]                                  ; 74373b:inst261|16                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.177      ; 2.386      ;
; 1.209  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.424      ; 2.892      ;
; 1.220  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.436      ; 2.915      ;
; 1.221  ; inst243[6]                                  ; 74373b:inst260|18                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.523      ; 2.774      ;
; 1.222  ; inst243[1]                                  ; 74373b:inst260|13                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.525      ; 2.777      ;
; 1.224  ; inst243[3]                                  ; 74373b:inst260|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.522      ; 2.776      ;
; 1.226  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.785      ; 7.270      ;
; 1.232  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]   ; inst276                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.491      ; 2.253      ;
; 1.252  ; inst243[2]                                  ; 74373b:inst260|14                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.524      ; 2.806      ;
; 1.260  ; inst243[4]                                  ; 74373b:inst260|16                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.724      ; 2.984      ;
; 1.271  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.397      ; 6.927      ;
; 1.276  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.793      ; 7.328      ;
; 1.281  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 6.078      ; 7.118      ;
; 1.283  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]   ; inst262                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.484      ; 2.297      ;
; 1.291  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.022      ; 2.572      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.124 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 3.419      ;
; -0.118 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|sclk           ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 3.423      ;
; -0.072 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|assert_data    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 3.472      ;
; 0.026  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 3.570      ;
; 0.026  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 3.570      ;
; 0.026  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 3.570      ;
; 0.026  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 3.570      ;
; 0.026  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 3.570      ;
; 0.026  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 3.570      ;
; 0.279  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.324      ; 3.322      ;
; 0.285  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|sclk           ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.322      ; 3.326      ;
; 0.331  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[11]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 3.872      ;
; 0.331  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[9]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 3.872      ;
; 0.407  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|assert_data    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.325      ; 3.451      ;
; 0.407  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[15]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 3.948      ;
; 0.407  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[14]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 3.948      ;
; 0.407  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[13]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 3.948      ;
; 0.407  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[12]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 3.948      ;
; 0.407  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[8]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 3.948      ;
; 0.407  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 3.948      ;
; 0.407  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 3.948      ;
; 0.414  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[15]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.326      ; 3.959      ;
; 0.414  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[0]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.326      ; 3.959      ;
; 0.414  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[19]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.326      ; 3.959      ;
; 0.414  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[1]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.326      ; 3.959      ;
; 0.414  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[2]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.326      ; 3.959      ;
; 0.414  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[3]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.326      ; 3.959      ;
; 0.414  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[4]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.326      ; 3.959      ;
; 0.414  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[5]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.326      ; 3.959      ;
; 0.414  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[6]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.326      ; 3.959      ;
; 0.414  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[7]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.326      ; 3.959      ;
; 0.414  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[8]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.326      ; 3.959      ;
; 0.414  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[16]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.326      ; 3.959      ;
; 0.429  ; spi_16bit_master:inst347|assert_data    ; spi_16bit_master:inst347|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.692      ;
; 0.429  ; spi_16bit_master:inst347|clk_ratio[31]  ; spi_16bit_master:inst347|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.692      ;
; 0.430  ; spi_16bit_master:inst347|sclk           ; spi_16bit_master:inst347|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.073      ; 0.692      ;
; 0.430  ; spi_16bit_master:inst347|mosi           ; spi_16bit_master:inst347|mosi           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.073      ; 0.692      ;
; 0.430  ; spi_16bit_master:inst347|ss_n[1]        ; spi_16bit_master:inst347|ss_n[1]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.073      ; 0.692      ;
; 0.430  ; spi_16bit_master:inst347|ss_n[0]        ; spi_16bit_master:inst347|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.073      ; 0.692      ;
; 0.468  ; spi_16bit_master:inst347|rx_buffer[2]   ; spi_16bit_master:inst347|rx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.731      ;
; 0.468  ; spi_16bit_master:inst347|rx_buffer[0]   ; spi_16bit_master:inst347|rx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.731      ;
; 0.470  ; spi_16bit_master:inst347|rx_buffer[3]   ; spi_16bit_master:inst347|rx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.733      ;
; 0.471  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[9]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 4.015      ;
; 0.471  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[10]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 4.015      ;
; 0.471  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[11]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 4.015      ;
; 0.471  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[12]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 4.015      ;
; 0.471  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[13]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 4.015      ;
; 0.471  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[14]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 4.015      ;
; 0.471  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[25]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 4.015      ;
; 0.471  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[28]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 4.015      ;
; 0.471  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[26]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 4.015      ;
; 0.471  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[27]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 4.015      ;
; 0.471  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[31]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.325      ; 4.015      ;
; 0.485  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[17]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.028      ;
; 0.485  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[18]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.028      ;
; 0.485  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[20]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.028      ;
; 0.485  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[21]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.028      ;
; 0.485  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[22]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.028      ;
; 0.485  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[23]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.028      ;
; 0.485  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[24]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.028      ;
; 0.485  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[29]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.028      ;
; 0.485  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[30]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.028      ;
; 0.486  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.029      ;
; 0.486  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.029      ;
; 0.486  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.029      ;
; 0.486  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.029      ;
; 0.486  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.029      ;
; 0.486  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.029      ;
; 0.486  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.029      ;
; 0.486  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.324      ; 4.029      ;
; 0.489  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.325      ; 3.533      ;
; 0.489  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.325      ; 3.533      ;
; 0.489  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.325      ; 3.533      ;
; 0.489  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.325      ; 3.533      ;
; 0.489  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.325      ; 3.533      ;
; 0.489  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.325      ; 3.533      ;
; 0.495  ; spi_16bit_master:inst347|clk_toggles[5] ; spi_16bit_master:inst347|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.758      ;
; 0.570  ; spi_16bit_master:inst347|tx_buffer[6]   ; spi_16bit_master:inst347|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.073      ; 0.832      ;
; 0.570  ; spi_16bit_master:inst347|tx_buffer[3]   ; spi_16bit_master:inst347|tx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.833      ;
; 0.572  ; spi_16bit_master:inst347|tx_buffer[7]   ; spi_16bit_master:inst347|tx_buffer[8]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.073      ; 0.834      ;
; 0.572  ; spi_16bit_master:inst347|tx_buffer[2]   ; spi_16bit_master:inst347|tx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.835      ;
; 0.573  ; spi_16bit_master:inst347|tx_buffer[14]  ; spi_16bit_master:inst347|tx_buffer[15]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.073      ; 0.835      ;
; 0.573  ; spi_16bit_master:inst347|tx_buffer[12]  ; spi_16bit_master:inst347|tx_buffer[13]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.073      ; 0.835      ;
; 0.573  ; spi_16bit_master:inst347|tx_buffer[1]   ; spi_16bit_master:inst347|tx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.836      ;
; 0.573  ; spi_16bit_master:inst347|tx_buffer[0]   ; spi_16bit_master:inst347|tx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.836      ;
; 0.574  ; spi_16bit_master:inst347|tx_buffer[13]  ; spi_16bit_master:inst347|tx_buffer[14]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.073      ; 0.836      ;
; 0.586  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[10]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.323      ; 4.128      ;
; 0.586  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.323      ; 4.128      ;
; 0.586  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.323      ; 4.128      ;
; 0.586  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.323      ; 4.128      ;
; 0.586  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.323      ; 4.128      ;
; 0.586  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.323      ; 4.128      ;
; 0.586  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.323      ; 4.128      ;
; 0.645  ; spi_16bit_master:inst347|rx_buffer[4]   ; spi_16bit_master:inst347|rx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.908      ;
; 0.662  ; spi_16bit_master:inst347|tx_buffer[4]   ; spi_16bit_master:inst347|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.925      ;
; 0.666  ; spi_16bit_master:inst347|clk_toggles[1] ; spi_16bit_master:inst347|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.929      ;
; 0.668  ; spi_16bit_master:inst347|clk_toggles[2] ; spi_16bit_master:inst347|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.931      ;
; 0.668  ; spi_16bit_master:inst347|clk_toggles[3] ; spi_16bit_master:inst347|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.931      ;
; 0.671  ; spi_16bit_master:inst347|clk_toggles[4] ; spi_16bit_master:inst347|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.934      ;
; 0.719  ; spi_16bit_master:inst347|clk_toggles[0] ; spi_16bit_master:inst347|clk_toggles[0] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.074      ; 0.982      ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.041 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.714      ; 4.054      ;
; 0.052 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.718      ; 4.069      ;
; 0.052 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.718      ; 4.069      ;
; 0.052 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.718      ; 4.069      ;
; 0.052 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.718      ; 4.069      ;
; 0.052 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.718      ; 4.069      ;
; 0.089 ; spi_master:inst490|assert_data    ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 0.692      ;
; 0.089 ; spi_master:inst490|state          ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 0.692      ;
; 0.104 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.124      ;
; 0.127 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.147      ;
; 0.182 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.718      ; 4.199      ;
; 0.186 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.723      ; 4.208      ;
; 0.196 ; inst502                           ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.599      ; 0.594      ;
; 0.212 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.708      ; 4.219      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.225 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.722      ; 4.246      ;
; 0.233 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.253      ;
; 0.233 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.253      ;
; 0.233 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.253      ;
; 0.233 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.253      ;
; 0.233 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.253      ;
; 0.233 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.253      ;
; 0.233 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.253      ;
; 0.233 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.253      ;
; 0.233 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.253      ;
; 0.233 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.253      ;
; 0.233 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.253      ;
; 0.233 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.253      ;
; 0.233 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.253      ;
; 0.233 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.721      ; 4.253      ;
; 0.258 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.720      ; 4.277      ;
; 0.285 ; inst468                           ; inst506                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.298      ; 0.882      ;
; 0.341 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.707      ; 4.347      ;
; 0.341 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.707      ; 4.347      ;
; 0.341 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.707      ; 4.347      ;
; 0.341 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.707      ; 4.347      ;
; 0.341 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.707      ; 4.347      ;
; 0.341 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.707      ; 4.347      ;
; 0.341 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.707      ; 4.347      ;
; 0.393 ; inst497                           ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.604      ; 0.796      ;
; 0.397 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.717      ; 4.413      ;
; 0.397 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.717      ; 4.413      ;
; 0.397 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.717      ; 4.413      ;
; 0.397 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.717      ; 4.413      ;
; 0.397 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.717      ; 4.413      ;
; 0.397 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.717      ; 4.413      ;
; 0.397 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.717      ; 4.413      ;
; 0.397 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.717      ; 4.413      ;
; 0.404 ; inst498                           ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.606      ; 0.809      ;
; 0.407 ; inst499                           ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.608      ; 0.814      ;
; 0.429 ; spi_master:inst490|assert_data    ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.692      ;
; 0.429 ; spi_master:inst490|state          ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.692      ;
; 0.513 ; inst495                           ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.486      ; 0.798      ;
; 0.515 ; inst501                           ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.485      ; 0.799      ;
; 0.522 ; inst496                           ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.485      ; 0.806      ;
; 0.540 ; inst500                           ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.484      ; 0.823      ;
; 0.615 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.718      ; 4.132      ;
; 0.615 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.718      ; 4.132      ;
; 0.615 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.718      ; 4.132      ;
; 0.615 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.718      ; 4.132      ;
; 0.615 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.718      ; 4.132      ;
; 0.628 ; inst502                           ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.167      ; 0.594      ;
; 0.640 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.721      ; 4.160      ;
; 0.670 ; spi_master:inst490|rx_buffer[7]   ; spi_master:inst490|rx_data[7]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 1.273      ;
; 0.692 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.721      ; 4.212      ;
; 0.696 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.714      ; 4.209      ;
; 0.705 ; spi_master:inst490|rx_buffer[1]   ; spi_master:inst490|rx_data[1]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 1.308      ;
; 0.707 ; spi_master:inst490|rx_buffer[4]   ; spi_master:inst490|rx_data[4]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 1.310      ;
; 0.716 ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 1.319      ;
; 0.729 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.720      ; 4.248      ;
; 0.730 ; spi_master:inst490|clk_toggles[3] ; spi_master:inst490|clk_toggles[3] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 1.333      ;
; 0.738 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.723      ; 4.260      ;
; 0.744 ; spi_master:inst490|rx_buffer[1]   ; spi_master:inst490|rx_buffer[2]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 1.347      ;
; 0.747 ; spi_master:inst490|rx_buffer[4]   ; spi_master:inst490|rx_buffer[5]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 1.350      ;
; 0.752 ; spi_master:inst490|rx_buffer[3]   ; spi_master:inst490|rx_buffer[4]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 1.355      ;
; 0.755 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.718      ; 4.272      ;
; 0.792 ; spi_master:inst490|tx_buffer[1]   ; spi_master:inst490|tx_buffer[2]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 1.395      ;
; 0.796 ; spi_master:inst490|rx_buffer[5]   ; spi_master:inst490|rx_buffer[6]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 1.399      ;
; 0.799 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.722      ; 4.320      ;
; 0.799 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.722      ; 4.320      ;
; 0.799 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.722      ; 4.320      ;
; 0.799 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.722      ; 4.320      ;
; 0.799 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.722      ; 4.320      ;
; 0.799 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.722      ; 4.320      ;
; 0.799 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.722      ; 4.320      ;
; 0.799 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.722      ; 4.320      ;
; 0.799 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.722      ; 4.320      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.117 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.638      ; 4.054      ;
; 0.128 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.642      ; 4.069      ;
; 0.128 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.642      ; 4.069      ;
; 0.128 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.642      ; 4.069      ;
; 0.128 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.642      ; 4.069      ;
; 0.128 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.642      ; 4.069      ;
; 0.180 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.124      ;
; 0.203 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.147      ;
; 0.218 ; spi_master:inst490|assert_data    ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.255      ; 0.692      ;
; 0.218 ; spi_master:inst490|state          ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.255      ; 0.692      ;
; 0.258 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.642      ; 4.199      ;
; 0.262 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.647      ; 4.208      ;
; 0.272 ; inst502                           ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.523      ; 0.594      ;
; 0.288 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.632      ; 4.219      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.301 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.646      ; 4.246      ;
; 0.309 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.253      ;
; 0.309 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.253      ;
; 0.309 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.253      ;
; 0.309 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.253      ;
; 0.309 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.253      ;
; 0.309 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.253      ;
; 0.309 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.253      ;
; 0.309 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.253      ;
; 0.309 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.253      ;
; 0.309 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.253      ;
; 0.309 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.253      ;
; 0.309 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.253      ;
; 0.309 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.253      ;
; 0.309 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.645      ; 4.253      ;
; 0.334 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.644      ; 4.277      ;
; 0.361 ; inst468                           ; inst506                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.882      ;
; 0.417 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.631      ; 4.347      ;
; 0.417 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.631      ; 4.347      ;
; 0.417 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.631      ; 4.347      ;
; 0.417 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.631      ; 4.347      ;
; 0.417 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.631      ; 4.347      ;
; 0.417 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.631      ; 4.347      ;
; 0.417 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.631      ; 4.347      ;
; 0.429 ; spi_master:inst490|assert_data    ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.692      ;
; 0.429 ; spi_master:inst490|state          ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.692      ;
; 0.469 ; inst497                           ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.528      ; 0.796      ;
; 0.473 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.641      ; 4.413      ;
; 0.473 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.641      ; 4.413      ;
; 0.473 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.641      ; 4.413      ;
; 0.473 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.641      ; 4.413      ;
; 0.473 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.641      ; 4.413      ;
; 0.473 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.641      ; 4.413      ;
; 0.473 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.641      ; 4.413      ;
; 0.473 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.641      ; 4.413      ;
; 0.480 ; inst498                           ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.530      ; 0.809      ;
; 0.483 ; inst499                           ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.532      ; 0.814      ;
; 0.589 ; inst495                           ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.410      ; 0.798      ;
; 0.591 ; inst501                           ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.409      ; 0.799      ;
; 0.598 ; inst496                           ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.409      ; 0.806      ;
; 0.616 ; inst500                           ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.408      ; 0.823      ;
; 0.691 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.642      ; 4.132      ;
; 0.691 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.642      ; 4.132      ;
; 0.691 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.642      ; 4.132      ;
; 0.691 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.642      ; 4.132      ;
; 0.691 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.642      ; 4.132      ;
; 0.704 ; inst502                           ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.091      ; 0.594      ;
; 0.716 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.645      ; 4.160      ;
; 0.768 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.645      ; 4.212      ;
; 0.772 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.638      ; 4.209      ;
; 0.799 ; spi_master:inst490|rx_buffer[7]   ; spi_master:inst490|rx_data[7]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.255      ; 1.273      ;
; 0.805 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.644      ; 4.248      ;
; 0.814 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.647      ; 4.260      ;
; 0.831 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.642      ; 4.272      ;
; 0.834 ; spi_master:inst490|rx_buffer[1]   ; spi_master:inst490|rx_data[1]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.255      ; 1.308      ;
; 0.836 ; spi_master:inst490|rx_buffer[4]   ; spi_master:inst490|rx_data[4]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.255      ; 1.310      ;
; 0.845 ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.255      ; 1.319      ;
; 0.859 ; spi_master:inst490|clk_toggles[3] ; spi_master:inst490|clk_toggles[3] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.255      ; 1.333      ;
; 0.873 ; spi_master:inst490|rx_buffer[1]   ; spi_master:inst490|rx_buffer[2]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.255      ; 1.347      ;
; 0.875 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.646      ; 4.320      ;
; 0.875 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.646      ; 4.320      ;
; 0.875 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.646      ; 4.320      ;
; 0.875 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.646      ; 4.320      ;
; 0.875 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.646      ; 4.320      ;
; 0.875 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.646      ; 4.320      ;
; 0.875 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.646      ; 4.320      ;
; 0.875 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.646      ; 4.320      ;
; 0.875 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.646      ; 4.320      ;
; 0.875 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.646      ; 4.320      ;
; 0.875 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.646      ; 4.320      ;
; 0.875 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.646      ; 4.320      ;
; 0.875 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.646      ; 4.320      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.284 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                  ; 74373:inst59|13                                                                                                     ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.664      ; 1.048      ;
; 0.411 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.093      ; 0.693      ;
; 0.413 ; vga80x40:inst7|losr:U_LOSR|data[0]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[0]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.692      ;
; 0.413 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.692      ;
; 0.413 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.692      ;
; 0.414 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.693      ;
; 0.428 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.692      ;
; 0.429 ; vga80x40:inst7|\hw_cursor:counter[0]                                                               ; vga80x40:inst7|\hw_cursor:counter[0]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.693      ;
; 0.446 ; 74165:inst103|84                                                                                   ; 74165:inst103|93                                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.708      ;
; 0.447 ; 74165:inst103|79                                                                                   ; 74165:inst103|84                                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.709      ;
; 0.447 ; 74165:inst103|70                                                                                   ; 74165:inst103|79                                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.709      ;
; 0.603 ; vga80x40:inst7|losr:U_LOSR|data[4]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[5]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.867      ;
; 0.605 ; vga80x40:inst7|losr:U_LOSR|data[2]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[3]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.869      ;
; 0.616 ; vga80x40:inst7|losr:U_LOSR|data[3]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[4]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.880      ;
; 0.635 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.899      ;
; 0.656 ; vga80x40:inst7|\hw_cursor:counter[10]                                                              ; vga80x40:inst7|\hw_cursor:counter[10]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.920      ;
; 0.656 ; vga80x40:inst7|\hw_cursor:counter[9]                                                               ; vga80x40:inst7|\hw_cursor:counter[9]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.920      ;
; 0.656 ; vga80x40:inst7|\hw_cursor:counter[8]                                                               ; vga80x40:inst7|\hw_cursor:counter[8]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.920      ;
; 0.656 ; vga80x40:inst7|\hw_cursor:counter[7]                                                               ; vga80x40:inst7|\hw_cursor:counter[7]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.920      ;
; 0.657 ; vga80x40:inst7|\hw_cursor:counter[12]                                                              ; vga80x40:inst7|\hw_cursor:counter[12]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.920      ;
; 0.657 ; vga80x40:inst7|\hw_cursor:counter[11]                                                              ; vga80x40:inst7|\hw_cursor:counter[11]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.921      ;
; 0.657 ; vga80x40:inst7|\hw_cursor:counter[6]                                                               ; vga80x40:inst7|\hw_cursor:counter[6]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.921      ;
; 0.657 ; vga80x40:inst7|\hw_cursor:counter[2]                                                               ; vga80x40:inst7|\hw_cursor:counter[2]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.921      ;
; 0.658 ; vga80x40:inst7|\hw_cursor:counter[15]                                                              ; vga80x40:inst7|\hw_cursor:counter[15]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.921      ;
; 0.658 ; vga80x40:inst7|\hw_cursor:counter[14]                                                              ; vga80x40:inst7|\hw_cursor:counter[14]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.921      ;
; 0.658 ; vga80x40:inst7|\hw_cursor:counter[4]                                                               ; vga80x40:inst7|\hw_cursor:counter[4]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.922      ;
; 0.659 ; vga80x40:inst7|losr:U_LOSR|data[5]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[6]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.923      ;
; 0.659 ; vga80x40:inst7|\hw_cursor:counter[18]                                                              ; vga80x40:inst7|\hw_cursor:counter[18]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.922      ;
; 0.659 ; vga80x40:inst7|\hw_cursor:counter[17]                                                              ; vga80x40:inst7|\hw_cursor:counter[17]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.922      ;
; 0.659 ; vga80x40:inst7|\hw_cursor:counter[16]                                                              ; vga80x40:inst7|\hw_cursor:counter[16]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.922      ;
; 0.660 ; vga80x40:inst7|losr:U_LOSR|data[6]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[7]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.924      ;
; 0.660 ; vga80x40:inst7|losr:U_LOSR|data[1]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[2]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.924      ;
; 0.660 ; vga80x40:inst7|\hw_cursor:counter[20]                                                              ; vga80x40:inst7|\hw_cursor:counter[20]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.923      ;
; 0.660 ; vga80x40:inst7|\hw_cursor:counter[13]                                                              ; vga80x40:inst7|\hw_cursor:counter[13]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.923      ;
; 0.661 ; vga80x40:inst7|\hw_cursor:counter[5]                                                               ; vga80x40:inst7|\hw_cursor:counter[5]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.925      ;
; 0.661 ; vga80x40:inst7|\hw_cursor:counter[3]                                                               ; vga80x40:inst7|\hw_cursor:counter[3]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.925      ;
; 0.661 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 0.942      ;
; 0.661 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 0.942      ;
; 0.663 ; vga80x40:inst7|\hw_cursor:counter[21]                                                              ; vga80x40:inst7|\hw_cursor:counter[21]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.926      ;
; 0.663 ; vga80x40:inst7|\hw_cursor:counter[19]                                                              ; vga80x40:inst7|\hw_cursor:counter[19]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.926      ;
; 0.665 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 0.946      ;
; 0.667 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 0.948      ;
; 0.672 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.319      ;
; 0.672 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 0.953      ;
; 0.673 ; vga80x40:inst7|\hw_cursor:counter[0]                                                               ; vga80x40:inst7|\hw_cursor:counter[1]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.937      ;
; 0.674 ; vga80x40:inst7|\hw_cursor:counter[1]                                                               ; vga80x40:inst7|\hw_cursor:counter[1]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.938      ;
; 0.675 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 0.956      ;
; 0.678 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.325      ;
; 0.678 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 0.959      ;
; 0.680 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 0.961      ;
; 0.684 ; vga80x40:inst7|\hw_cursor:counter[22]                                                              ; vga80x40:inst7|\hw_cursor:counter[22]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.947      ;
; 0.685 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 0.966      ;
; 0.687 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.966      ;
; 0.688 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                          ; FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated|ram_block1a2~porta_address_reg0     ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.445      ; 1.362      ;
; 0.704 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                          ; FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated|ram_block1a6~porta_address_reg0     ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.445      ; 1.378      ;
; 0.711 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.358      ;
; 0.715 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.362      ;
; 0.720 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.999      ;
; 0.728 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.007      ;
; 0.744 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.391      ;
; 0.749 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.396      ;
; 0.766 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.413      ;
; 0.804 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.451      ;
; 0.814 ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6]                                                          ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.078      ;
; 0.830 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 1.111      ;
; 0.834 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 1.115      ;
; 0.846 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.493      ;
; 0.852 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.499      ;
; 0.859 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.506      ;
; 0.860 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.507      ;
; 0.862 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.509      ;
; 0.863 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.510      ;
; 0.865 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.512      ;
; 0.876 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.523      ;
; 0.878 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.525      ;
; 0.879 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.526      ;
; 0.884 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.531      ;
; 0.887 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; 74373:inst59|15                                                                                                     ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 1.343      ;
; 0.888 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.535      ;
; 0.891 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4]                                                          ; vga80x40:inst7|hsync_int                                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.171      ;
; 0.907 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.554      ;
; 0.916 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.563      ;
; 0.939 ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1]                                                          ; Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated|ram_block1a1~portb_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.437      ; 1.605      ;
; 0.958 ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1]                                                          ; Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated|ram_block1a3~portb_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.435      ; 1.622      ;
; 0.966 ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0]                                                          ; Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated|ram_block1a1~portb_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.437      ; 1.632      ;
; 0.973 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.620      ;
; 0.980 ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0]                                                          ; Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated|ram_block1a3~portb_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.435      ; 1.644      ;
; 0.983 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.630      ;
; 0.984 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.631      ;
; 0.984 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.428      ; 1.631      ;
; 0.984 ; vga80x40:inst7|\hw_cursor:counter[8]                                                               ; vga80x40:inst7|\hw_cursor:counter[9]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.248      ;
; 0.984 ; vga80x40:inst7|\hw_cursor:counter[10]                                                              ; vga80x40:inst7|\hw_cursor:counter[11]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.248      ;
; 0.984 ; vga80x40:inst7|\hw_cursor:counter[2]                                                               ; vga80x40:inst7|\hw_cursor:counter[3]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.248      ;
; 0.985 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                          ; FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated|ram_block1a0~porta_address_reg0     ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.445      ; 1.659      ;
; 0.985 ; vga80x40:inst7|\hw_cursor:counter[6]                                                               ; vga80x40:inst7|\hw_cursor:counter[7]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.249      ;
; 0.985 ; vga80x40:inst7|\hw_cursor:counter[12]                                                              ; vga80x40:inst7|\hw_cursor:counter[13]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.248      ;
; 0.986 ; vga80x40:inst7|\hw_cursor:counter[14]                                                              ; vga80x40:inst7|\hw_cursor:counter[15]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.249      ;
; 0.986 ; vga80x40:inst7|\hw_cursor:counter[4]                                                               ; vga80x40:inst7|\hw_cursor:counter[5]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.250      ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'Microcomputer:inst|cpuClock'                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.408 ; FPGA_IN_BOARD_RESET-                              ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck        ; FPGA_IN_BOARD_RESET-        ; Microcomputer:inst|cpuClock ; 0.000        ; 3.360      ; 3.987      ;
; 0.427 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 0.692      ;
; 0.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|I_RXDD        ; Microcomputer:inst|T80s:cpu1|T80:u0|I_RXDD        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 0.693      ;
; 0.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle      ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck        ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.692      ;
; 0.429 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.074      ; 0.692      ;
; 0.429 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.074      ; 0.692      ;
; 0.429 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.074      ; 0.692      ;
; 0.429 ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.074      ; 0.692      ;
; 0.457 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n          ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.046      ; 0.692      ;
; 0.466 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 0.731      ;
; 0.467 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 0.732      ;
; 0.467 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 0.732      ;
; 0.474 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 0.739      ;
; 0.474 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 0.739      ;
; 0.507 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 0.772      ;
; 0.543 ; FPGA_IN_BOARD_RESET-                              ; Microcomputer:inst|T80s:cpu1|T80:u0|BusReq_s      ; FPGA_IN_BOARD_RESET-        ; Microcomputer:inst|cpuClock ; 0.000        ; 3.372      ; 4.134      ;
; 0.571 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 0.836      ;
; 0.641 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.905      ;
; 0.654 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.918      ;
; 0.657 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 0.922      ;
; 0.659 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.077      ; 0.925      ;
; 0.660 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 0.925      ;
; 0.663 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 0.928      ;
; 0.667 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.077      ; 0.933      ;
; 0.667 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.931      ;
; 0.678 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 0.943      ;
; 0.687 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.951      ;
; 0.687 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.951      ;
; 0.688 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.952      ;
; 0.691 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.955      ;
; 0.692 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.956      ;
; 0.692 ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t1  ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t2  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.074      ; 0.955      ;
; 0.696 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.960      ;
; 0.705 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 0.970      ;
; 0.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.970      ;
; 0.716 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 0.980      ;
; 0.737 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 1.002      ;
; 0.791 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.077      ; 1.057      ;
; 0.833 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 1.098      ;
; 0.842 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.074      ; 1.105      ;
; 0.846 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 1.111      ;
; 0.937 ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.201      ;
; 0.974 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 1.239      ;
; 1.015 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.279      ;
; 1.015 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.279      ;
; 1.022 ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.286      ;
; 1.023 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.287      ;
; 1.035 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.077      ; 1.301      ;
; 1.037 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.301      ;
; 1.038 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.302      ;
; 1.038 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.302      ;
; 1.039 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.303      ;
; 1.039 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.303      ;
; 1.040 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.304      ;
; 1.043 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.077      ; 1.309      ;
; 1.044 ; FPGA_IN_BOARD_RESET-                              ; Microcomputer:inst|T80s:cpu1|T80:u0|BusReq_s      ; FPGA_IN_BOARD_RESET-        ; Microcomputer:inst|cpuClock ; -0.500       ; 3.372      ; 4.135      ;
; 1.052 ; FPGA_IN_BOARD_RESET-                              ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck        ; FPGA_IN_BOARD_RESET-        ; Microcomputer:inst|cpuClock ; -0.500       ; 3.360      ; 4.131      ;
; 1.060 ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]         ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.324      ;
; 1.064 ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[2]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.328      ;
; 1.077 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind        ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.074      ; 1.340      ;
; 1.082 ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.077      ; 1.348      ;
; 1.100 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.364      ;
; 1.117 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.381      ;
; 1.126 ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]         ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.390      ;
; 1.148 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.412      ;
; 1.149 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.413      ;
; 1.156 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.420      ;
; 1.157 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.421      ;
; 1.171 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.435      ;
; 1.172 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.436      ;
; 1.172 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.436      ;
; 1.173 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.437      ;
; 1.173 ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.437      ;
; 1.187 ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.084      ; 1.460      ;
; 1.197 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.064      ; 1.450      ;
; 1.200 ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.464      ;
; 1.205 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.062      ; 1.456      ;
; 1.212 ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]         ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.074      ; 1.475      ;
; 1.221 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.485      ;
; 1.222 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.062      ; 1.473      ;
; 1.228 ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.489      ;
; 1.237 ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.501      ;
; 1.243 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 1.508      ;
; 1.260 ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[0]       ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.521      ;
; 1.269 ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.533      ;
; 1.277 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.077      ; 1.543      ;
; 1.282 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.546      ;
; 1.283 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.547      ;
; 1.292 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.077      ; 1.558      ;
; 1.303 ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[9]         ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 1.568      ;
; 1.305 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.569      ;
; 1.306 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.570      ;
; 1.307 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.074      ; 1.570      ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.414 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.097      ;
; 0.427 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.100      ;
; 0.446 ; 74165:inst103|84                                                                                   ; 74165:inst103|93                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.708      ;
; 0.447 ; 74165:inst103|79                                                                                   ; 74165:inst103|84                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.709      ;
; 0.447 ; 74165:inst103|70                                                                                   ; 74165:inst103|79                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.709      ;
; 0.455 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                  ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.048      ;
; 0.640 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.922      ;
; 0.656 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.920      ;
; 0.656 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.920      ;
; 0.656 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.920      ;
; 0.656 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.920      ;
; 0.657 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.921      ;
; 0.657 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.921      ;
; 0.659 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.923      ;
; 0.659 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.923      ;
; 0.659 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.923      ;
; 0.660 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.924      ;
; 0.660 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.924      ;
; 0.661 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.925      ;
; 0.661 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.925      ;
; 0.669 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.951      ;
; 0.757 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.440      ;
; 0.758 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.441      ;
; 0.891 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.574      ;
; 0.892 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.575      ;
; 0.932 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.319      ;
; 0.938 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.325      ;
; 0.971 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.358      ;
; 0.975 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.362      ;
; 0.978 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.157      ; 1.161      ;
; 0.983 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.247      ;
; 0.983 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.247      ;
; 0.983 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.247      ;
; 0.983 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.247      ;
; 0.984 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.248      ;
; 0.985 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.249      ;
; 0.987 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.251      ;
; 0.990 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.272      ;
; 0.990 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.157      ; 1.163      ;
; 1.002 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.266      ;
; 1.003 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.267      ;
; 1.004 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.391      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.270      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.271      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.271      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.271      ;
; 1.008 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.272      ;
; 1.008 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.272      ;
; 1.008 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.272      ;
; 1.008 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.272      ;
; 1.009 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.273      ;
; 1.009 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.273      ;
; 1.009 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.396      ;
; 1.025 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.708      ;
; 1.026 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.413      ;
; 1.026 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.709      ;
; 1.055 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.319      ;
; 1.058 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 1.343      ;
; 1.061 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.325      ;
; 1.064 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.451      ;
; 1.094 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.358      ;
; 1.098 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.362      ;
; 1.106 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.493      ;
; 1.112 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.499      ;
; 1.116 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.380      ;
; 1.116 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.380      ;
; 1.116 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.380      ;
; 1.116 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.380      ;
; 1.117 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.381      ;
; 1.117 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.381      ;
; 1.117 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.381      ;
; 1.117 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.381      ;
; 1.117 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.381      ;
; 1.118 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.382      ;
; 1.118 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.382      ;
; 1.119 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.383      ;
; 1.119 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.506      ;
; 1.120 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.507      ;
; 1.122 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.509      ;
; 1.123 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.510      ;
; 1.125 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.512      ;
; 1.127 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.391      ;
; 1.132 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.396      ;
; 1.136 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.523      ;
; 1.138 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.525      ;
; 1.139 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.526      ;
; 1.140 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.404      ;
; 1.141 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.405      ;
; 1.141 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.405      ;
; 1.141 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.405      ;
; 1.142 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.406      ;
; 1.142 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.406      ;
; 1.142 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.406      ;
; 1.142 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.406      ;
; 1.143 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.407      ;
; 1.143 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.407      ;
; 1.144 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.531      ;
; 1.148 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.535      ;
; 1.149 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.413      ;
; 1.159 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.842      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.426 ; ps2_keyboard_to_ascii:inst162|shift_l                                                               ; ps2_keyboard_to_ascii:inst162|shift_l                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; ps2_keyboard_to_ascii:inst162|caps_lock                                                             ; ps2_keyboard_to_ascii:inst162|caps_lock                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.077      ; 0.692      ;
; 0.426 ; ps2_keyboard_to_ascii:inst162|shift_r                                                               ; ps2_keyboard_to_ascii:inst162|shift_r                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.077      ; 0.692      ;
; 0.427 ; uart:inst8|tx_out                                                                                   ; uart:inst8|tx_out                                                                                   ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; uart:inst8|tx_data[7]                                                                               ; uart:inst8|tx_data[7]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; uart:inst8|tx_bits_remaining[1]                                                                     ; uart:inst8|tx_bits_remaining[1]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; uart:inst8|tx_bits_remaining[0]                                                                     ; uart:inst8|tx_bits_remaining[0]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; uart:inst8|tx_bits_remaining[3]                                                                     ; uart:inst8|tx_bits_remaining[3]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; uart:inst8|tx_bits_remaining[2]                                                                     ; uart:inst8|tx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.692      ;
; 0.427 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; uart:inst8|rx_bits_remaining[2]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; uart:inst8|recv_state.RX_ERROR                                                                      ; uart:inst8|recv_state.RX_ERROR                                                                      ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; uart:inst8|recv_state.RX_DELAY_RESTART                                                              ; uart:inst8|recv_state.RX_DELAY_RESTART                                                              ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.692      ;
; 0.430 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 1.036      ; 1.175      ;
; 0.445 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|sync_ffs[0]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.709      ;
; 0.463 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.728      ;
; 0.467 ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; uart:inst8|recv_state.RX_CHECK_STOP                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.731      ;
; 0.471 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.736      ;
; 0.471 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.736      ;
; 0.482 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.747      ;
; 0.539 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 1.037      ; 1.285      ;
; 0.569 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 1.037      ; 1.315      ;
; 0.570 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 1.037      ; 1.316      ;
; 0.603 ; ps2_keyboard_to_ascii:inst162|state.translate                                                       ; ps2_keyboard_to_ascii:inst162|state.output                                                          ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.868      ;
; 0.608 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.873      ;
; 0.612 ; uart:inst8|tx_state.TX_IDLE                                                                         ; uart:inst8|tx_state.TX_SENDING                                                                      ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.877      ;
; 0.620 ; uart:inst8|rx_bits_remaining[1]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.884      ;
; 0.621 ; uart:inst8|rx_data[5]                                                                               ; uart:inst8|rx_data[4]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.074      ; 0.884      ;
; 0.622 ; uart:inst8|rx_data[6]                                                                               ; uart:inst8|rx_data[5]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.074      ; 0.885      ;
; 0.647 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_CHECK_STOP                                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.394      ; 3.260      ;
; 0.648 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_RECEIVED                                                                   ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.394      ; 3.261      ;
; 0.652 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.916      ;
; 0.660 ; uart:inst8|tx_data[1]                                                                               ; uart:inst8|tx_data[0]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.925      ;
; 0.664 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.928      ;
; 0.665 ; uart:inst8|tx_data[4]                                                                               ; uart:inst8|tx_data[3]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.930      ;
; 0.665 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.929      ;
; 0.666 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.930      ;
; 0.667 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.931      ;
; 0.667 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.931      ;
; 0.669 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.933      ;
; 0.669 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.933      ;
; 0.679 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.943      ;
; 0.681 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.945      ;
; 0.683 ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.948      ;
; 0.684 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.948      ;
; 0.684 ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.949      ;
; 0.685 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.949      ;
; 0.687 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.951      ;
; 0.689 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.953      ;
; 0.695 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.959      ;
; 0.707 ; uart:inst8|tx_state.TX_SENDING                                                                      ; uart:inst8|tx_bits_remaining[0]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 0.972      ;
; 0.707 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.394      ; 3.320      ;
; 0.722 ; uart:inst8|recv_state.RX_CHECK_STOP                                                                 ; uart:inst8|my_recv_state                                                                            ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.986      ;
; 0.730 ; uart:inst8|rx_bits_remaining[0]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.075      ; 0.994      ;
; 0.736 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|state.output                                                          ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 1.001      ;
; 0.745 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_data[5]                                                                               ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.414      ; 3.378      ;
; 0.746 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_data[2]                                                                               ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.414      ; 3.379      ;
; 0.752 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 1.017      ;
; 0.754 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new                              ; ps2_keyboard_to_ascii:inst162|prev_ps2_code_new                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.086      ; 1.029      ;
; 0.767 ; ps2_keyboard_to_ascii:inst162|state.translate                                                       ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 1.032      ;
; 0.774 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_IDLE                                                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.403      ; 3.396      ;
; 0.777 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[5]                                                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.407      ; 3.403      ;
; 0.778 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[4]                                                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.407      ; 3.404      ;
; 0.779 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[0]                                                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.407      ; 3.405      ;
; 0.780 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_state.TX_SENDING                                                                      ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.416      ; 3.415      ;
; 0.783 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_bits_remaining[3]                                                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.404      ; 3.406      ;
; 0.807 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 1.072      ;
; 0.814 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_bits_remaining[1]                                                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.404      ; 3.437      ;
; 0.824 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_bits_remaining[0]                                                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.404      ; 3.447      ;
; 0.826 ; ps2_keyboard_to_ascii:inst162|prev_ps2_code_new                                                     ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 1.091      ;
; 0.826 ; ps2_keyboard_to_ascii:inst162|prev_ps2_code_new                                                     ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 1.091      ;
; 0.831 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 1.096      ;
; 0.832 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.076      ; 1.097      ;
; 0.840 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|my_recv_state                                                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.394      ; 3.453      ;
; 0.848 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.412      ; 3.706      ;
; 0.848 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.412      ; 3.706      ;
; 0.848 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.412      ; 3.706      ;
; 0.848 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.412      ; 3.706      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.499 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.051      ; 0.739      ;
; 0.500 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.051      ; 0.740      ;
; 0.617 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.051      ; 0.857      ;
; 0.646 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.051      ; 0.886      ;
; 0.660 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.051      ; 0.900      ;
; 0.663 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.051      ; 0.903      ;
; 0.666 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.051      ; 0.906      ;
; 0.789 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.051      ; 1.029      ;
; 0.804 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.051      ; 1.044      ;
; 0.815 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.051      ; 1.055      ;
; 2.055 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                     ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; -0.866     ; 0.898      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                            ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.645 ; inst349   ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.050      ; 0.884      ;
; 3.384 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -2.861     ; 0.732      ;
; 3.560 ; inst345   ; inst349 ; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -3.037     ; 0.732      ;
; 4.310 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; -3.287     ; 0.732      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'FPGA_IN_SDSB-'                                                                                                                                                               ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node    ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -5.660 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.820      ; 7.083      ;
; -5.171 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.820      ; 7.094      ;
; -4.405 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.222      ; 6.689      ;
; -4.376 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 5.115      ; 7.094      ;
; -4.357 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.103      ; 6.674      ;
; -4.138 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.222      ; 6.922      ;
; -4.105 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.103      ; 6.922      ;
; -4.067 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.221      ; 6.687      ;
; -3.985 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.109      ; 6.847      ;
; -3.983 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.222      ; 6.689      ;
; -3.979 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.223      ; 6.686      ;
; -3.865 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 5.115      ; 7.083      ;
; -3.829 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.101      ; 6.691      ;
; -3.826 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.099      ; 6.684      ;
; -3.796 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.221      ; 6.916      ;
; -3.755 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.109      ; 7.117      ;
; -3.734 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.223      ; 6.941      ;
; -3.714 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.737      ; 7.032      ;
; -3.713 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.222      ; 6.919      ;
; -3.622 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.234      ; 6.331      ;
; -3.592 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.101      ; 6.954      ;
; -3.587 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.099      ; 6.945      ;
; -3.495 ; spi_16bit_master:inst347|busy ; inst387    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.500        ; 1.501      ; 5.483      ;
; -3.396 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.410      ; 6.281      ;
; -3.264 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.737      ; 7.082      ;
; -3.095 ; spi_16bit_master:inst347|busy ; inst377    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.500        ; 1.901      ; 5.483      ;
; -3.072 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 4.234      ; 6.281      ;
; -2.987 ; FPGA_IN_BOARD_RESET-          ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.053      ; 6.659      ;
; -2.973 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.887      ; 6.922      ;
; -2.972 ; FPGA_IN_BOARD_RESET-          ; inst184    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.297      ; 6.900      ;
; -2.972 ; FPGA_IN_BOARD_RESET-          ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.162      ; 6.753      ;
; -2.971 ; FPGA_IN_BOARD_RESET-          ; inst397    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.918      ; 6.523      ;
; -2.946 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 4.410      ; 6.331      ;
; -2.940 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.768      ; 6.922      ;
; -2.915 ; FPGA_IN_BOARD_RESET-          ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.312      ; 6.709      ;
; -2.914 ; FPGA_IN_BOARD_RESET-          ; inst424    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.232      ; 6.599      ;
; -2.902 ; FPGA_IN_BOARD_RESET-          ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.750      ; 6.282      ;
; -2.894 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.500        ; 0.605      ; 3.906      ;
; -2.876 ; FPGA_IN_BOARD_RESET-          ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.421      ; 6.779      ;
; -2.873 ; FPGA_IN_BOARD_RESET-          ; inst436    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.649      ; 7.000      ;
; -2.856 ; FPGA_IN_BOARD_RESET-          ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.341      ; 6.811      ;
; -2.848 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.500        ; 1.407      ; 4.662      ;
; -2.847 ; FPGA_IN_BOARD_RESET-          ; inst471    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.191      ; 6.450      ;
; -2.837 ; FPGA_IN_BOARD_RESET-          ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.158      ; 6.737      ;
; -2.827 ; FPGA_IN_BOARD_RESET-          ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.049      ; 6.618      ;
; -2.820 ; FPGA_IN_BOARD_RESET-          ; inst426    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.234      ; 6.524      ;
; -2.818 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.500        ; 0.681      ; 3.906      ;
; -2.815 ; FPGA_IN_BOARD_RESET-          ; inst208    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.136      ; 6.558      ;
; -2.812 ; FPGA_IN_BOARD_RESET-          ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.748      ; 6.313      ;
; -2.808 ; FPGA_IN_BOARD_RESET-          ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.749      ; 6.311      ;
; -2.799 ; FPGA_IN_BOARD_RESET-          ; inst483    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.470      ; 6.833      ;
; -2.798 ; FPGA_IN_BOARD_RESET-          ; inst486    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.471      ; 6.833      ;
; -2.798 ; FPGA_IN_BOARD_RESET-          ; inst489    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.469      ; 6.833      ;
; -2.797 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.470      ; 6.833      ;
; -2.795 ; FPGA_IN_BOARD_RESET-          ; inst485    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.474      ; 6.833      ;
; -2.793 ; FPGA_IN_BOARD_RESET-          ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.450      ; 6.857      ;
; -2.790 ; FPGA_IN_BOARD_RESET-          ; inst482    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.473      ; 6.829      ;
; -2.779 ; FPGA_IN_BOARD_RESET-          ; inst209    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.637      ; 7.032      ;
; -2.775 ; FPGA_IN_BOARD_RESET-          ; inst182    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.639      ; 7.030      ;
; -2.774 ; FPGA_IN_BOARD_RESET-          ; inst438    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.649      ; 7.033      ;
; -2.772 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.500        ; 1.483      ; 4.662      ;
; -2.770 ; FPGA_IN_BOARD_RESET-          ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.315      ; 6.711      ;
; -2.767 ; FPGA_IN_BOARD_RESET-          ; inst437    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.448      ; 6.526      ;
; -2.742 ; FPGA_IN_BOARD_RESET-          ; inst483    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.390      ; 6.696      ;
; -2.742 ; FPGA_IN_BOARD_RESET-          ; inst489    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.389      ; 6.697      ;
; -2.740 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.390      ; 6.696      ;
; -2.740 ; FPGA_IN_BOARD_RESET-          ; inst486    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.391      ; 6.695      ;
; -2.738 ; FPGA_IN_BOARD_RESET-          ; inst485    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.394      ; 6.696      ;
; -2.736 ; FPGA_IN_BOARD_RESET-          ; inst183    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.893      ; 7.365      ;
; -2.735 ; FPGA_IN_BOARD_RESET-          ; inst482    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.393      ; 6.694      ;
; -2.733 ; FPGA_IN_BOARD_RESET-          ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.311      ; 6.663      ;
; -2.729 ; FPGA_IN_BOARD_RESET-          ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.424      ; 6.779      ;
; -2.722 ; FPGA_IN_BOARD_RESET-          ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.420      ; 6.761      ;
; -2.702 ; FPGA_IN_BOARD_RESET-          ; inst334    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.449      ; 5.781      ;
; -2.686 ; FPGA_IN_BOARD_RESET-          ; inst436    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.775      ; 6.939      ;
; -2.672 ; FPGA_IN_BOARD_RESET-          ; inst170[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.154      ; 6.312      ;
; -2.668 ; FPGA_IN_BOARD_RESET-          ; inst170[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.152      ; 6.310      ;
; -2.660 ; FPGA_IN_BOARD_RESET-          ; inst185    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.139      ; 6.424      ;
; -2.658 ; FPGA_IN_BOARD_RESET-          ; inst188    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.133      ; 6.429      ;
; -2.645 ; FPGA_IN_BOARD_RESET-          ; inst186    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.139      ; 6.422      ;
; -2.636 ; FPGA_IN_BOARD_RESET-          ; inst408    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.325      ; 6.525      ;
; -2.635 ; FPGA_IN_BOARD_RESET-          ; inst404    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.322      ; 6.523      ;
; -2.635 ; FPGA_IN_BOARD_RESET-          ; inst406    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.325      ; 6.524      ;
; -2.632 ; FPGA_IN_BOARD_RESET-          ; inst422    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.393      ; 6.797      ;
; -2.632 ; FPGA_IN_BOARD_RESET-          ; inst425    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.230      ; 6.631      ;
; -2.631 ; FPGA_IN_BOARD_RESET-          ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.421      ; 6.794      ;
; -2.631 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.886      ; 6.916      ;
; -2.626 ; FPGA_IN_BOARD_RESET-          ; inst409    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.329      ; 6.520      ;
; -2.623 ; FPGA_IN_BOARD_RESET-          ; inst405    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.330      ; 6.520      ;
; -2.623 ; FPGA_IN_BOARD_RESET-          ; inst403    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.330      ; 6.520      ;
; -2.613 ; FPGA_IN_BOARD_RESET-          ; inst170[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.155      ; 6.255      ;
; -2.610 ; FPGA_IN_BOARD_RESET-          ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.312      ; 6.664      ;
; -2.609 ; FPGA_IN_BOARD_RESET-          ; inst272    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.207      ; 7.303      ;
; -2.594 ; FPGA_IN_BOARD_RESET-          ; inst429    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.233      ; 6.332      ;
; -2.593 ; spi_16bit_master:inst347|busy ; inst377    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 1.000        ; 1.903      ; 5.483      ;
; -2.590 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.774      ; 7.117      ;
; -2.581 ; FPGA_IN_BOARD_RESET-          ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 4.053      ; 6.753      ;
; -2.579 ; FPGA_IN_BOARD_RESET-          ; inst439    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.292      ; 6.324      ;
; -2.577 ; FPGA_IN_BOARD_RESET-          ; inst423    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.394      ; 6.741      ;
; -2.572 ; FPGA_IN_BOARD_RESET-          ; inst407    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.328      ; 6.461      ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'FPGA_IN_CDSB-'                                                                                                                                                               ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node    ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -5.598 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.882      ; 7.083      ;
; -5.109 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.882      ; 7.094      ;
; -4.053 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.298     ; 4.662      ;
; -3.977 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.222     ; 4.662      ;
; -3.973 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.654      ; 6.689      ;
; -3.925 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.535      ; 6.674      ;
; -3.816 ; FPGA_IN_BOARD_RESET-          ; inst478    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.013      ; 6.445      ;
; -3.706 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.654      ; 6.922      ;
; -3.673 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.535      ; 6.922      ;
; -3.652 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.799      ; 7.032      ;
; -3.635 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.653      ; 6.687      ;
; -3.609 ; spi_16bit_master:inst347|busy ; inst377    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; 0.500        ; 1.387      ; 5.483      ;
; -3.553 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.541      ; 6.847      ;
; -3.551 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.654      ; 6.689      ;
; -3.547 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.655      ; 6.686      ;
; -3.517 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.289      ; 6.281      ;
; -3.397 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.533      ; 6.691      ;
; -3.394 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.531      ; 6.684      ;
; -3.378 ; FPGA_IN_BOARD_RESET-          ; inst478    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.013      ; 6.507      ;
; -3.364 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.653      ; 6.916      ;
; -3.339 ; FPGA_IN_BOARD_RESET-          ; inst471    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.699      ; 6.450      ;
; -3.323 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.541      ; 7.117      ;
; -3.302 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.655      ; 6.941      ;
; -3.285 ; FPGA_IN_BOARD_RESET-          ; inst483    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.984      ; 6.833      ;
; -3.284 ; FPGA_IN_BOARD_RESET-          ; inst486    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.985      ; 6.833      ;
; -3.284 ; FPGA_IN_BOARD_RESET-          ; inst489    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.983      ; 6.833      ;
; -3.283 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.984      ; 6.833      ;
; -3.281 ; FPGA_IN_BOARD_RESET-          ; inst485    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.988      ; 6.833      ;
; -3.281 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.654      ; 6.919      ;
; -3.276 ; FPGA_IN_BOARD_RESET-          ; inst482    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.987      ; 6.829      ;
; -3.202 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.799      ; 7.082      ;
; -3.160 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.533      ; 6.954      ;
; -3.155 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.531      ; 6.945      ;
; -3.134 ; FPGA_IN_BOARD_RESET-          ; inst408    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.827      ; 6.525      ;
; -3.133 ; FPGA_IN_BOARD_RESET-          ; inst404    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.824      ; 6.523      ;
; -3.133 ; FPGA_IN_BOARD_RESET-          ; inst406    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.827      ; 6.524      ;
; -3.124 ; FPGA_IN_BOARD_RESET-          ; inst409    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.831      ; 6.520      ;
; -3.121 ; FPGA_IN_BOARD_RESET-          ; inst405    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.832      ; 6.520      ;
; -3.121 ; FPGA_IN_BOARD_RESET-          ; inst403    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.832      ; 6.520      ;
; -3.079 ; FPGA_IN_BOARD_RESET-          ; inst277[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.788      ; 6.502      ;
; -3.070 ; FPGA_IN_BOARD_RESET-          ; inst407    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.830      ; 6.461      ;
; -3.067 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.289      ; 6.331      ;
; -3.024 ; FPGA_IN_BOARD_RESET-          ; inst197    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.448      ; 5.882      ;
; -3.004 ; FPGA_IN_BOARD_RESET-          ; inst468    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.421      ; 6.912      ;
; -2.887 ; FPGA_IN_BOARD_RESET-          ; inst158[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.691      ; 6.078      ;
; -2.868 ; FPGA_IN_BOARD_RESET-          ; inst170[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.958      ; 6.312      ;
; -2.866 ; FPGA_IN_BOARD_RESET-          ; inst201    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.789      ; 6.409      ;
; -2.864 ; FPGA_IN_BOARD_RESET-          ; inst170[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.956      ; 6.310      ;
; -2.863 ; FPGA_IN_BOARD_RESET-          ; inst351    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.293      ; 6.615      ;
; -2.856 ; FPGA_IN_BOARD_RESET-          ; inst195    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.501      ; 5.993      ;
; -2.831 ; FPGA_IN_BOARD_RESET-          ; inst184    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.352      ; 6.814      ;
; -2.826 ; FPGA_IN_BOARD_RESET-          ; inst196    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.899      ; 6.186      ;
; -2.823 ; FPGA_IN_BOARD_RESET-          ; inst487    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.547      ; 5.752      ;
; -2.823 ; FPGA_IN_BOARD_RESET-          ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.217      ; 6.659      ;
; -2.814 ; FPGA_IN_BOARD_RESET-          ; inst411    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.891      ; 6.300      ;
; -2.809 ; FPGA_IN_BOARD_RESET-          ; inst170[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.959      ; 6.255      ;
; -2.803 ; FPGA_IN_BOARD_RESET-          ; inst402    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.962      ; 6.335      ;
; -2.802 ; FPGA_IN_BOARD_RESET-          ; inst158[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.802      ; 6.090      ;
; -2.783 ; FPGA_IN_BOARD_RESET-          ; inst397    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.047      ; 6.464      ;
; -2.763 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.500        ; 0.736      ; 3.906      ;
; -2.757 ; FPGA_IN_BOARD_RESET-          ; inst436    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.704      ; 6.939      ;
; -2.751 ; FPGA_IN_BOARD_RESET-          ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.476      ; 6.709      ;
; -2.736 ; FPGA_IN_BOARD_RESET-          ; inst277[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.789      ; 6.155      ;
; -2.736 ; FPGA_IN_BOARD_RESET-          ; inst277[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.789      ; 6.155      ;
; -2.732 ; FPGA_IN_BOARD_RESET-          ; inst277[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.789      ; 6.154      ;
; -2.729 ; FPGA_IN_BOARD_RESET-          ; inst471    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.699      ; 6.340      ;
; -2.729 ; FPGA_IN_BOARD_RESET-          ; inst277[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.792      ; 6.153      ;
; -2.725 ; FPGA_IN_BOARD_RESET-          ; inst484    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.208      ; 6.499      ;
; -2.718 ; FPGA_IN_BOARD_RESET-          ; inst277[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.603      ; 5.735      ;
; -2.716 ; FPGA_IN_BOARD_RESET-          ; inst170[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.957      ; 6.311      ;
; -2.703 ; FPGA_IN_BOARD_RESET-          ; inst194    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.942      ; 6.110      ;
; -2.702 ; FPGA_IN_BOARD_RESET-          ; inst170[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.962      ; 6.302      ;
; -2.699 ; FPGA_IN_BOARD_RESET-          ; inst170[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.962      ; 6.299      ;
; -2.699 ; FPGA_IN_BOARD_RESET-          ; inst170[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.962      ; 6.304      ;
; -2.692 ; FPGA_IN_BOARD_RESET-          ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.505      ; 6.811      ;
; -2.687 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.500        ; 0.812      ; 3.906      ;
; -2.669 ; FPGA_IN_BOARD_RESET-          ; inst209    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.692      ; 6.977      ;
; -2.667 ; FPGA_IN_BOARD_RESET-          ; inst424    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.287      ; 6.407      ;
; -2.666 ; FPGA_IN_BOARD_RESET-          ; inst182    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.694      ; 6.976      ;
; -2.663 ; FPGA_IN_BOARD_RESET-          ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.213      ; 6.618      ;
; -2.661 ; FPGA_IN_BOARD_RESET-          ; inst170[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.962      ; 6.255      ;
; -2.652 ; FPGA_IN_BOARD_RESET-          ; inst480    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.031      ; 6.091      ;
; -2.648 ; FPGA_IN_BOARD_RESET-          ; inst483    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.984      ; 6.696      ;
; -2.648 ; FPGA_IN_BOARD_RESET-          ; inst489    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.983      ; 6.697      ;
; -2.648 ; FPGA_IN_BOARD_RESET-          ; inst158[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.802      ; 6.093      ;
; -2.647 ; FPGA_IN_BOARD_RESET-          ; inst158[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.953      ; 6.059      ;
; -2.646 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.984      ; 6.696      ;
; -2.646 ; FPGA_IN_BOARD_RESET-          ; inst486    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.985      ; 6.695      ;
; -2.644 ; FPGA_IN_BOARD_RESET-          ; inst485    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.988      ; 6.696      ;
; -2.643 ; FPGA_IN_BOARD_RESET-          ; inst426    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.289      ; 6.402      ;
; -2.643 ; FPGA_IN_BOARD_RESET-          ; inst158[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.804      ; 6.093      ;
; -2.641 ; FPGA_IN_BOARD_RESET-          ; inst482    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.987      ; 6.694      ;
; -2.626 ; FPGA_IN_BOARD_RESET-          ; inst438    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.704      ; 6.940      ;
; -2.623 ; spi_16bit_master:inst347|busy ; inst387    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; 1.000        ; 1.873      ; 5.483      ;
; -2.607 ; FPGA_IN_BOARD_RESET-          ; inst277[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.603      ; 5.624      ;
; -2.606 ; FPGA_IN_BOARD_RESET-          ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.479      ; 6.711      ;
; -2.599 ; FPGA_IN_BOARD_RESET-          ; inst158[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.089      ; 6.334      ;
; -2.590 ; FPGA_IN_BOARD_RESET-          ; inst158[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.088      ; 6.317      ;
; -2.587 ; FPGA_IN_BOARD_RESET-          ; inst437    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.503      ; 6.401      ;
; -2.570 ; FPGA_IN_BOARD_RESET-          ; inst208    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.191      ; 6.368      ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                    ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.462 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 1.332      ; 7.291      ;
; -5.462 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 1.332      ; 7.291      ;
; -4.892 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 1.332      ; 7.221      ;
; -4.892 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 1.332      ; 7.221      ;
; -4.671 ; inst358              ; inst349 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.050     ; 5.638      ;
; -4.667 ; inst358              ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.046     ; 5.638      ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                       ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.188 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.241     ; 4.384      ;
; -4.188 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.241     ; 4.384      ;
; -4.188 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.241     ; 4.384      ;
; -4.188 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.241     ; 4.384      ;
; -4.188 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.241     ; 4.384      ;
; -4.188 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.241     ; 4.384      ;
; -4.188 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.241     ; 4.384      ;
; -3.733 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.241     ; 4.429      ;
; -3.733 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.241     ; 4.429      ;
; -3.733 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.241     ; 4.429      ;
; -3.733 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.241     ; 4.429      ;
; -3.733 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.241     ; 4.429      ;
; -3.733 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.241     ; 4.429      ;
; -3.733 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.241     ; 4.429      ;
; -2.784 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.246     ; 2.975      ;
; -2.784 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.246     ; 2.975      ;
; -2.784 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.246     ; 2.975      ;
; -2.776 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.155      ; 3.368      ;
; -2.776 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.155      ; 3.368      ;
; -2.776 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.155      ; 3.368      ;
; -2.713 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.247     ; 2.903      ;
; -2.713 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.247     ; 2.903      ;
; -2.713 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.247     ; 2.903      ;
; -2.713 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.247     ; 2.903      ;
; -2.713 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.247     ; 2.903      ;
; -2.713 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.247     ; 2.903      ;
; -2.713 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.247     ; 2.903      ;
; -2.711 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.244     ; 2.904      ;
; -2.711 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.244     ; 2.904      ;
; -2.711 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.244     ; 2.904      ;
; -2.701 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.243     ; 2.895      ;
; -2.684 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.245     ; 2.876      ;
; -2.670 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.451      ; 5.068      ;
; -2.670 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.451      ; 5.068      ;
; -2.670 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.451      ; 5.068      ;
; -2.670 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.451      ; 5.068      ;
; -2.604 ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -1.107     ; 2.444      ;
; -2.531 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.439      ; 4.917      ;
; -2.418 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.130      ; 2.985      ;
; -2.418 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.130      ; 2.985      ;
; -2.418 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.130      ; 2.985      ;
; -2.381 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.814     ; 2.514      ;
; -2.362 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.814     ; 2.495      ;
; -2.334 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.132      ; 2.903      ;
; -2.303 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.168      ; 2.908      ;
; -2.296 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.162      ; 2.895      ;
; -2.296 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.162      ; 2.895      ;
; -2.296 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.162      ; 2.895      ;
; -2.296 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.162      ; 2.895      ;
; -2.296 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.162      ; 2.895      ;
; -2.296 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.162      ; 2.895      ;
; -2.296 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.162      ; 2.895      ;
; -2.296 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.162      ; 2.895      ;
; -2.296 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.162      ; 2.895      ;
; -2.273 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.194      ; 2.904      ;
; -2.269 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.170      ; 2.876      ;
; -2.269 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.170      ; 2.876      ;
; -2.269 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.170      ; 2.876      ;
; -2.269 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.170      ; 2.876      ;
; -2.269 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.170      ; 2.876      ;
; -2.269 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.170      ; 2.876      ;
; -2.269 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.170      ; 2.876      ;
; -2.269 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.170      ; 2.876      ;
; -2.269 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.170      ; 2.876      ;
; -2.269 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.170      ; 2.876      ;
; -2.205 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.246     ; 2.896      ;
; -2.205 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.246     ; 2.896      ;
; -2.205 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.246     ; 2.896      ;
; -2.186 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.164      ; 2.787      ;
; -2.186 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.164      ; 2.787      ;
; -2.171 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.155      ; 3.263      ;
; -2.171 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.155      ; 3.263      ;
; -2.171 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.155      ; 3.263      ;
; -2.162 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.814     ; 2.295      ;
; -2.138 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.243     ; 2.832      ;
; -2.138 ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108                                   ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.436     ; 2.649      ;
; -2.134 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.244     ; 2.827      ;
; -2.134 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.244     ; 2.827      ;
; -2.134 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.244     ; 2.827      ;
; -2.127 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.247     ; 2.817      ;
; -2.127 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.247     ; 2.817      ;
; -2.127 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.247     ; 2.817      ;
; -2.127 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.247     ; 2.817      ;
; -2.127 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.247     ; 2.817      ;
; -2.127 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.247     ; 2.817      ;
; -2.127 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.247     ; 2.817      ;
; -2.123 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.245     ; 2.815      ;
; -2.067 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.451      ; 4.465      ;
; -2.067 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.451      ; 4.465      ;
; -2.067 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.451      ; 4.465      ;
; -2.067 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.451      ; 4.465      ;
; -2.044 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.169      ; 2.650      ;
; -1.995 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.814     ; 2.128      ;
; -1.987 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.439      ; 4.373      ;
; -1.850 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.451      ; 4.248      ;
; -1.850 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.451      ; 4.248      ;
; -1.850 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.451      ; 4.248      ;
; -1.850 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.451      ; 4.248      ;
; -1.810 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.130      ; 2.877      ;
; -1.810 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.130      ; 2.877      ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'ps2_keyboard_to_ascii:inst162|ascii_new'                                                                                                     ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                      ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -4.122 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.979     ; 4.070      ;
; -3.951 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.808     ; 4.070      ;
; -3.871 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.660     ; 4.138      ;
; -3.855 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.500        ; 1.321      ; 5.673      ;
; -3.837 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.612     ; 4.152      ;
; -3.715 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.791     ; 3.851      ;
; -3.700 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.489     ; 4.138      ;
; -3.666 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.441     ; 4.152      ;
; -3.549 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.732     ; 3.744      ;
; -3.544 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.620     ; 3.851      ;
; -3.414 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.800     ; 3.541      ;
; -3.378 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.561     ; 3.744      ;
; -3.375 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.799     ; 3.503      ;
; -3.298 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.986     ; 3.239      ;
; -3.243 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.629     ; 3.541      ;
; -3.204 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.628     ; 3.503      ;
; -3.138 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; 1.321      ; 5.456      ;
; -3.135 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.794     ; 3.268      ;
; -3.127 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.815     ; 3.239      ;
; -3.018 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.794     ; 3.151      ;
; -2.964 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.623     ; 3.268      ;
; -2.847 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.623     ; 3.151      ;
; -1.708 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.500        ; 1.321      ; 3.526      ;
; -1.105 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; 1.321      ; 3.423      ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'FPGA_IN_BOARD_RESET-'                                                                                                                              ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node           ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -3.887 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.554      ; 5.348      ;
; -3.807 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.705      ; 5.419      ;
; -3.716 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.725      ; 5.348      ;
; -3.716 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 2.638      ; 6.841      ;
; -3.636 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.876      ; 5.419      ;
; -3.636 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.873      ; 5.416      ;
; -3.610 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 2.854      ; 6.951      ;
; -3.602 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.921      ; 5.430      ;
; -3.555 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.547      ; 5.009      ;
; -3.499 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.585      ; 4.991      ;
; -3.480 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.742      ; 5.129      ;
; -3.471 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.659      ; 5.037      ;
; -3.465 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.044      ; 5.416      ;
; -3.431 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.092      ; 5.430      ;
; -3.384 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.718      ; 5.009      ;
; -3.328 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.756      ; 4.991      ;
; -3.314 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.801      ; 5.022      ;
; -3.309 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.913      ; 5.129      ;
; -3.300 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.830      ; 5.037      ;
; -3.203 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.657      ; 4.767      ;
; -3.176 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.739      ; 4.822      ;
; -3.175 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.733      ; 4.815      ;
; -3.162 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.739      ; 4.808      ;
; -3.143 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.972      ; 5.022      ;
; -3.134 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 2.638      ; 6.759      ;
; -3.032 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.828      ; 4.767      ;
; -3.005 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.910      ; 4.822      ;
; -3.004 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.904      ; 4.815      ;
; -2.991 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.910      ; 4.808      ;
; -2.907 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 2.854      ; 6.248      ;
; -2.895 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 2.854      ; 6.736      ;
; -2.828 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.739      ; 5.474      ;
; -2.787 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.406      ; 4.100      ;
; -2.727 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.734      ; 4.368      ;
; -2.723 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.404      ; 4.034      ;
; -2.694 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.873      ; 5.474      ;
; -2.616 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.577      ; 4.100      ;
; -2.556 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.905      ; 4.368      ;
; -2.552 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.575      ; 4.034      ;
; -2.549 ; Microcomputer:inst|T80s:cpu1|RD_n   ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.727     ; 2.809      ;
; -2.456 ; Microcomputer:inst|T80s:cpu1|WR_n   ; inst143~_emulated ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.385      ; 4.828      ;
; -2.245 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 2.854      ; 6.086      ;
; -1.569 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.157      ; 3.713      ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.377   ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.098      ; 6.912      ;
; -3.377   ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.098      ; 6.912      ;
; -2.797   ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.098      ; 6.832      ;
; -2.797   ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.098      ; 6.832      ;
; -0.931   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.091      ; 4.459      ;
; -0.842   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.105      ; 4.384      ;
; -0.813   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.098      ; 4.348      ;
; -0.813   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.098      ; 4.348      ;
; -0.804   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.098      ; 4.339      ;
; -0.796   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.096      ; 4.329      ;
; -0.796   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.096      ; 4.329      ;
; -0.796   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.096      ; 4.329      ;
; -0.796   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.096      ; 4.329      ;
; -0.796   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.096      ; 4.329      ;
; -0.796   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.096      ; 4.329      ;
; -0.675   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.098      ; 4.210      ;
; -0.488   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.494      ; 4.419      ;
; -0.393   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.091      ; 4.421      ;
; -0.387   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.105      ; 4.429      ;
; -0.300   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.098      ; 4.335      ;
; -0.300   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.098      ; 4.335      ;
; -0.289   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.098      ; 4.324      ;
; -0.192   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.096      ; 4.225      ;
; -0.192   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.096      ; 4.225      ;
; -0.192   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.096      ; 4.225      ;
; -0.192   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.096      ; 4.225      ;
; -0.192   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.096      ; 4.225      ;
; -0.192   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.096      ; 4.225      ;
; -0.074   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.098      ; 4.109      ;
; 0.030    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.494      ; 4.401      ;
; 94.941   ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.384     ; 4.662      ;
; 94.941   ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.384     ; 4.662      ;
; 2495.251 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 2500.000     ; -0.074     ; 4.662      ;
; 2495.251 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 2500.000     ; -0.074     ; 4.662      ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                              ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.324 ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.151      ; 6.912      ;
; -3.324 ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.151      ; 6.912      ;
; -2.744 ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.151      ; 6.832      ;
; -2.744 ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.151      ; 6.832      ;
; -0.878 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.144      ; 4.459      ;
; -0.789 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.158      ; 4.384      ;
; -0.760 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.151      ; 4.348      ;
; -0.760 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.151      ; 4.348      ;
; -0.751 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.151      ; 4.339      ;
; -0.743 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.149      ; 4.329      ;
; -0.743 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.149      ; 4.329      ;
; -0.743 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.149      ; 4.329      ;
; -0.743 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.149      ; 4.329      ;
; -0.743 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.149      ; 4.329      ;
; -0.743 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.149      ; 4.329      ;
; -0.622 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.151      ; 4.210      ;
; -0.435 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.547      ; 4.419      ;
; -0.340 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.144      ; 4.421      ;
; -0.334 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.158      ; 4.429      ;
; -0.247 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.151      ; 4.335      ;
; -0.247 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.151      ; 4.335      ;
; -0.236 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.151      ; 4.324      ;
; -0.139 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.149      ; 4.225      ;
; -0.139 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.149      ; 4.225      ;
; -0.139 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.149      ; 4.225      ;
; -0.139 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.149      ; 4.225      ;
; -0.139 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.149      ; 4.225      ;
; -0.139 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.149      ; 4.225      ;
; -0.021 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.151      ; 4.109      ;
; 0.083  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.547      ; 4.401      ;
; 95.070 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.255     ; 4.662      ;
; 95.070 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.255     ; 4.662      ;
; 95.251 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 4.662      ;
; 95.251 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 4.662      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.833  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 5.068      ;
; -2.833  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 5.068      ;
; -2.833  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 5.068      ;
; -2.833  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 5.068      ;
; -2.767  ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.270     ; 2.444      ;
; -2.694  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.276      ; 4.917      ;
; -2.507  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.940     ; 2.514      ;
; -2.488  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.940     ; 2.495      ;
; -2.301  ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.599     ; 2.649      ;
; -2.288  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.940     ; 2.295      ;
; -2.230  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 4.465      ;
; -2.230  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 4.465      ;
; -2.230  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 4.465      ;
; -2.230  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 4.465      ;
; -2.150  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.276      ; 4.373      ;
; -2.121  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.940     ; 2.128      ;
; -2.013  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 4.248      ;
; -2.013  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 4.248      ;
; -2.013  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 4.248      ;
; -2.013  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 4.248      ;
; -1.933  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.276      ; 4.156      ;
; -1.896  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.940     ; 1.903      ;
; -1.868  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 4.103      ;
; -1.868  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 4.103      ;
; -1.868  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 4.103      ;
; -1.868  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.288      ; 4.103      ;
; -1.788  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.276      ; 4.011      ;
; -1.608  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.614      ; 3.169      ;
; -1.597  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.614      ; 3.158      ;
; -1.246  ; FPGA_IN_BOARD_RESET-                       ; inst108          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.761      ; 4.444      ;
; -0.831  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.729      ; 3.997      ;
; -0.831  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.729      ; 3.997      ;
; -0.575  ; FPGA_IN_BOARD_RESET-                       ; inst108          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.761      ; 4.273      ;
; -0.165  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.729      ; 3.831      ;
; -0.165  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.729      ; 3.831      ;
; 7.145   ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.891      ; 4.733      ;
; 7.145   ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.891      ; 4.733      ;
; 7.145   ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.891      ; 4.733      ;
; 7.145   ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.891      ; 4.733      ;
; 7.170   ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.891      ; 4.708      ;
; 7.170   ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.891      ; 4.708      ;
; 7.170   ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.891      ; 4.708      ;
; 7.170   ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.891      ; 4.708      ;
; 7.233   ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.879      ; 4.633      ;
; 7.309   ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.879      ; 4.557      ;
; 16.226  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.313      ; 4.034      ;
; 16.226  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.313      ; 4.034      ;
; 17.170  ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.337     ; 2.480      ;
; 247.424 ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.170      ; 4.733      ;
; 247.424 ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.170      ; 4.733      ;
; 247.424 ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.170      ; 4.733      ;
; 247.424 ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.170      ; 4.733      ;
; 247.449 ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.170      ; 4.708      ;
; 247.449 ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.170      ; 4.708      ;
; 247.449 ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.170      ; 4.708      ;
; 247.449 ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.170      ; 4.708      ;
; 247.512 ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.158      ; 4.633      ;
; 247.588 ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.158      ; 4.557      ;
; 497.457 ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 2.480      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'Microcomputer:inst|cpuClock'                                                                                                                     ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                              ; Launch Clock         ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; -1.786 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.224      ; 5.497      ;
; -1.786 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.224      ; 5.497      ;
; -1.786 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.224      ; 5.497      ;
; -1.786 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.224      ; 5.497      ;
; -1.786 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.224      ; 5.497      ;
; -1.786 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.224      ; 5.497      ;
; -1.786 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.224      ; 5.497      ;
; -1.786 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.224      ; 5.497      ;
; -1.786 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.224      ; 5.497      ;
; -1.786 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.224      ; 5.497      ;
; -1.747 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.225      ; 5.459      ;
; -1.747 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.225      ; 5.459      ;
; -1.747 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.225      ; 5.459      ;
; -1.747 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.225      ; 5.459      ;
; -1.747 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.225      ; 5.459      ;
; -1.747 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.225      ; 5.459      ;
; -1.736 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.227      ; 5.450      ;
; -1.736 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.227      ; 5.450      ;
; -1.736 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.227      ; 5.450      ;
; -1.736 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.227      ; 5.450      ;
; -1.736 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.227      ; 5.450      ;
; -1.736 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.227      ; 5.450      ;
; -1.699 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[2]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.221      ; 5.407      ;
; -1.699 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[0]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.221      ; 5.407      ;
; -1.699 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.221      ; 5.407      ;
; -1.699 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Z16_r            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.221      ; 5.407      ;
; -1.699 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.221      ; 5.407      ;
; -1.699 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.221      ; 5.407      ;
; -1.656 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.209      ; 5.352      ;
; -1.656 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.209      ; 5.352      ;
; -1.656 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[12]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.209      ; 5.352      ;
; -1.654 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.199      ; 5.340      ;
; -1.654 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.199      ; 5.340      ;
; -1.651 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.210      ; 5.348      ;
; -1.651 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.210      ; 5.348      ;
; -1.651 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.210      ; 5.348      ;
; -1.621 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.216      ; 5.324      ;
; -1.621 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.216      ; 5.324      ;
; -1.621 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.216      ; 5.324      ;
; -1.616 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[10]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.226      ; 5.329      ;
; -1.616 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[11]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.226      ; 5.329      ;
; -1.616 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[14]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.226      ; 5.329      ;
; -1.616 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[15]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.226      ; 5.329      ;
; -1.615 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PreserveC_r      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.204      ; 5.306      ;
; -1.599 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.224      ; 5.310      ;
; -1.599 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.224      ; 5.310      ;
; -1.567 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.225      ; 5.279      ;
; -1.567 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.225      ; 5.279      ;
; -1.561 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.400      ; 3.448      ;
; -1.561 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.400      ; 3.448      ;
; -1.561 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.400      ; 3.448      ;
; -1.561 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.400      ; 3.448      ;
; -1.509 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|WR_n                    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.389      ; 3.385      ;
; -1.499 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.220      ; 5.206      ;
; -1.499 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.220      ; 5.206      ;
; -1.499 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.220      ; 5.206      ;
; -1.499 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.220      ; 5.206      ;
; -1.499 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.220      ; 5.206      ;
; -1.499 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.220      ; 5.206      ;
; -1.499 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.220      ; 5.206      ;
; -1.499 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.220      ; 5.206      ;
; -1.473 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.226      ; 5.186      ;
; -1.473 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.226      ; 5.186      ;
; -1.449 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[1] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.220      ; 5.156      ;
; -1.449 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[3] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.220      ; 5.156      ;
; -1.449 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[2] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.220      ; 5.156      ;
; -1.449 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[4] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.220      ; 5.156      ;
; -1.449 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[0] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.220      ; 5.156      ;
; -1.367 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.198      ; 5.052      ;
; -1.070 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.224      ; 5.281      ;
; -1.070 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.224      ; 5.281      ;
; -1.070 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.224      ; 5.281      ;
; -1.070 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.224      ; 5.281      ;
; -1.070 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.224      ; 5.281      ;
; -1.070 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.224      ; 5.281      ;
; -1.070 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.224      ; 5.281      ;
; -1.070 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.224      ; 5.281      ;
; -1.070 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.224      ; 5.281      ;
; -1.070 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.224      ; 5.281      ;
; -1.061 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[2]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.221      ; 5.269      ;
; -1.061 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[0]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.221      ; 5.269      ;
; -1.061 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.221      ; 5.269      ;
; -1.061 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Z16_r            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.221      ; 5.269      ;
; -1.061 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.221      ; 5.269      ;
; -1.061 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.221      ; 5.269      ;
; -1.055 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.225      ; 5.267      ;
; -1.055 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.225      ; 5.267      ;
; -1.055 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.225      ; 5.267      ;
; -1.055 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.225      ; 5.267      ;
; -1.055 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.225      ; 5.267      ;
; -1.055 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.225      ; 5.267      ;
; -1.047 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.227      ; 5.261      ;
; -1.047 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.227      ; 5.261      ;
; -1.047 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.227      ; 5.261      ;
; -1.047 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.227      ; 5.261      ;
; -1.047 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.227      ; 5.261      ;
; -1.047 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.227      ; 5.261      ;
; -1.035 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.199      ; 5.221      ;
; -1.035 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.199      ; 5.221      ;
; -1.026 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.209      ; 5.222      ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                        ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                             ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.351 ; spi_16bit_master:inst347|busy ; inst389                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 0.298      ; 2.646      ;
; -1.351 ; spi_16bit_master:inst347|busy ; inst379                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 0.298      ; 2.646      ;
; -0.694 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.540      ; 4.721      ;
; -0.694 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.540      ; 4.721      ;
; -0.453 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.169      ; 4.109      ;
; -0.453 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.169      ; 4.109      ;
; -0.453 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.169      ; 4.109      ;
; -0.171 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.540      ; 4.698      ;
; -0.171 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.540      ; 4.698      ;
; -0.054 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.169      ; 4.210      ;
; -0.054 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.169      ; 4.210      ;
; -0.054 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.169      ; 4.210      ;
; 0.336  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.164      ; 3.315      ;
; 0.337  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.168      ; 3.318      ;
; 0.337  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.168      ; 3.318      ;
; 0.376  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.165      ; 3.276      ;
; 0.376  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.165      ; 3.276      ;
; 0.376  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.165      ; 3.276      ;
; 0.376  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.165      ; 3.276      ;
; 0.376  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.165      ; 3.276      ;
; 0.376  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.165      ; 3.276      ;
; 0.376  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 3.165      ; 3.276      ;
; 0.720  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.168      ; 3.435      ;
; 0.720  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.168      ; 3.435      ;
; 0.729  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.164      ; 3.422      ;
; 0.763  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.165      ; 3.389      ;
; 0.763  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.165      ; 3.389      ;
; 0.763  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.165      ; 3.389      ;
; 0.763  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.165      ; 3.389      ;
; 0.763  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.165      ; 3.389      ;
; 0.763  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.165      ; 3.389      ;
; 0.763  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 3.165      ; 3.389      ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'FPGA_IN_SDSB-'                                                                            ;
+--------+----------------------+------------+----------------------+---------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node    ; Launch Clock         ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------+----------------------+---------------+--------------+------------+------------+
; -0.423 ; FPGA_IN_BOARD_RESET- ; inst468    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.802      ; 6.598      ;
; -0.207 ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.211      ; 6.034      ;
; -0.201 ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.854      ; 5.872      ;
; -0.187 ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.373      ; 6.216      ;
; -0.181 ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.374      ; 6.223      ;
; -0.171 ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.588      ; 6.447      ;
; -0.171 ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.125      ; 5.984      ;
; -0.170 ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.125      ; 5.985      ;
; -0.145 ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.588      ; 6.473      ;
; -0.142 ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.126      ; 6.014      ;
; -0.134 ; FPGA_IN_BOARD_RESET- ; inst377    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 7.089      ; 7.174      ;
; -0.133 ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.247      ; 6.144      ;
; -0.130 ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.246      ; 6.146      ;
; -0.119 ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.240      ; 6.151      ;
; -0.106 ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.872      ; 5.796      ;
; -0.105 ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.871      ; 5.796      ;
; -0.104 ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.871      ; 5.797      ;
; -0.098 ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.493      ; 5.425      ;
; -0.093 ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.167      ; 6.104      ;
; -0.092 ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.166      ; 6.104      ;
; -0.089 ; FPGA_IN_BOARD_RESET- ; inst243[3] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.592      ; 6.533      ;
; -0.086 ; FPGA_IN_BOARD_RESET- ; inst243[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.589      ; 6.533      ;
; -0.074 ; FPGA_IN_BOARD_RESET- ; inst397    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.332      ; 6.288      ;
; -0.069 ; FPGA_IN_BOARD_RESET- ; inst377    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 7.058      ; 7.208      ;
; -0.063 ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 7.031      ; 6.998      ;
; -0.053 ; FPGA_IN_BOARD_RESET- ; inst468    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.340      ; 6.506      ;
; -0.044 ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.828      ; 5.814      ;
; -0.041 ; FPGA_IN_BOARD_RESET- ; inst243[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.619      ; 6.608      ;
; -0.041 ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.273      ; 6.262      ;
; -0.041 ; FPGA_IN_BOARD_RESET- ; inst434    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.272      ; 6.261      ;
; -0.040 ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.268      ; 6.258      ;
; -0.023 ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.767      ; 6.774      ;
; -0.019 ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.765      ; 6.776      ;
; -0.015 ; FPGA_IN_BOARD_RESET- ; inst468    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 6.802      ; 6.506      ;
; -0.013 ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.239      ; 5.256      ;
; -0.008 ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.209      ; 6.231      ;
; -0.005 ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.334      ; 6.359      ;
; -0.002 ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.334      ; 6.362      ;
; 0.005  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.243      ; 6.278      ;
; 0.008  ; FPGA_IN_BOARD_RESET- ; inst277[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.493      ; 5.531      ;
; 0.025  ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.167      ; 6.222      ;
; 0.026  ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.993      ; 6.049      ;
; 0.027  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.992      ; 6.049      ;
; 0.036  ; FPGA_IN_BOARD_RESET- ; inst423    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.333      ; 6.399      ;
; 0.038  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.986      ; 6.054      ;
; 0.051  ; FPGA_IN_BOARD_RESET- ; inst243[5] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.315      ; 6.396      ;
; 0.056  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.989      ; 6.075      ;
; 0.063  ; FPGA_IN_BOARD_RESET- ; inst438    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.584      ; 6.677      ;
; 0.073  ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 6.211      ; 5.814      ;
; 0.074  ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.777      ; 6.881      ;
; 0.086  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.676      ; 6.981      ;
; 0.088  ; FPGA_IN_BOARD_RESET- ; inst422    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.332      ; 6.450      ;
; 0.089  ; FPGA_IN_BOARD_RESET- ; inst436    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.584      ; 6.703      ;
; 0.094  ; FPGA_IN_BOARD_RESET- ; inst243[3] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.338      ; 6.462      ;
; 0.095  ; FPGA_IN_BOARD_RESET- ; inst243[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.335      ; 6.460      ;
; 0.099  ; FPGA_IN_BOARD_RESET- ; inst425    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.162      ; 6.291      ;
; 0.100  ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.991      ; 6.121      ;
; 0.101  ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.990      ; 6.121      ;
; 0.103  ; FPGA_IN_BOARD_RESET- ; inst424    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.165      ; 6.298      ;
; 0.115  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.706      ; 7.040      ;
; 0.118  ; FPGA_IN_BOARD_RESET- ; inst243[4] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.318      ; 6.466      ;
; 0.128  ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.151      ; 6.309      ;
; 0.134  ; FPGA_IN_BOARD_RESET- ; inst484    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.841      ; 6.005      ;
; 0.140  ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 6.126      ; 5.796      ;
; 0.141  ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 6.125      ; 5.796      ;
; 0.142  ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 6.125      ; 5.797      ;
; 0.163  ; FPGA_IN_BOARD_RESET- ; inst243[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.365      ; 6.558      ;
; 0.167  ; FPGA_IN_BOARD_RESET- ; inst279    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.563      ; 5.760      ;
; 0.170  ; FPGA_IN_BOARD_RESET- ; inst277[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.690      ; 5.890      ;
; 0.173  ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.513      ; 6.716      ;
; 0.174  ; FPGA_IN_BOARD_RESET- ; inst277[5] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.687      ; 5.891      ;
; 0.175  ; FPGA_IN_BOARD_RESET- ; inst277[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.687      ; 5.892      ;
; 0.176  ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.511      ; 6.717      ;
; 0.176  ; FPGA_IN_BOARD_RESET- ; inst277[6] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.686      ; 5.892      ;
; 0.195  ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.890      ; 6.115      ;
; 0.195  ; FPGA_IN_BOARD_RESET- ; inst434    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.889      ; 6.114      ;
; 0.197  ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.885      ; 6.112      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.347      ; 5.575      ;
; 0.204  ; FPGA_IN_BOARD_RESET- ; inst233    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.405      ; 5.639      ;
; 0.208  ; FPGA_IN_BOARD_RESET- ; inst184    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.411      ; 6.649      ;
; 0.213  ; FPGA_IN_BOARD_RESET- ; inst277[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.239      ; 5.482      ;
; 0.217  ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 6.374      ; 6.121      ;
; 0.218  ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 6.373      ; 6.121      ;
; 0.219  ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 5.854      ; 5.792      ;
; 0.225  ; FPGA_IN_BOARD_RESET- ; inst243[5] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.061      ; 6.316      ;
; 0.233  ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 5.493      ; 5.256      ;
; 0.237  ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.784      ; 6.051      ;
; 0.238  ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.783      ; 6.051      ;
; 0.241  ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 6.588      ; 6.359      ;
; 0.244  ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 6.588      ; 6.362      ;
; 0.246  ; FPGA_IN_BOARD_RESET- ; inst397    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.949      ; 6.225      ;
; 0.256  ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.826      ; 6.112      ;
; 0.261  ; FPGA_IN_BOARD_RESET- ; inst243[4] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.064      ; 6.355      ;
; 0.272  ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 6.247      ; 6.049      ;
; 0.273  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 6.246      ; 6.049      ;
; 0.273  ; FPGA_IN_BOARD_RESET- ; inst253[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 4.923      ; 5.226      ;
; 0.274  ; FPGA_IN_BOARD_RESET- ; inst253[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 4.924      ; 5.228      ;
; 0.280  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 6.059      ; 6.558      ;
; 0.284  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 6.240      ; 6.054      ;
; 0.295  ; FPGA_IN_BOARD_RESET- ; inst487    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 5.152      ; 5.477      ;
+--------+----------------------+------------+----------------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                         ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                             ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.306 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.319      ; 3.232      ;
; -0.306 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.319      ; 3.232      ;
; -0.306 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.319      ; 3.232      ;
; -0.306 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.319      ; 3.232      ;
; -0.306 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.319      ; 3.232      ;
; -0.306 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.319      ; 3.232      ;
; -0.306 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.319      ; 3.232      ;
; -0.273 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.317      ; 3.263      ;
; -0.265 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 3.276      ;
; -0.265 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 3.276      ;
; 0.076  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.319      ; 3.114      ;
; 0.076  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.319      ; 3.114      ;
; 0.076  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.319      ; 3.114      ;
; 0.076  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.319      ; 3.114      ;
; 0.076  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.319      ; 3.114      ;
; 0.076  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.319      ; 3.114      ;
; 0.076  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.319      ; 3.114      ;
; 0.115  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.322      ; 3.156      ;
; 0.115  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.322      ; 3.156      ;
; 0.116  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.317      ; 3.152      ;
; 0.479  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 4.020      ;
; 0.479  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 4.020      ;
; 0.479  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.322      ; 4.020      ;
; 0.538  ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.709      ; 4.466      ;
; 0.538  ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.709      ; 4.466      ;
; 0.874  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.322      ; 3.915      ;
; 0.874  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.322      ; 3.915      ;
; 0.874  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.322      ; 3.915      ;
; 1.038  ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.709      ; 4.466      ;
; 1.038  ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.709      ; 4.466      ;
; 1.872  ; spi_16bit_master:inst347|busy ; inst389                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.461      ; 2.522      ;
; 1.872  ; spi_16bit_master:inst347|busy ; inst379                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.461      ; 2.522      ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                               ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.236 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.132      ; 4.195      ;
; -0.103 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.719      ; 3.915      ;
; 0.010  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.717      ; 4.026      ;
; 0.010  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.717      ; 4.026      ;
; 0.010  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.717      ; 4.026      ;
; 0.010  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.717      ; 4.026      ;
; 0.010  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.717      ; 4.026      ;
; 0.010  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.717      ; 4.026      ;
; 0.102  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.720      ; 4.121      ;
; 0.113  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.719      ; 4.131      ;
; 0.113  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.719      ; 4.131      ;
; 0.196  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.727      ; 4.222      ;
; 0.203  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.712      ; 4.214      ;
; 0.290  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.132      ; 4.221      ;
; 0.502  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.719      ; 4.020      ;
; 0.618  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.717      ; 4.134      ;
; 0.618  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.717      ; 4.134      ;
; 0.618  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.717      ; 4.134      ;
; 0.618  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.717      ; 4.134      ;
; 0.618  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.717      ; 4.134      ;
; 0.618  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.717      ; 4.134      ;
; 0.625  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.720      ; 4.144      ;
; 0.635  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.719      ; 4.153      ;
; 0.635  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.719      ; 4.153      ;
; 0.661  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.727      ; 4.187      ;
; 0.748  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.712      ; 4.259      ;
; 2.488  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.719      ; 6.506      ;
; 2.488  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.719      ; 6.506      ;
; 3.080  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.719      ; 6.598      ;
; 3.080  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.719      ; 6.598      ;
; 3.758  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 4.361      ;
; 3.758  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 4.361      ;
; 4.098  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.361      ;
; 4.098  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.361      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                               ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.160 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.056      ; 4.195      ;
; -0.027 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.643      ; 3.915      ;
; 0.086  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.641      ; 4.026      ;
; 0.086  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.641      ; 4.026      ;
; 0.086  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.641      ; 4.026      ;
; 0.086  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.641      ; 4.026      ;
; 0.086  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.641      ; 4.026      ;
; 0.086  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.641      ; 4.026      ;
; 0.178  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.644      ; 4.121      ;
; 0.189  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.643      ; 4.131      ;
; 0.189  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.643      ; 4.131      ;
; 0.272  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.651      ; 4.222      ;
; 0.279  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.636      ; 4.214      ;
; 0.366  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.056      ; 4.221      ;
; 0.578  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.643      ; 4.020      ;
; 0.694  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.641      ; 4.134      ;
; 0.694  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.641      ; 4.134      ;
; 0.694  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.641      ; 4.134      ;
; 0.694  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.641      ; 4.134      ;
; 0.694  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.641      ; 4.134      ;
; 0.694  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.641      ; 4.134      ;
; 0.701  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.644      ; 4.144      ;
; 0.711  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.643      ; 4.153      ;
; 0.711  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.643      ; 4.153      ;
; 0.737  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.651      ; 4.187      ;
; 0.824  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.636      ; 4.259      ;
; 2.564  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.643      ; 6.506      ;
; 2.564  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.643      ; 6.506      ;
; 3.156  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.643      ; 6.598      ;
; 3.156  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.643      ; 6.598      ;
; 3.887  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.255      ; 4.361      ;
; 3.887  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.255      ; 4.361      ;
; 4.098  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.361      ;
; 4.098  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.361      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                              ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.005 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 3.394      ; 3.688      ;
; -0.005 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 3.394      ; 3.688      ;
; 0.350  ; FPGA_IN_BOARD_RESET-                       ; inst108                                   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 3.464      ; 4.113      ;
; 0.660  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 3.394      ; 3.853      ;
; 0.660  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 3.394      ; 3.853      ;
; 1.021  ; FPGA_IN_BOARD_RESET-                       ; inst108                                   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 3.464      ; 4.284      ;
; 1.189  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.060      ; 3.538      ;
; 1.300  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 3.661      ;
; 1.300  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 3.661      ;
; 1.300  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 3.661      ;
; 1.300  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 3.661      ;
; 1.318  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.394      ; 3.001      ;
; 1.332  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.394      ; 3.015      ;
; 1.403  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.060      ; 3.752      ;
; 1.438  ; inst95                                     ; 74165:inst103|98                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.682      ; 4.339      ;
; 1.499  ; inst92                                     ; 74165:inst103|98                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.682      ; 4.400      ;
; 1.514  ; inst95                                     ; 74165:inst103|70                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.694      ; 4.427      ;
; 1.514  ; inst95                                     ; 74165:inst103|79                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.694      ; 4.427      ;
; 1.514  ; inst95                                     ; 74165:inst103|84                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.694      ; 4.427      ;
; 1.514  ; inst95                                     ; 74165:inst103|93                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.694      ; 4.427      ;
; 1.535  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.593      ; 2.427      ;
; 1.536  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 3.897      ;
; 1.536  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 3.897      ;
; 1.536  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 3.897      ;
; 1.536  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 3.897      ;
; 1.550  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.060      ; 3.899      ;
; 1.620  ; inst92                                     ; 74165:inst103|70                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.694      ; 4.533      ;
; 1.620  ; inst92                                     ; 74165:inst103|79                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.694      ; 4.533      ;
; 1.620  ; inst92                                     ; 74165:inst103|84                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.694      ; 4.533      ;
; 1.620  ; inst92                                     ; 74165:inst103|93                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.694      ; 4.533      ;
; 1.683  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 4.044      ;
; 1.683  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 4.044      ;
; 1.683  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 4.044      ;
; 1.683  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 4.044      ;
; 1.709  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.588      ; 2.596      ;
; 1.709  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.588      ; 2.596      ;
; 1.766  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.619      ; 2.684      ;
; 1.772  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.285     ; 1.776      ;
; 1.790  ; inst92                                     ; inst95                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.337      ; 2.346      ;
; 1.791  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.594      ; 2.684      ;
; 1.791  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.594      ; 2.684      ;
; 1.791  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.594      ; 2.684      ;
; 1.791  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.594      ; 2.684      ;
; 1.791  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.594      ; 2.684      ;
; 1.791  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.594      ; 2.684      ;
; 1.791  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.594      ; 2.684      ;
; 1.791  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.594      ; 2.684      ;
; 1.791  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[9] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.594      ; 2.684      ;
; 1.791  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.594      ; 2.684      ;
; 1.804  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.586      ; 2.689      ;
; 1.804  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.586      ; 2.689      ;
; 1.804  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.586      ; 2.689      ;
; 1.804  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.586      ; 2.689      ;
; 1.804  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.586      ; 2.689      ;
; 1.804  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.586      ; 2.689      ;
; 1.804  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.586      ; 2.689      ;
; 1.804  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.586      ; 2.689      ;
; 1.804  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.586      ; 2.689      ;
; 1.804  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.060      ; 4.153      ;
; 1.805  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.592      ; 2.696      ;
; 1.821  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.554      ; 2.674      ;
; 1.880  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 4.241      ;
; 1.880  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 4.241      ;
; 1.880  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 4.241      ;
; 1.880  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.072      ; 4.241      ;
; 1.881  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.552      ; 2.732      ;
; 1.881  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.552      ; 2.732      ;
; 1.881  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.552      ; 2.732      ;
; 1.918  ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108                                   ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.260      ; 2.467      ;
; 2.004  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.285     ; 2.008      ;
; 2.107  ; inst92                                     ; inst95                                    ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 2.346      ;
; 2.120  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.285     ; 2.124      ;
; 2.130  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.593      ; 2.522      ;
; 2.212  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.162      ; 2.673      ;
; 2.215  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.160      ; 2.674      ;
; 2.215  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.160      ; 2.674      ;
; 2.215  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.160      ; 2.674      ;
; 2.215  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.160      ; 2.674      ;
; 2.215  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.160      ; 2.674      ;
; 2.215  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.160      ; 2.674      ;
; 2.215  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.160      ; 2.674      ;
; 2.222  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.163      ; 2.684      ;
; 2.222  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.163      ; 2.684      ;
; 2.222  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.163      ; 2.684      ;
; 2.226  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.578      ; 3.103      ;
; 2.226  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.578      ; 3.103      ;
; 2.226  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.578      ; 3.103      ;
; 2.227  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.163      ; 2.689      ;
; 2.267  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.588      ; 2.654      ;
; 2.267  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.588      ; 2.654      ;
; 2.290  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.161      ; 2.750      ;
; 2.290  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.161      ; 2.750      ;
; 2.290  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.161      ; 2.750      ;
; 2.341  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.285     ; 2.345      ;
; 2.346  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.594      ; 2.739      ;
; 2.346  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.594      ; 2.739      ;
; 2.346  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.594      ; 2.739      ;
; 2.346  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.594      ; 2.739      ;
; 2.346  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.594      ; 2.739      ;
; 2.346  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.594      ; 2.739      ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'Microcomputer:inst|cpuClock'                                                                                                                  ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                                           ; Launch Clock         ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; 0.058 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.366      ; 3.643      ;
; 0.058 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.366      ; 3.643      ;
; 0.342 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.366      ; 3.927      ;
; 0.342 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.366      ; 3.927      ;
; 0.342 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.366      ; 3.927      ;
; 0.342 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.366      ; 3.927      ;
; 0.354 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.365      ; 3.938      ;
; 0.354 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.365      ; 3.938      ;
; 0.354 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.365      ; 3.938      ;
; 0.354 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.365      ; 3.938      ;
; 0.366 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.368      ; 3.953      ;
; 0.366 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.368      ; 3.953      ;
; 0.384 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.348      ; 3.951      ;
; 0.389 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.365      ; 3.973      ;
; 0.389 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.365      ; 3.973      ;
; 0.389 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.365      ; 3.973      ;
; 0.389 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.365      ; 3.973      ;
; 0.389 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|RD_n                 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.365      ; 3.973      ;
; 0.404 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.366      ; 3.989      ;
; 0.408 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.368      ; 3.995      ;
; 0.408 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.368      ; 3.995      ;
; 0.408 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.368      ; 3.995      ;
; 0.408 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.368      ; 3.995      ;
; 0.408 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.368      ; 3.995      ;
; 0.415 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.363      ; 3.997      ;
; 0.415 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.363      ; 3.997      ;
; 0.419 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.370      ; 4.008      ;
; 0.419 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.370      ; 4.008      ;
; 0.424 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[3]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.370      ; 4.013      ;
; 0.424 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Save_ALU_r    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.370      ; 4.013      ;
; 0.424 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.370      ; 4.013      ;
; 0.424 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.370      ; 4.013      ;
; 0.426 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.363      ; 4.008      ;
; 0.426 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.363      ; 4.008      ;
; 0.432 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.381      ; 4.032      ;
; 0.439 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.348      ; 4.006      ;
; 0.447 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.365      ; 4.031      ;
; 0.447 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.365      ; 4.031      ;
; 0.447 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.365      ; 4.031      ;
; 0.456 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Arith16_r     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.340      ; 4.015      ;
; 0.456 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.340      ; 4.015      ;
; 0.456 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.340      ; 4.015      ;
; 0.459 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[1]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.355      ; 4.033      ;
; 0.461 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.371      ; 4.051      ;
; 0.463 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.368      ; 4.050      ;
; 0.474 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.371      ; 4.064      ;
; 0.482 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.376      ; 4.077      ;
; 0.482 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.376      ; 4.077      ;
; 0.482 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.376      ; 4.077      ;
; 0.482 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.376      ; 4.077      ;
; 0.482 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.376      ; 4.077      ;
; 0.482 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.376      ; 4.077      ;
; 0.482 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.376      ; 4.077      ;
; 0.483 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.369      ; 4.071      ;
; 0.483 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.369      ; 4.071      ;
; 0.483 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.369      ; 4.071      ;
; 0.489 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.360      ; 4.068      ;
; 0.489 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[1] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.360      ; 4.068      ;
; 0.489 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.360      ; 4.068      ;
; 0.490 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IStatus[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.347      ; 4.056      ;
; 0.490 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IStatus[1]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.347      ; 4.056      ;
; 0.491 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I_RXDD        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.375      ; 4.085      ;
; 0.503 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.361      ; 4.083      ;
; 0.503 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.361      ; 4.083      ;
; 0.503 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t1  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.361      ; 4.083      ;
; 0.503 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.361      ; 4.083      ;
; 0.503 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t2  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.361      ; 4.083      ;
; 0.511 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.355      ; 4.085      ;
; 0.541 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.360      ; 4.120      ;
; 0.548 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.346      ; 4.113      ;
; 0.569 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.362      ; 4.150      ;
; 0.569 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.362      ; 4.150      ;
; 0.569 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.362      ; 4.150      ;
; 0.569 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.362      ; 4.150      ;
; 0.569 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.362      ; 4.150      ;
; 0.570 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[0]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.358      ; 4.147      ;
; 0.570 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.370      ; 4.159      ;
; 0.570 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.370      ; 4.159      ;
; 0.570 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.358      ; 4.147      ;
; 0.570 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.370      ; 4.159      ;
; 0.570 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.358      ; 4.147      ;
; 0.570 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.358      ; 4.147      ;
; 0.570 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.370      ; 4.159      ;
; 0.576 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.384      ; 4.179      ;
; 0.614 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.363      ; 4.196      ;
; 0.614 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.363      ; 4.196      ;
; 0.614 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.363      ; 4.196      ;
; 0.614 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.363      ; 4.196      ;
; 0.634 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.358      ; 4.211      ;
; 0.634 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.358      ; 4.211      ;
; 0.634 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.358      ; 4.211      ;
; 0.634 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.358      ; 4.211      ;
; 0.634 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.366      ; 3.719      ;
; 0.634 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.366      ; 3.719      ;
; 0.641 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.357      ; 4.217      ;
; 0.641 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[1]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.357      ; 4.217      ;
; 0.641 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.357      ; 4.217      ;
; 0.641 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.357      ; 4.217      ;
; 0.644 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.351      ; 4.214      ;
; 0.645 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.377      ; 4.241      ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.129   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.260      ; 3.688      ;
; 0.129   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.260      ; 3.688      ;
; 0.521   ; FPGA_IN_BOARD_RESET-                       ; inst108          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.293      ; 4.113      ;
; 0.794   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.260      ; 3.853      ;
; 0.794   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.260      ; 3.853      ;
; 1.192   ; FPGA_IN_BOARD_RESET-                       ; inst108          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.293      ; 4.284      ;
; 1.360   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.889      ; 3.538      ;
; 1.471   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 3.661      ;
; 1.471   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 3.661      ;
; 1.471   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 3.661      ;
; 1.471   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 3.661      ;
; 1.489   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.223      ; 3.001      ;
; 1.503   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.223      ; 3.015      ;
; 1.574   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.889      ; 3.752      ;
; 1.707   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 3.897      ;
; 1.707   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 3.897      ;
; 1.707   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 3.897      ;
; 1.707   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 3.897      ;
; 1.721   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.889      ; 3.899      ;
; 1.854   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 4.044      ;
; 1.854   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 4.044      ;
; 1.854   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 4.044      ;
; 1.854   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 4.044      ;
; 1.906   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.419     ; 1.776      ;
; 1.975   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.889      ; 4.153      ;
; 2.050   ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.346      ;
; 2.051   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 4.241      ;
; 2.051   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 4.241      ;
; 2.051   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 4.241      ;
; 2.051   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.901      ; 4.241      ;
; 2.089   ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.467      ;
; 2.107   ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.346      ;
; 2.138   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.419     ; 2.008      ;
; 2.254   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.419     ; 2.124      ;
; 2.475   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.419     ; 2.345      ;
; 2.502   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.419     ; 2.372      ;
; 2.589   ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.935      ; 3.813      ;
; 2.589   ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.935      ; 3.813      ;
; 2.620   ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.586     ; 2.323      ;
; 11.735  ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.385      ; 4.339      ;
; 11.796  ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.385      ; 4.400      ;
; 11.811  ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.397      ; 4.427      ;
; 11.811  ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.397      ; 4.427      ;
; 11.811  ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.397      ; 4.427      ;
; 11.811  ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.397      ; 4.427      ;
; 11.917  ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.397      ; 4.533      ;
; 11.917  ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.397      ; 4.533      ;
; 11.917  ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.397      ; 4.533      ;
; 11.917  ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.397      ; 4.533      ;
; 251.754 ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.366      ; 4.339      ;
; 251.815 ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.366      ; 4.400      ;
; 251.830 ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.378      ; 4.427      ;
; 251.830 ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.378      ; 4.427      ;
; 251.830 ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.378      ; 4.427      ;
; 251.830 ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.378      ; 4.427      ;
; 251.936 ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.378      ; 4.533      ;
; 251.936 ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.378      ; 4.533      ;
; 251.936 ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.378      ; 4.533      ;
; 251.936 ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.378      ; 4.533      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'FPGA_IN_CDSB-'                                                                                                                                                       ;
+-------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack ; From Node            ; To Node    ; Launch Clock                                                                                     ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; 0.870 ; FPGA_IN_BOARD_RESET- ; inst279    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.860      ; 5.760      ;
; 0.899 ; FPGA_IN_BOARD_RESET- ; inst253[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.297      ; 5.226      ;
; 0.900 ; FPGA_IN_BOARD_RESET- ; inst253[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.298      ; 5.228      ;
; 0.907 ; FPGA_IN_BOARD_RESET- ; inst233    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.702      ; 5.639      ;
; 0.928 ; FPGA_IN_BOARD_RESET- ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.154      ; 6.112      ;
; 0.933 ; FPGA_IN_BOARD_RESET- ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.157      ; 6.120      ;
; 0.979 ; FPGA_IN_BOARD_RESET- ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.072      ; 6.081      ;
; 1.016 ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.637      ; 5.872      ;
; 1.029 ; FPGA_IN_BOARD_RESET- ; inst276    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.698      ; 5.757      ;
; 1.030 ; FPGA_IN_BOARD_RESET- ; inst231    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.695      ; 5.755      ;
; 1.032 ; FPGA_IN_BOARD_RESET- ; inst253[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.071      ; 6.133      ;
; 1.032 ; FPGA_IN_BOARD_RESET- ; inst262    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.691      ; 5.753      ;
; 1.033 ; FPGA_IN_BOARD_RESET- ; inst234    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.690      ; 5.753      ;
; 1.036 ; FPGA_IN_BOARD_RESET- ; inst249    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.702      ; 5.768      ;
; 1.039 ; FPGA_IN_BOARD_RESET- ; inst251    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.692      ; 5.761      ;
; 1.231 ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.314      ; 5.575      ;
; 1.254 ; FPGA_IN_BOARD_RESET- ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.157      ; 5.941      ;
; 1.257 ; FPGA_IN_BOARD_RESET- ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.154      ; 5.941      ;
; 1.261 ; FPGA_IN_BOARD_RESET- ; inst279    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.860      ; 5.651      ;
; 1.267 ; FPGA_IN_BOARD_RESET- ; inst253[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.298      ; 5.095      ;
; 1.268 ; FPGA_IN_BOARD_RESET- ; inst253[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.297      ; 5.095      ;
; 1.312 ; FPGA_IN_BOARD_RESET- ; inst274    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.662      ; 6.193      ;
; 1.340 ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.634      ; 6.193      ;
; 1.351 ; FPGA_IN_BOARD_RESET- ; inst233    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.702      ; 5.583      ;
; 1.355 ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.984      ; 6.558      ;
; 1.395 ; FPGA_IN_BOARD_RESET- ; inst253[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.071      ; 5.996      ;
; 1.400 ; FPGA_IN_BOARD_RESET- ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.072      ; 6.002      ;
; 1.418 ; FPGA_IN_BOARD_RESET- ; inst249    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.702      ; 5.650      ;
; 1.419 ; FPGA_IN_BOARD_RESET- ; inst276    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.698      ; 5.647      ;
; 1.421 ; FPGA_IN_BOARD_RESET- ; inst231    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.695      ; 5.646      ;
; 1.423 ; FPGA_IN_BOARD_RESET- ; inst251    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.692      ; 5.645      ;
; 1.424 ; FPGA_IN_BOARD_RESET- ; inst234    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.690      ; 5.644      ;
; 1.424 ; FPGA_IN_BOARD_RESET- ; inst262    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.691      ; 5.645      ;
; 1.436 ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.637      ; 5.792      ;
; 1.495 ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.731      ; 5.256      ;
; 1.502 ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.502      ; 6.034      ;
; 1.528 ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.665      ; 6.223      ;
; 1.537 ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.649      ; 6.216      ;
; 1.567 ; FPGA_IN_BOARD_RESET- ; inst476    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.329      ; 4.926      ;
; 1.581 ; FPGA_IN_BOARD_RESET- ; inst387    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.408      ; 7.208      ;
; 1.587 ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.314      ; 5.431      ;
; 1.609 ; FPGA_IN_BOARD_RESET- ; inst194    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.085      ; 5.724      ;
; 1.611 ; FPGA_IN_BOARD_RESET- ; inst484    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.364      ; 6.005      ;
; 1.617 ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.179      ; 5.826      ;
; 1.629 ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.325      ; 5.984      ;
; 1.630 ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.325      ; 5.985      ;
; 1.631 ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.443      ; 6.104      ;
; 1.632 ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.442      ; 6.104      ;
; 1.658 ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.326      ; 6.014      ;
; 1.668 ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.564      ; 6.262      ;
; 1.668 ; FPGA_IN_BOARD_RESET- ; inst434    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.563      ; 6.261      ;
; 1.669 ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.559      ; 6.258      ;
; 1.700 ; FPGA_IN_BOARD_RESET- ; inst170[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.106      ; 5.836      ;
; 1.701 ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.500      ; 6.231      ;
; 1.702 ; FPGA_IN_BOARD_RESET- ; inst170[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.103      ; 5.835      ;
; 1.721 ; FPGA_IN_BOARD_RESET- ; inst277[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.731      ; 5.482      ;
; 1.724 ; FPGA_IN_BOARD_RESET- ; inst196    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.041      ; 5.795      ;
; 1.732 ; FPGA_IN_BOARD_RESET- ; inst170[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.107      ; 5.869      ;
; 1.734 ; FPGA_IN_BOARD_RESET- ; inst170[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.106      ; 5.870      ;
; 1.736 ; FPGA_IN_BOARD_RESET- ; inst170[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.106      ; 5.872      ;
; 1.738 ; FPGA_IN_BOARD_RESET- ; inst411    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.032      ; 5.800      ;
; 1.740 ; FPGA_IN_BOARD_RESET- ; inst402    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.106      ; 5.876      ;
; 1.745 ; FPGA_IN_BOARD_RESET- ; inst170[7] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.102      ; 5.877      ;
; 1.745 ; FPGA_IN_BOARD_RESET- ; inst170[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.100      ; 5.875      ;
; 1.746 ; FPGA_IN_BOARD_RESET- ; inst170[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.101      ; 5.877      ;
; 1.749 ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.443      ; 6.222      ;
; 1.760 ; FPGA_IN_BOARD_RESET- ; inst423    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.609      ; 6.399      ;
; 1.769 ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.345      ; 6.144      ;
; 1.772 ; FPGA_IN_BOARD_RESET- ; inst487    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.675      ; 5.477      ;
; 1.772 ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.344      ; 6.146      ;
; 1.772 ; FPGA_IN_BOARD_RESET- ; inst438    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.875      ; 6.677      ;
; 1.778 ; FPGA_IN_BOARD_RESET- ; inst158[7] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.091      ; 5.899      ;
; 1.780 ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.637      ; 6.447      ;
; 1.782 ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.502      ; 5.814      ;
; 1.783 ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.451      ; 6.264      ;
; 1.783 ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.338      ; 6.151      ;
; 1.798 ; FPGA_IN_BOARD_RESET- ; inst436    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.875      ; 6.703      ;
; 1.802 ; inst358              ; inst345    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_CDSB- ; 0.000        ; 3.301      ; 5.312      ;
; 1.806 ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.637      ; 6.473      ;
; 1.807 ; FPGA_IN_BOARD_RESET- ; inst277[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.928      ; 5.765      ;
; 1.809 ; FPGA_IN_BOARD_RESET- ; inst277[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.925      ; 5.764      ;
; 1.809 ; FPGA_IN_BOARD_RESET- ; inst277[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.924      ; 5.763      ;
; 1.811 ; FPGA_IN_BOARD_RESET- ; inst277[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.925      ; 5.766      ;
; 1.812 ; FPGA_IN_BOARD_RESET- ; inst197    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.571      ; 5.413      ;
; 1.812 ; FPGA_IN_BOARD_RESET- ; inst422    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.608      ; 6.450      ;
; 1.823 ; FPGA_IN_BOARD_RESET- ; inst425    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.438      ; 6.291      ;
; 1.827 ; FPGA_IN_BOARD_RESET- ; inst424    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.441      ; 6.298      ;
; 1.839 ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.129      ; 6.998      ;
; 1.843 ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.919      ; 6.981      ;
; 1.858 ; FPGA_IN_BOARD_RESET- ; inst158[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.078      ; 5.966      ;
; 1.859 ; FPGA_IN_BOARD_RESET- ; inst158[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.233      ; 6.122      ;
; 1.862 ; FPGA_IN_BOARD_RESET- ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.641      ; 6.533      ;
; 1.865 ; FPGA_IN_BOARD_RESET- ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.638      ; 6.533      ;
; 1.879 ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.865      ; 6.774      ;
; 1.879 ; FPGA_IN_BOARD_RESET- ; inst158[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.234      ; 6.143      ;
; 1.883 ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.863      ; 6.776      ;
; 1.907 ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.341      ; 6.278      ;
; 1.910 ; FPGA_IN_BOARD_RESET- ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.668      ; 6.608      ;
; 1.922 ; FPGA_IN_BOARD_RESET- ; inst274    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.662      ; 6.303      ;
; 1.926 ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.665      ; 6.121      ;
+-------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'ps2_keyboard_to_ascii:inst162|ascii_new'                                                                                                     ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node ; Launch Clock                                      ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 1.688 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 1.398      ; 3.295      ;
; 2.295 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; -0.500       ; 1.398      ; 3.402      ;
; 2.499 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 1.398      ; 4.106      ;
; 2.746 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.066     ; 2.929      ;
; 2.909 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.229     ; 2.929      ;
; 2.916 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.066     ; 3.099      ;
; 3.049 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.251     ; 3.047      ;
; 3.079 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.229     ; 3.099      ;
; 3.145 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.072     ; 3.322      ;
; 3.150 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; -0.500       ; 1.398      ; 4.257      ;
; 3.153 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.070     ; 3.332      ;
; 3.208 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.006     ; 3.451      ;
; 3.212 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.414     ; 3.047      ;
; 3.308 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.235     ; 3.322      ;
; 3.316 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.233     ; 3.332      ;
; 3.371 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.169     ; 3.451      ;
; 3.462 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.109      ; 3.820      ;
; 3.463 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.063     ; 3.649      ;
; 3.615 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.062      ; 3.926      ;
; 3.625 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.054     ; 3.820      ;
; 3.626 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.226     ; 3.649      ;
; 3.778 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.101     ; 3.926      ;
; 3.834 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.243     ; 3.840      ;
; 3.997 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.406     ; 3.840      ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'FPGA_IN_BOARD_RESET-'                                                                                                                              ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node           ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; 1.971 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.347      ; 3.537      ;
; 2.311 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.568      ; 4.148      ;
; 2.346 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.504      ; 4.119      ;
; 2.361 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.177      ; 3.807      ;
; 2.465 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.179      ; 3.913      ;
; 2.471 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 2.431      ; 5.171      ;
; 2.474 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.405      ; 4.148      ;
; 2.509 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.341      ; 4.119      ;
; 2.524 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.014      ; 3.807      ;
; 2.597 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 2.305      ; 5.171      ;
; 2.628 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.016      ; 3.913      ;
; 2.646 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 2.972      ; 5.837      ;
; 2.693 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 2.972      ; 5.884      ;
; 2.707 ; Microcomputer:inst|T80s:cpu1|WR_n   ; inst143~_emulated ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.583      ; 4.509      ;
; 2.772 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.502      ; 4.543      ;
; 2.794 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.508      ; 4.571      ;
; 2.796 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.508      ; 4.573      ;
; 2.881 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.412      ; 4.562      ;
; 2.935 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.339      ; 4.543      ;
; 2.937 ; Microcomputer:inst|T80s:cpu1|RD_n   ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; -0.462     ; 2.694      ;
; 2.957 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.345      ; 4.571      ;
; 2.959 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.345      ; 4.573      ;
; 3.044 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.249      ; 4.562      ;
; 3.080 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.683      ; 5.032      ;
; 3.081 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.511      ; 4.861      ;
; 3.107 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.343      ; 4.719      ;
; 3.117 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.414      ; 4.800      ;
; 3.161 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.323      ; 4.753      ;
; 3.233 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.636      ; 5.138      ;
; 3.243 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.520      ; 5.032      ;
; 3.244 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.348      ; 4.861      ;
; 3.270 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.180      ; 4.719      ;
; 3.280 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.251      ; 4.800      ;
; 3.287 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 2.972      ; 5.978      ;
; 3.324 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.160      ; 4.753      ;
; 3.396 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.473      ; 5.138      ;
; 3.396 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 2.972      ; 6.087      ;
; 3.438 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.458      ; 5.165      ;
; 3.452 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.331      ; 5.052      ;
; 3.529 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 2.747      ; 6.495      ;
; 3.601 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.295      ; 5.165      ;
; 3.615 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.168      ; 5.052      ;
; 4.111 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 2.747      ; 6.577      ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                    ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 5.073 ; inst358              ; inst349 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.050      ; 5.312      ;
; 5.077 ; inst358              ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.046      ; 5.312      ;
; 5.323 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 1.410      ; 6.942      ;
; 5.323 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 1.410      ; 6.942      ;
; 5.897 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 1.410      ; 7.016      ;
; 5.897 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 1.410      ; 7.016      ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                                               ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                       ; Note                                           ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; 80.37 MHz   ; 80.37 MHz       ; CLK_50                                                                                           ;                                                ;
; 80.72 MHz   ; 80.72 MHz       ; Microcomputer:inst|cpuClock                                                                      ;                                                ;
; 99.38 MHz   ; 99.38 MHz       ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ;                                                ;
; 101.05 MHz  ; 101.05 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ;                                                ;
; 101.05 MHz  ; 101.05 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ;                                                ;
; 110.57 MHz  ; 110.57 MHz      ; FPGA_IN_SDSB-                                                                                    ;                                                ;
; 127.16 MHz  ; 127.16 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ;                                                ;
; 169.43 MHz  ; 169.43 MHz      ; FPGA_IN_CDSB-                                                                                    ;                                                ;
; 207.77 MHz  ; 207.77 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ;                                                ;
; 982.32 MHz  ; 437.64 MHz      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; limit due to minimum period restriction (tmin) ;
; 1138.95 MHz ; 437.64 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                                                                       ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Microcomputer:inst|cpuClock                                                                      ; -11.389 ; -3109.626     ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -6.706  ; -92.746       ;
; FPGA_IN_SDSB-                                                                                    ; -5.201  ; -253.339      ;
; FPGA_IN_CDSB-                                                                                    ; -5.163  ; -308.701      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -4.179  ; -4.179        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -3.877  ; -245.192      ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -3.369  ; -64.655       ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -3.294  ; -36.729       ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -3.258  ; -34.641       ;
; CLK_50                                                                                           ; -2.990  ; -137.918      ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -1.285  ; -1.320        ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                                                                       ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -2.290 ; -49.585       ;
; FPGA_IN_CDSB-                                                                                    ; -1.202 ; -16.164       ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -0.214 ; -1.100        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -0.151 ; -0.558        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -0.073 ; -0.202        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 0.063  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 0.114  ; 0.000         ;
; CLK_50                                                                                           ; 0.343  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 0.343  ; 0.000         ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; 0.440  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.566  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery Summary                                                                                   ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -5.183 ; -269.138      ;
; FPGA_IN_CDSB-                                                                                    ; -5.145 ; -282.216      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -4.783 ; -9.566        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; -3.634 ; -3.634        ;
; FPGA_IN_BOARD_RESET-                                                                             ; -3.325 ; -6.637        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -3.196 ; -118.821      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -2.544 ; -7.633        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -2.508 ; -7.129        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -2.205 ; -18.396       ;
; Microcomputer:inst|cpuClock                                                                      ; -1.351 ; -135.034      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -1.075 ; -3.917        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal Summary                                                                                    ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -0.404 ; -1.920        ;
; FPGA_IN_SDSB-                                                                                    ; -0.361 ; -5.357        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -0.341 ; -1.229        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -0.254 ; -0.508        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -0.232 ; -2.223        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -0.137 ; -0.274        ;
; Microcomputer:inst|cpuClock                                                                      ; 0.166  ; 0.000         ;
; FPGA_IN_CDSB-                                                                                    ; 0.699  ; 0.000         ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 1.506  ; 0.000         ;
; FPGA_IN_BOARD_RESET-                                                                             ; 1.515  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 4.343  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                                                                          ;
+--------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+----------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -3.000   ; -757.949      ;
; FPGA_IN_CDSB-                                                                                    ; -3.000   ; -58.234       ;
; FPGA_IN_BOARD_RESET-                                                                             ; -3.000   ; -5.570        ;
; Microcomputer:inst|cpuClock                                                                      ; -1.285   ; -457.460      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -1.285   ; -102.800      ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -1.285   ; -14.135       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.285   ; -2.570        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; -1.285   ; -1.285        ;
; CLK_50                                                                                           ; 9.752    ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 19.641   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 49.622   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 249.612  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 1249.612 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'Microcomputer:inst|cpuClock'                                                                                                                                                                 ;
+---------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack   ; From Node                                     ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -11.389 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.050     ; 12.339     ;
; -11.330 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.050     ; 12.280     ;
; -11.319 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.053     ; 12.266     ;
; -11.314 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.044     ; 12.270     ;
; -11.269 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.070     ; 12.199     ;
; -11.263 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.069     ; 12.194     ;
; -11.260 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.053     ; 12.207     ;
; -11.259 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.050     ; 12.209     ;
; -11.258 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.060     ; 12.198     ;
; -11.255 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.044     ; 12.211     ;
; -11.199 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.073     ; 12.126     ;
; -11.199 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.060     ; 12.139     ;
; -11.194 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 12.130     ;
; -11.193 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.072     ; 12.121     ;
; -11.189 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.053     ; 12.136     ;
; -11.188 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.043     ; 12.145     ;
; -11.188 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.063     ; 12.125     ;
; -11.185 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.044     ; 12.141     ;
; -11.184 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.057     ; 12.127     ;
; -11.184 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.044     ; 12.140     ;
; -11.167 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.045     ; 12.122     ;
; -11.163 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.053     ; 12.110     ;
; -11.154 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.068     ; 12.086     ;
; -11.138 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.080     ; 12.058     ;
; -11.132 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.050     ; 12.082     ;
; -11.132 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.079     ; 12.053     ;
; -11.128 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.060     ; 12.068     ;
; -11.126 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.044     ; 12.082     ;
; -11.125 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.057     ; 12.068     ;
; -11.118 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.046     ; 12.072     ;
; -11.113 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.037     ; 12.076     ;
; -11.108 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.045     ; 12.063     ;
; -11.104 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.053     ; 12.051     ;
; -11.093 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 12.029     ;
; -11.084 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.071     ; 12.013     ;
; -11.079 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.062     ; 12.017     ;
; -11.072 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.038     ; 12.034     ;
; -11.065 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[15]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.040     ; 12.025     ;
; -11.065 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 12.001     ;
; -11.064 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.077     ; 11.987     ;
; -11.062 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.053     ; 12.009     ;
; -11.059 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.063     ; 11.996     ;
; -11.058 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.076     ; 11.982     ;
; -11.057 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.044     ; 12.013     ;
; -11.057 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.053     ; 12.004     ;
; -11.055 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.044     ; 12.011     ;
; -11.054 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.057     ; 11.997     ;
; -11.050 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.049     ; 12.001     ;
; -11.047 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.065     ; 11.982     ;
; -11.043 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.073     ; 11.970     ;
; -11.041 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 11.977     ;
; -11.037 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.045     ; 11.992     ;
; -11.037 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.072     ; 11.965     ;
; -11.036 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.060     ; 11.976     ;
; -11.033 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.053     ; 11.980     ;
; -11.023 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.067     ; 11.956     ;
; -11.023 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.078     ; 11.945     ;
; -11.018 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.058     ; 11.960     ;
; -11.017 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[11]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.040     ; 11.977     ;
; -11.013 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.038     ; 11.975     ;
; -11.006 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[15]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.040     ; 11.966     ;
; -11.001 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.060     ; 11.941     ;
; -10.984 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.037     ; 11.947     ;
; -10.983 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.050     ; 11.933     ;
; -10.980 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.052     ; 11.928     ;
; -10.977 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.060     ; 11.917     ;
; -10.975 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.043     ; 11.932     ;
; -10.966 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.038     ; 11.928     ;
; -10.962 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.046     ; 11.916     ;
; -10.962 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.074     ; 11.888     ;
; -10.959 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.322      ; 12.281     ;
; -10.958 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[11]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.040     ; 11.918     ;
; -10.952 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.058     ; 11.894     ;
; -10.950 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 12.301     ;
; -10.950 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.062     ; 11.888     ;
; -10.949 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.075     ; 11.874     ;
; -10.946 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.057     ; 11.889     ;
; -10.945 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[15]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.060     ; 11.885     ;
; -10.942 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.038     ; 11.904     ;
; -10.939 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[15]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.059     ; 11.880     ;
; -10.935 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[15]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.040     ; 11.895     ;
; -10.932 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.063     ; 11.869     ;
; -10.930 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 12.281     ;
; -10.928 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.044     ; 11.884     ;
; -10.928 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.071     ; 11.857     ;
; -10.927 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.057     ; 11.870     ;
; -10.919 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]     ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.059     ; 11.860     ;
; -10.916 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[9]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.039     ; 11.877     ;
; -10.916 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.080     ; 11.836     ;
; -10.910 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.045     ; 11.865     ;
; -10.910 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.079     ; 11.831     ;
; -10.906 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.053     ; 11.853     ;
; -10.906 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.060     ; 11.846     ;
; -10.900 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.322      ; 12.222     ;
; -10.897 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[4]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.053     ; 11.844     ;
; -10.897 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[11]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.060     ; 11.837     ;
; -10.891 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[11]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.059     ; 11.832     ;
; -10.891 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 12.242     ;
; -10.889 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.058     ; 11.831     ;
; -10.888 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.071     ; 11.817     ;
+---------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                   ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node          ; Launch Clock  ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+
; -6.706 ; inst243[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.234     ; 1.912      ;
; -6.705 ; inst243[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.234     ; 1.911      ;
; -6.703 ; inst243[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.234     ; 1.909      ;
; -6.523 ; inst243[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.211     ; 1.752      ;
; -6.522 ; inst243[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.211     ; 1.751      ;
; -6.520 ; inst243[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.211     ; 1.749      ;
; -6.352 ; inst243[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.209     ; 1.583      ;
; -6.351 ; inst243[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.209     ; 1.582      ;
; -6.349 ; inst243[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.209     ; 1.580      ;
; -6.271 ; inst243[6] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.210     ; 1.501      ;
; -6.270 ; inst243[6] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.210     ; 1.500      ;
; -6.268 ; inst243[6] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.210     ; 1.498      ;
; -6.243 ; inst243[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.212     ; 1.471      ;
; -6.242 ; inst243[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.212     ; 1.470      ;
; -6.240 ; inst243[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.212     ; 1.468      ;
; -6.080 ; inst243[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.108     ; 1.912      ;
; -6.079 ; inst243[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.108     ; 1.911      ;
; -6.077 ; inst243[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.108     ; 1.909      ;
; -6.045 ; inst253[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.577     ; 1.908      ;
; -6.043 ; inst253[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.577     ; 1.906      ;
; -6.042 ; inst253[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.577     ; 1.905      ;
; -5.951 ; inst253[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.784     ; 2.607      ;
; -5.950 ; inst253[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.784     ; 2.606      ;
; -5.948 ; inst253[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.784     ; 2.604      ;
; -5.945 ; inst243[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.955     ; 1.430      ;
; -5.943 ; inst243[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.955     ; 1.428      ;
; -5.942 ; inst243[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.955     ; 1.427      ;
; -5.934 ; inst253[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.510     ; 1.864      ;
; -5.933 ; inst253[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.510     ; 1.863      ;
; -5.931 ; inst253[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.510     ; 1.861      ;
; -5.897 ; inst243[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.085     ; 1.752      ;
; -5.896 ; inst243[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.085     ; 1.751      ;
; -5.894 ; inst243[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.085     ; 1.749      ;
; -5.824 ; inst253[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.510     ; 1.754      ;
; -5.823 ; inst253[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.510     ; 1.753      ;
; -5.821 ; inst253[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.510     ; 1.751      ;
; -5.819 ; inst243[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.957     ; 1.302      ;
; -5.818 ; inst243[4] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.957     ; 1.301      ;
; -5.816 ; inst243[4] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.957     ; 1.299      ;
; -5.805 ; inst253[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.784     ; 2.461      ;
; -5.804 ; inst253[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.784     ; 2.460      ;
; -5.802 ; inst253[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.784     ; 2.458      ;
; -5.760 ; inst253[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.574     ; 1.626      ;
; -5.759 ; inst253[4] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.574     ; 1.625      ;
; -5.757 ; inst253[4] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.574     ; 1.623      ;
; -5.726 ; inst243[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.083     ; 1.583      ;
; -5.725 ; inst243[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.083     ; 1.582      ;
; -5.723 ; inst243[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.083     ; 1.580      ;
; -5.720 ; inst325[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.801     ; 1.359      ;
; -5.704 ; inst325[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.804     ; 1.340      ;
; -5.670 ; inst325[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.802     ; 1.308      ;
; -5.645 ; inst243[6] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.084     ; 1.501      ;
; -5.644 ; inst243[6] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.084     ; 1.500      ;
; -5.642 ; inst243[6] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.084     ; 1.498      ;
; -5.617 ; inst243[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.086     ; 1.471      ;
; -5.616 ; inst243[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.086     ; 1.470      ;
; -5.614 ; inst243[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.086     ; 1.468      ;
; -5.519 ; inst253[5] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.051     ; 1.908      ;
; -5.517 ; inst253[5] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.051     ; 1.906      ;
; -5.516 ; inst253[5] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.051     ; 1.905      ;
; -5.425 ; inst253[1] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.258     ; 2.607      ;
; -5.424 ; inst253[1] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.258     ; 2.606      ;
; -5.422 ; inst253[1] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.258     ; 2.604      ;
; -5.419 ; inst253[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.451     ; 1.908      ;
; -5.417 ; inst253[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.451     ; 1.906      ;
; -5.416 ; inst253[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.451     ; 1.905      ;
; -5.408 ; inst253[2] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.984     ; 1.864      ;
; -5.407 ; inst253[2] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.984     ; 1.863      ;
; -5.405 ; inst253[2] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.984     ; 1.861      ;
; -5.325 ; inst253[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -3.658     ; 2.607      ;
; -5.324 ; inst253[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -3.658     ; 2.606      ;
; -5.322 ; inst253[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -3.658     ; 2.604      ;
; -5.319 ; inst243[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.829     ; 1.430      ;
; -5.317 ; inst243[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.829     ; 1.428      ;
; -5.316 ; inst243[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.829     ; 1.427      ;
; -5.308 ; inst253[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.384     ; 1.864      ;
; -5.307 ; inst253[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.384     ; 1.863      ;
; -5.305 ; inst253[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.384     ; 1.861      ;
; -5.298 ; inst253[3] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.984     ; 1.754      ;
; -5.297 ; inst253[3] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.984     ; 1.753      ;
; -5.295 ; inst253[3] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.984     ; 1.751      ;
; -5.279 ; inst253[0] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.258     ; 2.461      ;
; -5.278 ; inst253[0] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.258     ; 2.460      ;
; -5.276 ; inst253[0] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.258     ; 2.458      ;
; -5.234 ; inst253[4] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.048     ; 1.626      ;
; -5.233 ; inst253[4] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.048     ; 1.625      ;
; -5.231 ; inst253[4] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.048     ; 1.623      ;
; -5.198 ; inst253[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.384     ; 1.754      ;
; -5.197 ; inst253[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.384     ; 1.753      ;
; -5.195 ; inst253[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.384     ; 1.751      ;
; -5.193 ; inst243[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.831     ; 1.302      ;
; -5.192 ; inst243[4] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.831     ; 1.301      ;
; -5.190 ; inst243[4] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.831     ; 1.299      ;
; -5.179 ; inst253[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -3.658     ; 2.461      ;
; -5.178 ; inst253[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -3.658     ; 2.460      ;
; -5.176 ; inst253[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -3.658     ; 2.458      ;
; -5.134 ; inst253[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.448     ; 1.626      ;
; -5.133 ; inst253[4] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.448     ; 1.625      ;
; -5.131 ; inst253[4] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.448     ; 1.623      ;
; -5.100 ; inst243[0] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.628     ; 1.912      ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'FPGA_IN_SDSB-'                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                      ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+--------------+------------+------------+
; -5.201 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst509                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; 0.423      ; 3.546      ;
; -4.189 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst501                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; -0.121     ; 3.317      ;
; -4.049 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst497                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; -0.244     ; 3.215      ;
; -4.022 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_SDSB- ; 0.500        ; -1.555     ; 2.076      ;
; -3.896 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_SDSB- ; 0.500        ; -1.429     ; 2.076      ;
; -3.850 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst495                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; -0.137     ; 3.278      ;
; -3.828 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst499                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; -0.270     ; 3.410      ;
; -3.786 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst502                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; -0.211     ; 3.423      ;
; -3.742 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst500                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; -0.118     ; 3.242      ;
; -3.729 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst496                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; -0.131     ; 3.227      ;
; -3.655 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst498                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; -0.244     ; 3.263      ;
; -3.637 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2] ; FPGA_IN_SDSB- ; 0.500        ; 0.245      ; 3.373      ;
; -3.596 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_SDSB- ; 1.000        ; -1.629     ; 2.076      ;
; -3.593 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_SDSB- ; 0.500        ; -2.158     ; 1.181      ;
; -3.574 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1] ; FPGA_IN_SDSB- ; 0.500        ; 0.308      ; 3.373      ;
; -3.478 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst508                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; 0.348      ; 3.534      ;
; -3.467 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_SDSB- ; 0.500        ; -2.032     ; 1.181      ;
; -3.411 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst509                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 1.000        ; 1.713      ; 3.546      ;
; -3.322 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_SDSB- ; 1.000        ; -1.355     ; 2.076      ;
; -3.211 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2] ; FPGA_IN_SDSB- ; 1.000        ; 0.171      ; 3.373      ;
; -3.206 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst428                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; 0.939      ; 2.817      ;
; -3.167 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_SDSB- ; 1.000        ; -2.232     ; 1.181      ;
; -3.148 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1] ; FPGA_IN_SDSB- ; 1.000        ; 0.234      ; 3.373      ;
; -3.104 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.583      ; 6.125      ;
; -3.050 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.135      ; 6.623      ;
; -3.039 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.759      ; 6.236      ;
; -3.003 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.808      ; 6.249      ;
; -3.000 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.145      ; 6.583      ;
; -2.995 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst243[1]                                                                                                          ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; 0.878      ; 3.479      ;
; -2.991 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.145      ; 6.574      ;
; -2.983 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.874      ; 6.295      ;
; -2.968 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.958      ; 6.364      ;
; -2.965 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.634      ; 6.037      ;
; -2.958 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 2.729      ; 6.125      ;
; -2.953 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.907      ; 6.298      ;
; -2.951 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.144      ; 6.533      ;
; -2.943 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.324      ; 6.705      ;
; -2.933 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.455      ; 5.826      ;
; -2.933 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.303      ; 6.674      ;
; -2.932 ; 74373:inst116|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.936      ; 6.306      ;
; -2.925 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.623      ; 5.986      ;
; -2.921 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.987      ; 6.346      ;
; -2.917 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.754      ; 6.109      ;
; -2.915 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.882      ; 6.235      ;
; -2.910 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.961      ; 6.309      ;
; -2.906 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.947      ; 6.291      ;
; -2.904 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 3.281      ; 6.623      ;
; -2.903 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.637      ; 5.978      ;
; -2.901 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.312      ; 6.651      ;
; -2.895 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.347      ; 6.680      ;
; -2.893 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 2.905      ; 6.236      ;
; -2.893 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_SDSB- ; 1.000        ; -1.958     ; 1.181      ;
; -2.891 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.990      ; 6.319      ;
; -2.886 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.621      ; 5.945      ;
; -2.882 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.272      ; 6.592      ;
; -2.881 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.507      ; 6.826      ;
; -2.878 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.168      ; 6.484      ;
; -2.877 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.053      ; 6.368      ;
; -2.875 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.326      ; 6.639      ;
; -2.875 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.327      ; 6.640      ;
; -2.873 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.188      ; 6.499      ;
; -2.870 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.635      ; 5.943      ;
; -2.860 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.779      ; 6.077      ;
; -2.860 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.439      ; 6.737      ;
; -2.857 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 2.954      ; 6.249      ;
; -2.855 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.350      ; 6.643      ;
; -2.855 ; 74373:inst116|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.275      ; 6.568      ;
; -2.854 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 3.291      ; 6.583      ;
; -2.852 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.922      ; 6.212      ;
; -2.849 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.933      ; 6.220      ;
; -2.849 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst243[0]                                                                                                          ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; 0.901      ; 3.485      ;
; -2.845 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 3.291      ; 6.574      ;
; -2.844 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.263      ; 6.545      ;
; -2.840 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.313      ; 6.591      ;
; -2.837 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 3.020      ; 6.295      ;
; -2.835 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.467      ; 6.740      ;
; -2.834 ; 74373:inst116|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.939      ; 6.211      ;
; -2.826 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.273      ; 6.537      ;
; -2.826 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst243[3]                                                                                                          ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; 0.846      ; 3.418      ;
; -2.824 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.449      ; 6.711      ;
; -2.822 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 3.104      ; 6.364      ;
; -2.821 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.314      ; 6.573      ;
; -2.819 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 2.780      ; 6.037      ;
; -2.816 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.336      ; 6.590      ;
; -2.816 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst243[4]                                                                                                          ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 0.500        ; 0.625      ; 3.202      ;
; -2.813 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.367      ; 6.618      ;
; -2.812 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.042      ; 6.292      ;
; -2.807 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 3.053      ; 6.298      ;
; -2.805 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 3.290      ; 6.533      ;
; -2.799 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.976      ; 6.213      ;
; -2.797 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 3.470      ; 6.705      ;
; -2.790 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst428                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_SDSB- ; 1.000        ; 0.855      ; 2.817      ;
; -2.790 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.313      ; 6.541      ;
; -2.787 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 2.601      ; 5.826      ;
; -2.787 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 3.449      ; 6.674      ;
; -2.786 ; 74373:inst116|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 3.082      ; 6.306      ;
; -2.781 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 2.920      ; 6.139      ;
; -2.779 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_SDSB- ; 0.500        ; 2.769      ; 5.986      ;
; -2.779 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.519      ; 6.736      ;
; -2.776 ; 74373:inst116|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_SDSB- ; 0.500        ; 3.266      ; 6.480      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'FPGA_IN_CDSB-'                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -5.163 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst509                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.461      ; 3.546      ;
; -4.364 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -1.867     ; 2.076      ;
; -4.064 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 1.000        ; -2.067     ; 2.076      ;
; -3.935 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -2.470     ; 1.181      ;
; -3.840 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst501                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.228      ; 3.317      ;
; -3.700 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst497                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.105      ; 3.215      ;
; -3.649 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.267     ; 3.373      ;
; -3.635 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 1.000        ; -2.670     ; 1.181      ;
; -3.619 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.068      ; 6.125      ;
; -3.609 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst478                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; -0.306     ; 3.042      ;
; -3.607 ; inst243[2]                                ; 74373b:inst260|14                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.594     ; 2.766      ;
; -3.590 ; inst243[0]                                ; 74373b:inst260|12                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.657     ; 2.686      ;
; -3.586 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.204     ; 3.373      ;
; -3.565 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.620      ; 6.623      ;
; -3.554 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.244      ; 6.236      ;
; -3.523 ; inst243[5]                                ; 74373b:inst260|17                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.116     ; 2.892      ;
; -3.518 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.293      ; 6.249      ;
; -3.515 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.630      ; 6.583      ;
; -3.514 ; inst243[1]                                ; 74373b:inst260|13                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.595     ; 2.668      ;
; -3.506 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.630      ; 6.574      ;
; -3.505 ; inst243[4]                                ; 74373b:inst260|16                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.247     ; 2.861      ;
; -3.503 ; inst243[3]                                ; 74373b:inst260|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.596     ; 2.661      ;
; -3.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst495                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.212      ; 3.278      ;
; -3.498 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.359      ; 6.295      ;
; -3.483 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.443      ; 6.364      ;
; -3.480 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.119      ; 6.037      ;
; -3.479 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst499                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.079      ; 3.410      ;
; -3.476 ; inst243[6]                                ; 74373b:inst260|18                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.596     ; 2.634      ;
; -3.473 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.214      ; 6.125      ;
; -3.468 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.392      ; 6.298      ;
; -3.466 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.629      ; 6.533      ;
; -3.458 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.809      ; 6.705      ;
; -3.448 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.940      ; 5.826      ;
; -3.448 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.788      ; 6.674      ;
; -3.447 ; 74373:inst116|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.421      ; 6.306      ;
; -3.440 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.108      ; 5.986      ;
; -3.440 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst508                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.386      ; 3.534      ;
; -3.437 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst502                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.138      ; 3.423      ;
; -3.436 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.472      ; 6.346      ;
; -3.432 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.239      ; 6.109      ;
; -3.430 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.367      ; 6.235      ;
; -3.425 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.446      ; 6.309      ;
; -3.421 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.432      ; 6.291      ;
; -3.419 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.766      ; 6.623      ;
; -3.418 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.122      ; 5.978      ;
; -3.416 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.797      ; 6.651      ;
; -3.412 ; spi_16bit_master:inst347|busy             ; inst411                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; 0.500        ; 0.640      ; 3.747      ;
; -3.410 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.832      ; 6.680      ;
; -3.408 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.390      ; 6.236      ;
; -3.406 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.475      ; 6.319      ;
; -3.401 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.106      ; 5.945      ;
; -3.397 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.757      ; 6.592      ;
; -3.396 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.992      ; 6.826      ;
; -3.393 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.653      ; 6.484      ;
; -3.393 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst500                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.231      ; 3.242      ;
; -3.392 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.538      ; 6.368      ;
; -3.390 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.811      ; 6.639      ;
; -3.390 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.812      ; 6.640      ;
; -3.388 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.673      ; 6.499      ;
; -3.385 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.120      ; 5.943      ;
; -3.380 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst496                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.218      ; 3.227      ;
; -3.375 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.264      ; 6.077      ;
; -3.375 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.924      ; 6.737      ;
; -3.372 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.439      ; 6.249      ;
; -3.371 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst428                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.774      ; 2.817      ;
; -3.370 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.835      ; 6.643      ;
; -3.370 ; 74373:inst116|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.760      ; 6.568      ;
; -3.369 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.776      ; 6.583      ;
; -3.367 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.407      ; 6.212      ;
; -3.364 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.418      ; 6.220      ;
; -3.360 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.776      ; 6.574      ;
; -3.359 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.748      ; 6.545      ;
; -3.355 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.798      ; 6.591      ;
; -3.352 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.505      ; 6.295      ;
; -3.350 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.952      ; 6.740      ;
; -3.349 ; 74373:inst116|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.424      ; 6.211      ;
; -3.341 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.758      ; 6.537      ;
; -3.339 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.934      ; 6.711      ;
; -3.337 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.589      ; 6.364      ;
; -3.336 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.799      ; 6.573      ;
; -3.334 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.265      ; 6.037      ;
; -3.331 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.821      ; 6.590      ;
; -3.328 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.852      ; 6.618      ;
; -3.327 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.527      ; 6.292      ;
; -3.322 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.538      ; 6.298      ;
; -3.320 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.775      ; 6.533      ;
; -3.314 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.461      ; 6.213      ;
; -3.312 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.955      ; 6.705      ;
; -3.306 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst498                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.105      ; 3.263      ;
; -3.305 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.798      ; 6.541      ;
; -3.302 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.086      ; 5.826      ;
; -3.302 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.934      ; 6.674      ;
; -3.301 ; 74373:inst116|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.567      ; 6.306      ;
; -3.296 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.405      ; 6.139      ;
; -3.294 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.254      ; 5.986      ;
; -3.294 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 3.004      ; 6.736      ;
; -3.291 ; 74373:inst116|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.751      ; 6.480      ;
; -3.290 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.618      ; 6.346      ;
; -3.286 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.385      ; 6.109      ;
; -3.284 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.513      ; 6.235      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                            ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.179 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; -3.975     ; 0.704      ;
; -3.754 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -4.050     ; 0.704      ;
; -2.696 ; inst345   ; inst349 ; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -2.992     ; 0.704      ;
; 0.122  ; inst349   ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.041     ; 0.857      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                                   ;
+--------+------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.877 ; inst377                            ; inst379                                ; FPGA_IN_SDSB-                                                                                   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; -3.393     ; 0.974      ;
; -3.813 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.752      ;
; -3.813 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.752      ;
; -3.813 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.752      ;
; -3.813 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.752      ;
; -3.813 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.752      ;
; -3.813 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.752      ;
; -3.813 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.752      ;
; -3.787 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.725      ;
; -3.787 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.725      ;
; -3.787 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.725      ;
; -3.787 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.725      ;
; -3.787 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.725      ;
; -3.787 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.725      ;
; -3.787 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.725      ;
; -3.780 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.718      ;
; -3.780 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.718      ;
; -3.780 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.718      ;
; -3.780 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.718      ;
; -3.780 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.718      ;
; -3.780 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.718      ;
; -3.780 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.718      ;
; -3.714 ; spi_16bit_master:inst347|count[31] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.652      ;
; -3.714 ; spi_16bit_master:inst347|count[31] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.652      ;
; -3.714 ; spi_16bit_master:inst347|count[31] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.652      ;
; -3.714 ; spi_16bit_master:inst347|count[31] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.652      ;
; -3.714 ; spi_16bit_master:inst347|count[31] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.652      ;
; -3.714 ; spi_16bit_master:inst347|count[31] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.652      ;
; -3.714 ; spi_16bit_master:inst347|count[31] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.652      ;
; -3.699 ; spi_16bit_master:inst347|count[23] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.638      ;
; -3.699 ; spi_16bit_master:inst347|count[23] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.638      ;
; -3.699 ; spi_16bit_master:inst347|count[23] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.638      ;
; -3.699 ; spi_16bit_master:inst347|count[23] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.638      ;
; -3.699 ; spi_16bit_master:inst347|count[23] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.638      ;
; -3.699 ; spi_16bit_master:inst347|count[23] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.638      ;
; -3.699 ; spi_16bit_master:inst347|count[23] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.638      ;
; -3.693 ; spi_16bit_master:inst347|count[24] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.632      ;
; -3.693 ; spi_16bit_master:inst347|count[24] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.632      ;
; -3.693 ; spi_16bit_master:inst347|count[24] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.632      ;
; -3.693 ; spi_16bit_master:inst347|count[24] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.632      ;
; -3.693 ; spi_16bit_master:inst347|count[24] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.632      ;
; -3.693 ; spi_16bit_master:inst347|count[24] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.632      ;
; -3.693 ; spi_16bit_master:inst347|count[24] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.632      ;
; -3.691 ; spi_16bit_master:inst347|count[30] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.630      ;
; -3.691 ; spi_16bit_master:inst347|count[30] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.630      ;
; -3.691 ; spi_16bit_master:inst347|count[30] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.630      ;
; -3.691 ; spi_16bit_master:inst347|count[30] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.630      ;
; -3.691 ; spi_16bit_master:inst347|count[30] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.630      ;
; -3.691 ; spi_16bit_master:inst347|count[30] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.630      ;
; -3.691 ; spi_16bit_master:inst347|count[30] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.630      ;
; -3.688 ; spi_16bit_master:inst347|count[19] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.064     ; 4.624      ;
; -3.688 ; spi_16bit_master:inst347|count[19] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.064     ; 4.624      ;
; -3.688 ; spi_16bit_master:inst347|count[19] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.064     ; 4.624      ;
; -3.688 ; spi_16bit_master:inst347|count[19] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.064     ; 4.624      ;
; -3.688 ; spi_16bit_master:inst347|count[19] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.064     ; 4.624      ;
; -3.688 ; spi_16bit_master:inst347|count[19] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.064     ; 4.624      ;
; -3.688 ; spi_16bit_master:inst347|count[19] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.064     ; 4.624      ;
; -3.674 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.613      ;
; -3.674 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.613      ;
; -3.674 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.613      ;
; -3.674 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.613      ;
; -3.674 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.613      ;
; -3.674 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.613      ;
; -3.674 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.613      ;
; -3.648 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.586      ;
; -3.648 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.586      ;
; -3.648 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.586      ;
; -3.648 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.586      ;
; -3.648 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.586      ;
; -3.648 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.586      ;
; -3.648 ; spi_16bit_master:inst347|count[27] ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.586      ;
; -3.641 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.579      ;
; -3.641 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.579      ;
; -3.641 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.579      ;
; -3.641 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.579      ;
; -3.641 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.579      ;
; -3.641 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.579      ;
; -3.641 ; spi_16bit_master:inst347|count[26] ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.579      ;
; -3.639 ; spi_16bit_master:inst347|count[28] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.577      ;
; -3.639 ; spi_16bit_master:inst347|count[28] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.577      ;
; -3.639 ; spi_16bit_master:inst347|count[28] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.577      ;
; -3.639 ; spi_16bit_master:inst347|count[28] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.577      ;
; -3.639 ; spi_16bit_master:inst347|count[28] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.577      ;
; -3.639 ; spi_16bit_master:inst347|count[28] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.577      ;
; -3.639 ; spi_16bit_master:inst347|count[28] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 4.577      ;
; -3.614 ; spi_16bit_master:inst347|count[17] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.553      ;
; -3.614 ; spi_16bit_master:inst347|count[17] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.553      ;
; -3.614 ; spi_16bit_master:inst347|count[17] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.553      ;
; -3.614 ; spi_16bit_master:inst347|count[17] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.553      ;
; -3.614 ; spi_16bit_master:inst347|count[17] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.553      ;
; -3.614 ; spi_16bit_master:inst347|count[17] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.553      ;
; -3.614 ; spi_16bit_master:inst347|count[17] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.061     ; 4.553      ;
; -3.606 ; spi_16bit_master:inst347|count[29] ; spi_16bit_master:inst347|rx_data[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.067     ; 4.539      ;
; -3.601 ; spi_16bit_master:inst347|count[2]  ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.064     ; 4.537      ;
; -3.601 ; spi_16bit_master:inst347|count[2]  ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.064     ; 4.537      ;
; -3.601 ; spi_16bit_master:inst347|count[2]  ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.064     ; 4.537      ;
; -3.601 ; spi_16bit_master:inst347|count[2]  ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.064     ; 4.537      ;
; -3.601 ; spi_16bit_master:inst347|count[2]  ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.064     ; 4.537      ;
; -3.601 ; spi_16bit_master:inst347|count[2]  ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.064     ; 4.537      ;
; -3.601 ; spi_16bit_master:inst347|count[2]  ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.064     ; 4.537      ;
+--------+------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.369 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.032     ; 1.550      ;
; -3.259 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]                                                         ; 74373:inst116|17                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.322     ; 1.859      ;
; -3.257 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.781     ; 1.414      ;
; -2.678 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]                                                          ; 74373:inst115|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.410     ; 1.269      ;
; -2.604 ; FPGA_IN_SDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.679      ; 5.723      ;
; -2.454 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|14                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.566     ; 1.082      ;
; -2.451 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]                                                         ; 74373:inst116|18                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.325     ; 1.052      ;
; -2.088 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]                                                         ; 74373:inst116|16                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.548     ; 0.595      ;
; -2.087 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                                                         ; 74373:inst116|19                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.546     ; 0.597      ;
; -2.079 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                                                          ; 74373:inst115|17                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.540     ; 0.594      ;
; -2.075 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.413     ; 1.875      ;
; -2.052 ; FPGA_IN_SDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.679      ; 5.671      ;
; -1.978 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]                                                          ; 74373:inst115|16                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.426     ; 0.595      ;
; -1.976 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                                                          ; 74373:inst115|13                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.424     ; 0.595      ;
; -1.958 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                                                          ; 74373:inst115|18                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.424     ; 0.597      ;
; -1.934 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]                                                         ; 74373:inst116|15                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.375     ; 0.594      ;
; -1.932 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                                                          ; 74373:inst115|19                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.401     ; 0.594      ;
; -1.916 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]                                                          ; 74373:inst116|12                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.375     ; 0.596      ;
; -1.909 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]                                                          ; 74373:inst116|13                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.377     ; 0.595      ;
; -1.906 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]                                                         ; 74373:inst116|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.374     ; 0.595      ;
; -1.807 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                                                          ; 74373:inst115|15                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.248     ; 0.594      ;
; -1.805 ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF                                                       ; 74373:inst59|12                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.234     ; 0.625      ;
; -1.794 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]                                                          ; 74373:inst115|12                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.243     ; 0.594      ;
; -1.731 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                               ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.431     ; 1.513      ;
; -1.673 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.349      ; 2.316      ;
; -1.607 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n                                                        ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.431     ; 1.389      ;
; -1.605 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|14                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 1.834      ;
; -1.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                          ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.349      ; 2.243      ;
; -1.560 ; FPGA_IN_CDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.679      ; 4.679      ;
; -1.538 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.126      ; 1.702      ;
; -1.469 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                               ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.180     ; 1.227      ;
; -1.378 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 2.096      ;
; -1.358 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                          ; 74373:inst59|17                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.427     ; 1.101      ;
; -1.270 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.988      ;
; -1.237 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.955      ;
; -1.169 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74164:inst37|3                                                                                     ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.366      ; 3.485      ;
; -1.162 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.880      ;
; -1.129 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.847      ;
; -1.054 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.772      ;
; -1.021 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.739      ;
; -0.946 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.664      ;
; -0.913 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.631      ;
; -0.906 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.060      ; 2.124      ;
; -0.873 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.060      ; 2.091      ;
; -0.871 ; FPGA_IN_CDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.679      ; 4.490      ;
; -0.838 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.556      ;
; -0.805 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.523      ;
; -0.798 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.060      ; 2.016      ;
; -0.794 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.144      ; 0.976      ;
; -0.765 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.060      ; 1.983      ;
; -0.697 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.415      ;
; -0.690 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.060      ; 1.908      ;
; -0.657 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.060      ; 1.875      ;
; -0.582 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.060      ; 1.800      ;
; -0.549 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.060      ; 1.767      ;
; -0.474 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.060      ; 1.692      ;
; -0.441 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.060      ; 1.659      ;
; -0.395 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.113      ;
; -0.380 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.060      ; 1.108      ;
; -0.366 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.060      ; 1.584      ;
; -0.333 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.060      ; 1.551      ;
; 0.116  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.060      ; 1.112      ;
; 0.127  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.060      ; 1.091      ;
; 6.940  ; 74165:inst103|93                                                                                  ; 74165:inst103|98                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.401     ; 2.649      ;
; 8.918  ; 74165:inst103|79                                                                                  ; 74165:inst103|84                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.387     ; 0.685      ;
; 8.919  ; 74165:inst103|84                                                                                  ; 74165:inst103|93                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.387     ; 0.684      ;
; 8.919  ; 74165:inst103|70                                                                                  ; 74165:inst103|79                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.387     ; 0.684      ;
; 15.330 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.378     ; 4.282      ;
; 15.567 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.378     ; 4.045      ;
; 15.586 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.378     ; 4.026      ;
; 15.806 ; 74373:inst115|18                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.823      ; 5.007      ;
; 15.822 ; Microcomputer:inst|cpuClkCount[2]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.378     ; 3.790      ;
; 15.920 ; 74373:inst115|15                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.644      ; 4.714      ;
; 16.261 ; 74373:inst115|12                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.640      ; 4.369      ;
; 16.348 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.279      ;
; 16.348 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.279      ;
; 16.348 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.279      ;
; 16.348 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.279      ;
; 16.348 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.279      ;
; 16.348 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.279      ;
; 16.508 ; 74373:inst115|17                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.948      ; 4.430      ;
; 16.513 ; 74373:inst115|16                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.826      ; 4.303      ;
; 16.541 ; 74373:inst59|14                                                                                   ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.971      ; 4.420      ;
; 16.585 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.042      ;
; 16.585 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.042      ;
; 16.585 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.042      ;
; 16.585 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.042      ;
; 16.585 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.042      ;
; 16.585 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.042      ;
; 16.604 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.023      ;
; 16.604 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.023      ;
; 16.604 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.023      ;
; 16.604 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.023      ;
; 16.604 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.023      ;
; 16.604 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.363     ; 3.023      ;
; 16.609 ; 74373:inst115|19                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.810      ; 4.191      ;
; 16.655 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.362     ; 2.973      ;
; 16.655 ; 74373:inst115|13                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.824      ; 4.159      ;
; 16.678 ; 74373:inst115|14                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.812      ; 4.124      ;
; 16.688 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.362     ; 2.940      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                     ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                           ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -3.294 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.878     ; 0.856      ;
; -2.690 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.098     ; 1.032      ;
; -2.532 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.616     ; 0.856      ;
; -2.490 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.140     ; 0.790      ;
; -2.472 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.140     ; 0.772      ;
; -2.464 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.141     ; 0.763      ;
; -2.462 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.140     ; 0.762      ;
; -2.352 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.020     ; 0.772      ;
; -2.352 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.018     ; 0.774      ;
; -2.340 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.021     ; 0.759      ;
; -2.191 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.044     ; 0.587      ;
; -2.190 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.340     ; 0.790      ;
; -2.172 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.340     ; 0.772      ;
; -2.164 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.341     ; 0.763      ;
; -2.162 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.340     ; 0.762      ;
; -2.052 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.220     ; 0.772      ;
; -2.052 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.218     ; 0.774      ;
; -2.040 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.221     ; 0.759      ;
; -1.891 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.244     ; 0.587      ;
; -1.628 ; inst512              ; inst517                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.036     ; 1.032      ;
; -1.331 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.239     ; 1.032      ;
; -0.587 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.237     ; 0.790      ;
; -0.569 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.237     ; 0.772      ;
; -0.561 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.238     ; 0.763      ;
; -0.559 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.237     ; 0.762      ;
; -0.455 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.028      ; 3.923      ;
; -0.449 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.117     ; 0.772      ;
; -0.449 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.115     ; 0.774      ;
; -0.437 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.118     ; 0.759      ;
; -0.372 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.024      ; 3.836      ;
; -0.341 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.027      ; 3.808      ;
; -0.341 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.027      ; 3.808      ;
; -0.341 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.027      ; 3.808      ;
; -0.341 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.027      ; 3.808      ;
; -0.341 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.027      ; 3.808      ;
; -0.341 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.027      ; 3.808      ;
; -0.341 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.027      ; 3.808      ;
; -0.341 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.027      ; 3.808      ;
; -0.339 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.015      ; 3.794      ;
; -0.339 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.015      ; 3.794      ;
; -0.339 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.015      ; 3.794      ;
; -0.339 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.015      ; 3.794      ;
; -0.339 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.015      ; 3.794      ;
; -0.339 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.015      ; 3.794      ;
; -0.339 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.015      ; 3.794      ;
; -0.289 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.016      ; 3.745      ;
; -0.288 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.141     ; 0.587      ;
; -0.263 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.029      ; 3.732      ;
; -0.229 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.030      ; 3.699      ;
; -0.229 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.030      ; 3.699      ;
; -0.229 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.030      ; 3.699      ;
; -0.229 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.030      ; 3.699      ;
; -0.229 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.030      ; 3.699      ;
; -0.229 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.030      ; 3.699      ;
; -0.229 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.030      ; 3.699      ;
; -0.229 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.030      ; 3.699      ;
; -0.229 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.030      ; 3.699      ;
; -0.229 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.030      ; 3.699      ;
; -0.229 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.030      ; 3.699      ;
; -0.229 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.030      ; 3.699      ;
; -0.229 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.030      ; 3.699      ;
; -0.229 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.030      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.228 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.699      ;
; -0.183 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.031      ; 3.654      ;
; -0.176 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.028      ; 3.644      ;
; -0.153 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.028      ; 4.121      ;
; -0.145 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.028      ; 3.613      ;
; -0.145 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.028      ; 3.613      ;
; -0.145 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.028      ; 3.613      ;
; -0.145 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.028      ; 3.613      ;
; -0.145 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.028      ; 3.613      ;
; -0.135 ; inst468              ; inst506                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.219     ; 0.856      ;
; -0.097 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.027      ; 4.064      ;
; -0.097 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.027      ; 4.064      ;
; -0.097 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.027      ; 4.064      ;
; -0.097 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.027      ; 4.064      ;
; -0.097 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.027      ; 4.064      ;
; -0.097 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.027      ; 4.064      ;
; -0.097 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.027      ; 4.064      ;
; -0.097 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.027      ; 4.064      ;
; -0.094 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.029      ; 3.563      ;
; -0.034 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.015      ; 3.989      ;
; -0.034 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.015      ; 3.989      ;
; -0.034 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.015      ; 3.989      ;
; -0.034 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.015      ; 3.989      ;
; -0.034 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.015      ; 3.989      ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                     ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                           ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -3.258 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.842     ; 0.856      ;
; -2.654 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.062     ; 1.032      ;
; -2.496 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.580     ; 0.856      ;
; -2.454 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.104     ; 0.790      ;
; -2.436 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.104     ; 0.772      ;
; -2.428 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.105     ; 0.763      ;
; -2.426 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.104     ; 0.762      ;
; -2.316 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.984     ; 0.772      ;
; -2.316 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.982     ; 0.774      ;
; -2.304 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.985     ; 0.759      ;
; -2.155 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.008     ; 0.587      ;
; -2.154 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.304     ; 0.790      ;
; -2.136 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.304     ; 0.772      ;
; -2.128 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.305     ; 0.763      ;
; -2.126 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.304     ; 0.762      ;
; -2.016 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.184     ; 0.772      ;
; -2.016 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.182     ; 0.774      ;
; -2.004 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.185     ; 0.759      ;
; -1.855 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.208     ; 0.587      ;
; -1.592 ; inst512              ; inst517                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.000     ; 1.032      ;
; -1.295 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.203     ; 1.032      ;
; -0.551 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.201     ; 0.790      ;
; -0.533 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.201     ; 0.772      ;
; -0.525 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.202     ; 0.763      ;
; -0.523 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.201     ; 0.762      ;
; -0.419 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.064      ; 3.923      ;
; -0.413 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.081     ; 0.772      ;
; -0.413 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.079     ; 0.774      ;
; -0.401 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.082     ; 0.759      ;
; -0.336 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.060      ; 3.836      ;
; -0.305 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.063      ; 3.808      ;
; -0.305 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.063      ; 3.808      ;
; -0.305 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.063      ; 3.808      ;
; -0.305 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.063      ; 3.808      ;
; -0.305 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.063      ; 3.808      ;
; -0.305 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.063      ; 3.808      ;
; -0.305 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.063      ; 3.808      ;
; -0.305 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.063      ; 3.808      ;
; -0.303 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.051      ; 3.794      ;
; -0.303 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.051      ; 3.794      ;
; -0.303 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.051      ; 3.794      ;
; -0.303 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.051      ; 3.794      ;
; -0.303 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.051      ; 3.794      ;
; -0.303 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.051      ; 3.794      ;
; -0.303 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.051      ; 3.794      ;
; -0.253 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.052      ; 3.745      ;
; -0.252 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.105     ; 0.587      ;
; -0.227 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.065      ; 3.732      ;
; -0.193 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.066      ; 3.699      ;
; -0.193 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.066      ; 3.699      ;
; -0.193 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.066      ; 3.699      ;
; -0.193 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.066      ; 3.699      ;
; -0.193 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.066      ; 3.699      ;
; -0.193 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.066      ; 3.699      ;
; -0.193 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.066      ; 3.699      ;
; -0.193 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.066      ; 3.699      ;
; -0.193 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.066      ; 3.699      ;
; -0.193 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.066      ; 3.699      ;
; -0.193 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.066      ; 3.699      ;
; -0.193 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.066      ; 3.699      ;
; -0.193 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.066      ; 3.699      ;
; -0.193 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.066      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.192 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.699      ;
; -0.147 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.067      ; 3.654      ;
; -0.140 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.064      ; 3.644      ;
; -0.117 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.064      ; 4.121      ;
; -0.109 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.064      ; 3.613      ;
; -0.109 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.064      ; 3.613      ;
; -0.109 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.064      ; 3.613      ;
; -0.109 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.064      ; 3.613      ;
; -0.109 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.064      ; 3.613      ;
; -0.099 ; inst468              ; inst506                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.183     ; 0.856      ;
; -0.061 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.063      ; 4.064      ;
; -0.061 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.063      ; 4.064      ;
; -0.061 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.063      ; 4.064      ;
; -0.061 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.063      ; 4.064      ;
; -0.061 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.063      ; 4.064      ;
; -0.061 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.063      ; 4.064      ;
; -0.061 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.063      ; 4.064      ;
; -0.061 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.063      ; 4.064      ;
; -0.058 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.065      ; 3.563      ;
; 0.002  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.051      ; 3.989      ;
; 0.002  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.051      ; 3.989      ;
; 0.002  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.051      ; 3.989      ;
; 0.002  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.051      ; 3.989      ;
; 0.002  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.051      ; 3.989      ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.990 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.604     ; 0.876      ;
; -2.671 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.745     ; 0.416      ;
; -2.668 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.744     ; 0.414      ;
; -2.521 ; inst158[1]                                                            ; uart:inst8|tx_data[1]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.598     ; 0.413      ;
; -2.455 ; inst158[0]                                                            ; uart:inst8|tx_data[0]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.356     ; 0.589      ;
; -2.438 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.552     ; 0.876      ;
; -2.408 ; FPGA_IN_SDSB-                                                         ; uart:inst8|my_recv_state                                              ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; 2.003      ; 4.901      ;
; -2.403 ; inst158[3]                                                            ; uart:inst8|tx_data[3]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.467     ; 0.426      ;
; -2.394 ; inst158[4]                                                            ; uart:inst8|tx_data[4]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.471     ; 0.413      ;
; -2.393 ; inst158[6]                                                            ; uart:inst8|tx_data[6]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.469     ; 0.414      ;
; -2.119 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.693     ; 0.416      ;
; -2.116 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.692     ; 0.414      ;
; -1.969 ; inst158[1]                                                            ; uart:inst8|tx_data[1]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.546     ; 0.413      ;
; -1.956 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.560     ; 0.876      ;
; -1.903 ; inst158[0]                                                            ; uart:inst8|tx_data[0]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.304     ; 0.589      ;
; -1.851 ; inst158[3]                                                            ; uart:inst8|tx_data[3]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.415     ; 0.426      ;
; -1.842 ; inst158[4]                                                            ; uart:inst8|tx_data[4]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.419     ; 0.413      ;
; -1.841 ; inst158[6]                                                            ; uart:inst8|tx_data[6]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -2.417     ; 0.414      ;
; -1.812 ; FPGA_IN_SDSB-                                                         ; uart:inst8|my_recv_state                                              ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; 2.003      ; 4.805      ;
; -1.731 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[1]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.020      ; 4.241      ;
; -1.731 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[0]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.020      ; 4.241      ;
; -1.731 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[2]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.020      ; 4.241      ;
; -1.730 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[3]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.020      ; 4.240      ;
; -1.726 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_READ_BITS                                    ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.003      ; 4.219      ;
; -1.723 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_bits_remaining[2]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.009      ; 4.222      ;
; -1.719 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[4]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.012      ; 4.221      ;
; -1.719 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[5]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.012      ; 4.221      ;
; -1.700 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[8]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.015      ; 4.205      ;
; -1.699 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[0]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.015      ; 4.204      ;
; -1.697 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[4]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.015      ; 4.202      ;
; -1.691 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[10]                                         ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.015      ; 4.196      ;
; -1.688 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[3]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.012      ; 4.190      ;
; -1.688 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[0]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.012      ; 4.190      ;
; -1.675 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[7]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.015      ; 4.180      ;
; -1.667 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_state.TX_DELAY_RESTART                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.020      ; 4.177      ;
; -1.645 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_state.TX_SENDING                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.020      ; 4.155      ;
; -1.637 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.701     ; 0.416      ;
; -1.637 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_IDLE                                         ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.008      ; 4.135      ;
; -1.634 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.700     ; 0.414      ;
; -1.634 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[6]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.015      ; 4.139      ;
; -1.632 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[5]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.015      ; 4.137      ;
; -1.631 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[3]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.015      ; 4.136      ;
; -1.625 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[9]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.015      ; 4.130      ;
; -1.615 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[1]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.015      ; 4.120      ;
; -1.607 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[2]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.015      ; 4.112      ;
; -1.587 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[2]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.022      ; 4.099      ;
; -1.572 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[5]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.001      ; 4.063      ;
; -1.572 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[6]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.001      ; 4.063      ;
; -1.572 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[7]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.001      ; 4.063      ;
; -1.572 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[2]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.001      ; 4.063      ;
; -1.572 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[3]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.001      ; 4.063      ;
; -1.572 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[4]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.001      ; 4.063      ;
; -1.572 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[1]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.001      ; 4.063      ;
; -1.572 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[0]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.001      ; 4.063      ;
; -1.536 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[2]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.016      ; 4.042      ;
; -1.536 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[5]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.016      ; 4.042      ;
; -1.525 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[3]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.022      ; 4.037      ;
; -1.523 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[4]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.018      ; 4.031      ;
; -1.514 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_CHECK_STOP                                   ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.003      ; 4.007      ;
; -1.505 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[0]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.021      ; 4.016      ;
; -1.505 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[1]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.021      ; 4.016      ;
; -1.505 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[3]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.021      ; 4.016      ;
; -1.505 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[4]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.021      ; 4.016      ;
; -1.505 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[6]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.021      ; 4.016      ;
; -1.498 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.799      ; 2.797      ;
; -1.498 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.799      ; 2.797      ;
; -1.498 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.799      ; 2.797      ;
; -1.498 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.799      ; 2.797      ;
; -1.487 ; inst158[1]                                                            ; uart:inst8|tx_data[1]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.554     ; 0.413      ;
; -1.456 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.797      ; 2.753      ;
; -1.448 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.799      ; 2.747      ;
; -1.448 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.799      ; 2.747      ;
; -1.448 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.799      ; 2.747      ;
; -1.448 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.799      ; 2.747      ;
; -1.437 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[9]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.016      ; 3.943      ;
; -1.432 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_bits_remaining[2]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.009      ; 4.431      ;
; -1.431 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[3]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.016      ; 3.937      ;
; -1.424 ; FPGA_IN_CDSB-                                                         ; uart:inst8|my_recv_state                                              ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; 2.003      ; 3.907      ;
; -1.421 ; inst158[0]                                                            ; uart:inst8|tx_data[0]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.312     ; 0.589      ;
; -1.419 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[7]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.022      ; 3.931      ;
; -1.413 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[4]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.012      ; 4.415      ;
; -1.413 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[5]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.012      ; 4.415      ;
; -1.406 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.797      ; 2.703      ;
; -1.404 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_READ_BITS                                    ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.003      ; 4.397      ;
; -1.392 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[1]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.020      ; 4.402      ;
; -1.392 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[0]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.020      ; 4.402      ;
; -1.392 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[2]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.020      ; 4.402      ;
; -1.392 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_CHECK_START                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.003      ; 3.885      ;
; -1.391 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[3]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.020      ; 4.401      ;
; -1.386 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[1]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.009      ; 3.885      ;
; -1.386 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.799      ; 2.685      ;
; -1.386 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.799      ; 2.685      ;
; -1.386 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.799      ; 2.685      ;
; -1.386 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.799      ; 2.685      ;
; -1.384 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[3]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.012      ; 4.386      ;
; -1.384 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[0]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.012      ; 4.386      ;
; -1.377 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[2]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.009      ; 3.876      ;
; -1.369 ; inst158[3]                                                            ; uart:inst8|tx_data[3]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.423     ; 0.426      ;
; -1.369 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[4]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.022      ; 3.881      ;
; -1.360 ; inst158[4]                                                            ; uart:inst8|tx_data[4]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.427     ; 0.413      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.285 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                     ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; -0.937     ; 0.848      ;
; -0.018 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.043     ; 0.995      ;
; -0.017 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.043     ; 0.994      ;
; 0.008  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.043     ; 0.969      ;
; 0.102  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.043     ; 0.875      ;
; 0.126  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.043     ; 0.851      ;
; 0.129  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.043     ; 0.848      ;
; 0.129  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.043     ; 0.848      ;
; 0.144  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.043     ; 0.833      ;
; 0.262  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.043     ; 0.715      ;
; 0.265  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.043     ; 0.712      ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'FPGA_IN_SDSB-'                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -2.290 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.772      ; 0.512      ;
; -2.289 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.771      ; 0.512      ;
; -2.289 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.771      ; 0.512      ;
; -2.289 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.771      ; 0.512      ;
; -2.288 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.770      ; 0.512      ;
; -1.916 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.898      ; 0.512      ;
; -1.915 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.897      ; 0.512      ;
; -1.915 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.897      ; 0.512      ;
; -1.915 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.897      ; 0.512      ;
; -1.914 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.896      ; 0.512      ;
; -1.762 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.244      ; 0.512      ;
; -1.762 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.244      ; 0.512      ;
; -1.699 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.181      ; 0.512      ;
; -1.698 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.180      ; 0.512      ;
; -1.698 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.180      ; 0.512      ;
; -1.697 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.179      ; 0.512      ;
; -1.695 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.177      ; 0.512      ;
; -1.694 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.176      ; 0.512      ;
; -1.694 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.176      ; 0.512      ;
; -1.652 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.084      ; 0.512      ;
; -1.616 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.048      ; 0.512      ;
; -1.538 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.020      ; 0.512      ;
; -1.463 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.895      ; 0.512      ;
; -1.463 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.445      ; 0.512      ;
; -1.462 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.444      ; 0.512      ;
; -1.462 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.444      ; 0.512      ;
; -1.461 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.893      ; 0.512      ;
; -1.461 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.893      ; 0.512      ;
; -1.461 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.893      ; 0.512      ;
; -1.461 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.443      ; 0.512      ;
; -1.460 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.892      ; 0.512      ;
; -1.460 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.892      ; 0.512      ;
; -1.459 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.441      ; 0.512      ;
; -1.458 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.440      ; 0.512      ;
; -1.458 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.440      ; 0.512      ;
; -1.434 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.916      ; 0.512      ;
; -1.433 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.915      ; 0.512      ;
; -1.432 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.914      ; 0.512      ;
; -1.431 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.913      ; 0.512      ;
; -1.427 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.859      ; 0.512      ;
; -1.426 ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.908      ; 0.512      ;
; -1.425 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.857      ; 0.512      ;
; -1.425 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.857      ; 0.512      ;
; -1.425 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.857      ; 0.512      ;
; -1.425 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.907      ; 0.512      ;
; -1.424 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.856      ; 0.512      ;
; -1.424 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.856      ; 0.512      ;
; -1.421 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.903      ; 0.512      ;
; -1.388 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.370      ; 0.512      ;
; -1.388 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.370      ; 0.512      ;
; -1.137 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.119      ; 0.512      ;
; -1.033 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.015      ; 0.512      ;
; -1.032 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.014      ; 0.512      ;
; -1.031 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.013      ; 0.512      ;
; -1.030 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.012      ; 0.512      ;
; -1.025 ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.007      ; 0.512      ;
; -1.024 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.006      ; 0.512      ;
; -1.020 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.002      ; 0.512      ;
; -0.952 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.884      ; 0.512      ;
; -0.916 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.848      ; 0.512      ;
; -0.763 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.695      ; 0.512      ;
; -0.761 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.693      ; 0.512      ;
; -0.761 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.693      ; 0.512      ;
; -0.761 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.693      ; 0.512      ;
; -0.760 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.692      ; 0.512      ;
; -0.760 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.692      ; 0.512      ;
; -0.727 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.659      ; 0.512      ;
; -0.725 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.657      ; 0.512      ;
; -0.725 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.657      ; 0.512      ;
; -0.725 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.657      ; 0.512      ;
; -0.724 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.656      ; 0.512      ;
; -0.724 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.656      ; 0.512      ;
; -0.699 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.131      ; 0.512      ;
; -0.663 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.095      ; 0.512      ;
; -0.044 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst514                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.235      ; 2.389      ;
; -0.040 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst427                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.546      ; 2.536      ;
; 0.001  ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 0.931      ; 0.512      ;
; 0.004  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst437                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.566      ; 2.600      ;
; 0.004  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.089      ; 2.318      ;
; 0.005  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.118      ; 2.318      ;
; 0.022  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst432                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.458      ; 2.510      ;
; 0.037  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst336                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.626      ; 2.861      ;
; 0.037  ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 0.895      ; 0.512      ;
; 0.054  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.667      ; 1.946      ;
; 0.055  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.696      ; 1.946      ;
; 0.081  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.778      ; 2.084      ;
; 0.082  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.807      ; 2.084      ;
; 0.086  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst428                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.366      ; 2.482      ;
; 0.088  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.025      ; 2.338      ;
; 0.089  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.764      ; 2.078      ;
; 0.089  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.054      ; 2.338      ;
; 0.090  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.793      ; 2.078      ;
; 0.100  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.023      ; 2.318      ;
; 0.103  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]   ; inst433                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.459      ; 2.592      ;
; 0.114  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst272                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.208      ; 3.520      ;
; 0.117  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst439                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.407      ; 2.554      ;
; 0.118  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst234                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.700      ; 1.848      ;
; 0.118  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst325[2]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.325      ; 2.473      ;
; 0.134  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.849      ; 2.178      ;
; 0.135  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.818      ; 2.178      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'FPGA_IN_CDSB-'                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -1.202 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.674      ; 0.512      ;
; -1.201 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.673      ; 0.512      ;
; -1.201 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.673      ; 0.512      ;
; -1.200 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.672      ; 0.512      ;
; -1.198 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.670      ; 0.512      ;
; -1.197 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.669      ; 0.512      ;
; -1.197 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.669      ; 0.512      ;
; -1.064 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.536      ; 0.512      ;
; -1.063 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.535      ; 0.512      ;
; -1.063 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.535      ; 0.512      ;
; -1.063 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.535      ; 0.512      ;
; -1.062 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.534      ; 0.512      ;
; -0.536 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.008      ; 0.512      ;
; -0.536 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.008      ; 0.512      ;
; -0.361 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.793      ; 0.512      ;
; -0.325 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.757      ; 0.512      ;
; -0.172 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.604      ; 0.512      ;
; -0.170 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.602      ; 0.512      ;
; -0.170 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.602      ; 0.512      ;
; -0.170 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.602      ; 0.512      ;
; -0.169 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.601      ; 0.512      ;
; -0.169 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.601      ; 0.512      ;
; -0.136 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.568      ; 0.512      ;
; -0.134 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.566      ; 0.512      ;
; -0.134 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.566      ; 0.512      ;
; -0.134 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.566      ; 0.512      ;
; -0.133 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.565      ; 0.512      ;
; -0.133 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.565      ; 0.512      ;
; 0.034  ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.948      ; 0.512      ;
; 0.138  ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.844      ; 0.512      ;
; 0.139  ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.843      ; 0.512      ;
; 0.140  ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.842      ; 0.512      ;
; 0.141  ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.841      ; 0.512      ;
; 0.146  ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.836      ; 0.512      ;
; 0.147  ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.835      ; 0.512      ;
; 0.151  ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.831      ; 0.512      ;
; 0.398  ; inst253[4]                                  ; 74373b:inst261|16                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.571      ; 1.999      ;
; 0.559  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.534      ; 2.318      ;
; 0.562  ; inst253[5]                                  ; 74373b:inst261|17                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.534      ; 2.126      ;
; 0.592  ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; -0.160     ; 0.512      ;
; 0.609  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.112      ; 1.946      ;
; 0.628  ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; -0.196     ; 0.512      ;
; 0.636  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.223      ; 2.084      ;
; 0.643  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.470      ; 2.338      ;
; 0.644  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.209      ; 2.078      ;
; 0.672  ; inst243[5]                                  ; 74373b:inst260|17                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.826      ; 2.528      ;
; 0.688  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.265      ; 2.178      ;
; 0.705  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.507      ; 2.437      ;
; 0.717  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.085      ; 2.027      ;
; 0.721  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 4.977      ; 5.923      ;
; 0.724  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.312      ; 2.261      ;
; 0.728  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.302      ; 6.255      ;
; 0.772  ; inst253[2]                                  ; 74373b:inst261|14                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.361      ; 2.163      ;
; 0.783  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.985      ; 1.993      ;
; 0.783  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.196      ; 2.204      ;
; 0.789  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst514                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.000        ; 1.402      ; 2.389      ;
; 0.794  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.267      ; 2.286      ;
; 0.795  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.860      ; 1.880      ;
; 0.800  ; inst253[1]                                  ; 74373b:inst261|13                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.025      ; 2.855      ;
; 0.803  ; inst243[5]                                  ; 74373b:inst260|17                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.725      ; 2.528      ;
; 0.815  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.267      ; 2.307      ;
; 0.823  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 4.991      ; 6.039      ;
; 0.828  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.266      ; 2.319      ;
; 0.842  ; inst253[3]                                  ; 74373b:inst261|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.361      ; 2.233      ;
; 0.852  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.182      ; 2.259      ;
; 0.860  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 4.880      ; 5.965      ;
; 0.869  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.549      ; 1.643      ;
; 0.871  ; inst243[4]                                  ; 74373b:inst260|16                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.645      ; 2.546      ;
; 0.873  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.292      ; 2.390      ;
; 0.873  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.257      ; 2.355      ;
; 0.880  ; inst253[0]                                  ; 74373b:inst261|12                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.024      ; 2.934      ;
; 0.887  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.886      ; 1.998      ;
; 0.917  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.080      ; 6.222      ;
; 0.918  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.060      ; 6.203      ;
; 0.927  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 4.753      ; 5.905      ;
; 0.932  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.239      ; 2.396      ;
; 0.938  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.916      ; 2.079      ;
; 0.940  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst336                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.000        ; 1.723      ; 2.861      ;
; 0.950  ; inst253[4]                                  ; 74373b:inst261|16                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.049      ; 1.999      ;
; 0.955  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.833      ; 2.013      ;
; 0.968  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.443      ; 2.636      ;
; 0.970  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.035      ; 6.230      ;
; 1.002  ; inst243[4]                                  ; 74373b:inst260|16                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.544      ; 2.546      ;
; 1.014  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.230      ; 2.469      ;
; 1.015  ; inst243[6]                                  ; 74373b:inst260|18                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.303      ; 2.348      ;
; 1.016  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.035      ; 6.276      ;
; 1.018  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.240      ; 2.483      ;
; 1.018  ; inst243[2]                                  ; 74373b:inst260|14                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.306      ; 2.354      ;
; 1.024  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 4.684      ; 5.933      ;
; 1.025  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.240      ; 2.490      ;
; 1.033  ; inst243[3]                                  ; 74373b:inst260|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.303      ; 2.366      ;
; 1.037  ; uart:inst8|rx_data[2]                       ; inst170[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.674      ; 2.751      ;
; 1.040  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.025      ; 6.290      ;
; 1.042  ; inst243[1]                                  ; 74373b:inst260|13                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.304      ; 2.376      ;
; 1.054  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.958      ; 2.237      ;
; 1.054  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.238      ; 6.517      ;
; 1.071  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.285      ; 2.581      ;
; 1.082  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.034      ; 6.341      ;
; 1.097  ; inst243[0]                                  ; 74373b:inst260|12                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.242      ; 2.369      ;
; 1.102  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst234                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.216      ; 1.848      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                             ;
+--------+--------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.214 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.532      ; 3.596      ;
; -0.136 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.537      ; 3.679      ;
; -0.136 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.537      ; 3.679      ;
; -0.136 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.537      ; 3.679      ;
; -0.136 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.537      ; 3.679      ;
; -0.136 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.537      ; 3.679      ;
; -0.105 ; inst502                        ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.817      ; 0.490      ;
; -0.055 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.761      ;
; -0.046 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.770      ;
; 0.004  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.821      ;
; 0.011  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.537      ; 3.826      ;
; 0.042  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.524      ; 3.844      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.047  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.539      ; 3.864      ;
; 0.051  ; spi_master:inst490|assert_data ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.325      ; 0.574      ;
; 0.052  ; spi_master:inst490|state       ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.324      ; 0.574      ;
; 0.054  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.870      ;
; 0.054  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.870      ;
; 0.054  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.870      ;
; 0.054  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.870      ;
; 0.054  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.870      ;
; 0.054  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.870      ;
; 0.054  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.870      ;
; 0.054  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.870      ;
; 0.054  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.870      ;
; 0.054  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.870      ;
; 0.054  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.870      ;
; 0.054  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.870      ;
; 0.054  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.870      ;
; 0.054  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.538      ; 3.870      ;
; 0.079  ; inst468                        ; inst506                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.417      ; 0.774      ;
; 0.080  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 3.894      ;
; 0.082  ; inst497                        ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.838      ; 0.698      ;
; 0.093  ; inst498                        ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.839      ; 0.710      ;
; 0.095  ; inst499                        ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.841      ; 0.714      ;
; 0.160  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.523      ; 3.961      ;
; 0.160  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.523      ; 3.961      ;
; 0.160  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.523      ; 3.961      ;
; 0.160  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.523      ; 3.961      ;
; 0.160  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.523      ; 3.961      ;
; 0.160  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.523      ; 3.961      ;
; 0.160  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.523      ; 3.961      ;
; 0.202  ; inst501                        ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.725      ; 0.705      ;
; 0.203  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.537      ; 3.518      ;
; 0.203  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.537      ; 3.518      ;
; 0.203  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.537      ; 3.518      ;
; 0.203  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.537      ; 3.518      ;
; 0.203  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.537      ; 3.518      ;
; 0.204  ; inst495                        ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.724      ; 0.706      ;
; 0.217  ; inst496                        ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.725      ; 0.720      ;
; 0.218  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 4.032      ;
; 0.218  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 4.032      ;
; 0.218  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 4.032      ;
; 0.218  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 4.032      ;
; 0.218  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 4.032      ;
; 0.218  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 4.032      ;
; 0.218  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 4.032      ;
; 0.218  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 4.032      ;
; 0.225  ; inst500                        ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.725      ; 0.728      ;
; 0.238  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.538      ; 3.554      ;
; 0.244  ; inst502                        ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.468      ; 0.490      ;
; 0.271  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.538      ; 3.587      ;
; 0.289  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.537      ; 3.604      ;
; 0.300  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.532      ; 3.610      ;
; 0.317  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.536      ; 3.631      ;
; 0.324  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.641      ;
; 0.344  ; spi_master:inst490|assert_data ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.574      ;
; 0.345  ; spi_master:inst490|state       ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.574      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.367  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.539      ; 3.684      ;
; 0.368  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.538      ; 3.684      ;
; 0.368  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.538      ; 3.684      ;
; 0.368  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.538      ; 3.684      ;
; 0.368  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.538      ; 3.684      ;
+--------+--------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                             ;
+--------+--------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.151 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.469      ; 3.596      ;
; -0.073 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 3.679      ;
; -0.073 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 3.679      ;
; -0.073 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 3.679      ;
; -0.073 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 3.679      ;
; -0.073 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 3.679      ;
; -0.042 ; inst502                        ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.754      ; 0.490      ;
; 0.008  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.761      ;
; 0.017  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.770      ;
; 0.067  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.821      ;
; 0.074  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 3.826      ;
; 0.105  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.461      ; 3.844      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.110  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.476      ; 3.864      ;
; 0.117  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.870      ;
; 0.117  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.870      ;
; 0.117  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.870      ;
; 0.117  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.870      ;
; 0.117  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.870      ;
; 0.117  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.870      ;
; 0.117  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.870      ;
; 0.117  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.870      ;
; 0.117  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.870      ;
; 0.117  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.870      ;
; 0.117  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.870      ;
; 0.117  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.870      ;
; 0.117  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.870      ;
; 0.117  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.475      ; 3.870      ;
; 0.142  ; inst468                        ; inst506                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 0.774      ;
; 0.143  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 3.894      ;
; 0.145  ; inst497                        ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.775      ; 0.698      ;
; 0.150  ; spi_master:inst490|assert_data ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.574      ;
; 0.151  ; spi_master:inst490|state       ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.574      ;
; 0.156  ; inst498                        ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.776      ; 0.710      ;
; 0.158  ; inst499                        ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.778      ; 0.714      ;
; 0.223  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.460      ; 3.961      ;
; 0.223  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.460      ; 3.961      ;
; 0.223  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.460      ; 3.961      ;
; 0.223  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.460      ; 3.961      ;
; 0.223  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.460      ; 3.961      ;
; 0.223  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.460      ; 3.961      ;
; 0.223  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.460      ; 3.961      ;
; 0.265  ; inst501                        ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.662      ; 0.705      ;
; 0.266  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.474      ; 3.518      ;
; 0.266  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.474      ; 3.518      ;
; 0.266  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.474      ; 3.518      ;
; 0.266  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.474      ; 3.518      ;
; 0.266  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.474      ; 3.518      ;
; 0.267  ; inst495                        ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.661      ; 0.706      ;
; 0.280  ; inst496                        ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.662      ; 0.720      ;
; 0.281  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 4.032      ;
; 0.281  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 4.032      ;
; 0.281  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 4.032      ;
; 0.281  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 4.032      ;
; 0.281  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 4.032      ;
; 0.281  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 4.032      ;
; 0.281  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 4.032      ;
; 0.281  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 4.032      ;
; 0.288  ; inst500                        ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.662      ; 0.728      ;
; 0.301  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.475      ; 3.554      ;
; 0.307  ; inst502                        ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.405      ; 0.490      ;
; 0.334  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.475      ; 3.587      ;
; 0.344  ; spi_master:inst490|assert_data ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.345  ; spi_master:inst490|state       ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.574      ;
; 0.352  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.474      ; 3.604      ;
; 0.363  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.469      ; 3.610      ;
; 0.380  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.473      ; 3.631      ;
; 0.387  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.641      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.430  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.476      ; 3.684      ;
; 0.431  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.475      ; 3.684      ;
; 0.431  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.475      ; 3.684      ;
; 0.431  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.475      ; 3.684      ;
; 0.431  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.475      ; 3.684      ;
+--------+--------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.073 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|sclk           ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.786      ; 2.911      ;
; -0.071 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 2.915      ;
; -0.058 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|assert_data    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 2.928      ;
; 0.060  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.046      ;
; 0.060  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.046      ;
; 0.060  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.046      ;
; 0.060  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.046      ;
; 0.060  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.046      ;
; 0.060  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.046      ;
; 0.321  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[11]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.786      ; 3.305      ;
; 0.321  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[9]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.786      ; 3.305      ;
; 0.345  ; spi_16bit_master:inst347|clk_ratio[31]  ; spi_16bit_master:inst347|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.061      ; 0.574      ;
; 0.346  ; spi_16bit_master:inst347|sclk           ; spi_16bit_master:inst347|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.574      ;
; 0.346  ; spi_16bit_master:inst347|mosi           ; spi_16bit_master:inst347|mosi           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.574      ;
; 0.346  ; spi_16bit_master:inst347|assert_data    ; spi_16bit_master:inst347|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.574      ;
; 0.346  ; spi_16bit_master:inst347|ss_n[1]        ; spi_16bit_master:inst347|ss_n[1]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.574      ;
; 0.346  ; spi_16bit_master:inst347|ss_n[0]        ; spi_16bit_master:inst347|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.574      ;
; 0.374  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[15]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.787      ; 3.359      ;
; 0.374  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[14]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.787      ; 3.359      ;
; 0.374  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[13]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.787      ; 3.359      ;
; 0.374  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[12]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.787      ; 3.359      ;
; 0.374  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[8]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.787      ; 3.359      ;
; 0.374  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.787      ; 3.359      ;
; 0.374  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.787      ; 3.359      ;
; 0.385  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[15]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.791      ; 3.374      ;
; 0.385  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[0]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.791      ; 3.374      ;
; 0.385  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[19]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.791      ; 3.374      ;
; 0.385  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[1]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.791      ; 3.374      ;
; 0.385  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[2]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.791      ; 3.374      ;
; 0.385  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[3]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.791      ; 3.374      ;
; 0.385  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[4]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.791      ; 3.374      ;
; 0.385  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[5]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.791      ; 3.374      ;
; 0.385  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[6]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.791      ; 3.374      ;
; 0.385  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[7]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.791      ; 3.374      ;
; 0.385  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[8]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.791      ; 3.374      ;
; 0.385  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[16]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.791      ; 3.374      ;
; 0.416  ; spi_16bit_master:inst347|rx_buffer[0]   ; spi_16bit_master:inst347|rx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.061      ; 0.645      ;
; 0.417  ; spi_16bit_master:inst347|rx_buffer[3]   ; spi_16bit_master:inst347|rx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.061      ; 0.646      ;
; 0.417  ; spi_16bit_master:inst347|rx_buffer[2]   ; spi_16bit_master:inst347|rx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.061      ; 0.646      ;
; 0.425  ; spi_16bit_master:inst347|clk_toggles[5] ; spi_16bit_master:inst347|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.653      ;
; 0.435  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[9]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.789      ; 3.422      ;
; 0.435  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[10]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.789      ; 3.422      ;
; 0.435  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[11]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.789      ; 3.422      ;
; 0.435  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[12]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.789      ; 3.422      ;
; 0.435  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[13]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.789      ; 3.422      ;
; 0.435  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[14]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.789      ; 3.422      ;
; 0.435  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[25]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.789      ; 3.422      ;
; 0.435  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[28]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.789      ; 3.422      ;
; 0.435  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[26]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.789      ; 3.422      ;
; 0.435  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[27]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.789      ; 3.422      ;
; 0.435  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[31]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.789      ; 3.422      ;
; 0.439  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[17]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.425      ;
; 0.439  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[18]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.425      ;
; 0.439  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[20]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.425      ;
; 0.439  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[21]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.425      ;
; 0.439  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[22]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.425      ;
; 0.439  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[23]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.425      ;
; 0.439  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[24]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.425      ;
; 0.439  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[29]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.425      ;
; 0.439  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[30]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.425      ;
; 0.451  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.437      ;
; 0.451  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.437      ;
; 0.451  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.437      ;
; 0.451  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.437      ;
; 0.451  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.437      ;
; 0.451  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.437      ;
; 0.451  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.437      ;
; 0.451  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.437      ;
; 0.506  ; spi_16bit_master:inst347|tx_buffer[3]   ; spi_16bit_master:inst347|tx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.061      ; 0.735      ;
; 0.507  ; spi_16bit_master:inst347|tx_buffer[7]   ; spi_16bit_master:inst347|tx_buffer[8]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.735      ;
; 0.507  ; spi_16bit_master:inst347|tx_buffer[6]   ; spi_16bit_master:inst347|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.735      ;
; 0.508  ; spi_16bit_master:inst347|tx_buffer[2]   ; spi_16bit_master:inst347|tx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.061      ; 0.737      ;
; 0.509  ; spi_16bit_master:inst347|tx_buffer[14]  ; spi_16bit_master:inst347|tx_buffer[15]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.737      ;
; 0.509  ; spi_16bit_master:inst347|tx_buffer[13]  ; spi_16bit_master:inst347|tx_buffer[14]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.737      ;
; 0.509  ; spi_16bit_master:inst347|tx_buffer[12]  ; spi_16bit_master:inst347|tx_buffer[13]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.737      ;
; 0.509  ; spi_16bit_master:inst347|tx_buffer[1]   ; spi_16bit_master:inst347|tx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.061      ; 0.738      ;
; 0.509  ; spi_16bit_master:inst347|tx_buffer[0]   ; spi_16bit_master:inst347|tx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.061      ; 0.738      ;
; 0.528  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[10]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.514      ;
; 0.528  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.514      ;
; 0.528  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.514      ;
; 0.528  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.514      ;
; 0.528  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.514      ;
; 0.528  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.514      ;
; 0.528  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 3.514      ;
; 0.531  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|sclk           ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.786      ; 3.015      ;
; 0.538  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.788      ; 3.024      ;
; 0.565  ; spi_16bit_master:inst347|rx_buffer[4]   ; spi_16bit_master:inst347|rx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.061      ; 0.794      ;
; 0.579  ; spi_16bit_master:inst347|tx_buffer[4]   ; spi_16bit_master:inst347|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.061      ; 0.808      ;
; 0.582  ; spi_16bit_master:inst347|clk_toggles[1] ; spi_16bit_master:inst347|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.810      ;
; 0.587  ; spi_16bit_master:inst347|clk_toggles[2] ; spi_16bit_master:inst347|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.815      ;
; 0.588  ; spi_16bit_master:inst347|clk_toggles[3] ; spi_16bit_master:inst347|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.816      ;
; 0.590  ; spi_16bit_master:inst347|clk_toggles[4] ; spi_16bit_master:inst347|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.818      ;
; 0.625  ; spi_16bit_master:inst347|clk_toggles[0] ; spi_16bit_master:inst347|clk_toggles[0] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.853      ;
; 0.669  ; spi_16bit_master:inst347|tx_buffer[5]   ; spi_16bit_master:inst347|tx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.060      ; 0.897      ;
; 0.676  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|assert_data    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.788      ; 3.162      ;
; 0.707  ; spi_16bit_master:inst347|rx_buffer[5]   ; spi_16bit_master:inst347|rx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.061      ; 0.936      ;
; 0.714  ; spi_16bit_master:inst347|rx_buffer[1]   ; spi_16bit_master:inst347|rx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.061      ; 0.943      ;
; 0.734  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.788      ; 3.220      ;
; 0.734  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.788      ; 3.220      ;
; 0.734  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.788      ; 3.220      ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.063 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                  ; 74373:inst59|13                                                                                                     ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.742      ; 0.905      ;
; 0.330 ; vga80x40:inst7|losr:U_LOSR|data[0]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[0]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.574      ;
; 0.330 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.574      ;
; 0.330 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.574      ;
; 0.341 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.588      ;
; 0.344 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.588      ;
; 0.359 ; vga80x40:inst7|\hw_cursor:counter[0]                                                               ; vga80x40:inst7|\hw_cursor:counter[0]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.588      ;
; 0.399 ; 74165:inst103|84                                                                                   ; 74165:inst103|93                                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 0.627      ;
; 0.399 ; 74165:inst103|79                                                                                   ; 74165:inst103|84                                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 0.627      ;
; 0.399 ; 74165:inst103|70                                                                                   ; 74165:inst103|79                                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 0.627      ;
; 0.531 ; vga80x40:inst7|losr:U_LOSR|data[3]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[4]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.760      ;
; 0.533 ; vga80x40:inst7|losr:U_LOSR|data[2]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[3]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.762      ;
; 0.534 ; vga80x40:inst7|losr:U_LOSR|data[4]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[5]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.763      ;
; 0.557 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.787      ;
; 0.567 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.127      ;
; 0.569 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.129      ;
; 0.574 ; vga80x40:inst7|\hw_cursor:counter[18]                                                              ; vga80x40:inst7|\hw_cursor:counter[18]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.804      ;
; 0.574 ; vga80x40:inst7|\hw_cursor:counter[2]                                                               ; vga80x40:inst7|\hw_cursor:counter[2]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.803      ;
; 0.576 ; vga80x40:inst7|\hw_cursor:counter[12]                                                              ; vga80x40:inst7|\hw_cursor:counter[12]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; vga80x40:inst7|\hw_cursor:counter[11]                                                              ; vga80x40:inst7|\hw_cursor:counter[11]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.805      ;
; 0.576 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.821      ;
; 0.577 ; vga80x40:inst7|\hw_cursor:counter[17]                                                              ; vga80x40:inst7|\hw_cursor:counter[17]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; vga80x40:inst7|\hw_cursor:counter[15]                                                              ; vga80x40:inst7|\hw_cursor:counter[15]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; vga80x40:inst7|\hw_cursor:counter[14]                                                              ; vga80x40:inst7|\hw_cursor:counter[14]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; vga80x40:inst7|\hw_cursor:counter[10]                                                              ; vga80x40:inst7|\hw_cursor:counter[10]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.806      ;
; 0.577 ; vga80x40:inst7|\hw_cursor:counter[9]                                                               ; vga80x40:inst7|\hw_cursor:counter[9]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.806      ;
; 0.577 ; vga80x40:inst7|\hw_cursor:counter[7]                                                               ; vga80x40:inst7|\hw_cursor:counter[7]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.806      ;
; 0.577 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.822      ;
; 0.578 ; vga80x40:inst7|losr:U_LOSR|data[5]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[6]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.807      ;
; 0.578 ; vga80x40:inst7|losr:U_LOSR|data[1]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[2]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.807      ;
; 0.578 ; vga80x40:inst7|\hw_cursor:counter[20]                                                              ; vga80x40:inst7|\hw_cursor:counter[20]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.808      ;
; 0.578 ; vga80x40:inst7|\hw_cursor:counter[16]                                                              ; vga80x40:inst7|\hw_cursor:counter[16]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.808      ;
; 0.578 ; vga80x40:inst7|\hw_cursor:counter[13]                                                              ; vga80x40:inst7|\hw_cursor:counter[13]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.808      ;
; 0.578 ; vga80x40:inst7|\hw_cursor:counter[8]                                                               ; vga80x40:inst7|\hw_cursor:counter[8]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.807      ;
; 0.578 ; vga80x40:inst7|\hw_cursor:counter[6]                                                               ; vga80x40:inst7|\hw_cursor:counter[6]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.807      ;
; 0.578 ; vga80x40:inst7|\hw_cursor:counter[4]                                                               ; vga80x40:inst7|\hw_cursor:counter[4]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.807      ;
; 0.580 ; vga80x40:inst7|\hw_cursor:counter[21]                                                              ; vga80x40:inst7|\hw_cursor:counter[21]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.810      ;
; 0.580 ; vga80x40:inst7|\hw_cursor:counter[19]                                                              ; vga80x40:inst7|\hw_cursor:counter[19]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.810      ;
; 0.580 ; vga80x40:inst7|\hw_cursor:counter[5]                                                               ; vga80x40:inst7|\hw_cursor:counter[5]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.809      ;
; 0.580 ; vga80x40:inst7|\hw_cursor:counter[3]                                                               ; vga80x40:inst7|\hw_cursor:counter[3]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.809      ;
; 0.581 ; vga80x40:inst7|losr:U_LOSR|data[6]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[7]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.810      ;
; 0.583 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.828      ;
; 0.583 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.828      ;
; 0.588 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.833      ;
; 0.590 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.835      ;
; 0.593 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.838      ;
; 0.593 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.838      ;
; 0.595 ; vga80x40:inst7|\hw_cursor:counter[0]                                                               ; vga80x40:inst7|\hw_cursor:counter[1]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.824      ;
; 0.595 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.840      ;
; 0.597 ; vga80x40:inst7|\hw_cursor:counter[1]                                                               ; vga80x40:inst7|\hw_cursor:counter[1]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.826      ;
; 0.598 ; vga80x40:inst7|\hw_cursor:counter[22]                                                              ; vga80x40:inst7|\hw_cursor:counter[22]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.828      ;
; 0.602 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.846      ;
; 0.604 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.363      ; 1.165      ;
; 0.627 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.871      ;
; 0.628 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.363      ; 1.189      ;
; 0.631 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.363      ; 1.192      ;
; 0.632 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.363      ; 1.193      ;
; 0.635 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.879      ;
; 0.637 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.363      ; 1.198      ;
; 0.646 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; 74373:inst59|15                                                                                                     ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.433      ; 1.179      ;
; 0.657 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                          ; FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated|ram_block1a2~porta_address_reg0     ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.367      ; 1.219      ;
; 0.674 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                          ; FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated|ram_block1a6~porta_address_reg0     ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.368      ; 1.237      ;
; 0.684 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.244      ;
; 0.691 ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6]                                                          ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.921      ;
; 0.692 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.252      ;
; 0.709 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.269      ;
; 0.712 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.272      ;
; 0.713 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.273      ;
; 0.716 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.276      ;
; 0.717 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.277      ;
; 0.718 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.278      ;
; 0.719 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.279      ;
; 0.723 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.283      ;
; 0.724 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.284      ;
; 0.727 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.972      ;
; 0.729 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.289      ;
; 0.732 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.292      ;
; 0.741 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.301      ;
; 0.745 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.305      ;
; 0.745 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                                ; 74373:inst59|13                                                                                                     ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.725      ; 1.570      ;
; 0.746 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.991      ;
; 0.746 ; FPGA_IN_CDSB-                                                                                      ; 74164:inst37|3                                                                                                      ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 3.225      ; 4.249      ;
; 0.759 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                  ; 74164:inst37|3                                                                                                      ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.981      ; 3.008      ;
; 0.768 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                           ; 74373:inst59|17                                                                                                     ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.149      ; 1.017      ;
; 0.783 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4]                                                          ; vga80x40:inst7|hsync_int                                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.025      ;
; 0.792 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.352      ;
; 0.794 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.354      ;
; 0.820 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.380      ;
; 0.823 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.383      ;
; 0.825 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.385      ;
; 0.826 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.386      ;
; 0.845 ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1]                                                          ; Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated|ram_block1a1~portb_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.364      ; 1.404      ;
; 0.848 ; vga80x40:inst7|\hw_cursor:counter[11]                                                              ; vga80x40:inst7|\hw_cursor:counter[12]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.078      ;
; 0.850 ; vga80x40:inst7|\hw_cursor:counter[17]                                                              ; vga80x40:inst7|\hw_cursor:counter[18]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.080      ;
; 0.850 ; vga80x40:inst7|\hw_cursor:counter[1]                                                               ; vga80x40:inst7|\hw_cursor:counter[2]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.079      ;
; 0.850 ; vga80x40:inst7|\hw_cursor:counter[9]                                                               ; vga80x40:inst7|\hw_cursor:counter[10]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.079      ;
; 0.850 ; vga80x40:inst7|\hw_cursor:counter[15]                                                              ; vga80x40:inst7|\hw_cursor:counter[16]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.080      ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.114 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.971      ;
; 0.126 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.973      ;
; 0.209 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                  ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.596      ; 0.905      ;
; 0.387 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.244      ;
; 0.399 ; 74165:inst103|84                                                                                   ; 74165:inst103|93                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.627      ;
; 0.399 ; 74165:inst103|79                                                                                   ; 74165:inst103|84                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.627      ;
; 0.399 ; 74165:inst103|70                                                                                   ; 74165:inst103|79                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.627      ;
; 0.401 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.258      ;
; 0.491 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.348      ;
; 0.505 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.362      ;
; 0.561 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.807      ;
; 0.572 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.573 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.803      ;
; 0.573 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.803      ;
; 0.574 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.574 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.576 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.577 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.578 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.578 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.579 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.579 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.579 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.580 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.581 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.827      ;
; 0.595 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.452      ;
; 0.609 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.466      ;
; 0.613 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.381      ; 0.970      ;
; 0.625 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.381      ; 0.972      ;
; 0.699 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.556      ;
; 0.713 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.570      ;
; 0.792 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 1.179      ;
; 0.794 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 1.127      ;
; 0.796 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 1.129      ;
; 0.803 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.660      ;
; 0.817 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.674      ;
; 0.831 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 1.165      ;
; 0.839 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.085      ;
; 0.849 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.850 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.850 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.850 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.851 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.851 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.854 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.084      ;
; 0.854 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.084      ;
; 0.854 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.084      ;
; 0.855 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.855 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.855 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 1.189      ;
; 0.856 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.086      ;
; 0.857 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.858 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 1.192      ;
; 0.859 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 1.193      ;
; 0.863 ; FPGA_IN_CDSB-                                                                                      ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.108      ; 4.249      ;
; 0.864 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.094      ;
; 0.864 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 1.198      ;
; 0.868 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.868 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.869 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.099      ;
; 0.869 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.099      ;
; 0.870 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.100      ;
; 0.875 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.381      ; 1.232      ;
; 0.876 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                  ; 74164:inst37|3                                                                                     ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.864      ; 3.008      ;
; 0.891 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                                ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.570      ;
; 0.897 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.127      ;
; 0.899 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.129      ;
; 0.907 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.764      ;
; 0.911 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 1.244      ;
; 0.914 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                           ; 74373:inst59|17                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.003      ; 1.017      ;
; 0.919 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 1.252      ;
; 0.921 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.778      ;
; 0.934 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.165      ;
; 0.936 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 1.269      ;
; 0.939 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.169      ;
; 0.939 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 1.272      ;
; 0.940 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.170      ;
; 0.940 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.170      ;
; 0.940 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 1.273      ;
; 0.941 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.171      ;
; 0.941 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.171      ;
; 0.943 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 1.276      ;
; 0.944 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.944 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 1.277      ;
; 0.945 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 1.278      ;
; 0.946 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 1.279      ;
; 0.950 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 1.283      ;
; 0.951 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 1.284      ;
; 0.953 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.183      ;
; 0.954 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.184      ;
; 0.954 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.184      ;
; 0.955 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.185      ;
; 0.955 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.185      ;
; 0.956 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 1.289      ;
; 0.958 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.189      ;
; 0.958 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.188      ;
; 0.958 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.188      ;
; 0.958 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.188      ;
; 0.959 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.959 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.343 ; uart:inst8|tx_out                                                                                   ; uart:inst8|tx_out                                                                                   ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart:inst8|tx_bits_remaining[1]                                                                     ; uart:inst8|tx_bits_remaining[1]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart:inst8|tx_bits_remaining[0]                                                                     ; uart:inst8|tx_bits_remaining[0]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart:inst8|tx_bits_remaining[3]                                                                     ; uart:inst8|tx_bits_remaining[3]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; uart:inst8|tx_bits_remaining[2]                                                                     ; uart:inst8|tx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ps2_keyboard_to_ascii:inst162|shift_l                                                               ; ps2_keyboard_to_ascii:inst162|shift_l                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ps2_keyboard_to_ascii:inst162|caps_lock                                                             ; ps2_keyboard_to_ascii:inst162|caps_lock                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ps2_keyboard_to_ascii:inst162|shift_r                                                               ; ps2_keyboard_to_ascii:inst162|shift_r                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.574      ;
; 0.344 ; uart:inst8|tx_data[7]                                                                               ; uart:inst8|tx_data[7]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart:inst8|rx_bits_remaining[2]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart:inst8|recv_state.RX_ERROR                                                                      ; uart:inst8|recv_state.RX_ERROR                                                                      ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart:inst8|recv_state.RX_DELAY_RESTART                                                              ; uart:inst8|recv_state.RX_DELAY_RESTART                                                              ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.574      ;
; 0.375 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.937      ; 1.000      ;
; 0.396 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.627      ;
; 0.398 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|sync_ffs[0]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.628      ;
; 0.404 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.635      ;
; 0.404 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.635      ;
; 0.415 ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; uart:inst8|recv_state.RX_CHECK_STOP                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.645      ;
; 0.428 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.659      ;
; 0.497 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.939      ; 1.124      ;
; 0.514 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.940      ; 1.142      ;
; 0.526 ; uart:inst8|tx_state.TX_IDLE                                                                         ; uart:inst8|tx_state.TX_SENDING                                                                      ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.757      ;
; 0.528 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.759      ;
; 0.532 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.939      ; 1.159      ;
; 0.535 ; ps2_keyboard_to_ascii:inst162|state.translate                                                       ; ps2_keyboard_to_ascii:inst162|state.output                                                          ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.766      ;
; 0.546 ; uart:inst8|rx_data[5]                                                                               ; uart:inst8|rx_data[4]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.061      ; 0.775      ;
; 0.546 ; uart:inst8|rx_data[6]                                                                               ; uart:inst8|rx_data[5]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.061      ; 0.775      ;
; 0.551 ; uart:inst8|rx_bits_remaining[1]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.781      ;
; 0.577 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.807      ;
; 0.578 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.809      ;
; 0.579 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.810      ;
; 0.580 ; uart:inst8|tx_data[1]                                                                               ; uart:inst8|tx_data[0]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.810      ;
; 0.580 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.811      ;
; 0.583 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.814      ;
; 0.584 ; uart:inst8|tx_data[4]                                                                               ; uart:inst8|tx_data[3]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.814      ;
; 0.584 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.815      ;
; 0.584 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.815      ;
; 0.584 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.815      ;
; 0.592 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.823      ;
; 0.595 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.826      ;
; 0.596 ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.827      ;
; 0.597 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.828      ;
; 0.598 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.829      ;
; 0.598 ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.829      ;
; 0.602 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.832      ;
; 0.604 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.835      ;
; 0.605 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.835      ;
; 0.617 ; uart:inst8|tx_state.TX_SENDING                                                                      ; uart:inst8|tx_bits_remaining[0]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.848      ;
; 0.637 ; uart:inst8|recv_state.RX_CHECK_STOP                                                                 ; uart:inst8|my_recv_state                                                                            ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.867      ;
; 0.637 ; uart:inst8|rx_bits_remaining[0]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.062      ; 0.867      ;
; 0.641 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|state.output                                                          ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.872      ;
; 0.649 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.880      ;
; 0.672 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new                              ; ps2_keyboard_to_ascii:inst162|prev_ps2_code_new                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.913      ;
; 0.675 ; ps2_keyboard_to_ascii:inst162|state.translate                                                       ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.906      ;
; 0.695 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_CHECK_STOP                                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.077      ; 2.970      ;
; 0.698 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_RECEIVED                                                                   ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.077      ; 2.973      ;
; 0.702 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.933      ;
; 0.705 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.936      ;
; 0.706 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.937      ;
; 0.730 ; ps2_keyboard_to_ascii:inst162|prev_ps2_code_new                                                     ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.961      ;
; 0.730 ; ps2_keyboard_to_ascii:inst162|prev_ps2_code_new                                                     ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.961      ;
; 0.739 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_bits_remaining[3]                                                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.083      ; 3.020      ;
; 0.744 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.091      ; 3.231      ;
; 0.744 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.091      ; 3.231      ;
; 0.744 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.091      ; 3.231      ;
; 0.744 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.091      ; 3.231      ;
; 0.744 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.091      ; 3.231      ;
; 0.744 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.091      ; 3.231      ;
; 0.744 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.091      ; 3.231      ;
; 0.744 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.091      ; 3.231      ;
; 0.744 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.091      ; 3.231      ;
; 0.744 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.091      ; 3.231      ;
; 0.744 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.091      ; 3.231      ;
; 0.744 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.091      ; 3.231      ;
; 0.754 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.077      ; 3.029      ;
; 0.763 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.063      ; 0.994      ;
; 0.786 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_data[2]                                                                               ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.091      ; 3.075      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'Microcomputer:inst|cpuClock'                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|I_RXDD        ; Microcomputer:inst|T80s:cpu1|T80:u0|I_RXDD        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle      ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.574      ;
; 0.344 ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck        ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.062      ; 0.574      ;
; 0.357 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.588      ;
; 0.368 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n          ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.038      ; 0.574      ;
; 0.414 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.064      ; 0.646      ;
; 0.414 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.645      ;
; 0.415 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.646      ;
; 0.419 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.064      ; 0.651      ;
; 0.420 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.064      ; 0.652      ;
; 0.446 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.677      ;
; 0.505 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.064      ; 0.737      ;
; 0.510 ; FPGA_IN_BOARD_RESET-                              ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck        ; FPGA_IN_BOARD_RESET-        ; Microcomputer:inst|cpuClock ; 0.000        ; 2.928      ; 3.636      ;
; 0.561 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.792      ;
; 0.573 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.804      ;
; 0.574 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.805      ;
; 0.579 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.810      ;
; 0.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.811      ;
; 0.585 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.816      ;
; 0.589 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.062      ; 0.819      ;
; 0.596 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.062      ; 0.826      ;
; 0.598 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.064      ; 0.830      ;
; 0.599 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.830      ;
; 0.601 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.832      ;
; 0.602 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.833      ;
; 0.602 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.833      ;
; 0.603 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.834      ;
; 0.604 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.835      ;
; 0.604 ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t1  ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t2  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.835      ;
; 0.611 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.064      ; 0.843      ;
; 0.615 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.846      ;
; 0.619 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.850      ;
; 0.626 ; FPGA_IN_BOARD_RESET-                              ; Microcomputer:inst|T80s:cpu1|T80:u0|BusReq_s      ; FPGA_IN_BOARD_RESET-        ; Microcomputer:inst|cpuClock ; 0.000        ; 2.942      ; 3.766      ;
; 0.663 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.064      ; 0.895      ;
; 0.694 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.062      ; 0.924      ;
; 0.726 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.064      ; 0.958      ;
; 0.742 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 0.973      ;
; 0.748 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.064      ; 0.980      ;
; 0.798 ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.029      ;
; 0.850 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.081      ;
; 0.871 ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.102      ;
; 0.876 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.107      ;
; 0.877 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.108      ;
; 0.879 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.110      ;
; 0.879 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.110      ;
; 0.879 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.110      ;
; 0.880 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.111      ;
; 0.891 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.122      ;
; 0.893 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.062      ; 1.123      ;
; 0.893 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.124      ;
; 0.894 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.125      ;
; 0.906 ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]         ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.137      ;
; 0.909 ; FPGA_IN_BOARD_RESET-                              ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck        ; FPGA_IN_BOARD_RESET-        ; Microcomputer:inst|cpuClock ; -0.500       ; 2.928      ; 3.535      ;
; 0.913 ; FPGA_IN_BOARD_RESET-                              ; Microcomputer:inst|T80s:cpu1|T80:u0|BusReq_s      ; FPGA_IN_BOARD_RESET-        ; Microcomputer:inst|cpuClock ; -0.500       ; 2.942      ; 3.553      ;
; 0.922 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.067      ; 1.157      ;
; 0.945 ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[2]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.062      ; 1.175      ;
; 0.946 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.177      ;
; 0.955 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind        ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.186      ;
; 0.957 ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.065      ; 1.190      ;
; 0.969 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.200      ;
; 0.969 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.200      ;
; 0.972 ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]         ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.203      ;
; 0.981 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.212      ;
; 0.981 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.212      ;
; 0.983 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.214      ;
; 0.983 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.214      ;
; 0.983 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.214      ;
; 0.995 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.226      ;
; 0.997 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.228      ;
; 1.039 ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.071      ; 1.278      ;
; 1.039 ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.062      ; 1.269      ;
; 1.043 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.048      ; 1.259      ;
; 1.046 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.048      ; 1.262      ;
; 1.052 ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.059      ; 1.279      ;
; 1.055 ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.062      ; 1.285      ;
; 1.057 ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.062      ; 1.287      ;
; 1.057 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.051      ; 1.276      ;
; 1.070 ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]         ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.061      ; 1.299      ;
; 1.070 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.301      ;
; 1.073 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.304      ;
; 1.085 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.316      ;
; 1.087 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.318      ;
; 1.098 ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[0]       ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.058      ; 1.324      ;
; 1.099 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.330      ;
; 1.104 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.335      ;
; 1.105 ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.336      ;
; 1.121 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.352      ;
; 1.139 ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[9]         ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.063      ; 1.370      ;
; 1.139 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.067      ; 1.374      ;
; 1.147 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.064      ; 1.379      ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.440 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.043      ; 0.651      ;
; 0.443 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.043      ; 0.654      ;
; 0.543 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.043      ; 0.754      ;
; 0.556 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.043      ; 0.767      ;
; 0.578 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.043      ; 0.789      ;
; 0.582 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.043      ; 0.793      ;
; 0.583 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.043      ; 0.794      ;
; 0.705 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.043      ; 0.916      ;
; 0.725 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.043      ; 0.936      ;
; 0.729 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.043      ; 0.940      ;
; 1.894 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                     ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; -0.797     ; 0.785      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                            ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.566 ; inst349   ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.041      ; 0.775      ;
; 3.001 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -2.543     ; 0.646      ;
; 3.217 ; inst345   ; inst349 ; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -2.759     ; 0.646      ;
; 3.783 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; -2.825     ; 0.646      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'FPGA_IN_SDSB-'                                                                                                                                                               ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node    ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -5.183 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.342      ; 6.447      ;
; -4.310 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.342      ; 6.074      ;
; -4.072 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.798      ; 6.119      ;
; -4.008 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.685      ; 6.103      ;
; -3.760 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.799      ; 6.124      ;
; -3.718 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.707      ; 6.273      ;
; -3.696 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.798      ; 6.112      ;
; -3.692 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.798      ; 6.119      ;
; -3.580 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.684      ; 6.116      ;
; -3.578 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.682      ; 6.112      ;
; -3.520 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.632      ; 6.074      ;
; -3.467 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.266      ; 6.441      ;
; -3.393 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 4.632      ; 6.447      ;
; -3.319 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 2.798      ; 5.866      ;
; -3.273 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 2.685      ; 5.868      ;
; -3.212 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.858      ; 5.742      ;
; -3.005 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 2.799      ; 5.869      ;
; -2.975 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 2.798      ; 5.891      ;
; -2.963 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.774      ; 5.409      ;
; -2.955 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 2.707      ; 6.010      ;
; -2.939 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 2.798      ; 5.866      ;
; -2.862 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 2.684      ; 5.898      ;
; -2.857 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 2.682      ; 5.891      ;
; -2.812 ; spi_16bit_master:inst347|busy ; inst387    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.500        ; 1.565      ; 4.867      ;
; -2.796 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.774      ; 5.742      ;
; -2.774 ; FPGA_IN_BOARD_RESET-          ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.553      ; 6.088      ;
; -2.760 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.500        ; 0.256      ; 3.426      ;
; -2.739 ; FPGA_IN_BOARD_RESET-          ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.797      ; 6.142      ;
; -2.700 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.500        ; 0.977      ; 4.087      ;
; -2.697 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.500        ; 0.319      ; 3.426      ;
; -2.652 ; FPGA_IN_BOARD_RESET-          ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.819      ; 6.206      ;
; -2.645 ; FPGA_IN_BOARD_RESET-          ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.551      ; 6.036      ;
; -2.637 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.500        ; 1.040      ; 4.087      ;
; -2.619 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.771      ; 6.103      ;
; -2.619 ; FPGA_IN_BOARD_RESET-          ; inst489    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.770      ; 6.103      ;
; -2.618 ; FPGA_IN_BOARD_RESET-          ; inst486    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.771      ; 6.102      ;
; -2.617 ; FPGA_IN_BOARD_RESET-          ; inst483    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.771      ; 6.102      ;
; -2.616 ; FPGA_IN_BOARD_RESET-          ; inst485    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.772      ; 6.102      ;
; -2.613 ; FPGA_IN_BOARD_RESET-          ; inst482    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.773      ; 6.100      ;
; -2.600 ; FPGA_IN_BOARD_RESET-          ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.798      ; 6.144      ;
; -2.587 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.266      ; 6.061      ;
; -2.575 ; FPGA_IN_BOARD_RESET-          ; inst436    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.113      ; 6.315      ;
; -2.542 ; FPGA_IN_BOARD_RESET-          ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.796      ; 6.098      ;
; -2.496 ; FPGA_IN_BOARD_RESET-          ; inst438    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.113      ; 6.310      ;
; -2.478 ; FPGA_IN_BOARD_RESET-          ; inst272    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.676      ; 6.644      ;
; -2.467 ; spi_16bit_master:inst347|busy ; inst377    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.500        ; 1.910      ; 4.867      ;
; -2.459 ; FPGA_IN_BOARD_RESET-          ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.795      ; 6.093      ;
; -2.427 ; FPGA_IN_BOARD_RESET-          ; inst437    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.931      ; 5.832      ;
; -2.417 ; FPGA_IN_BOARD_RESET-          ; inst471    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.782      ; 5.770      ;
; -2.404 ; FPGA_IN_BOARD_RESET-          ; inst478    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.733      ; 5.876      ;
; -2.379 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.858      ; 5.409      ;
; -2.359 ; FPGA_IN_BOARD_RESET-          ; inst424    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.857      ; 5.835      ;
; -2.348 ; FPGA_IN_BOARD_RESET-          ; inst426    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.858      ; 5.833      ;
; -2.296 ; FPGA_IN_BOARD_RESET-          ; inst397    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.527      ; 5.577      ;
; -2.295 ; FPGA_IN_BOARD_RESET-          ; inst184    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.842      ; 5.885      ;
; -2.282 ; FPGA_IN_BOARD_RESET-          ; inst397    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.861      ; 5.897      ;
; -2.255 ; FPGA_IN_BOARD_RESET-          ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.806      ; 5.661      ;
; -2.251 ; FPGA_IN_BOARD_RESET-          ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.544      ; 5.565      ;
; -2.250 ; FPGA_IN_BOARD_RESET-          ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.735      ; 5.746      ;
; -2.249 ; FPGA_IN_BOARD_RESET-          ; inst487    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.388      ; 5.198      ;
; -2.246 ; FPGA_IN_BOARD_RESET-          ; inst429    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.857      ; 5.743      ;
; -2.228 ; FPGA_IN_BOARD_RESET-          ; inst422    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.018      ; 6.109      ;
; -2.224 ; FPGA_IN_BOARD_RESET-          ; inst433    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.839      ; 5.844      ;
; -2.224 ; FPGA_IN_BOARD_RESET-          ; inst434    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.844      ; 5.848      ;
; -2.223 ; FPGA_IN_BOARD_RESET-          ; inst432    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.845      ; 5.849      ;
; -2.218 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.399      ; 5.866      ;
; -2.218 ; FPGA_IN_BOARD_RESET-          ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.343      ; 5.331      ;
; -2.209 ; FPGA_IN_BOARD_RESET-          ; inst424    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.773      ; 5.601      ;
; -2.208 ; FPGA_IN_BOARD_RESET-          ; inst471    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.708      ; 5.487      ;
; -2.206 ; FPGA_IN_BOARD_RESET-          ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.979      ; 5.791      ;
; -2.203 ; FPGA_IN_BOARD_RESET-          ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.741      ; 5.690      ;
; -2.201 ; FPGA_IN_BOARD_RESET-          ; inst184    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.277      ; 6.226      ;
; -2.194 ; FPGA_IN_BOARD_RESET-          ; inst435    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.778      ; 5.834      ;
; -2.183 ; FPGA_IN_BOARD_RESET-          ; inst345    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.802      ; 6.475      ;
; -2.182 ; FPGA_IN_BOARD_RESET-          ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.733      ; 5.755      ;
; -2.172 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.286      ; 5.868      ;
; -2.171 ; FPGA_IN_BOARD_RESET-          ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.341      ; 5.359      ;
; -2.170 ; FPGA_IN_BOARD_RESET-          ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.340      ; 5.358      ;
; -2.169 ; FPGA_IN_BOARD_RESET-          ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.542      ; 5.558      ;
; -2.168 ; FPGA_IN_BOARD_RESET-          ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.541      ; 5.557      ;
; -2.166 ; FPGA_IN_BOARD_RESET-          ; inst170[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.841      ; 5.634      ;
; -2.162 ; FPGA_IN_BOARD_RESET-          ; inst426    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.774      ; 5.563      ;
; -2.156 ; FPGA_IN_BOARD_RESET-          ; inst170[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.842      ; 5.632      ;
; -2.153 ; FPGA_IN_BOARD_RESET-          ; inst253[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.740      ; 5.731      ;
; -2.150 ; FPGA_IN_BOARD_RESET-          ; inst439    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.780      ; 5.549      ;
; -2.148 ; FPGA_IN_BOARD_RESET-          ; inst423    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.019      ; 6.030      ;
; -2.145 ; FPGA_IN_BOARD_RESET-          ; inst436    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.162      ; 5.934      ;
; -2.142 ; FPGA_IN_BOARD_RESET-          ; inst208    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.678      ; 5.570      ;
; -2.136 ; FPGA_IN_BOARD_RESET-          ; inst184    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.842      ; 6.226      ;
; -2.128 ; FPGA_IN_BOARD_RESET-          ; inst425    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.856      ; 5.846      ;
; -2.127 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.980      ; 5.820      ;
; -2.127 ; FPGA_IN_BOARD_RESET-          ; inst489    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.979      ; 5.820      ;
; -2.126 ; FPGA_IN_BOARD_RESET-          ; inst486    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.980      ; 5.819      ;
; -2.125 ; FPGA_IN_BOARD_RESET-          ; inst483    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.980      ; 5.819      ;
; -2.124 ; FPGA_IN_BOARD_RESET-          ; inst485    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.981      ; 5.819      ;
; -2.121 ; FPGA_IN_BOARD_RESET-          ; inst482    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.982      ; 5.817      ;
; -2.116 ; FPGA_IN_BOARD_RESET-          ; inst397    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 3.527      ; 5.897      ;
; -2.113 ; FPGA_IN_BOARD_RESET-          ; inst182    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.152      ; 6.002      ;
; -2.112 ; FPGA_IN_BOARD_RESET-          ; inst209    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 4.151      ; 6.003      ;
; -2.108 ; FPGA_IN_BOARD_RESET-          ; inst437    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 3.980      ; 5.562      ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'FPGA_IN_CDSB-'                                                                                                                                                               ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node    ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -5.145 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.380      ; 6.447      ;
; -4.272 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.380      ; 6.074      ;
; -3.723 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.147      ; 6.119      ;
; -3.659 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.034      ; 6.103      ;
; -3.594 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.417     ; 4.087      ;
; -3.531 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.354     ; 4.087      ;
; -3.525 ; FPGA_IN_BOARD_RESET-          ; inst478    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.612      ; 5.876      ;
; -3.429 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.304      ; 6.441      ;
; -3.411 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.148      ; 6.124      ;
; -3.377 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.693      ; 5.742      ;
; -3.369 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.056      ; 6.273      ;
; -3.347 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.147      ; 6.112      ;
; -3.343 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.147      ; 6.119      ;
; -3.231 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.033      ; 6.116      ;
; -3.229 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.031      ; 6.112      ;
; -2.970 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.147      ; 5.866      ;
; -2.924 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.034      ; 5.868      ;
; -2.904 ; spi_16bit_master:inst347|busy ; inst377    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; 0.500        ; 1.473      ; 4.867      ;
; -2.717 ; FPGA_IN_BOARD_RESET-          ; inst184    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.761      ; 6.226      ;
; -2.703 ; FPGA_IN_BOARD_RESET-          ; inst478    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.612      ; 5.554      ;
; -2.690 ; FPGA_IN_BOARD_RESET-          ; inst158[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.223      ; 5.551      ;
; -2.673 ; FPGA_IN_BOARD_RESET-          ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.654      ; 6.088      ;
; -2.656 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.148      ; 5.869      ;
; -2.646 ; FPGA_IN_BOARD_RESET-          ; inst471    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.270      ; 5.487      ;
; -2.642 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.500        ; 0.374      ; 3.426      ;
; -2.638 ; FPGA_IN_BOARD_RESET-          ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.898      ; 6.142      ;
; -2.626 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.147      ; 5.891      ;
; -2.620 ; FPGA_IN_BOARD_RESET-          ; inst397    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.523      ; 5.897      ;
; -2.616 ; FPGA_IN_BOARD_RESET-          ; inst158[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.330      ; 5.566      ;
; -2.607 ; FPGA_IN_BOARD_RESET-          ; inst436    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.081      ; 6.315      ;
; -2.606 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.501      ; 5.820      ;
; -2.606 ; FPGA_IN_BOARD_RESET-          ; inst489    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.500      ; 5.820      ;
; -2.606 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.056      ; 6.010      ;
; -2.605 ; FPGA_IN_BOARD_RESET-          ; inst486    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.501      ; 5.819      ;
; -2.604 ; FPGA_IN_BOARD_RESET-          ; inst483    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.501      ; 5.819      ;
; -2.603 ; FPGA_IN_BOARD_RESET-          ; inst485    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.502      ; 5.819      ;
; -2.600 ; FPGA_IN_BOARD_RESET-          ; inst482    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.503      ; 5.817      ;
; -2.590 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.147      ; 5.866      ;
; -2.579 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.500        ; 0.437      ; 3.426      ;
; -2.561 ; FPGA_IN_BOARD_RESET-          ; inst182    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.071      ; 6.369      ;
; -2.560 ; FPGA_IN_BOARD_RESET-          ; inst209    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.070      ; 6.370      ;
; -2.551 ; FPGA_IN_BOARD_RESET-          ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.920      ; 6.206      ;
; -2.549 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.304      ; 6.061      ;
; -2.544 ; FPGA_IN_BOARD_RESET-          ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.652      ; 6.036      ;
; -2.544 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.693      ; 5.409      ;
; -2.528 ; FPGA_IN_BOARD_RESET-          ; inst438    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.081      ; 6.310      ;
; -2.524 ; FPGA_IN_BOARD_RESET-          ; inst424    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.692      ; 5.835      ;
; -2.513 ; FPGA_IN_BOARD_RESET-          ; inst426    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.693      ; 5.833      ;
; -2.513 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.033      ; 5.898      ;
; -2.508 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.031      ; 5.891      ;
; -2.499 ; FPGA_IN_BOARD_RESET-          ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.899      ; 6.144      ;
; -2.468 ; FPGA_IN_BOARD_RESET-          ; inst404    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.364      ; 5.546      ;
; -2.466 ; FPGA_IN_BOARD_RESET-          ; inst208    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.597      ; 5.813      ;
; -2.465 ; FPGA_IN_BOARD_RESET-          ; inst408    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.368      ; 5.546      ;
; -2.462 ; FPGA_IN_BOARD_RESET-          ; inst406    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.369      ; 5.545      ;
; -2.459 ; FPGA_IN_BOARD_RESET-          ; inst437    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.899      ; 5.832      ;
; -2.458 ; FPGA_IN_BOARD_RESET-          ; inst158[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.333      ; 5.572      ;
; -2.457 ; FPGA_IN_BOARD_RESET-          ; inst409    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.374      ; 5.544      ;
; -2.456 ; FPGA_IN_BOARD_RESET-          ; inst158[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.332      ; 5.569      ;
; -2.452 ; FPGA_IN_BOARD_RESET-          ; inst405    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.376      ; 5.543      ;
; -2.451 ; FPGA_IN_BOARD_RESET-          ; inst403    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.377      ; 5.543      ;
; -2.451 ; FPGA_IN_BOARD_RESET-          ; inst183    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.306      ; 6.590      ;
; -2.446 ; FPGA_IN_BOARD_RESET-          ; inst158[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.463      ; 5.529      ;
; -2.441 ; FPGA_IN_BOARD_RESET-          ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.897      ; 6.098      ;
; -2.429 ; FPGA_IN_BOARD_RESET-          ; inst471    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.270      ; 5.770      ;
; -2.428 ; FPGA_IN_BOARD_RESET-          ; inst407    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.374      ; 5.508      ;
; -2.426 ; FPGA_IN_BOARD_RESET-          ; inst188    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.593      ; 5.792      ;
; -2.424 ; FPGA_IN_BOARD_RESET-          ; inst185    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.599      ; 5.786      ;
; -2.413 ; FPGA_IN_BOARD_RESET-          ; inst186    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.599      ; 5.786      ;
; -2.411 ; FPGA_IN_BOARD_RESET-          ; inst429    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.692      ; 5.743      ;
; -2.404 ; FPGA_IN_BOARD_RESET-          ; inst158[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.590      ; 5.776      ;
; -2.403 ; FPGA_IN_BOARD_RESET-          ; inst468    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.120      ; 6.013      ;
; -2.393 ; FPGA_IN_BOARD_RESET-          ; inst422    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.853      ; 6.109      ;
; -2.390 ; FPGA_IN_BOARD_RESET-          ; inst158[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.591      ; 5.759      ;
; -2.389 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.501      ; 6.103      ;
; -2.389 ; FPGA_IN_BOARD_RESET-          ; inst489    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.500      ; 6.103      ;
; -2.388 ; FPGA_IN_BOARD_RESET-          ; inst486    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.501      ; 6.102      ;
; -2.387 ; FPGA_IN_BOARD_RESET-          ; inst483    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.501      ; 6.102      ;
; -2.386 ; FPGA_IN_BOARD_RESET-          ; inst485    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.502      ; 6.102      ;
; -2.383 ; FPGA_IN_BOARD_RESET-          ; inst482    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.503      ; 6.100      ;
; -2.382 ; FPGA_IN_BOARD_RESET-          ; inst197    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.118      ; 5.005      ;
; -2.358 ; FPGA_IN_BOARD_RESET-          ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.896      ; 6.093      ;
; -2.336 ; FPGA_IN_BOARD_RESET-          ; inst277[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.414      ; 5.523      ;
; -2.313 ; FPGA_IN_BOARD_RESET-          ; inst423    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.854      ; 6.030      ;
; -2.293 ; FPGA_IN_BOARD_RESET-          ; inst425    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.691      ; 5.846      ;
; -2.256 ; FPGA_IN_BOARD_RESET-          ; inst433    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.807      ; 5.844      ;
; -2.256 ; FPGA_IN_BOARD_RESET-          ; inst434    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.812      ; 5.848      ;
; -2.255 ; FPGA_IN_BOARD_RESET-          ; inst432    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.813      ; 5.849      ;
; -2.255 ; FPGA_IN_BOARD_RESET-          ; inst427    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.863      ; 5.855      ;
; -2.241 ; FPGA_IN_BOARD_RESET-          ; inst158[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.456      ; 5.558      ;
; -2.226 ; FPGA_IN_BOARD_RESET-          ; inst487    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.118      ; 4.905      ;
; -2.226 ; FPGA_IN_BOARD_RESET-          ; inst435    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.746      ; 5.834      ;
; -2.222 ; FPGA_IN_BOARD_RESET-          ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.573      ; 5.565      ;
; -2.212 ; FPGA_IN_BOARD_RESET-          ; inst411    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.426      ; 5.333      ;
; -2.205 ; FPGA_IN_BOARD_RESET-          ; inst170[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.543      ; 5.375      ;
; -2.200 ; FPGA_IN_BOARD_RESET-          ; inst402    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.475      ; 5.394      ;
; -2.198 ; FPGA_IN_BOARD_RESET-          ; inst407    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.374      ; 5.778      ;
; -2.194 ; FPGA_IN_BOARD_RESET-          ; inst170[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.544      ; 5.372      ;
; -2.188 ; FPGA_IN_BOARD_RESET-          ; inst195    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.174      ; 5.115      ;
; -2.182 ; FPGA_IN_BOARD_RESET-          ; inst439    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.748      ; 5.549      ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                    ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.783 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 1.192      ; 6.475      ;
; -4.783 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 1.192      ; 6.475      ;
; -4.087 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 1.192      ; 6.279      ;
; -4.087 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 1.192      ; 6.279      ;
; -3.991 ; inst358              ; inst349 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.041     ; 4.970      ;
; -3.988 ; inst358              ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.038     ; 4.970      ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'ps2_keyboard_to_ascii:inst162|ascii_new'                                                                                                     ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                      ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.634 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -1.037     ; 3.527      ;
; -3.488 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.891     ; 3.527      ;
; -3.408 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.733     ; 3.605      ;
; -3.323 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.710     ; 3.543      ;
; -3.262 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.587     ; 3.605      ;
; -3.246 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.855     ; 3.321      ;
; -3.177 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.564     ; 3.543      ;
; -3.159 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.500        ; 1.182      ; 4.841      ;
; -3.100 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.709     ; 3.321      ;
; -3.072 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.871     ; 3.131      ;
; -3.041 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.804     ; 3.167      ;
; -3.003 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.869     ; 3.064      ;
; -2.956 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -1.041     ; 2.845      ;
; -2.926 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.725     ; 3.131      ;
; -2.895 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.658     ; 3.167      ;
; -2.857 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.723     ; 3.064      ;
; -2.810 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.895     ; 2.845      ;
; -2.750 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.858     ; 2.822      ;
; -2.661 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.857     ; 2.734      ;
; -2.636 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; 1.182      ; 4.818      ;
; -2.604 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.712     ; 2.822      ;
; -2.515 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.711     ; 2.734      ;
; -1.344 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.500        ; 1.182      ; 3.026      ;
; -0.877 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; 1.182      ; 3.059      ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'FPGA_IN_BOARD_RESET-'                                                                                                                              ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node           ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -3.325 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.389      ; 4.624      ;
; -3.312 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.510      ; 4.732      ;
; -3.221 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.385      ; 4.516      ;
; -3.179 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.535      ; 4.624      ;
; -3.166 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.656      ; 4.732      ;
; -3.108 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.492      ; 4.510      ;
; -3.097 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.716      ; 4.723      ;
; -3.082 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.416      ; 4.408      ;
; -3.075 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.531      ; 4.516      ;
; -3.064 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.693      ; 4.667      ;
; -2.962 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.638      ; 4.510      ;
; -2.952 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.571      ; 4.433      ;
; -2.951 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.862      ; 4.723      ;
; -2.936 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.562      ; 4.408      ;
; -2.926 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 2.402      ; 5.818      ;
; -2.918 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.839      ; 4.667      ;
; -2.892 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.490      ; 4.292      ;
; -2.828 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.569      ; 4.307      ;
; -2.825 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 2.608      ; 5.923      ;
; -2.815 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.622      ; 4.347      ;
; -2.806 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.717      ; 4.433      ;
; -2.798 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.555      ; 4.263      ;
; -2.785 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.568      ; 4.263      ;
; -2.746 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.636      ; 4.292      ;
; -2.741 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 2.402      ; 6.133      ;
; -2.682 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.715      ; 4.307      ;
; -2.669 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.768      ; 4.347      ;
; -2.652 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.701      ; 4.263      ;
; -2.639 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.714      ; 4.263      ;
; -2.518 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.253      ; 3.681      ;
; -2.502 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.365      ; 4.777      ;
; -2.400 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.250      ; 3.560      ;
; -2.400 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 2.608      ; 5.998      ;
; -2.395 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.557      ; 3.862      ;
; -2.385 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.482      ; 4.777      ;
; -2.372 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.399      ; 3.681      ;
; -2.254 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.396      ; 3.560      ;
; -2.249 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.703      ; 3.862      ;
; -2.179 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 2.608      ; 5.277      ;
; -2.045 ; Microcomputer:inst|T80s:cpu1|RD_n   ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.530     ; 2.505      ;
; -1.877 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 2.608      ; 5.475      ;
; -1.864 ; Microcomputer:inst|T80s:cpu1|WR_n   ; inst143~_emulated ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.295      ; 4.149      ;
; -1.249 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.071      ; 3.310      ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                       ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.196 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.066      ; 3.702      ;
; -3.196 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.066      ; 3.702      ;
; -3.196 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.066      ; 3.702      ;
; -3.196 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.066      ; 3.702      ;
; -3.196 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.066      ; 3.702      ;
; -3.196 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.066      ; 3.702      ;
; -3.196 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.066      ; 3.702      ;
; -3.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.066      ; 4.025      ;
; -3.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.066      ; 4.025      ;
; -3.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.066      ; 4.025      ;
; -3.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.066      ; 4.025      ;
; -3.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.066      ; 4.025      ;
; -3.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.066      ; 4.025      ;
; -3.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.066      ; 4.025      ;
; -2.064 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.382      ; 4.396      ;
; -2.064 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.382      ; 4.396      ;
; -2.064 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.382      ; 4.396      ;
; -2.064 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.382      ; 4.396      ;
; -2.020 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.064      ; 2.524      ;
; -2.020 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.064      ; 2.524      ;
; -2.020 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.064      ; 2.524      ;
; -1.988 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.431      ; 2.859      ;
; -1.988 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.431      ; 2.859      ;
; -1.988 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.431      ; 2.859      ;
; -1.960 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.062      ; 2.462      ;
; -1.960 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.062      ; 2.462      ;
; -1.960 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.062      ; 2.462      ;
; -1.960 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.062      ; 2.462      ;
; -1.960 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.062      ; 2.462      ;
; -1.960 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.062      ; 2.462      ;
; -1.960 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.062      ; 2.462      ;
; -1.953 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.065      ; 2.458      ;
; -1.953 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.065      ; 2.458      ;
; -1.953 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.065      ; 2.458      ;
; -1.942 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.065      ; 2.447      ;
; -1.938 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.368      ; 4.256      ;
; -1.935 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.064      ; 2.439      ;
; -1.876 ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.707     ; 2.119      ;
; -1.688 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.403      ; 2.531      ;
; -1.688 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.403      ; 2.531      ;
; -1.688 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.403      ; 2.531      ;
; -1.682 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.445     ; 2.187      ;
; -1.668 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.445     ; 2.173      ;
; -1.616 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.406      ; 2.462      ;
; -1.608 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.064      ; 2.612      ;
; -1.608 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.064      ; 2.612      ;
; -1.608 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.064      ; 2.612      ;
; -1.588 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.441      ; 2.469      ;
; -1.586 ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108                                   ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.223     ; 2.313      ;
; -1.578 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.431      ; 2.949      ;
; -1.578 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.431      ; 2.949      ;
; -1.578 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.431      ; 2.949      ;
; -1.573 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.434      ; 2.447      ;
; -1.573 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.434      ; 2.447      ;
; -1.573 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.434      ; 2.447      ;
; -1.573 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.434      ; 2.447      ;
; -1.573 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.434      ; 2.447      ;
; -1.573 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.434      ; 2.447      ;
; -1.573 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.434      ; 2.447      ;
; -1.573 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.434      ; 2.447      ;
; -1.573 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.434      ; 2.447      ;
; -1.570 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.382      ; 3.902      ;
; -1.570 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.382      ; 3.902      ;
; -1.570 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.382      ; 3.902      ;
; -1.570 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.382      ; 3.902      ;
; -1.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.436      ; 2.442      ;
; -1.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.436      ; 2.442      ;
; -1.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.436      ; 2.442      ;
; -1.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.436      ; 2.442      ;
; -1.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.436      ; 2.442      ;
; -1.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.436      ; 2.442      ;
; -1.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.436      ; 2.442      ;
; -1.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.436      ; 2.442      ;
; -1.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.436      ; 2.442      ;
; -1.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.436      ; 2.442      ;
; -1.552 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.466      ; 2.458      ;
; -1.550 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.065      ; 2.555      ;
; -1.550 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.065      ; 2.555      ;
; -1.550 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.065      ; 2.555      ;
; -1.541 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.065      ; 2.546      ;
; -1.534 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.064      ; 2.538      ;
; -1.532 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.062      ; 2.534      ;
; -1.532 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.062      ; 2.534      ;
; -1.532 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.062      ; 2.534      ;
; -1.532 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.062      ; 2.534      ;
; -1.532 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.062      ; 2.534      ;
; -1.532 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.062      ; 2.534      ;
; -1.532 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.062      ; 2.534      ;
; -1.492 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.439      ; 2.371      ;
; -1.492 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.439      ; 2.371      ;
; -1.444 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.368      ; 3.762      ;
; -1.434 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.445     ; 1.939      ;
; -1.392 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.382      ; 3.724      ;
; -1.392 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.382      ; 3.724      ;
; -1.392 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.382      ; 3.724      ;
; -1.392 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.382      ; 3.724      ;
; -1.379 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.433      ; 2.252      ;
; -1.313 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.445     ; 1.818      ;
; -1.266 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.368      ; 3.584      ;
; -1.258 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.382      ; 3.590      ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.544   ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.029      ; 6.013      ;
; -2.544   ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.029      ; 6.013      ;
; -2.043   ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.029      ; 6.012      ;
; -2.043   ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.029      ; 6.012      ;
; -0.327   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.023      ; 3.790      ;
; -0.228   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.034      ; 3.702      ;
; -0.213   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.029      ; 3.682      ;
; -0.213   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.029      ; 3.682      ;
; -0.213   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.028      ; 3.681      ;
; -0.208   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.027      ; 3.675      ;
; -0.208   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.027      ; 3.675      ;
; -0.208   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.027      ; 3.675      ;
; -0.208   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.027      ; 3.675      ;
; -0.208   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.027      ; 3.675      ;
; -0.208   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.027      ; 3.675      ;
; -0.103   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.028      ; 3.571      ;
; -0.051   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.034      ; 4.025      ;
; -0.050   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.023      ; 4.013      ;
; 0.032    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.029      ; 3.937      ;
; 0.032    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.029      ; 3.937      ;
; 0.037    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.028      ; 3.931      ;
; 0.072    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.389      ; 3.757      ;
; 0.154    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.027      ; 3.813      ;
; 0.154    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.027      ; 3.813      ;
; 0.154    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.027      ; 3.813      ;
; 0.154    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.027      ; 3.813      ;
; 0.154    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.027      ; 3.813      ;
; 0.154    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.027      ; 3.813      ;
; 0.230    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.028      ; 3.738      ;
; 0.358    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.389      ; 3.971      ;
; 95.579   ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.324     ; 4.087      ;
; 95.579   ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.324     ; 4.087      ;
; 2495.842 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 2500.000     ; -0.061     ; 4.087      ;
; 2495.842 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 2500.000     ; -0.061     ; 4.087      ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                              ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.508 ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.065      ; 6.013      ;
; -2.508 ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.065      ; 6.013      ;
; -2.007 ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.065      ; 6.012      ;
; -2.007 ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.065      ; 6.012      ;
; -0.291 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.059      ; 3.790      ;
; -0.192 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.070      ; 3.702      ;
; -0.177 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.065      ; 3.682      ;
; -0.177 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.065      ; 3.682      ;
; -0.177 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.064      ; 3.681      ;
; -0.172 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.063      ; 3.675      ;
; -0.172 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.063      ; 3.675      ;
; -0.172 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.063      ; 3.675      ;
; -0.172 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.063      ; 3.675      ;
; -0.172 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.063      ; 3.675      ;
; -0.172 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.063      ; 3.675      ;
; -0.067 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.064      ; 3.571      ;
; -0.015 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.070      ; 4.025      ;
; -0.014 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.059      ; 4.013      ;
; 0.068  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.065      ; 3.937      ;
; 0.068  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.065      ; 3.937      ;
; 0.073  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.064      ; 3.931      ;
; 0.108  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.425      ; 3.757      ;
; 0.190  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.063      ; 3.813      ;
; 0.190  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.063      ; 3.813      ;
; 0.190  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.063      ; 3.813      ;
; 0.190  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.063      ; 3.813      ;
; 0.190  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.063      ; 3.813      ;
; 0.190  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.063      ; 3.813      ;
; 0.266  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.064      ; 3.738      ;
; 0.394  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.425      ; 3.971      ;
; 95.678 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.225     ; 4.087      ;
; 95.678 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.225     ; 4.087      ;
; 95.842 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.061     ; 4.087      ;
; 95.842 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.061     ; 4.087      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.205  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 4.396      ;
; -2.205  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 4.396      ;
; -2.205  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 4.396      ;
; -2.205  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 4.396      ;
; -2.079  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.227      ; 4.256      ;
; -2.017  ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.848     ; 2.119      ;
; -1.792  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.555     ; 2.187      ;
; -1.778  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.555     ; 2.173      ;
; -1.727  ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.364     ; 2.313      ;
; -1.711  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 3.902      ;
; -1.711  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 3.902      ;
; -1.711  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 3.902      ;
; -1.711  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 3.902      ;
; -1.585  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.227      ; 3.762      ;
; -1.544  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.555     ; 1.939      ;
; -1.533  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 3.724      ;
; -1.533  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 3.724      ;
; -1.533  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 3.724      ;
; -1.533  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 3.724      ;
; -1.423  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.555     ; 1.818      ;
; -1.407  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.227      ; 3.584      ;
; -1.399  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 3.590      ;
; -1.399  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 3.590      ;
; -1.399  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 3.590      ;
; -1.399  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.241      ; 3.590      ;
; -1.273  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.227      ; 3.450      ;
; -1.271  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.555     ; 1.666      ;
; -1.104  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.753      ; 2.807      ;
; -1.067  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.753      ; 2.770      ;
; -0.832  ; FPGA_IN_BOARD_RESET-                       ; inst108          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.564      ; 3.836      ;
; -0.345  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.679      ; 3.464      ;
; -0.345  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.679      ; 3.464      ;
; -0.280  ; FPGA_IN_BOARD_RESET-                       ; inst108          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.564      ; 3.784      ;
; 0.242   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.679      ; 3.377      ;
; 0.242   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.679      ; 3.377      ;
; 7.233   ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.513      ; 4.270      ;
; 7.233   ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.513      ; 4.270      ;
; 7.233   ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.513      ; 4.270      ;
; 7.233   ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.513      ; 4.270      ;
; 7.359   ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.499      ; 4.130      ;
; 7.407   ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.513      ; 4.096      ;
; 7.407   ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.513      ; 4.096      ;
; 7.407   ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.513      ; 4.096      ;
; 7.407   ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.513      ; 4.096      ;
; 7.533   ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.499      ; 3.956      ;
; 16.934  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.584      ; 3.600      ;
; 16.934  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.584      ; 3.600      ;
; 17.557  ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.283     ; 2.150      ;
; 247.466 ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.746      ; 4.270      ;
; 247.466 ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.746      ; 4.270      ;
; 247.466 ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.746      ; 4.270      ;
; 247.466 ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.746      ; 4.270      ;
; 247.592 ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.732      ; 4.130      ;
; 247.640 ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.746      ; 4.096      ;
; 247.640 ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.746      ; 4.096      ;
; 247.640 ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.746      ; 4.096      ;
; 247.640 ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.746      ; 4.096      ;
; 247.766 ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.732      ; 3.956      ;
; 497.798 ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.150      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'Microcomputer:inst|cpuClock'                                                                                                                     ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                              ; Launch Clock         ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; -1.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.816      ; 4.657      ;
; -1.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.816      ; 4.657      ;
; -1.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.816      ; 4.657      ;
; -1.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.816      ; 4.657      ;
; -1.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.816      ; 4.657      ;
; -1.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.816      ; 4.657      ;
; -1.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.816      ; 4.657      ;
; -1.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.816      ; 4.657      ;
; -1.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.816      ; 4.657      ;
; -1.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.816      ; 4.657      ;
; -1.318 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.815      ; 4.623      ;
; -1.318 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.815      ; 4.623      ;
; -1.318 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.815      ; 4.623      ;
; -1.318 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.815      ; 4.623      ;
; -1.318 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.815      ; 4.623      ;
; -1.318 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.815      ; 4.623      ;
; -1.313 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.817      ; 4.620      ;
; -1.313 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.817      ; 4.620      ;
; -1.313 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.817      ; 4.620      ;
; -1.313 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.817      ; 4.620      ;
; -1.313 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.817      ; 4.620      ;
; -1.313 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.817      ; 4.620      ;
; -1.294 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[2]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.812      ; 4.596      ;
; -1.294 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[0]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.812      ; 4.596      ;
; -1.294 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.812      ; 4.596      ;
; -1.294 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Z16_r            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.812      ; 4.596      ;
; -1.294 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.812      ; 4.596      ;
; -1.294 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.812      ; 4.596      ;
; -1.262 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.788      ; 4.540      ;
; -1.262 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.788      ; 4.540      ;
; -1.242 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[10]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.815      ; 4.547      ;
; -1.242 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[11]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.815      ; 4.547      ;
; -1.242 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[14]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.815      ; 4.547      ;
; -1.242 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[15]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.815      ; 4.547      ;
; -1.240 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.796      ; 4.526      ;
; -1.240 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.796      ; 4.526      ;
; -1.240 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[12]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.796      ; 4.526      ;
; -1.236 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.806      ; 4.532      ;
; -1.236 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.806      ; 4.532      ;
; -1.236 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.806      ; 4.532      ;
; -1.234 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.797      ; 4.521      ;
; -1.234 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.797      ; 4.521      ;
; -1.234 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.797      ; 4.521      ;
; -1.219 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PreserveC_r      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.793      ; 4.502      ;
; -1.208 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.816      ; 4.514      ;
; -1.208 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.816      ; 4.514      ;
; -1.189 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.261      ; 2.940      ;
; -1.189 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.261      ; 2.940      ;
; -1.189 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.261      ; 2.940      ;
; -1.189 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.261      ; 2.940      ;
; -1.186 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.815      ; 4.491      ;
; -1.186 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.815      ; 4.491      ;
; -1.138 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|WR_n                    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.244      ; 2.872      ;
; -1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.808      ; 4.403      ;
; -1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.808      ; 4.403      ;
; -1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.808      ; 4.403      ;
; -1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.808      ; 4.403      ;
; -1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.808      ; 4.403      ;
; -1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.808      ; 4.403      ;
; -1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.808      ; 4.403      ;
; -1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.808      ; 4.403      ;
; -1.102 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.816      ; 4.408      ;
; -1.102 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.816      ; 4.408      ;
; -1.096 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[1] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.809      ; 4.395      ;
; -1.096 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[3] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.809      ; 4.395      ;
; -1.096 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[2] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.809      ; 4.395      ;
; -1.096 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[4] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.809      ; 4.395      ;
; -1.096 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[0] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.809      ; 4.395      ;
; -1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.816      ; 4.815      ;
; -1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.816      ; 4.815      ;
; -1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.816      ; 4.815      ;
; -1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.816      ; 4.815      ;
; -1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.816      ; 4.815      ;
; -1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.816      ; 4.815      ;
; -1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.816      ; 4.815      ;
; -1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.816      ; 4.815      ;
; -1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.816      ; 4.815      ;
; -1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.816      ; 4.815      ;
; -1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 2.786      ; 4.285      ;
; -0.993 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.817      ; 4.800      ;
; -0.993 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.817      ; 4.800      ;
; -0.993 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.817      ; 4.800      ;
; -0.993 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.817      ; 4.800      ;
; -0.993 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.817      ; 4.800      ;
; -0.993 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.817      ; 4.800      ;
; -0.984 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.815      ; 4.789      ;
; -0.984 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.815      ; 4.789      ;
; -0.984 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.815      ; 4.789      ;
; -0.984 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.815      ; 4.789      ;
; -0.984 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.815      ; 4.789      ;
; -0.984 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.815      ; 4.789      ;
; -0.960 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[2]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.812      ; 4.762      ;
; -0.960 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[0]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.812      ; 4.762      ;
; -0.960 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.812      ; 4.762      ;
; -0.960 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Z16_r            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.812      ; 4.762      ;
; -0.960 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.812      ; 4.762      ;
; -0.960 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.812      ; 4.762      ;
; -0.959 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.788      ; 4.737      ;
; -0.959 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.788      ; 4.737      ;
; -0.949 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 2.796      ; 4.735      ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                        ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                             ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.075 ; spi_16bit_master:inst347|busy ; inst389                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 0.246      ; 2.321      ;
; -1.075 ; spi_16bit_master:inst347|busy ; inst379                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 0.246      ; 2.321      ;
; -0.770 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.965      ; 4.225      ;
; -0.770 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.965      ; 4.225      ;
; -0.589 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.659      ; 3.738      ;
; -0.589 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.659      ; 3.738      ;
; -0.589 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.659      ; 3.738      ;
; -0.059 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.965      ; 4.014      ;
; -0.059 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.965      ; 4.014      ;
; 0.078  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.659      ; 3.571      ;
; 0.078  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.659      ; 3.571      ;
; 0.078  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.659      ; 3.571      ;
; 0.146  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.654      ; 2.998      ;
; 0.155  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.659      ; 2.994      ;
; 0.155  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.659      ; 2.994      ;
; 0.180  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.656      ; 2.966      ;
; 0.180  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.656      ; 2.966      ;
; 0.180  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.656      ; 2.966      ;
; 0.180  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.656      ; 2.966      ;
; 0.180  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.656      ; 2.966      ;
; 0.180  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.656      ; 2.966      ;
; 0.180  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.656      ; 2.966      ;
; 0.736  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.659      ; 2.913      ;
; 0.736  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.659      ; 2.913      ;
; 0.740  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.654      ; 2.904      ;
; 0.770  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.656      ; 2.876      ;
; 0.770  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.656      ; 2.876      ;
; 0.770  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.656      ; 2.876      ;
; 0.770  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.656      ; 2.876      ;
; 0.770  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.656      ; 2.876      ;
; 0.770  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.656      ; 2.876      ;
; 0.770  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.656      ; 2.876      ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                               ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.404 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.912      ; 3.786      ;
; -0.252 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 3.562      ;
; -0.179 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 3.635      ;
; -0.179 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 3.635      ;
; -0.179 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 3.635      ;
; -0.179 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 3.635      ;
; -0.179 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 3.635      ;
; -0.179 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 3.635      ;
; -0.094 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.912      ; 3.596      ;
; -0.066 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.536      ; 3.748      ;
; -0.062 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.537      ; 3.753      ;
; -0.062 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.537      ; 3.753      ;
; 0.017  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.543      ; 3.838      ;
; 0.017  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.531      ; 3.826      ;
; 0.103  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.536      ; 3.417      ;
; 0.204  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.536      ; 3.518      ;
; 0.204  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.536      ; 3.518      ;
; 0.204  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.536      ; 3.518      ;
; 0.204  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.536      ; 3.518      ;
; 0.204  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.536      ; 3.518      ;
; 0.204  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.536      ; 3.518      ;
; 0.209  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.537      ; 3.524      ;
; 0.209  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.537      ; 3.524      ;
; 0.209  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.536      ; 3.523      ;
; 0.222  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.543      ; 3.543      ;
; 0.318  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.531      ; 3.627      ;
; 1.907  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.537      ; 5.722      ;
; 1.907  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.537      ; 5.722      ;
; 2.429  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.537      ; 5.744      ;
; 2.429  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 3.537      ; 5.744      ;
; 3.218  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.324      ; 3.740      ;
; 3.218  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.324      ; 3.740      ;
; 3.511  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 3.740      ;
; 3.511  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 3.740      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'FPGA_IN_SDSB-'                                                                                                                                                        ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node    ; Launch Clock                                                                                     ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -0.361 ; FPGA_IN_BOARD_RESET- ; inst468    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.907      ; 5.744      ;
; -0.271 ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.375      ; 5.134      ;
; -0.268 ; FPGA_IN_BOARD_RESET- ; inst377    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.358      ; 6.288      ;
; -0.259 ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.533      ; 5.304      ;
; -0.244 ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.513      ; 5.299      ;
; -0.216 ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.127      ; 5.109      ;
; -0.211 ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.131      ; 5.950      ;
; -0.178 ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.233      ; 5.085      ;
; -0.178 ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.232      ; 5.084      ;
; -0.175 ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.395      ; 5.250      ;
; -0.175 ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.395      ; 5.250      ;
; -0.170 ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.640      ; 5.500      ;
; -0.165 ; FPGA_IN_BOARD_RESET- ; inst397    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.514      ; 5.379      ;
; -0.163 ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.389      ; 5.256      ;
; -0.158 ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.235      ; 5.107      ;
; -0.151 ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.641      ; 5.520      ;
; -0.150 ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.918      ; 5.966      ;
; -0.149 ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.336      ; 5.217      ;
; -0.147 ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.335      ; 5.218      ;
; -0.129 ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.887      ; 5.788      ;
; -0.128 ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.886      ; 5.788      ;
; -0.127 ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.444      ; 5.347      ;
; -0.127 ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.438      ; 5.341      ;
; -0.126 ; FPGA_IN_BOARD_RESET- ; inst434    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.442      ; 5.346      ;
; -0.121 ; FPGA_IN_BOARD_RESET- ; inst468    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.645      ; 5.722      ;
; -0.116 ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.710      ; 4.624      ;
; -0.105 ; FPGA_IN_BOARD_RESET- ; inst423    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.503      ; 5.428      ;
; -0.088 ; FPGA_IN_BOARD_RESET- ; inst438    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.723      ; 5.665      ;
; -0.087 ; FPGA_IN_BOARD_RESET- ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.642      ; 5.585      ;
; -0.087 ; FPGA_IN_BOARD_RESET- ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.643      ; 5.586      ;
; -0.087 ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.393      ; 5.336      ;
; -0.084 ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.374      ; 5.320      ;
; -0.070 ; FPGA_IN_BOARD_RESET- ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.665      ; 5.625      ;
; -0.067 ; FPGA_IN_BOARD_RESET- ; inst436    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.722      ; 5.685      ;
; -0.061 ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.336      ; 5.305      ;
; -0.043 ; FPGA_IN_BOARD_RESET- ; inst422    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.503      ; 5.490      ;
; -0.025 ; FPGA_IN_BOARD_RESET- ; inst377    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.176      ; 6.349      ;
; -0.018 ; FPGA_IN_BOARD_RESET- ; inst425    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.333      ; 5.345      ;
; -0.015 ; FPGA_IN_BOARD_RESET- ; inst424    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.335      ; 5.350      ;
; -0.003 ; FPGA_IN_BOARD_RESET- ; inst277[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.710      ; 4.737      ;
; 0.037  ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.303      ; 5.370      ;
; 0.048  ; FPGA_IN_BOARD_RESET- ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.386      ; 5.464      ;
; 0.082  ; FPGA_IN_BOARD_RESET- ; inst184    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.563      ; 5.675      ;
; 0.087  ; FPGA_IN_BOARD_RESET- ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.388      ; 5.505      ;
; 0.091  ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.190      ; 5.311      ;
; 0.103  ; FPGA_IN_BOARD_RESET- ; inst277[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.899      ; 5.032      ;
; 0.104  ; FPGA_IN_BOARD_RESET- ; inst277[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.898      ; 5.032      ;
; 0.105  ; FPGA_IN_BOARD_RESET- ; inst277[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.900      ; 5.035      ;
; 0.105  ; FPGA_IN_BOARD_RESET- ; inst277[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.899      ; 5.034      ;
; 0.109  ; FPGA_IN_BOARD_RESET- ; inst279    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.738      ; 4.877      ;
; 0.117  ; FPGA_IN_BOARD_RESET- ; inst468    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 5.907      ; 5.722      ;
; 0.134  ; FPGA_IN_BOARD_RESET- ; inst233    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.618      ; 4.782      ;
; 0.144  ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.588      ; 4.762      ;
; 0.161  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.993      ; 6.352      ;
; 0.171  ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.109      ; 5.310      ;
; 0.173  ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.107      ; 5.310      ;
; 0.173  ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.106      ; 5.309      ;
; 0.173  ; FPGA_IN_BOARD_RESET- ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.005      ; 5.208      ;
; 0.177  ; FPGA_IN_BOARD_RESET- ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.008      ; 5.215      ;
; 0.180  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.352      ; 5.730      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; inst274    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.971      ; 5.367      ;
; 0.201  ; FPGA_IN_BOARD_RESET- ; inst194    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.738      ; 4.969      ;
; 0.205  ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.348      ; 5.583      ;
; 0.212  ; FPGA_IN_BOARD_RESET- ; inst253[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.215      ; 4.457      ;
; 0.213  ; FPGA_IN_BOARD_RESET- ; inst253[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.215      ; 4.458      ;
; 0.221  ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.584      ; 4.835      ;
; 0.223  ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.328      ; 5.581      ;
; 0.227  ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.942      ; 5.367      ;
; 0.228  ; FPGA_IN_BOARD_RESET- ; inst231    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.612      ; 4.870      ;
; 0.228  ; FPGA_IN_BOARD_RESET- ; inst276    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.614      ; 4.872      ;
; 0.229  ; FPGA_IN_BOARD_RESET- ; inst262    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.609      ; 4.868      ;
; 0.230  ; FPGA_IN_BOARD_RESET- ; inst234    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.608      ; 4.868      ;
; 0.230  ; FPGA_IN_BOARD_RESET- ; inst249    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.621      ; 4.881      ;
; 0.233  ; FPGA_IN_BOARD_RESET- ; inst251    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.610      ; 4.873      ;
; 0.241  ; FPGA_IN_BOARD_RESET- ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.941      ; 5.212      ;
; 0.258  ; FPGA_IN_BOARD_RESET- ; inst253[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.941      ; 5.229      ;
; 0.275  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 5.993      ; 5.966      ;
; 0.277  ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.515      ; 5.822      ;
; 0.280  ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.514      ; 5.824      ;
; 0.287  ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.259      ; 5.576      ;
; 0.288  ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.197      ; 5.515      ;
; 0.288  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.197      ; 5.515      ;
; 0.288  ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.253      ; 5.571      ;
; 0.288  ; FPGA_IN_BOARD_RESET- ; inst434    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.257      ; 5.575      ;
; 0.290  ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 5.127      ; 5.115      ;
; 0.293  ; FPGA_IN_BOARD_RESET- ; inst377    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.358      ; 6.349      ;
; 0.300  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.191      ; 5.521      ;
; 0.301  ; FPGA_IN_BOARD_RESET- ; inst484    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.907      ; 5.238      ;
; 0.311  ; FPGA_IN_BOARD_RESET- ; inst196    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.697      ; 5.038      ;
; 0.314  ; inst358              ; inst345    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_SDSB- ; 0.000        ; 4.050      ; 4.552      ;
; 0.319  ; FPGA_IN_BOARD_RESET- ; inst387    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.832      ; 6.349      ;
; 0.320  ; FPGA_IN_BOARD_RESET- ; inst397    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.329      ; 5.679      ;
; 0.323  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.195      ; 5.548      ;
; 0.336  ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.933      ; 6.299      ;
; 0.345  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.427      ; 5.970      ;
; 0.352  ; FPGA_IN_BOARD_RESET- ; inst484    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.107      ; 5.489      ;
; 0.353  ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.151      ; 5.534      ;
; 0.354  ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.189      ; 5.573      ;
; 0.355  ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.150      ; 5.535      ;
; 0.358  ; FPGA_IN_BOARD_RESET- ; inst277[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.899      ; 5.287      ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                               ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.341 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.849      ; 3.786      ;
; -0.189 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 3.562      ;
; -0.116 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 3.635      ;
; -0.116 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 3.635      ;
; -0.116 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 3.635      ;
; -0.116 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 3.635      ;
; -0.116 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 3.635      ;
; -0.116 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 3.635      ;
; -0.031 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.849      ; 3.596      ;
; -0.003 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.473      ; 3.748      ;
; 0.001  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 3.753      ;
; 0.001  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 3.753      ;
; 0.080  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.480      ; 3.838      ;
; 0.080  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.468      ; 3.826      ;
; 0.166  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.473      ; 3.417      ;
; 0.267  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.473      ; 3.518      ;
; 0.267  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.473      ; 3.518      ;
; 0.267  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.473      ; 3.518      ;
; 0.267  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.473      ; 3.518      ;
; 0.267  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.473      ; 3.518      ;
; 0.267  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.473      ; 3.518      ;
; 0.272  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.474      ; 3.524      ;
; 0.272  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.474      ; 3.524      ;
; 0.272  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.473      ; 3.523      ;
; 0.285  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.480      ; 3.543      ;
; 0.381  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.468      ; 3.627      ;
; 1.970  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 5.722      ;
; 1.970  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.474      ; 5.722      ;
; 2.492  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.474      ; 5.744      ;
; 2.492  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.474      ; 5.744      ;
; 3.317  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 3.740      ;
; 3.317  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 3.740      ;
; 3.511  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.740      ;
; 3.511  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.740      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                              ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.254 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 3.225      ; 3.249      ;
; -0.254 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 3.225      ; 3.249      ;
; 0.227  ; FPGA_IN_BOARD_RESET-                       ; inst108                                   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 3.135      ; 3.640      ;
; 0.339  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 3.225      ; 3.342      ;
; 0.339  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 3.225      ; 3.342      ;
; 0.785  ; FPGA_IN_BOARD_RESET-                       ; inst108                                   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 3.135      ; 3.698      ;
; 0.875  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.867      ; 3.010      ;
; 0.882  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.397      ; 2.547      ;
; 0.903  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.397      ; 2.568      ;
; 0.940  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.090      ;
; 0.940  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.090      ;
; 0.940  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.090      ;
; 0.940  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.090      ;
; 1.134  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.769      ; 2.181      ;
; 1.162  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.867      ; 3.297      ;
; 1.227  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.377      ;
; 1.227  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.377      ;
; 1.227  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.377      ;
; 1.227  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.377      ;
; 1.248  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.018     ; 1.498      ;
; 1.283  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.776      ; 2.337      ;
; 1.283  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.776      ; 2.337      ;
; 1.283  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.867      ; 3.418      ;
; 1.345  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.804      ; 2.427      ;
; 1.348  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.498      ;
; 1.348  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.498      ;
; 1.348  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.498      ;
; 1.348  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.498      ;
; 1.363  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.772      ; 2.413      ;
; 1.363  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.772      ; 2.413      ;
; 1.363  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.772      ; 2.413      ;
; 1.363  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.772      ; 2.413      ;
; 1.363  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.772      ; 2.413      ;
; 1.363  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.772      ; 2.413      ;
; 1.363  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.772      ; 2.413      ;
; 1.363  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.772      ; 2.413      ;
; 1.363  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[9] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.772      ; 2.413      ;
; 1.363  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.772      ; 2.413      ;
; 1.364  ; inst92                                     ; 74165:inst103|98                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.168      ; 3.730      ;
; 1.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.770      ; 2.418      ;
; 1.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.770      ; 2.418      ;
; 1.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.770      ; 2.418      ;
; 1.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.770      ; 2.418      ;
; 1.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.770      ; 2.418      ;
; 1.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.770      ; 2.418      ;
; 1.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.770      ; 2.418      ;
; 1.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.770      ; 2.418      ;
; 1.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.770      ; 2.418      ;
; 1.381  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.777      ; 2.436      ;
; 1.388  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.741      ; 2.407      ;
; 1.390  ; inst95                                     ; 74165:inst103|98                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.168      ; 3.756      ;
; 1.429  ; inst92                                     ; 74165:inst103|70                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.183      ; 3.810      ;
; 1.429  ; inst92                                     ; 74165:inst103|79                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.183      ; 3.810      ;
; 1.429  ; inst92                                     ; 74165:inst103|84                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.183      ; 3.810      ;
; 1.429  ; inst92                                     ; 74165:inst103|93                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.183      ; 3.810      ;
; 1.450  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.738      ; 2.466      ;
; 1.450  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.738      ; 2.466      ;
; 1.450  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.738      ; 2.466      ;
; 1.455  ; inst95                                     ; 74165:inst103|70                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.183      ; 3.836      ;
; 1.455  ; inst95                                     ; 74165:inst103|79                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.183      ; 3.836      ;
; 1.455  ; inst95                                     ; 74165:inst103|84                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.183      ; 3.836      ;
; 1.455  ; inst95                                     ; 74165:inst103|93                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.183      ; 3.836      ;
; 1.459  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.867      ; 3.594      ;
; 1.478  ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108                                   ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.341      ; 2.087      ;
; 1.490  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.018     ; 1.740      ;
; 1.505  ; inst92                                     ; inst95                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.283      ; 1.986      ;
; 1.524  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.674      ;
; 1.524  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.674      ;
; 1.524  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.674      ;
; 1.524  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.882      ; 3.674      ;
; 1.596  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.018     ; 1.846      ;
; 1.604  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.769      ; 2.151      ;
; 1.711  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.776      ; 2.265      ;
; 1.711  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.776      ; 2.265      ;
; 1.720  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3                            ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.205      ; 3.193      ;
; 1.720  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4                            ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.205      ; 3.193      ;
; 1.745  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.018     ; 1.995      ;
; 1.747  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.382      ; 2.407      ;
; 1.747  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.382      ; 2.407      ;
; 1.747  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.382      ; 2.407      ;
; 1.747  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.382      ; 2.407      ;
; 1.747  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.382      ; 2.407      ;
; 1.747  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.382      ; 2.407      ;
; 1.747  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.382      ; 2.407      ;
; 1.748  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.384      ; 2.410      ;
; 1.754  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.386      ; 2.418      ;
; 1.760  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.767      ; 2.805      ;
; 1.760  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.767      ; 2.805      ;
; 1.760  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.767      ; 2.805      ;
; 1.763  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.386      ; 2.427      ;
; 1.763  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.386      ; 2.427      ;
; 1.763  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.386      ; 2.427      ;
; 1.767  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.804      ; 2.349      ;
; 1.776  ; inst92                                     ; inst95                                    ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 1.986      ;
; 1.784  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.018     ; 2.034      ;
; 1.784  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.772      ; 2.334      ;
; 1.784  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.772      ; 2.334      ;
; 1.784  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.772      ; 2.334      ;
; 1.784  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.772      ; 2.334      ;
; 1.784  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.772      ; 2.334      ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                         ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                             ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.232 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.784      ; 2.750      ;
; -0.232 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.784      ; 2.750      ;
; -0.232 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.784      ; 2.750      ;
; -0.232 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.784      ; 2.750      ;
; -0.232 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.784      ; 2.750      ;
; -0.232 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.784      ; 2.750      ;
; -0.232 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.784      ; 2.750      ;
; -0.203 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.782      ; 2.777      ;
; -0.198 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.786      ; 2.786      ;
; -0.198 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.786      ; 2.786      ;
; 0.339  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.784      ; 2.821      ;
; 0.339  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.784      ; 2.821      ;
; 0.339  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.784      ; 2.821      ;
; 0.339  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.784      ; 2.821      ;
; 0.339  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.784      ; 2.821      ;
; 0.339  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.784      ; 2.821      ;
; 0.339  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.784      ; 2.821      ;
; 0.364  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.786      ; 2.848      ;
; 0.364  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.786      ; 2.848      ;
; 0.372  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.782      ; 2.852      ;
; 0.433  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.786      ; 3.417      ;
; 0.433  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.786      ; 3.417      ;
; 0.433  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.786      ; 3.417      ;
; 0.514  ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.105      ; 3.817      ;
; 0.514  ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.105      ; 3.817      ;
; 1.078  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.786      ; 3.562      ;
; 1.078  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.786      ; 3.562      ;
; 1.078  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.786      ; 3.562      ;
; 1.197  ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.105      ; 4.000      ;
; 1.197  ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.105      ; 4.000      ;
; 1.591  ; spi_16bit_master:inst347|busy ; inst389                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.379      ; 2.138      ;
; 1.591  ; spi_16bit_master:inst347|busy ; inst379                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.379      ; 2.138      ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.137  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.108      ; 3.249      ;
; -0.137  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.108      ; 3.249      ;
; 0.373   ; FPGA_IN_BOARD_RESET-                       ; inst108          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.989      ; 3.640      ;
; 0.456   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.108      ; 3.342      ;
; 0.456   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.108      ; 3.342      ;
; 0.931   ; FPGA_IN_BOARD_RESET-                       ; inst108          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.989      ; 3.698      ;
; 1.021   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.721      ; 3.010      ;
; 1.028   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 2.547      ;
; 1.049   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 2.568      ;
; 1.086   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.090      ;
; 1.086   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.090      ;
; 1.086   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.090      ;
; 1.086   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.090      ;
; 1.308   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.721      ; 3.297      ;
; 1.365   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.498      ;
; 1.373   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.377      ;
; 1.373   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.377      ;
; 1.373   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.377      ;
; 1.373   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.377      ;
; 1.429   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.721      ; 3.418      ;
; 1.494   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.498      ;
; 1.494   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.498      ;
; 1.494   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.498      ;
; 1.494   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.498      ;
; 1.605   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.721      ; 3.594      ;
; 1.607   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.740      ;
; 1.624   ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 2.087      ;
; 1.670   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.674      ;
; 1.670   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.674      ;
; 1.670   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.674      ;
; 1.670   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.736      ; 3.674      ;
; 1.713   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.846      ;
; 1.732   ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.986      ;
; 1.776   ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.986      ;
; 1.837   ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.088      ; 3.193      ;
; 1.837   ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.088      ; 3.193      ;
; 1.862   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.995      ;
; 1.901   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 2.034      ;
; 2.014   ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.285     ; 1.997      ;
; 11.620  ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.912      ; 3.730      ;
; 11.646  ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.912      ; 3.756      ;
; 11.685  ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.927      ; 3.810      ;
; 11.685  ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.927      ; 3.810      ;
; 11.685  ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.927      ; 3.810      ;
; 11.685  ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.927      ; 3.810      ;
; 11.711  ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.927      ; 3.836      ;
; 11.711  ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.927      ; 3.836      ;
; 11.711  ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.927      ; 3.836      ;
; 11.711  ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.927      ; 3.836      ;
; 251.626 ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.906      ; 3.730      ;
; 251.652 ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.906      ; 3.756      ;
; 251.691 ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.921      ; 3.810      ;
; 251.691 ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.921      ; 3.810      ;
; 251.691 ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.921      ; 3.810      ;
; 251.691 ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.921      ; 3.810      ;
; 251.717 ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.921      ; 3.836      ;
; 251.717 ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.921      ; 3.836      ;
; 251.717 ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.921      ; 3.836      ;
; 251.717 ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.921      ; 3.836      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'Microcomputer:inst|cpuClock'                                                                                                                  ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                                           ; Launch Clock         ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; 0.166 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.933      ; 3.297      ;
; 0.166 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.933      ; 3.297      ;
; 0.421 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.933      ; 3.552      ;
; 0.421 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.933      ; 3.552      ;
; 0.421 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.933      ; 3.552      ;
; 0.421 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.933      ; 3.552      ;
; 0.439 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.569      ;
; 0.439 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.569      ;
; 0.439 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.569      ;
; 0.439 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.569      ;
; 0.452 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.935      ; 3.585      ;
; 0.452 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.935      ; 3.585      ;
; 0.458 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.918      ; 3.574      ;
; 0.466 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.596      ;
; 0.466 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.596      ;
; 0.466 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.596      ;
; 0.466 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.596      ;
; 0.466 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|RD_n                 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.596      ;
; 0.485 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.939      ; 3.622      ;
; 0.485 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.939      ; 3.622      ;
; 0.486 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.929      ; 3.613      ;
; 0.486 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.952      ; 3.636      ;
; 0.486 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.929      ; 3.613      ;
; 0.495 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.935      ; 3.628      ;
; 0.495 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.935      ; 3.628      ;
; 0.495 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.935      ; 3.628      ;
; 0.495 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.935      ; 3.628      ;
; 0.495 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.935      ; 3.628      ;
; 0.497 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[3]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.940      ; 3.635      ;
; 0.497 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Save_ALU_r    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.940      ; 3.635      ;
; 0.497 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.940      ; 3.635      ;
; 0.497 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.940      ; 3.635      ;
; 0.501 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.919      ; 3.618      ;
; 0.502 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.632      ;
; 0.509 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.639      ;
; 0.509 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.639      ;
; 0.509 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.639      ;
; 0.511 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.929      ; 3.638      ;
; 0.511 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.929      ; 3.638      ;
; 0.525 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.941      ; 3.664      ;
; 0.528 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 2.933      ; 3.159      ;
; 0.528 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 2.933      ; 3.159      ;
; 0.530 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.936      ; 3.664      ;
; 0.539 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.940      ; 3.677      ;
; 0.539 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Arith16_r     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.912      ; 3.649      ;
; 0.539 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.912      ; 3.649      ;
; 0.539 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.912      ; 3.649      ;
; 0.544 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IStatus[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.921      ; 3.663      ;
; 0.544 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IStatus[1]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.921      ; 3.663      ;
; 0.547 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[1]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.922      ; 3.667      ;
; 0.551 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.937      ; 3.686      ;
; 0.551 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.937      ; 3.686      ;
; 0.551 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.937      ; 3.686      ;
; 0.552 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.931      ; 3.681      ;
; 0.552 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[1] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.931      ; 3.681      ;
; 0.552 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.931      ; 3.681      ;
; 0.558 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.688      ;
; 0.558 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.688      ;
; 0.558 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t1  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.688      ;
; 0.558 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.688      ;
; 0.558 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t2  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.932      ; 3.688      ;
; 0.565 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I_RXDD        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.942      ; 3.705      ;
; 0.567 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.944      ; 3.709      ;
; 0.567 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.944      ; 3.709      ;
; 0.567 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.944      ; 3.709      ;
; 0.567 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.944      ; 3.709      ;
; 0.567 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.944      ; 3.709      ;
; 0.567 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.944      ; 3.709      ;
; 0.567 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.944      ; 3.709      ;
; 0.573 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.928      ; 3.699      ;
; 0.592 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.929      ; 3.719      ;
; 0.602 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.916      ; 3.716      ;
; 0.629 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[0]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.927      ; 3.754      ;
; 0.629 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.927      ; 3.754      ;
; 0.629 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.927      ; 3.754      ;
; 0.629 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.927      ; 3.754      ;
; 0.632 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.928      ; 3.758      ;
; 0.632 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.928      ; 3.758      ;
; 0.632 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.928      ; 3.758      ;
; 0.632 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.928      ; 3.758      ;
; 0.632 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.928      ; 3.758      ;
; 0.647 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.952      ; 3.797      ;
; 0.651 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.939      ; 3.788      ;
; 0.651 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.939      ; 3.788      ;
; 0.651 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.939      ; 3.788      ;
; 0.651 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.939      ; 3.788      ;
; 0.671 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.929      ; 3.798      ;
; 0.671 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.929      ; 3.798      ;
; 0.671 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.929      ; 3.798      ;
; 0.671 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.929      ; 3.798      ;
; 0.688 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.926      ; 3.812      ;
; 0.688 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[1]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.926      ; 3.812      ;
; 0.688 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.926      ; 3.812      ;
; 0.688 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.926      ; 3.812      ;
; 0.689 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.927      ; 3.814      ;
; 0.689 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.927      ; 3.814      ;
; 0.689 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.927      ; 3.814      ;
; 0.689 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.927      ; 3.814      ;
; 0.692 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.946      ; 3.836      ;
; 0.692 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 2.946      ; 3.836      ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'FPGA_IN_CDSB-'                                                                                                                                                       ;
+-------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack ; From Node            ; To Node    ; Launch Clock                                                                                     ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; 0.699 ; FPGA_IN_BOARD_RESET- ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.479      ; 5.208      ;
; 0.703 ; FPGA_IN_BOARD_RESET- ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.482      ; 5.215      ;
; 0.719 ; FPGA_IN_BOARD_RESET- ; inst279    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.128      ; 4.877      ;
; 0.738 ; FPGA_IN_BOARD_RESET- ; inst253[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.689      ; 4.457      ;
; 0.739 ; FPGA_IN_BOARD_RESET- ; inst253[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.689      ; 4.458      ;
; 0.744 ; FPGA_IN_BOARD_RESET- ; inst233    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.008      ; 4.782      ;
; 0.767 ; FPGA_IN_BOARD_RESET- ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.415      ; 5.212      ;
; 0.784 ; FPGA_IN_BOARD_RESET- ; inst253[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.415      ; 5.229      ;
; 0.838 ; FPGA_IN_BOARD_RESET- ; inst231    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.002      ; 4.870      ;
; 0.838 ; FPGA_IN_BOARD_RESET- ; inst276    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.004      ; 4.872      ;
; 0.839 ; FPGA_IN_BOARD_RESET- ; inst262    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.999      ; 4.868      ;
; 0.840 ; FPGA_IN_BOARD_RESET- ; inst234    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.998      ; 4.868      ;
; 0.840 ; FPGA_IN_BOARD_RESET- ; inst249    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.011      ; 4.881      ;
; 0.843 ; FPGA_IN_BOARD_RESET- ; inst251    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.000      ; 4.873      ;
; 0.846 ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.065      ; 5.109      ;
; 1.048 ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.684      ; 4.762      ;
; 1.222 ; FPGA_IN_BOARD_RESET- ; inst274    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.215      ; 5.635      ;
; 1.225 ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.879      ; 5.134      ;
; 1.237 ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.037      ; 5.304      ;
; 1.248 ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.524      ; 5.970      ;
; 1.253 ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.184      ; 5.635      ;
; 1.270 ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.999      ; 5.299      ;
; 1.352 ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.065      ; 5.115      ;
; 1.361 ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.694      ; 5.085      ;
; 1.361 ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.693      ; 5.084      ;
; 1.365 ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.822      ; 5.217      ;
; 1.367 ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.821      ; 5.218      ;
; 1.369 ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.948      ; 5.347      ;
; 1.369 ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.942      ; 5.341      ;
; 1.370 ; FPGA_IN_BOARD_RESET- ; inst434    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.946      ; 5.346      ;
; 1.372 ; inst358              ; inst345    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_CDSB- ; 0.000        ; 2.992      ; 4.552      ;
; 1.381 ; FPGA_IN_BOARD_RESET- ; inst387    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.770      ; 6.349      ;
; 1.381 ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.696      ; 5.107      ;
; 1.406 ; FPGA_IN_BOARD_RESET- ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.482      ; 5.418      ;
; 1.407 ; FPGA_IN_BOARD_RESET- ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.479      ; 5.416      ;
; 1.408 ; FPGA_IN_BOARD_RESET- ; inst438    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.227      ; 5.665      ;
; 1.409 ; FPGA_IN_BOARD_RESET- ; inst423    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.989      ; 5.428      ;
; 1.412 ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.878      ; 5.320      ;
; 1.425 ; FPGA_IN_BOARD_RESET- ; inst158[7] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.582      ; 5.037      ;
; 1.429 ; FPGA_IN_BOARD_RESET- ; inst436    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.226      ; 5.685      ;
; 1.434 ; FPGA_IN_BOARD_RESET- ; inst253[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 3.689      ; 4.653      ;
; 1.434 ; FPGA_IN_BOARD_RESET- ; inst253[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 3.689      ; 4.653      ;
; 1.436 ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.034      ; 5.500      ;
; 1.453 ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.822      ; 5.305      ;
; 1.454 ; FPGA_IN_BOARD_RESET- ; inst274    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.215      ; 5.367      ;
; 1.455 ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.035      ; 5.520      ;
; 1.457 ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.348      ; 4.835      ;
; 1.459 ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.461      ; 5.950      ;
; 1.461 ; FPGA_IN_BOARD_RESET- ; inst158[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.575      ; 5.066      ;
; 1.463 ; FPGA_IN_BOARD_RESET- ; inst158[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.717      ; 5.210      ;
; 1.471 ; FPGA_IN_BOARD_RESET- ; inst422    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.989      ; 5.490      ;
; 1.485 ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.184      ; 5.367      ;
; 1.492 ; FPGA_IN_BOARD_RESET- ; inst194    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.685      ; 5.207      ;
; 1.495 ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.725      ; 5.250      ;
; 1.495 ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.725      ; 5.250      ;
; 1.496 ; FPGA_IN_BOARD_RESET- ; inst425    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.819      ; 5.345      ;
; 1.497 ; FPGA_IN_BOARD_RESET- ; inst279    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.128      ; 5.155      ;
; 1.499 ; FPGA_IN_BOARD_RESET- ; inst424    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.821      ; 5.350      ;
; 1.500 ; FPGA_IN_BOARD_RESET- ; inst158[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.716      ; 5.246      ;
; 1.507 ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.719      ; 5.256      ;
; 1.508 ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.524      ; 5.730      ;
; 1.519 ; FPGA_IN_BOARD_RESET- ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.036      ; 5.585      ;
; 1.519 ; FPGA_IN_BOARD_RESET- ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.037      ; 5.586      ;
; 1.527 ; FPGA_IN_BOARD_RESET- ; inst476    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.949      ; 4.506      ;
; 1.532 ; FPGA_IN_BOARD_RESET- ; inst253[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.415      ; 5.477      ;
; 1.536 ; FPGA_IN_BOARD_RESET- ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.415      ; 5.481      ;
; 1.536 ; FPGA_IN_BOARD_RESET- ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.059      ; 5.625      ;
; 1.541 ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.217      ; 5.788      ;
; 1.542 ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.216      ; 5.788      ;
; 1.564 ; FPGA_IN_BOARD_RESET- ; inst233    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.008      ; 5.102      ;
; 1.583 ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.723      ; 5.336      ;
; 1.611 ; FPGA_IN_BOARD_RESET- ; inst249    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.011      ; 5.152      ;
; 1.612 ; FPGA_IN_BOARD_RESET- ; inst170[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.673      ; 5.315      ;
; 1.612 ; FPGA_IN_BOARD_RESET- ; inst170[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.674      ; 5.316      ;
; 1.612 ; FPGA_IN_BOARD_RESET- ; inst158[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.444      ; 5.086      ;
; 1.613 ; FPGA_IN_BOARD_RESET- ; inst158[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.446      ; 5.089      ;
; 1.614 ; FPGA_IN_BOARD_RESET- ; inst231    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.002      ; 5.146      ;
; 1.614 ; FPGA_IN_BOARD_RESET- ; inst276    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.004      ; 5.148      ;
; 1.614 ; FPGA_IN_BOARD_RESET- ; inst158[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.448      ; 5.092      ;
; 1.615 ; FPGA_IN_BOARD_RESET- ; inst234    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 3.998      ; 5.143      ;
; 1.615 ; FPGA_IN_BOARD_RESET- ; inst251    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.000      ; 5.145      ;
; 1.615 ; FPGA_IN_BOARD_RESET- ; inst262    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 3.999      ; 5.144      ;
; 1.619 ; FPGA_IN_BOARD_RESET- ; inst196    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.644      ; 5.293      ;
; 1.631 ; FPGA_IN_BOARD_RESET- ; inst277[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.348      ; 5.009      ;
; 1.642 ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.659      ; 5.331      ;
; 1.643 ; FPGA_IN_BOARD_RESET- ; inst484    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.816      ; 5.489      ;
; 1.654 ; FPGA_IN_BOARD_RESET- ; inst345    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.184      ; 6.036      ;
; 1.654 ; FPGA_IN_BOARD_RESET- ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.780      ; 5.464      ;
; 1.655 ; FPGA_IN_BOARD_RESET- ; inst170[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.675      ; 5.360      ;
; 1.656 ; FPGA_IN_BOARD_RESET- ; inst377    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.434      ; 6.288      ;
; 1.656 ; FPGA_IN_BOARD_RESET- ; inst170[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.675      ; 5.361      ;
; 1.658 ; FPGA_IN_BOARD_RESET- ; inst170[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.674      ; 5.362      ;
; 1.666 ; FPGA_IN_BOARD_RESET- ; inst170[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.671      ; 5.367      ;
; 1.669 ; FPGA_IN_BOARD_RESET- ; inst170[7] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.670      ; 5.369      ;
; 1.669 ; FPGA_IN_BOARD_RESET- ; inst170[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.670      ; 5.369      ;
; 1.685 ; FPGA_IN_BOARD_RESET- ; inst197    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.228      ; 4.943      ;
; 1.689 ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.983      ; 5.702      ;
; 1.693 ; FPGA_IN_BOARD_RESET- ; inst277[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.537      ; 5.260      ;
; 1.693 ; FPGA_IN_BOARD_RESET- ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.782      ; 5.505      ;
; 1.694 ; FPGA_IN_BOARD_RESET- ; inst277[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.536      ; 5.260      ;
+-------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'ps2_keyboard_to_ascii:inst162|ascii_new'                                                                                                     ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node ; Launch Clock                                      ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 1.506 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 1.249      ; 2.943      ;
; 1.984 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; -0.500       ; 1.249      ; 2.921      ;
; 2.178 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 1.249      ; 3.615      ;
; 2.507 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.259     ; 2.476      ;
; 2.648 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.400     ; 2.476      ;
; 2.688 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.259     ; 2.657      ;
; 2.738 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; -0.500       ; 1.249      ; 3.675      ;
; 2.788 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.436     ; 2.580      ;
; 2.829 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.400     ; 2.657      ;
; 2.866 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.273     ; 2.821      ;
; 2.920 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.270     ; 2.878      ;
; 2.929 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.577     ; 2.580      ;
; 2.976 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.208     ; 2.996      ;
; 3.007 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.414     ; 2.821      ;
; 3.061 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.411     ; 2.878      ;
; 3.117 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.349     ; 2.996      ;
; 3.143 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.257     ; 3.114      ;
; 3.185 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.117     ; 3.296      ;
; 3.252 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.140     ; 3.340      ;
; 3.284 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.398     ; 3.114      ;
; 3.326 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.258     ; 3.296      ;
; 3.393 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.281     ; 3.340      ;
; 3.503 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.432     ; 3.299      ;
; 3.644 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.573     ; 3.299      ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'FPGA_IN_BOARD_RESET-'                                                                                                                              ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node           ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; 1.515 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.237      ; 2.950      ;
; 1.995 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.255      ; 3.498      ;
; 2.015 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.193      ; 3.456      ;
; 2.087 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.888      ; 3.223      ;
; 2.136 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.114      ; 3.498      ;
; 2.151 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.891      ; 3.290      ;
; 2.156 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.052      ; 3.456      ;
; 2.202 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 2.712      ; 5.112      ;
; 2.220 ; Microcomputer:inst|T80s:cpu1|WR_n   ; inst143~_emulated ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.468      ; 3.886      ;
; 2.228 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.747      ; 3.223      ;
; 2.229 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.936      ; 4.413      ;
; 2.292 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.750      ; 3.290      ;
; 2.335 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 2.712      ; 5.245      ;
; 2.339 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.826      ; 4.413      ;
; 2.363 ; Microcomputer:inst|T80s:cpu1|RD_n   ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; -0.299     ; 2.262      ;
; 2.381 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.204      ; 3.833      ;
; 2.403 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.190      ; 3.841      ;
; 2.434 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.204      ; 3.886      ;
; 2.469 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.112      ; 3.829      ;
; 2.522 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.063      ; 3.833      ;
; 2.544 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.049      ; 3.841      ;
; 2.575 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.063      ; 3.886      ;
; 2.610 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.971      ; 3.829      ;
; 2.643 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 2.712      ; 5.053      ;
; 2.672 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.114      ; 4.034      ;
; 2.681 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.346      ; 4.275      ;
; 2.700 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.027      ; 3.975      ;
; 2.702 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.206      ; 4.156      ;
; 2.735 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.041      ; 4.024      ;
; 2.813 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.973      ; 4.034      ;
; 2.822 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.205      ; 4.275      ;
; 2.841 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.886      ; 3.975      ;
; 2.843 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.065      ; 4.156      ;
; 2.856 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.323      ; 4.427      ;
; 2.876 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.900      ; 4.024      ;
; 2.877 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 2.712      ; 5.287      ;
; 2.997 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.182      ; 4.427      ;
; 3.073 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.132      ; 4.453      ;
; 3.074 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.031      ; 4.353      ;
; 3.204 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 2.498      ; 5.900      ;
; 3.214 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.991      ; 4.453      ;
; 3.215 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.890      ; 4.353      ;
; 3.400 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 2.498      ; 5.596      ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                    ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 4.343 ; inst358              ; inst349 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.041      ; 4.552      ;
; 4.346 ; inst358              ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.038      ; 4.552      ;
; 4.589 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 1.259      ; 6.036      ;
; 4.589 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 1.259      ; 6.036      ;
; 5.284 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 1.259      ; 6.231      ;
; 5.284 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 1.259      ; 6.231      ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                                                                      ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|cpuClock                                                                      ; -5.696 ; -1519.524     ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -3.922 ; -44.101       ;
; FPGA_IN_CDSB-                                                                                    ; -2.461 ; -111.994      ;
; FPGA_IN_SDSB-                                                                                    ; -2.396 ; -92.109       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -2.315 ; -2.315        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -2.061 ; -42.875       ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -2.034 ; -41.309       ;
; CLK_50                                                                                           ; -1.676 ; -82.662       ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -1.665 ; -26.993       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -1.518 ; -92.302       ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -0.436 ; -0.436        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                                                                       ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -1.238 ; -31.126       ;
; FPGA_IN_CDSB-                                                                                    ; -0.531 ; -8.687        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -0.159 ; -2.284        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -0.121 ; -0.870        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 0.030  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 0.085  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 0.134  ; 0.000         ;
; CLK_50                                                                                           ; 0.179  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0.179  ; 0.000         ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; 0.211  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.270  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery Summary                                                                                   ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -2.725 ; -5.450        ;
; FPGA_IN_SDSB-                                                                                    ; -2.700 ; -186.187      ;
; FPGA_IN_CDSB-                                                                                    ; -2.378 ; -136.372      ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -2.114 ; -77.984       ;
; FPGA_IN_BOARD_RESET-                                                                             ; -2.023 ; -3.835        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; -1.888 ; -1.888        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -1.724 ; -11.037       ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -1.697 ; -10.632       ;
; Microcomputer:inst|cpuClock                                                                      ; -1.098 ; -127.641      ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -0.789 ; -6.126        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -0.081 ; -0.162        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal Summary                                                                                    ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -0.200 ; -1.096        ;
; FPGA_IN_SDSB-                                                                                    ; -0.175 ; -0.405        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -0.162 ; -0.626        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -0.102 ; -0.254        ;
; Microcomputer:inst|cpuClock                                                                      ; -0.050 ; -0.100        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -0.043 ; -0.086        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0.123  ; 0.000         ;
; FPGA_IN_CDSB-                                                                                    ; 0.373  ; 0.000         ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 0.770  ; 0.000         ;
; FPGA_IN_BOARD_RESET-                                                                             ; 0.781  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2.382  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                                                                          ;
+--------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+----------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -3.000   ; -379.597      ;
; FPGA_IN_CDSB-                                                                                    ; -3.000   ; -35.146       ;
; FPGA_IN_BOARD_RESET-                                                                             ; -3.000   ; -5.294        ;
; Microcomputer:inst|cpuClock                                                                      ; -1.000   ; -356.000      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -1.000   ; -80.000       ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -1.000   ; -11.000       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.000   ; -2.000        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; -1.000   ; -1.000        ;
; CLK_50                                                                                           ; 9.417    ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 19.625   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 49.611   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 249.638  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 1249.620 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'Microcomputer:inst|cpuClock'                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -5.696 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.033     ; 6.651      ;
; -5.690 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.020     ; 6.658      ;
; -5.689 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 6.652      ;
; -5.642 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.026     ; 6.604      ;
; -5.611 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.033     ; 6.566      ;
; -5.610 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.030     ; 6.568      ;
; -5.610 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.021     ; 6.577      ;
; -5.609 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.033     ; 6.564      ;
; -5.605 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.020     ; 6.573      ;
; -5.604 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 6.567      ;
; -5.603 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.020     ; 6.571      ;
; -5.602 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 6.565      ;
; -5.598 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.018     ; 6.568      ;
; -5.557 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.026     ; 6.519      ;
; -5.557 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.026     ; 6.519      ;
; -5.555 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.027     ; 6.516      ;
; -5.555 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.026     ; 6.517      ;
; -5.549 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.014     ; 6.523      ;
; -5.548 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.019     ; 6.517      ;
; -5.541 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.047     ; 6.482      ;
; -5.537 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.047     ; 6.478      ;
; -5.535 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.034     ; 6.489      ;
; -5.534 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.039     ; 6.483      ;
; -5.531 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.034     ; 6.485      ;
; -5.530 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.039     ; 6.479      ;
; -5.525 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.030     ; 6.483      ;
; -5.525 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.021     ; 6.492      ;
; -5.523 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.033     ; 6.478      ;
; -5.523 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.030     ; 6.481      ;
; -5.523 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.021     ; 6.490      ;
; -5.519 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.032     ; 6.475      ;
; -5.517 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.020     ; 6.485      ;
; -5.516 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 6.479      ;
; -5.515 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[15]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.021     ; 6.482      ;
; -5.513 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.019     ; 6.482      ;
; -5.513 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.018     ; 6.483      ;
; -5.512 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.024     ; 6.476      ;
; -5.511 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.018     ; 6.481      ;
; -5.504 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[4]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.026     ; 6.466      ;
; -5.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.020     ; 6.469      ;
; -5.487 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.040     ; 6.435      ;
; -5.486 ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; FPGA_IN_SDSB-               ; Microcomputer:inst|cpuClock ; 0.500        ; -1.547     ; 4.417      ;
; -5.484 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.047     ; 6.425      ;
; -5.483 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.040     ; 6.431      ;
; -5.480 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[2]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.032     ; 6.436      ;
; -5.478 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.034     ; 6.432      ;
; -5.477 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.039     ; 6.426      ;
; -5.472 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.026     ; 6.434      ;
; -5.470 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.026     ; 6.432      ;
; -5.469 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.026     ; 6.431      ;
; -5.469 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.024     ; 6.433      ;
; -5.469 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.015     ; 6.442      ;
; -5.468 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[8]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.032     ; 6.424      ;
; -5.467 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[11]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.021     ; 6.434      ;
; -5.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.025     ; 6.428      ;
; -5.458 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.181      ; 6.627      ;
; -5.457 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.012     ; 6.433      ;
; -5.455 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.044     ; 6.399      ;
; -5.455 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.035     ; 6.408      ;
; -5.452 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.165      ; 6.605      ;
; -5.451 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.044     ; 6.395      ;
; -5.451 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.035     ; 6.404      ;
; -5.447 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.169      ; 6.604      ;
; -5.446 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.169      ; 6.603      ;
; -5.445 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[14]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.021     ; 6.412      ;
; -5.443 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.032     ; 6.399      ;
; -5.442 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.020     ; 6.410      ;
; -5.440 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.179      ; 6.607      ;
; -5.439 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.032     ; 6.395      ;
; -5.437 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.030     ; 6.395      ;
; -5.437 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.021     ; 6.404      ;
; -5.435 ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[4]                    ; FPGA_IN_SDSB-               ; Microcomputer:inst|cpuClock ; 0.500        ; -1.935     ; 3.978      ;
; -5.434 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.181      ; 6.603      ;
; -5.434 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.181      ; 6.603      ;
; -5.433 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.029     ; 6.392      ;
; -5.433 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.020     ; 6.401      ;
; -5.430 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[15]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.021     ; 6.397      ;
; -5.430 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.040     ; 6.378      ;
; -5.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[15]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.021     ; 6.395      ;
; -5.427 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.165      ; 6.580      ;
; -5.425 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.018     ; 6.395      ;
; -5.422 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[9]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.020     ; 6.390      ;
; -5.421 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.017     ; 6.392      ;
; -5.419 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[4]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.026     ; 6.381      ;
; -5.417 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[4]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.026     ; 6.379      ;
; -5.416 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.020     ; 6.384      ;
; -5.416 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.040     ; 6.364      ;
; -5.415 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.179      ; 6.582      ;
; -5.410 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.027     ; 6.371      ;
; -5.409 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[10]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.021     ; 6.376      ;
; -5.409 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.032     ; 6.365      ;
; -5.409 ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]                    ; FPGA_IN_SDSB-               ; Microcomputer:inst|cpuClock ; 0.500        ; -1.794     ; 4.093      ;
; -5.406 ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]                    ; FPGA_IN_SDSB-               ; Microcomputer:inst|cpuClock ; 0.500        ; -1.945     ; 3.939      ;
; -5.402 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.040     ; 6.350      ;
; -5.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.044     ; 6.342      ;
; -5.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.035     ; 6.351      ;
; -5.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]                                                                            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.040     ; 6.346      ;
; -5.395 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]                                                                           ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[2]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.032     ; 6.351      ;
; -5.393 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[2]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.032     ; 6.349      ;
; -5.386 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                                                                       ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.033     ; 6.341      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                   ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node          ; Launch Clock  ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+
; -3.922 ; inst243[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.357     ; 0.993      ;
; -3.921 ; inst243[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.357     ; 0.992      ;
; -3.918 ; inst243[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.357     ; 0.989      ;
; -3.799 ; inst243[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.331     ; 0.896      ;
; -3.798 ; inst243[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.331     ; 0.895      ;
; -3.795 ; inst243[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.331     ; 0.892      ;
; -3.757 ; inst243[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.330     ; 0.855      ;
; -3.756 ; inst243[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.330     ; 0.854      ;
; -3.753 ; inst243[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.330     ; 0.851      ;
; -3.689 ; inst243[6] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.330     ; 0.787      ;
; -3.688 ; inst243[6] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.330     ; 0.786      ;
; -3.686 ; inst243[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.332     ; 0.782      ;
; -3.685 ; inst243[6] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.330     ; 0.783      ;
; -3.685 ; inst243[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.332     ; 0.781      ;
; -3.682 ; inst243[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.332     ; 0.778      ;
; -3.548 ; inst243[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.210     ; 0.766      ;
; -3.547 ; inst243[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.210     ; 0.765      ;
; -3.544 ; inst243[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.210     ; 0.762      ;
; -3.543 ; inst253[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.944     ; 1.027      ;
; -3.542 ; inst253[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.944     ; 1.026      ;
; -3.539 ; inst253[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.944     ; 1.023      ;
; -3.534 ; inst253[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.556     ; 1.406      ;
; -3.533 ; inst253[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.556     ; 1.405      ;
; -3.530 ; inst253[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.556     ; 1.402      ;
; -3.479 ; inst243[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.212     ; 0.695      ;
; -3.478 ; inst243[4] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.212     ; 0.694      ;
; -3.475 ; inst243[4] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.212     ; 0.691      ;
; -3.454 ; inst325[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.136     ; 0.746      ;
; -3.447 ; inst253[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.911     ; 0.964      ;
; -3.446 ; inst253[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.911     ; 0.963      ;
; -3.445 ; inst253[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.557     ; 1.316      ;
; -3.444 ; inst253[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.557     ; 1.315      ;
; -3.443 ; inst253[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.911     ; 0.960      ;
; -3.441 ; inst253[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.557     ; 1.312      ;
; -3.440 ; inst325[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.139     ; 0.729      ;
; -3.432 ; inst325[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.137     ; 0.723      ;
; -3.378 ; inst253[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.942     ; 0.864      ;
; -3.377 ; inst253[4] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.942     ; 0.863      ;
; -3.376 ; inst253[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.911     ; 0.893      ;
; -3.375 ; inst253[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.911     ; 0.892      ;
; -3.374 ; inst253[4] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.942     ; 0.860      ;
; -3.372 ; inst253[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.911     ; 0.889      ;
; -3.315 ; inst253[5] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.716     ; 1.027      ;
; -3.314 ; inst253[5] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.716     ; 1.026      ;
; -3.311 ; inst253[5] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.716     ; 1.023      ;
; -3.306 ; inst253[1] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.328     ; 1.406      ;
; -3.305 ; inst253[1] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.328     ; 1.405      ;
; -3.302 ; inst253[1] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.328     ; 1.402      ;
; -3.219 ; inst253[2] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.683     ; 0.964      ;
; -3.218 ; inst253[2] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.683     ; 0.963      ;
; -3.217 ; inst253[0] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.329     ; 1.316      ;
; -3.216 ; inst253[0] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.329     ; 1.315      ;
; -3.215 ; inst253[2] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.683     ; 0.960      ;
; -3.213 ; inst253[0] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.329     ; 1.312      ;
; -3.150 ; inst253[4] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.714     ; 0.864      ;
; -3.149 ; inst253[4] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.714     ; 0.863      ;
; -3.148 ; inst253[3] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.683     ; 0.893      ;
; -3.147 ; inst253[3] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.683     ; 0.892      ;
; -3.146 ; inst253[4] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.714     ; 0.860      ;
; -3.144 ; inst253[3] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.683     ; 0.889      ;
; -3.048 ; inst243[0] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.483     ; 0.993      ;
; -3.047 ; inst243[0] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.483     ; 0.992      ;
; -3.044 ; inst243[0] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.483     ; 0.989      ;
; -2.925 ; inst243[1] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.457     ; 0.896      ;
; -2.924 ; inst243[1] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.457     ; 0.895      ;
; -2.921 ; inst243[1] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.457     ; 0.892      ;
; -2.906 ; inst243[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.841     ; 0.993      ;
; -2.905 ; inst243[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.841     ; 0.992      ;
; -2.902 ; inst243[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.841     ; 0.989      ;
; -2.883 ; inst243[2] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.456     ; 0.855      ;
; -2.882 ; inst243[2] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.456     ; 0.854      ;
; -2.879 ; inst243[2] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.456     ; 0.851      ;
; -2.815 ; inst243[6] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.456     ; 0.787      ;
; -2.814 ; inst243[6] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.456     ; 0.786      ;
; -2.812 ; inst243[3] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.458     ; 0.782      ;
; -2.811 ; inst243[6] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.456     ; 0.783      ;
; -2.811 ; inst243[3] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.458     ; 0.781      ;
; -2.808 ; inst243[3] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.458     ; 0.778      ;
; -2.783 ; inst243[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.815     ; 0.896      ;
; -2.782 ; inst243[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.815     ; 0.895      ;
; -2.779 ; inst243[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.815     ; 0.892      ;
; -2.741 ; inst243[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.814     ; 0.855      ;
; -2.740 ; inst243[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.814     ; 0.854      ;
; -2.737 ; inst243[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.814     ; 0.851      ;
; -2.674 ; inst243[5] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.336     ; 0.766      ;
; -2.673 ; inst243[5] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.336     ; 0.765      ;
; -2.673 ; inst243[6] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.814     ; 0.787      ;
; -2.672 ; inst243[6] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.814     ; 0.786      ;
; -2.670 ; inst243[5] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.336     ; 0.762      ;
; -2.670 ; inst243[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.816     ; 0.782      ;
; -2.669 ; inst243[6] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.814     ; 0.783      ;
; -2.669 ; inst243[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.816     ; 0.781      ;
; -2.666 ; inst243[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.816     ; 0.778      ;
; -2.637 ; inst325[1] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.319     ; 0.746      ;
; -2.623 ; inst325[0] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.322     ; 0.729      ;
; -2.615 ; inst325[2] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.320     ; 0.723      ;
; -2.605 ; inst243[4] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.338     ; 0.695      ;
; -2.604 ; inst243[4] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.338     ; 0.694      ;
; -2.601 ; inst243[4] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.338     ; 0.691      ;
; -2.532 ; inst243[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.694     ; 0.766      ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'FPGA_IN_CDSB-'                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -2.461 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -1.294     ; 1.171      ;
; -2.410 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst509                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.522      ; 1.969      ;
; -2.193 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -1.671     ; 0.603      ;
; -1.824 ; spi_16bit_master:inst347|busy             ; inst411                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; 0.500        ; 0.168      ; 2.076      ;
; -1.607 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.639      ; 3.664      ;
; -1.603 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.557      ; 3.578      ;
; -1.600 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.544      ; 3.562      ;
; -1.584 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 1.000        ; -0.917     ; 1.171      ;
; -1.570 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst501                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.446      ; 1.807      ;
; -1.569 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.017      ; 4.004      ;
; -1.548 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst497                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.374      ; 1.813      ;
; -1.546 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.862      ; 3.826      ;
; -1.535 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.711      ; 3.664      ;
; -1.532 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst478                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.159      ; 1.783      ;
; -1.531 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.629      ; 3.578      ;
; -1.530 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.741      ; 3.689      ;
; -1.528 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.616      ; 3.562      ;
; -1.524 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.858      ; 3.800      ;
; -1.523 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.859      ; 3.800      ;
; -1.523 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.012      ; 3.953      ;
; -1.518 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.926      ; 3.862      ;
; -1.516 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.927      ; 3.861      ;
; -1.516 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.732      ; 3.666      ;
; -1.515 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.967      ; 3.900      ;
; -1.514 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.003     ; 1.927      ;
; -1.513 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.717      ; 3.648      ;
; -1.512 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.941      ; 3.871      ;
; -1.510 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.940      ; 3.868      ;
; -1.509 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.989      ; 3.916      ;
; -1.502 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.930      ; 3.850      ;
; -1.501 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.008      ; 3.927      ;
; -1.499 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst508                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.491      ; 2.073      ;
; -1.497 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.089      ; 4.004      ;
; -1.497 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.714      ; 3.629      ;
; -1.497 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.939      ; 3.854      ;
; -1.494 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.572      ; 3.484      ;
; -1.492 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.002      ; 3.912      ;
; -1.489 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.571      ; 3.478      ;
; -1.489 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.971      ; 3.878      ;
; -1.489 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.956      ; 3.863      ;
; -1.488 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.692      ; 3.598      ;
; -1.486 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.727      ; 3.631      ;
; -1.485 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.952      ; 3.855      ;
; -1.476 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 1.000        ; 0.035      ; 1.927      ;
; -1.476 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.775      ; 3.669      ;
; -1.474 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.934      ; 3.826      ;
; -1.474 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.966      ; 3.858      ;
; -1.470 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.810      ; 3.698      ;
; -1.468 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.871      ; 3.757      ;
; -1.466 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.727      ; 3.611      ;
; -1.466 ; 74373:inst116|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.928      ; 3.812      ;
; -1.464 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.954      ; 3.836      ;
; -1.463 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.760      ; 3.641      ;
; -1.459 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.799      ; 3.676      ;
; -1.458 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.813      ; 3.689      ;
; -1.457 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst502                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.386      ; 2.000      ;
; -1.452 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.930      ; 3.800      ;
; -1.451 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.931      ; 3.800      ;
; -1.451 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.084      ; 3.953      ;
; -1.451 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.809      ; 3.678      ;
; -1.451 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.774      ; 3.643      ;
; -1.449 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst499                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.355      ; 1.968      ;
; -1.448 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.704      ; 3.570      ;
; -1.447 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst495                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.433      ; 1.848      ;
; -1.446 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.998      ; 3.862      ;
; -1.445 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.729      ; 3.592      ;
; -1.444 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.999      ; 3.861      ;
; -1.444 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.804      ; 3.666      ;
; -1.444 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.038      ; 3.900      ;
; -1.443 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.039      ; 3.900      ;
; -1.443 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.942      ; 3.803      ;
; -1.442 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.926      ; 3.786      ;
; -1.442 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.084      ; 3.944      ;
; -1.441 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.789      ; 3.648      ;
; -1.441 ; 74373:inst116|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.747      ; 3.606      ;
; -1.440 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.013      ; 3.871      ;
; -1.438 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.012      ; 3.868      ;
; -1.438 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.809      ; 3.665      ;
; -1.437 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.061      ; 3.916      ;
; -1.434 ; 74373:inst116|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.749      ; 3.601      ;
; -1.432 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.559      ; 3.409      ;
; -1.431 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.021      ; 3.870      ;
; -1.431 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.917      ; 3.766      ;
; -1.430 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.002      ; 3.850      ;
; -1.429 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.272     ; 1.171      ;
; -1.429 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.080      ; 3.927      ;
; -1.429 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.888      ; 3.735      ;
; -1.428 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.836      ; 3.682      ;
; -1.427 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.795      ; 3.640      ;
; -1.427 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.072      ; 3.917      ;
; -1.425 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.786      ; 3.629      ;
; -1.425 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.011      ; 3.854      ;
; -1.424 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.934      ; 3.776      ;
; -1.422 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.644      ; 3.484      ;
; -1.421 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.489      ; 3.328      ;
; -1.421 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.649      ; 3.488      ;
; -1.420 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.074      ; 3.912      ;
; -1.420 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.884      ; 3.722      ;
; -1.418 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.945      ; 3.781      ;
; -1.417 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.643      ; 3.478      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'FPGA_IN_SDSB-'                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -2.396 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst509                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.536      ; 1.969      ;
; -2.190 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.053     ; 1.171      ;
; -1.922 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.430     ; 0.603      ;
; -1.732 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst509                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 1.000        ; 0.700      ; 1.969      ;
; -1.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst501                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.299      ; 1.807      ;
; -1.695 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst497                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.227      ; 1.813      ;
; -1.604 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst502                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.239      ; 2.000      ;
; -1.596 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst499                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.208      ; 1.968      ;
; -1.594 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst495                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.286      ; 1.848      ;
; -1.505 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst500                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.302      ; 1.821      ;
; -1.490 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst498                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.225      ; 1.879      ;
; -1.485 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst508                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.505      ; 2.073      ;
; -1.452 ; spi_16bit_master:inst347|busy             ; inst411                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.500        ; 0.540      ; 2.076      ;
; -1.430 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|address_reg_a[0]                 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.724     ; 1.214      ;
; -1.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst496                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.293      ; 1.746      ;
; -1.313 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -0.676     ; 1.171      ;
; -1.296 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.159     ; 1.171      ;
; -1.286 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.497      ; 4.311      ;
; -1.273 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 1.000        ; 0.238      ; 1.927      ;
; -1.269 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.700      ; 4.497      ;
; -1.259 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.942      ; 4.729      ;
; -1.256 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.500        ; 0.755      ; 1.927      ;
; -1.235 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 1.000        ; 0.276      ; 1.927      ;
; -1.229 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.017      ; 3.664      ;
; -1.228 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst428                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.812      ; 1.559      ;
; -1.225 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 1.935      ; 3.578      ;
; -1.222 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 1.922      ; 3.562      ;
; -1.220 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.657      ; 4.405      ;
; -1.218 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.500        ; 0.793      ; 1.927      ;
; -1.215 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.229     ; 1.514      ;
; -1.201 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.866      ; 4.595      ;
; -1.198 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.031     ; 1.171      ;
; -1.196 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.892      ; 4.616      ;
; -1.193 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.667      ; 4.388      ;
; -1.191 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.395      ; 4.004      ;
; -1.176 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.735      ; 4.439      ;
; -1.174 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.896      ; 4.598      ;
; -1.173 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -0.536     ; 1.171      ;
; -1.168 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.240      ; 3.826      ;
; -1.166 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst428                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 1.000        ; 0.374      ; 1.559      ;
; -1.165 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.033     ; 1.660      ;
; -1.158 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.588      ; 3.664      ;
; -1.157 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.867      ; 4.552      ;
; -1.157 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.879      ; 4.564      ;
; -1.157 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.089      ; 3.664      ;
; -1.154 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.506      ; 3.578      ;
; -1.153 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.007      ; 3.578      ;
; -1.152 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.119      ; 3.689      ;
; -1.151 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.493      ; 3.562      ;
; -1.151 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst243[3]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.730      ; 1.978      ;
; -1.150 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 1.994      ; 3.562      ;
; -1.148 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.262     ; 1.414      ;
; -1.148 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.870      ; 4.546      ;
; -1.146 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.236      ; 3.800      ;
; -1.145 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.237      ; 3.800      ;
; -1.145 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.390      ; 3.953      ;
; -1.140 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.304      ; 3.862      ;
; -1.138 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.305      ; 3.861      ;
; -1.138 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.110      ; 3.666      ;
; -1.137 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.345      ; 3.900      ;
; -1.136 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.761      ; 4.425      ;
; -1.136 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst243[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.779      ; 2.006      ;
; -1.135 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.095      ; 3.648      ;
; -1.134 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.319      ; 3.871      ;
; -1.133 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.845      ; 4.506      ;
; -1.133 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst243[1]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.753      ; 1.912      ;
; -1.132 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.318      ; 3.868      ;
; -1.131 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.367      ; 3.916      ;
; -1.124 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.308      ; 3.850      ;
; -1.123 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.386      ; 3.927      ;
; -1.120 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.966      ; 4.004      ;
; -1.119 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.467      ; 4.004      ;
; -1.119 ; 74373:inst116|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.092      ; 3.629      ;
; -1.119 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.317      ; 3.854      ;
; -1.119 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst243[4]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.629      ; 1.840      ;
; -1.116 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 1.950      ; 3.484      ;
; -1.114 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.380      ; 3.912      ;
; -1.112 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 0.013      ; 1.653      ;
; -1.111 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 1.949      ; 3.478      ;
; -1.111 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.349      ; 3.878      ;
; -1.111 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.334      ; 3.863      ;
; -1.110 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.070      ; 3.598      ;
; -1.108 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.105      ; 3.631      ;
; -1.107 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.432     ; 1.203      ;
; -1.107 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.330      ; 3.855      ;
; -1.105 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.997      ; 4.630      ;
; -1.098 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.153      ; 3.669      ;
; -1.097 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.811      ; 3.826      ;
; -1.096 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.312      ; 3.826      ;
; -1.096 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.344      ; 3.858      ;
; -1.093 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.062     ; 1.559      ;
; -1.092 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.188      ; 3.698      ;
; -1.090 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.249      ; 3.757      ;
; -1.088 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.105      ; 3.611      ;
; -1.088 ; 74373:inst116|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.306      ; 3.812      ;
; -1.086 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.660      ; 3.664      ;
; -1.086 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.332      ; 3.836      ;
; -1.085 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.138      ; 3.641      ;
; -1.082 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.578      ; 3.578      ;
; -1.081 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.690      ; 3.689      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                            ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.315 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; -2.432     ; 0.371      ;
; -1.405 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -2.022     ; 0.371      ;
; -0.848 ; inst345   ; inst349 ; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -1.465     ; 0.371      ;
; 0.561  ; inst349   ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.023     ; 0.424      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                     ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                           ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -2.061 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.067     ; 0.422      ;
; -1.710 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.596     ; 0.542      ;
; -1.682 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.671     ; 0.439      ;
; -1.677 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.671     ; 0.434      ;
; -1.668 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.671     ; 0.425      ;
; -1.667 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.671     ; 0.424      ;
; -1.603 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.602     ; 0.429      ;
; -1.601 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.604     ; 0.425      ;
; -1.595 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.604     ; 0.419      ;
; -1.475 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.606     ; 0.297      ;
; -1.181 ; inst512              ; inst517                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.067     ; 0.542      ;
; -0.956 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.462     ; 0.422      ;
; -0.805 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.294     ; 0.439      ;
; -0.800 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.294     ; 0.434      ;
; -0.791 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.294     ; 0.425      ;
; -0.790 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.294     ; 0.424      ;
; -0.726 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.225     ; 0.429      ;
; -0.724 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.227     ; 0.425      ;
; -0.718 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.227     ; 0.419      ;
; -0.679 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.557      ;
; -0.660 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.649     ; 0.439      ;
; -0.655 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.649     ; 0.434      ;
; -0.646 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.649     ; 0.425      ;
; -0.645 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.649     ; 0.424      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.437      ; 2.490      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.437      ; 2.490      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.437      ; 2.490      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.437      ; 2.490      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.437      ; 2.490      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.437      ; 2.490      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.437      ; 2.490      ;
; -0.612 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.490      ;
; -0.612 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.490      ;
; -0.612 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.490      ;
; -0.612 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.490      ;
; -0.612 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.490      ;
; -0.612 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.490      ;
; -0.612 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.490      ;
; -0.612 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.490      ;
; -0.601 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.438      ; 2.467      ;
; -0.598 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.229     ; 0.297      ;
; -0.581 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.580     ; 0.429      ;
; -0.579 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.582     ; 0.425      ;
; -0.577 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.452      ; 2.457      ;
; -0.573 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.582     ; 0.419      ;
; -0.572 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.446      ; 2.446      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.429      ;
; -0.539 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.453      ; 2.420      ;
; -0.539 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.453      ; 2.420      ;
; -0.539 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.453      ; 2.420      ;
; -0.539 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.453      ; 2.420      ;
; -0.539 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.453      ; 2.420      ;
; -0.539 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.453      ; 2.420      ;
; -0.539 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.453      ; 2.420      ;
; -0.539 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.453      ; 2.420      ;
; -0.539 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.453      ; 2.420      ;
; -0.539 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.453      ; 2.420      ;
; -0.539 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.453      ; 2.420      ;
; -0.539 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.453      ; 2.420      ;
; -0.539 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.453      ; 2.420      ;
; -0.539 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.453      ; 2.420      ;
; -0.518 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.454      ; 2.400      ;
; -0.502 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.452      ; 2.382      ;
; -0.453 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.584     ; 0.297      ;
; -0.446 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.452      ; 2.326      ;
; -0.439 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.317      ;
; -0.439 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.317      ;
; -0.439 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.317      ;
; -0.439 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.317      ;
; -0.439 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.317      ;
; -0.290 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.676     ; 0.542      ;
; 0.356  ; inst468              ; inst506                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.150     ; 0.422      ;
; 0.372  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.450      ; 2.006      ;
; 0.393  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.437      ; 1.972      ;
; 0.393  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.437      ; 1.972      ;
; 0.393  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.437      ; 1.972      ;
; 0.393  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.437      ; 1.972      ;
; 0.393  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.437      ; 1.972      ;
; 0.393  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.437      ; 1.972      ;
; 0.393  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.437      ; 1.972      ;
; 0.401  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.446      ; 1.973      ;
; 0.405  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.450      ; 1.973      ;
; 0.405  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.450      ; 1.973      ;
; 0.405  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.450      ; 1.973      ;
; 0.405  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.450      ; 1.973      ;
; 0.405  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.450      ; 1.973      ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                     ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                           ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -2.034 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.040     ; 0.422      ;
; -1.683 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.569     ; 0.542      ;
; -1.655 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.644     ; 0.439      ;
; -1.650 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.644     ; 0.434      ;
; -1.641 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.644     ; 0.425      ;
; -1.640 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.644     ; 0.424      ;
; -1.576 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.575     ; 0.429      ;
; -1.574 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.577     ; 0.425      ;
; -1.568 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.577     ; 0.419      ;
; -1.448 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.579     ; 0.297      ;
; -1.154 ; inst512              ; inst517                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.040     ; 0.542      ;
; -0.929 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.435     ; 0.422      ;
; -0.778 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.267     ; 0.439      ;
; -0.773 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.267     ; 0.434      ;
; -0.764 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.267     ; 0.425      ;
; -0.763 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.267     ; 0.424      ;
; -0.699 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.198     ; 0.429      ;
; -0.697 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.200     ; 0.425      ;
; -0.691 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.200     ; 0.419      ;
; -0.652 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.557      ;
; -0.633 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.622     ; 0.439      ;
; -0.628 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.622     ; 0.434      ;
; -0.619 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.622     ; 0.425      ;
; -0.618 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.622     ; 0.424      ;
; -0.598 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.490      ;
; -0.598 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.490      ;
; -0.598 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.490      ;
; -0.598 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.490      ;
; -0.598 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.490      ;
; -0.598 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.490      ;
; -0.598 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.490      ;
; -0.585 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.490      ;
; -0.585 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.490      ;
; -0.585 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.490      ;
; -0.585 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.490      ;
; -0.585 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.490      ;
; -0.585 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.490      ;
; -0.585 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.490      ;
; -0.585 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.490      ;
; -0.574 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.465      ; 2.467      ;
; -0.571 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.202     ; 0.297      ;
; -0.554 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.553     ; 0.429      ;
; -0.552 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.555     ; 0.425      ;
; -0.550 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.479      ; 2.457      ;
; -0.546 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.555     ; 0.419      ;
; -0.545 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.473      ; 2.446      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.429      ;
; -0.512 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.480      ; 2.420      ;
; -0.512 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.480      ; 2.420      ;
; -0.512 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.480      ; 2.420      ;
; -0.512 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.480      ; 2.420      ;
; -0.512 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.480      ; 2.420      ;
; -0.512 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.480      ; 2.420      ;
; -0.512 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.480      ; 2.420      ;
; -0.512 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.480      ; 2.420      ;
; -0.512 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.480      ; 2.420      ;
; -0.512 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.480      ; 2.420      ;
; -0.512 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.480      ; 2.420      ;
; -0.512 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.480      ; 2.420      ;
; -0.512 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.480      ; 2.420      ;
; -0.512 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.480      ; 2.420      ;
; -0.491 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.481      ; 2.400      ;
; -0.475 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.479      ; 2.382      ;
; -0.426 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.557     ; 0.297      ;
; -0.419 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.479      ; 2.326      ;
; -0.412 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.317      ;
; -0.412 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.317      ;
; -0.412 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.317      ;
; -0.412 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.317      ;
; -0.412 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.317      ;
; -0.263 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.649     ; 0.542      ;
; 0.383  ; inst468              ; inst506                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.123     ; 0.422      ;
; 0.399  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.477      ; 2.006      ;
; 0.420  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.464      ; 1.972      ;
; 0.420  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.464      ; 1.972      ;
; 0.420  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.464      ; 1.972      ;
; 0.420  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.464      ; 1.972      ;
; 0.420  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.464      ; 1.972      ;
; 0.420  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.464      ; 1.972      ;
; 0.420  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.464      ; 1.972      ;
; 0.428  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.473      ; 1.973      ;
; 0.432  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.477      ; 1.973      ;
; 0.432  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.477      ; 1.973      ;
; 0.432  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.477      ; 1.973      ;
; 0.432  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.477      ; 1.973      ;
; 0.432  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.477      ; 1.973      ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.676 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.688     ; 0.466      ;
; -1.507 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.766     ; 0.219      ;
; -1.505 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.765     ; 0.218      ;
; -1.419 ; inst158[1]                                                            ; uart:inst8|tx_data[1]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.681     ; 0.216      ;
; -1.383 ; inst158[0]                                                            ; uart:inst8|tx_data[0]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.568     ; 0.293      ;
; -1.377 ; FPGA_IN_SDSB-                                                         ; uart:inst8|my_recv_state                                              ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; 1.091      ; 2.946      ;
; -1.367 ; inst158[3]                                                            ; uart:inst8|tx_data[3]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.623     ; 0.222      ;
; -1.365 ; inst158[4]                                                            ; uart:inst8|tx_data[4]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.626     ; 0.217      ;
; -1.363 ; inst158[6]                                                            ; uart:inst8|tx_data[6]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.625     ; 0.216      ;
; -1.208 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_bits_remaining[2]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.092      ; 2.778      ;
; -1.178 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[8]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.100      ; 2.756      ;
; -1.177 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[0]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.100      ; 2.755      ;
; -1.176 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[4]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.100      ; 2.754      ;
; -1.170 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[10]                                         ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.100      ; 2.748      ;
; -1.166 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[7]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.100      ; 2.744      ;
; -1.157 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_READ_BITS                                    ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.091      ; 2.726      ;
; -1.156 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[0]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.736      ;
; -1.155 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[1]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.735      ;
; -1.155 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[3]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.735      ;
; -1.155 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[2]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.735      ;
; -1.150 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.152     ; 0.466      ;
; -1.147 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[6]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.100      ; 2.725      ;
; -1.145 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[5]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.100      ; 2.723      ;
; -1.144 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[3]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.100      ; 2.722      ;
; -1.139 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[4]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.095      ; 2.712      ;
; -1.139 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[5]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.095      ; 2.712      ;
; -1.138 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[9]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.100      ; 2.716      ;
; -1.135 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[1]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.100      ; 2.713      ;
; -1.129 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[2]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.100      ; 2.707      ;
; -1.127 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[3]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.095      ; 2.700      ;
; -1.127 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[0]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.095      ; 2.700      ;
; -1.122 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[2]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.103      ; 2.703      ;
; -1.086 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[3]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.103      ; 2.667      ;
; -1.070 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_state.TX_SENDING                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.650      ;
; -1.016 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_state.TX_DELAY_RESTART                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.596      ;
; -1.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[5]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.088      ; 2.581      ;
; -1.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[6]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.088      ; 2.581      ;
; -1.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[7]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.088      ; 2.581      ;
; -1.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[2]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.088      ; 2.581      ;
; -1.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[3]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.088      ; 2.581      ;
; -1.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[4]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.088      ; 2.581      ;
; -1.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[1]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.088      ; 2.581      ;
; -1.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[0]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.088      ; 2.581      ;
; -0.992 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[2]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.098      ; 2.568      ;
; -0.992 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[5]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.098      ; 2.568      ;
; -0.981 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.230     ; 0.219      ;
; -0.979 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.229     ; 0.218      ;
; -0.976 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_IDLE                                         ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.092      ; 2.546      ;
; -0.963 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_state.TX_IDLE                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.543      ;
; -0.962 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[0]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.542      ;
; -0.962 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[1]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.542      ;
; -0.962 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[3]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.542      ;
; -0.962 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[4]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.542      ;
; -0.962 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[6]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.542      ;
; -0.903 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[4]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.097      ; 2.478      ;
; -0.893 ; inst158[1]                                                            ; uart:inst8|tx_data[1]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.145     ; 0.216      ;
; -0.888 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[9]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.096      ; 2.462      ;
; -0.887 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_out                                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.467      ;
; -0.883 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[3]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.096      ; 2.457      ;
; -0.872 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_CHECK_STOP                                   ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.091      ; 2.441      ;
; -0.868 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[5]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.097      ; 2.443      ;
; -0.868 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[7]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.097      ; 2.443      ;
; -0.865 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[4]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.103      ; 2.446      ;
; -0.861 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[6]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.097      ; 2.436      ;
; -0.859 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[2]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.092      ; 2.429      ;
; -0.857 ; inst158[0]                                                            ; uart:inst8|tx_data[0]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.032     ; 0.293      ;
; -0.855 ; FPGA_IN_CDSB-                                                         ; uart:inst8|my_recv_state                                              ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; 1.091      ; 2.414      ;
; -0.850 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[1]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.092      ; 2.420      ;
; -0.850 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_CHECK_START                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.091      ; 2.419      ;
; -0.846 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[1]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.426      ;
; -0.844 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[5]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.424      ;
; -0.843 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[7]                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.103      ; 2.424      ;
; -0.842 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[0]                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.102      ; 2.422      ;
; -0.841 ; inst158[3]                                                            ; uart:inst8|tx_data[3]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.087     ; 0.222      ;
; -0.839 ; inst158[4]                                                            ; uart:inst8|tx_data[4]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.090     ; 0.217      ;
; -0.837 ; inst158[6]                                                            ; uart:inst8|tx_data[6]                                                 ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.089     ; 0.216      ;
; -0.809 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_ERROR                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.091      ; 2.378      ;
; -0.791 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[10]                                         ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.282      ; 2.551      ;
; -0.790 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[0]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.282      ; 2.550      ;
; -0.790 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[1]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.282      ; 2.550      ;
; -0.774 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_RECEIVED                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.091      ; 2.343      ;
; -0.765 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[8]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.282      ; 2.525      ;
; -0.748 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_clk_divider[2]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.282      ; 2.508      ;
; -0.704 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -1.216     ; 0.466      ;
; -0.694 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_bits_remaining[1]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.092      ; 2.264      ;
; -0.694 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_bits_remaining[0]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.092      ; 2.264      ;
; -0.694 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_bits_remaining[3]                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.092      ; 2.264      ;
; -0.586 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_DELAY_RESTART                                ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.095      ; 2.159      ;
; -0.555 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|my_recv_state                                              ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.091      ; 2.124      ;
; -0.549 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.401      ; 1.438      ;
; -0.549 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.401      ; 1.438      ;
; -0.549 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.401      ; 1.438      ;
; -0.549 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.401      ; 1.438      ;
; -0.538 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.401      ; 1.427      ;
; -0.538 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.401      ; 1.427      ;
; -0.538 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.401      ; 1.427      ;
; -0.538 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.401      ; 1.427      ;
; -0.535 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -1.294     ; 0.219      ;
; -0.533 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                 ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; -1.293     ; 0.218      ;
; -0.530 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.399      ; 1.417      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.665 ; FPGA_IN_SDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.300      ; 3.393      ;
; -1.483 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.205     ; 0.837      ;
; -1.479 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]                                                         ; 74373:inst116|17                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.865     ; 1.001      ;
; -1.436 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.089     ; 0.760      ;
; -1.117 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]                                                          ; 74373:inst115|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.899     ; 0.667      ;
; -1.062 ; FPGA_IN_CDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.300      ; 2.790      ;
; -1.051 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]                                                         ; 74373:inst116|18                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.868     ; 0.573      ;
; -0.976 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|14                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.979     ; 0.545      ;
; -0.817 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]                                                         ; 74373:inst116|16                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.986     ; 0.310      ;
; -0.815 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                                                         ; 74373:inst116|19                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.984     ; 0.312      ;
; -0.804 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                                                          ; 74373:inst115|17                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.976     ; 0.308      ;
; -0.754 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]                                                          ; 74373:inst115|16                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.917     ; 0.310      ;
; -0.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                                                          ; 74373:inst115|13                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.915     ; 0.310      ;
; -0.742 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                                                          ; 74373:inst115|18                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.915     ; 0.312      ;
; -0.728 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]                                                         ; 74373:inst116|15                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.889     ; 0.308      ;
; -0.724 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.281     ; 1.002      ;
; -0.719 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]                                                          ; 74373:inst116|12                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.889     ; 0.310      ;
; -0.718 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                                                          ; 74373:inst115|19                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.894     ; 0.309      ;
; -0.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]                                                          ; 74373:inst116|13                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.891     ; 0.310      ;
; -0.712 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]                                                         ; 74373:inst116|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.888     ; 0.309      ;
; -0.696 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 1.139      ;
; -0.692 ; FPGA_IN_SDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.300      ; 2.920      ;
; -0.676 ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF                                                       ; 74373:inst59|12                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.828     ; 0.328      ;
; -0.672 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                                                          ; 74373:inst115|15                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.832     ; 0.309      ;
; -0.661 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]                                                          ; 74373:inst115|12                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.826     ; 0.308      ;
; -0.636 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 1.079      ;
; -0.632 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 1.075      ;
; -0.572 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 1.015      ;
; -0.568 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 1.011      ;
; -0.508 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 0.951      ;
; -0.508 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                               ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.281     ; 0.786      ;
; -0.504 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 0.947      ;
; -0.494 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.093      ; 1.201      ;
; -0.472 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|14                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.055     ; 0.965      ;
; -0.457 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n                                                        ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.281     ; 0.735      ;
; -0.456 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.008     ; 0.916      ;
; -0.448 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                          ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.093      ; 1.155      ;
; -0.444 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 0.887      ;
; -0.440 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 0.883      ;
; -0.383 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                               ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.165     ; 0.631      ;
; -0.381 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.099     ; 0.823      ;
; -0.377 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.099     ; 0.819      ;
; -0.319 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                          ; 74373:inst59|17                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.278     ; 0.590      ;
; -0.317 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.099     ; 0.759      ;
; -0.246 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74164:inst37|3                                                                                     ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.634      ; 1.818      ;
; -0.191 ; FPGA_IN_CDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.300      ; 2.419      ;
; -0.161 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 1.104      ;
; -0.157 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 1.100      ;
; -0.155 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.099     ; 0.597      ;
; -0.139 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.098     ; 0.592      ;
; -0.097 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 1.040      ;
; -0.093 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 1.036      ;
; -0.036 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.008     ; 0.496      ;
; -0.033 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 0.976      ;
; -0.029 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 0.972      ;
; 0.031  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 0.912      ;
; 0.035  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 0.908      ;
; 0.095  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 0.848      ;
; 0.098  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 0.844      ;
; 0.158  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 0.784      ;
; 0.162  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 0.780      ;
; 0.411  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 0.542      ;
; 0.422  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.099     ; 0.520      ;
; 8.224  ; 74165:inst103|93                                                                                  ; 74165:inst103|98                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.225     ; 1.529      ;
; 9.403  ; 74165:inst103|79                                                                                  ; 74165:inst103|84                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 0.359      ;
; 9.403  ; 74165:inst103|70                                                                                  ; 74165:inst103|79                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 0.359      ;
; 9.404  ; 74165:inst103|84                                                                                  ; 74165:inst103|93                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 0.358      ;
; 17.443 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 2.332      ;
; 17.608 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 2.167      ;
; 17.628 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 2.147      ;
; 17.755 ; Microcomputer:inst|cpuClkCount[2]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 2.020      ;
; 17.777 ; 74373:inst115|18                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.435      ; 2.636      ;
; 17.878 ; 74373:inst115|15                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.353      ; 2.453      ;
; 18.000 ; 74373:inst115|12                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.348      ; 2.326      ;
; 18.032 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.750      ;
; 18.032 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.750      ;
; 18.032 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.750      ;
; 18.032 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.750      ;
; 18.032 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.750      ;
; 18.032 ; Microcomputer:inst|cpuClkCount[5]                                                                 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.750      ;
; 18.140 ; 74373:inst115|17                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.503      ; 2.341      ;
; 18.149 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 1.632      ;
; 18.173 ; 74373:inst59|14                                                                                   ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.503      ; 2.308      ;
; 18.182 ; 74373:inst115|16                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.438      ; 2.234      ;
; 18.189 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 1.592      ;
; 18.196 ; 74373:inst115|19                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.421      ; 2.203      ;
; 18.197 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.585      ;
; 18.197 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.585      ;
; 18.197 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.585      ;
; 18.197 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.585      ;
; 18.197 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.585      ;
; 18.197 ; Microcomputer:inst|cpuClkCount[3]                                                                 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.585      ;
; 18.209 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 1.572      ;
; 18.213 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 1.568      ;
; 18.217 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.565      ;
; 18.217 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.565      ;
; 18.217 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.565      ;
; 18.217 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.565      ;
; 18.217 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.565      ;
; 18.217 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.565      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                                       ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.518 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.470      ;
; -1.518 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.470      ;
; -1.518 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.470      ;
; -1.518 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.470      ;
; -1.518 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.470      ;
; -1.518 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.470      ;
; -1.518 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.470      ;
; -1.510 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.462      ;
; -1.510 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.462      ;
; -1.510 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.462      ;
; -1.510 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.462      ;
; -1.510 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.462      ;
; -1.510 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.462      ;
; -1.510 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.462      ;
; -1.469 ; spi_16bit_master:inst347|count[26]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.421      ;
; -1.469 ; spi_16bit_master:inst347|count[26]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.421      ;
; -1.469 ; spi_16bit_master:inst347|count[26]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.421      ;
; -1.469 ; spi_16bit_master:inst347|count[26]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.421      ;
; -1.469 ; spi_16bit_master:inst347|count[26]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.421      ;
; -1.469 ; spi_16bit_master:inst347|count[26]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.421      ;
; -1.469 ; spi_16bit_master:inst347|count[26]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.421      ;
; -1.468 ; spi_16bit_master:inst347|count[27]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.420      ;
; -1.468 ; spi_16bit_master:inst347|count[27]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.420      ;
; -1.468 ; spi_16bit_master:inst347|count[27]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.420      ;
; -1.468 ; spi_16bit_master:inst347|count[27]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.420      ;
; -1.468 ; spi_16bit_master:inst347|count[27]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.420      ;
; -1.468 ; spi_16bit_master:inst347|count[27]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.420      ;
; -1.468 ; spi_16bit_master:inst347|count[27]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.420      ;
; -1.455 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.407      ;
; -1.455 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.407      ;
; -1.455 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.407      ;
; -1.455 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.407      ;
; -1.455 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.407      ;
; -1.455 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.407      ;
; -1.455 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.407      ;
; -1.449 ; spi_16bit_master:inst347|count[24]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.401      ;
; -1.449 ; spi_16bit_master:inst347|count[24]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.401      ;
; -1.449 ; spi_16bit_master:inst347|count[24]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.401      ;
; -1.449 ; spi_16bit_master:inst347|count[24]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.401      ;
; -1.449 ; spi_16bit_master:inst347|count[24]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.401      ;
; -1.449 ; spi_16bit_master:inst347|count[24]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.401      ;
; -1.449 ; spi_16bit_master:inst347|count[24]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.401      ;
; -1.448 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.400      ;
; -1.448 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.400      ;
; -1.448 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.400      ;
; -1.448 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.400      ;
; -1.448 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.400      ;
; -1.448 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.400      ;
; -1.448 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.400      ;
; -1.445 ; inst377                                ; inst379                                ; FPGA_IN_SDSB-                                                                                   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; -1.428     ; 0.495      ;
; -1.432 ; spi_16bit_master:inst347|clk_ratio[31] ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.384      ;
; -1.432 ; spi_16bit_master:inst347|clk_ratio[31] ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.384      ;
; -1.432 ; spi_16bit_master:inst347|clk_ratio[31] ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.384      ;
; -1.432 ; spi_16bit_master:inst347|clk_ratio[31] ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.384      ;
; -1.432 ; spi_16bit_master:inst347|clk_ratio[31] ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.384      ;
; -1.432 ; spi_16bit_master:inst347|clk_ratio[31] ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.384      ;
; -1.432 ; spi_16bit_master:inst347|clk_ratio[31] ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.384      ;
; -1.421 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.373      ;
; -1.421 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.373      ;
; -1.421 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.373      ;
; -1.421 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.373      ;
; -1.421 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.373      ;
; -1.421 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.373      ;
; -1.421 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.373      ;
; -1.420 ; spi_16bit_master:inst347|count[19]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.370      ;
; -1.420 ; spi_16bit_master:inst347|count[19]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.370      ;
; -1.420 ; spi_16bit_master:inst347|count[19]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.370      ;
; -1.420 ; spi_16bit_master:inst347|count[19]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.370      ;
; -1.420 ; spi_16bit_master:inst347|count[19]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.370      ;
; -1.420 ; spi_16bit_master:inst347|count[19]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.370      ;
; -1.420 ; spi_16bit_master:inst347|count[19]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.370      ;
; -1.413 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.365      ;
; -1.413 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.365      ;
; -1.413 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.365      ;
; -1.413 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.365      ;
; -1.413 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.365      ;
; -1.413 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.365      ;
; -1.413 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.365      ;
; -1.407 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|rx_data[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.042     ; 2.353      ;
; -1.399 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|rx_data[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.042     ; 2.345      ;
; -1.389 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.037     ; 2.340      ;
; -1.389 ; spi_16bit_master:inst347|count[29]     ; spi_16bit_master:inst347|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.037     ; 2.340      ;
; -1.388 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.340      ;
; -1.388 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.340      ;
; -1.388 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.340      ;
; -1.388 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.340      ;
; -1.388 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.340      ;
; -1.388 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.340      ;
; -1.388 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 2.340      ;
; -1.384 ; spi_16bit_master:inst347|count[2]      ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.334      ;
; -1.384 ; spi_16bit_master:inst347|count[2]      ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.334      ;
; -1.384 ; spi_16bit_master:inst347|count[2]      ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.334      ;
; -1.384 ; spi_16bit_master:inst347|count[2]      ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.334      ;
; -1.384 ; spi_16bit_master:inst347|count[2]      ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.334      ;
; -1.384 ; spi_16bit_master:inst347|count[2]      ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.334      ;
; -1.384 ; spi_16bit_master:inst347|count[2]      ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.334      ;
; -1.384 ; spi_16bit_master:inst347|count[3]      ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.334      ;
; -1.384 ; spi_16bit_master:inst347|count[3]      ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.334      ;
; -1.384 ; spi_16bit_master:inst347|count[3]      ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.334      ;
; -1.384 ; spi_16bit_master:inst347|count[3]      ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.038     ; 2.334      ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.436 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                     ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; -0.479     ; 0.445      ;
; 0.453  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.023     ; 0.532      ;
; 0.458  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.023     ; 0.527      ;
; 0.473  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.023     ; 0.512      ;
; 0.533  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.023     ; 0.452      ;
; 0.534  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.023     ; 0.451      ;
; 0.543  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.023     ; 0.442      ;
; 0.548  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.023     ; 0.437      ;
; 0.551  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.023     ; 0.434      ;
; 0.607  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.023     ; 0.378      ;
; 0.609  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.023     ; 0.376      ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'FPGA_IN_SDSB-'                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -1.238 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.475      ; 0.267      ;
; -1.177 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.414      ; 0.267      ;
; -1.176 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.413      ; 0.267      ;
; -1.174 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.411      ; 0.267      ;
; -1.173 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.410      ; 0.267      ;
; -1.168 ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.405      ; 0.267      ;
; -1.167 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.404      ; 0.267      ;
; -1.164 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.401      ; 0.267      ;
; -1.136 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.873      ; 0.267      ;
; -1.135 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.872      ; 0.267      ;
; -1.135 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.872      ; 0.267      ;
; -1.134 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.871      ; 0.267      ;
; -1.134 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.871      ; 0.267      ;
; -1.120 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.357      ; 0.267      ;
; -1.119 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.356      ; 0.267      ;
; -1.119 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.356      ; 0.267      ;
; -1.118 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.355      ; 0.267      ;
; -1.118 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.355      ; 0.267      ;
; -1.063 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.250      ; 0.267      ;
; -1.036 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.223      ; 0.267      ;
; -0.965 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.702      ; 0.267      ;
; -0.965 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.702      ; 0.267      ;
; -0.965 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.702      ; 0.267      ;
; -0.964 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.701      ; 0.267      ;
; -0.962 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.699      ; 0.267      ;
; -0.961 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.698      ; 0.267      ;
; -0.961 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.698      ; 0.267      ;
; -0.955 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.142      ; 0.267      ;
; -0.953 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.140      ; 0.267      ;
; -0.953 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.140      ; 0.267      ;
; -0.953 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.140      ; 0.267      ;
; -0.952 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.139      ; 0.267      ;
; -0.952 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.139      ; 0.267      ;
; -0.940 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.627      ; 0.267      ;
; -0.928 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.115      ; 0.267      ;
; -0.926 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.113      ; 0.267      ;
; -0.926 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.113      ; 0.267      ;
; -0.926 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.113      ; 0.267      ;
; -0.925 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.112      ; 0.267      ;
; -0.925 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.112      ; 0.267      ;
; -0.913 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.600      ; 0.267      ;
; -0.873 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.610      ; 0.267      ;
; -0.873 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.610      ; 0.267      ;
; -0.857 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.094      ; 0.267      ;
; -0.857 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.094      ; 0.267      ;
; -0.832 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.519      ; 0.267      ;
; -0.830 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.517      ; 0.267      ;
; -0.830 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.517      ; 0.267      ;
; -0.830 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.517      ; 0.267      ;
; -0.829 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.516      ; 0.267      ;
; -0.829 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.516      ; 0.267      ;
; -0.805 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.492      ; 0.267      ;
; -0.803 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.490      ; 0.267      ;
; -0.803 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.490      ; 0.267      ;
; -0.803 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.490      ; 0.267      ;
; -0.802 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.489      ; 0.267      ;
; -0.802 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.489      ; 0.267      ;
; -0.783 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.020      ; 0.267      ;
; -0.783 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.020      ; 0.267      ;
; -0.783 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.020      ; 0.267      ;
; -0.782 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.019      ; 0.267      ;
; -0.780 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.017      ; 0.267      ;
; -0.779 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.016      ; 0.267      ;
; -0.779 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.016      ; 0.267      ;
; -0.512 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 0.699      ; 0.267      ;
; -0.485 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 0.672      ; 0.267      ;
; -0.389 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.076      ; 0.267      ;
; -0.362 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.049      ; 0.267      ;
; -0.264 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 1.001      ; 0.267      ;
; -0.203 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 0.940      ; 0.267      ;
; -0.202 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 0.939      ; 0.267      ;
; -0.200 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 0.937      ; 0.267      ;
; -0.199 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 0.936      ; 0.267      ;
; -0.194 ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 0.931      ; 0.267      ;
; -0.193 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 0.930      ; 0.267      ;
; -0.190 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 0.927      ; 0.267      ;
; -0.085 ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.125      ; 1.141      ;
; -0.056 ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.086      ; 1.131      ;
; -0.051 ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.244      ; 1.294      ;
; -0.050 ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.234      ; 1.285      ;
; -0.040 ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 0.999      ; 1.060      ;
; -0.021 ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.076      ; 1.156      ;
; -0.019 ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 0.989      ; 1.071      ;
; -0.006 ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.016      ; 1.141      ;
; -0.001 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst427                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; -0.500       ; 1.820      ; 1.349      ;
; 0.013  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.050      ; 1.164      ;
; 0.020  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 0.980      ; 1.131      ;
; 0.020  ; inst508                                     ; inst476                                                                                                             ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 0.473      ; 0.523      ;
; 0.021  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.187      ; 1.309      ;
; 0.024  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.139      ; 1.264      ;
; 0.025  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.138      ; 1.294      ;
; 0.026  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst432                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; -0.500       ; 1.765      ; 1.321      ;
; 0.029  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.125      ; 1.285      ;
; 0.035  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; -0.500       ; 1.475      ; 1.141      ;
; 0.036  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 0.893      ; 1.060      ;
; 0.037  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 0.971      ; 1.109      ;
; 0.046  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst325[2]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; -0.500       ; 1.716      ; 1.292      ;
; 0.055  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.040      ; 1.196      ;
; 0.058  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst514                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.068      ; 1.238      ;
; 0.058  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 0.967      ; 1.156      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'FPGA_IN_CDSB-'                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -0.531 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.758      ; 0.267      ;
; -0.531 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.758      ; 0.267      ;
; -0.531 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.758      ; 0.267      ;
; -0.530 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.757      ; 0.267      ;
; -0.528 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.755      ; 0.267      ;
; -0.527 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.754      ; 0.267      ;
; -0.527 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.754      ; 0.267      ;
; -0.453 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.680      ; 0.267      ;
; -0.452 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.679      ; 0.267      ;
; -0.452 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.679      ; 0.267      ;
; -0.451 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.678      ; 0.267      ;
; -0.451 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.678      ; 0.267      ;
; -0.429 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.616      ; 0.267      ;
; -0.402 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.589      ; 0.267      ;
; -0.321 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.508      ; 0.267      ;
; -0.319 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.506      ; 0.267      ;
; -0.319 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.506      ; 0.267      ;
; -0.319 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.506      ; 0.267      ;
; -0.318 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.505      ; 0.267      ;
; -0.318 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.505      ; 0.267      ;
; -0.294 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.481      ; 0.267      ;
; -0.292 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.479      ; 0.267      ;
; -0.292 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.479      ; 0.267      ;
; -0.292 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.479      ; 0.267      ;
; -0.291 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.478      ; 0.267      ;
; -0.291 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.478      ; 0.267      ;
; -0.190 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.417      ; 0.267      ;
; -0.190 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.417      ; 0.267      ;
; 0.122  ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.065      ; 0.267      ;
; 0.149  ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.038      ; 0.267      ;
; 0.170  ; inst253[4]                                  ; 74373b:inst261|16                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.890      ; 1.090      ;
; 0.256  ; inst253[5]                                  ; 74373b:inst261|17                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.864      ; 1.150      ;
; 0.306  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.704      ; 1.141      ;
; 0.331  ; inst243[5]                                  ; 74373b:inst260|17                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.020      ; 1.381      ;
; 0.335  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.665      ; 1.131      ;
; 0.340  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.823      ; 1.294      ;
; 0.341  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.813      ; 1.285      ;
; 0.348  ; inst253[2]                                  ; 74373b:inst261|14                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.785      ; 1.163      ;
; 0.351  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.578      ; 1.060      ;
; 0.369  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst234                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.082      ; 0.981      ;
; 0.370  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.655      ; 1.156      ;
; 0.372  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.568      ; 1.071      ;
; 0.380  ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.357      ; 0.267      ;
; 0.392  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]   ; inst276                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.079      ; 1.001      ;
; 0.399  ; inst253[4]                                  ; 74373b:inst261|16                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.161      ; 1.090      ;
; 0.401  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst279                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.154      ; 1.085      ;
; 0.403  ; inst253[1]                                  ; 74373b:inst261|13                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.105      ; 1.538      ;
; 0.404  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.629      ; 1.164      ;
; 0.404  ; inst243[4]                                  ; 74373b:inst260|16                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.946      ; 1.380      ;
; 0.410  ; inst253[3]                                  ; 74373b:inst261|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.785      ; 1.225      ;
; 0.412  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.766      ; 1.309      ;
; 0.415  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.718      ; 1.264      ;
; 0.418  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]   ; inst251                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.073      ; 1.021      ;
; 0.420  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]   ; inst262                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.074      ; 1.024      ;
; 0.428  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.550      ; 1.109      ;
; 0.436  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]   ; inst253[5]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.286      ; 1.252      ;
; 0.441  ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.296      ; 0.267      ;
; 0.442  ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.295      ; 0.267      ;
; 0.444  ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.293      ; 0.267      ;
; 0.445  ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.292      ; 0.267      ;
; 0.446  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.619      ; 1.196      ;
; 0.449  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.687      ; 1.267      ;
; 0.450  ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.287      ; 0.267      ;
; 0.451  ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.286      ; 0.267      ;
; 0.451  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.469      ; 1.051      ;
; 0.453  ; inst243[6]                                  ; 74373b:inst260|18                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.785      ; 1.268      ;
; 0.454  ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.283      ; 0.267      ;
; 0.456  ; inst243[2]                                  ; 74373b:inst260|14                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.787      ; 1.273      ;
; 0.457  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]   ; inst249                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.068      ; 1.055      ;
; 0.458  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.688      ; 1.277      ;
; 0.460  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.303      ; 0.894      ;
; 0.464  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.701      ; 1.296      ;
; 0.466  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.054      ; 1.141      ;
; 0.466  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.714      ; 1.311      ;
; 0.468  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.691      ; 1.290      ;
; 0.474  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst233                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.090      ; 1.094      ;
; 0.474  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.691      ; 1.296      ;
; 0.474  ; inst243[1]                                  ; 74373b:inst260|13                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.786      ; 1.290      ;
; 0.478  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.459      ; 1.068      ;
; 0.479  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.480      ; 1.090      ;
; 0.482  ; inst253[0]                                  ; 74373b:inst261|12                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.104      ; 1.616      ;
; 0.483  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst253[1]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 0.905      ; 0.918      ;
; 0.485  ; inst253[5]                                  ; 74373b:inst261|17                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.135      ; 1.150      ;
; 0.485  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.514      ; 1.130      ;
; 0.486  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]   ; inst253[4]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.282      ; 1.298      ;
; 0.487  ; inst243[3]                                  ; 74373b:inst260|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.785      ; 1.302      ;
; 0.489  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst231                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.084      ; 1.103      ;
; 0.490  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.681      ; 1.302      ;
; 0.492  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.018      ; 1.131      ;
; 0.492  ; inst243[5]                                  ; 74373b:inst260|17                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.889      ; 1.381      ;
; 0.492  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.677      ; 1.300      ;
; 0.497  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.176      ; 1.294      ;
; 0.501  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.163      ; 1.285      ;
; 0.502  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.540      ; 1.173      ;
; 0.506  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst253[2]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.262      ; 1.298      ;
; 0.508  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 0.931      ; 1.060      ;
; 0.511  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.756      ; 1.398      ;
; 0.512  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.678      ; 1.321      ;
; 0.512  ; inst243[0]                                  ; 74373b:inst260|12                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.737      ; 1.279      ;
; 0.517  ; inst243[5]                                  ; 74373b:inst260|17                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.334      ; 1.381      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.159 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.777      ;
; -0.159 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.777      ;
; -0.159 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.777      ;
; -0.159 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.777      ;
; -0.159 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.777      ;
; -0.106 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.833      ;
; -0.106 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.833      ;
; -0.098 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.740      ; 1.834      ;
; -0.088 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.848      ;
; -0.049 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.749      ; 1.892      ;
; -0.046 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.893      ;
; -0.036 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.903      ;
; -0.036 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.903      ;
; -0.036 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.903      ;
; -0.036 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.903      ;
; -0.036 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.903      ;
; -0.036 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.903      ;
; -0.036 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.903      ;
; -0.036 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.903      ;
; -0.036 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.903      ;
; -0.036 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.903      ;
; -0.036 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.903      ;
; -0.036 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.903      ;
; -0.036 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.903      ;
; -0.036 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.903      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.031 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.748      ; 1.909      ;
; -0.027 ; inst468                           ; inst506                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.209      ; 0.374      ;
; 0.002  ; spi_master:inst490|assert_data    ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.296      ;
; 0.002  ; spi_master:inst490|state          ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.296      ;
; 0.005  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.732      ; 1.929      ;
; 0.024  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.960      ;
; 0.024  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.960      ;
; 0.024  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.960      ;
; 0.024  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.960      ;
; 0.024  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.960      ;
; 0.024  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.960      ;
; 0.024  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.960      ;
; 0.024  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.960      ;
; 0.035  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.731      ; 1.958      ;
; 0.035  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.731      ; 1.958      ;
; 0.035  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.731      ; 1.958      ;
; 0.035  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.731      ; 1.958      ;
; 0.035  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.731      ; 1.958      ;
; 0.035  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.731      ; 1.958      ;
; 0.035  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.731      ; 1.958      ;
; 0.179  ; spi_master:inst490|assert_data    ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179  ; spi_master:inst490|state          ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.296      ;
; 0.236  ; spi_master:inst490|rx_buffer[7]   ; spi_master:inst490|rx_data[7]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.530      ;
; 0.250  ; spi_master:inst490|rx_buffer[1]   ; spi_master:inst490|rx_data[1]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.544      ;
; 0.254  ; spi_master:inst490|rx_buffer[4]   ; spi_master:inst490|rx_data[4]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.548      ;
; 0.263  ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.557      ;
; 0.268  ; spi_master:inst490|clk_toggles[3] ; spi_master:inst490|clk_toggles[3] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.562      ;
; 0.270  ; spi_master:inst490|rx_buffer[1]   ; spi_master:inst490|rx_buffer[2]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.564      ;
; 0.273  ; spi_master:inst490|rx_buffer[4]   ; spi_master:inst490|rx_buffer[5]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.567      ;
; 0.275  ; spi_master:inst490|rx_buffer[3]   ; spi_master:inst490|rx_buffer[4]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.569      ;
; 0.289  ; spi_master:inst490|tx_buffer[1]   ; spi_master:inst490|tx_buffer[2]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.583      ;
; 0.290  ; spi_master:inst490|rx_buffer[5]   ; spi_master:inst490|rx_buffer[6]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.584      ;
; 0.294  ; spi_master:inst490|clk_toggles[2] ; spi_master:inst490|clk_toggles[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.588      ;
; 0.295  ; spi_master:inst490|rx_buffer[2]   ; spi_master:inst490|rx_buffer[3]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.589      ;
; 0.301  ; spi_master:inst490|clk_toggles[0] ; spi_master:inst490|clk_toggles[0] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.595      ;
; 0.304  ; spi_master:inst490|tx_buffer[2]   ; spi_master:inst490|tx_buffer[3]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.598      ;
; 0.319  ; spi_master:inst490|state          ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.612      ;
; 0.362  ; spi_master:inst490|rx_buffer[3]   ; spi_master:inst490|rx_data[3]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.656      ;
; 0.368  ; spi_master:inst490|tx_buffer[4]   ; spi_master:inst490|tx_buffer[5]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.662      ;
; 0.382  ; spi_master:inst490|count[15]      ; spi_master:inst490|count[15]      ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.676      ;
; 0.386  ; spi_master:inst490|tx_buffer[5]   ; spi_master:inst490|tx_buffer[6]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.680      ;
; 0.393  ; spi_master:inst490|count[4]       ; spi_master:inst490|count[4]       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.687      ;
; 0.399  ; spi_master:inst490|clk_toggles[4] ; spi_master:inst490|clk_toggles[4] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.693      ;
; 0.399  ; spi_master:inst490|count[10]      ; spi_master:inst490|count[10]      ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.693      ;
; 0.401  ; spi_master:inst490|count[5]       ; spi_master:inst490|count[5]       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.695      ;
; 0.401  ; spi_master:inst490|count[14]      ; spi_master:inst490|count[14]      ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.695      ;
; 0.401  ; spi_master:inst490|count[23]      ; spi_master:inst490|count[23]      ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 0.696      ;
; 0.403  ; spi_master:inst490|count[11]      ; spi_master:inst490|count[11]      ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.697      ;
; 0.412  ; spi_master:inst490|clk_toggles[3] ; spi_master:inst490|clk_toggles[4] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.706      ;
; 0.413  ; spi_master:inst490|rx_buffer[7]   ; spi_master:inst490|rx_data[7]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.530      ;
; 0.427  ; spi_master:inst490|rx_buffer[1]   ; spi_master:inst490|rx_data[1]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.544      ;
; 0.430  ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_data[0]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.724      ;
; 0.431  ; spi_master:inst490|rx_buffer[4]   ; spi_master:inst490|rx_data[4]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.548      ;
; 0.440  ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.557      ;
; 0.445  ; spi_master:inst490|clk_toggles[0] ; spi_master:inst490|clk_toggles[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.739      ;
; 0.445  ; spi_master:inst490|clk_toggles[3] ; spi_master:inst490|clk_toggles[3] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.562      ;
; 0.446  ; spi_master:inst490|clk_toggles[2] ; spi_master:inst490|clk_toggles[3] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.740      ;
; 0.447  ; spi_master:inst490|clk_toggles[0] ; spi_master:inst490|clk_toggles[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.741      ;
; 0.447  ; spi_master:inst490|rx_buffer[1]   ; spi_master:inst490|rx_buffer[2]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.564      ;
; 0.448  ; spi_master:inst490|clk_toggles[2] ; spi_master:inst490|clk_toggles[4] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.742      ;
; 0.450  ; spi_master:inst490|rx_buffer[4]   ; spi_master:inst490|rx_buffer[5]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.567      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.121 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.777      ;
; -0.121 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.777      ;
; -0.121 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.777      ;
; -0.121 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.777      ;
; -0.121 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.777      ;
; -0.068 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.833      ;
; -0.068 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.833      ;
; -0.060 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.702      ; 1.834      ;
; -0.050 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.848      ;
; -0.011 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.711      ; 1.892      ;
; -0.008 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.893      ;
; 0.002  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.903      ;
; 0.002  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.903      ;
; 0.002  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.903      ;
; 0.002  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.903      ;
; 0.002  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.903      ;
; 0.002  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.903      ;
; 0.002  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.903      ;
; 0.002  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.903      ;
; 0.002  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.903      ;
; 0.002  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.903      ;
; 0.002  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.903      ;
; 0.002  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.903      ;
; 0.002  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.903      ;
; 0.002  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.903      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.007  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.710      ; 1.909      ;
; 0.011  ; inst468                           ; inst506                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 0.374      ;
; 0.043  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.694      ; 1.929      ;
; 0.062  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.960      ;
; 0.062  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.960      ;
; 0.062  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.960      ;
; 0.062  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.960      ;
; 0.062  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.960      ;
; 0.062  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.960      ;
; 0.062  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.960      ;
; 0.062  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.960      ;
; 0.067  ; spi_master:inst490|assert_data    ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.296      ;
; 0.067  ; spi_master:inst490|state          ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.296      ;
; 0.073  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.693      ; 1.958      ;
; 0.073  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.693      ; 1.958      ;
; 0.073  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.693      ; 1.958      ;
; 0.073  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.693      ; 1.958      ;
; 0.073  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.693      ; 1.958      ;
; 0.073  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.693      ; 1.958      ;
; 0.073  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.693      ; 1.958      ;
; 0.179  ; spi_master:inst490|assert_data    ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179  ; spi_master:inst490|state          ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.301  ; spi_master:inst490|rx_buffer[7]   ; spi_master:inst490|rx_data[7]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.530      ;
; 0.315  ; spi_master:inst490|rx_buffer[1]   ; spi_master:inst490|rx_data[1]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.544      ;
; 0.319  ; spi_master:inst490|rx_buffer[4]   ; spi_master:inst490|rx_data[4]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.548      ;
; 0.328  ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.557      ;
; 0.333  ; spi_master:inst490|clk_toggles[3] ; spi_master:inst490|clk_toggles[3] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.562      ;
; 0.335  ; spi_master:inst490|rx_buffer[1]   ; spi_master:inst490|rx_buffer[2]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.564      ;
; 0.338  ; spi_master:inst490|rx_buffer[4]   ; spi_master:inst490|rx_buffer[5]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.567      ;
; 0.340  ; spi_master:inst490|rx_buffer[3]   ; spi_master:inst490|rx_buffer[4]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.569      ;
; 0.354  ; spi_master:inst490|tx_buffer[1]   ; spi_master:inst490|tx_buffer[2]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.583      ;
; 0.355  ; spi_master:inst490|rx_buffer[5]   ; spi_master:inst490|rx_buffer[6]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.584      ;
; 0.359  ; spi_master:inst490|clk_toggles[2] ; spi_master:inst490|clk_toggles[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.588      ;
; 0.360  ; spi_master:inst490|rx_buffer[2]   ; spi_master:inst490|rx_buffer[3]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.589      ;
; 0.366  ; spi_master:inst490|clk_toggles[0] ; spi_master:inst490|clk_toggles[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.595      ;
; 0.369  ; spi_master:inst490|tx_buffer[2]   ; spi_master:inst490|tx_buffer[3]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.598      ;
; 0.384  ; spi_master:inst490|state          ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 0.612      ;
; 0.413  ; spi_master:inst490|rx_buffer[7]   ; spi_master:inst490|rx_data[7]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.530      ;
; 0.427  ; spi_master:inst490|rx_buffer[1]   ; spi_master:inst490|rx_data[1]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.544      ;
; 0.427  ; spi_master:inst490|rx_buffer[3]   ; spi_master:inst490|rx_data[3]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.656      ;
; 0.431  ; spi_master:inst490|rx_buffer[4]   ; spi_master:inst490|rx_data[4]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.548      ;
; 0.433  ; spi_master:inst490|tx_buffer[4]   ; spi_master:inst490|tx_buffer[5]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.662      ;
; 0.440  ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.557      ;
; 0.445  ; spi_master:inst490|clk_toggles[3] ; spi_master:inst490|clk_toggles[3] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.562      ;
; 0.447  ; spi_master:inst490|rx_buffer[1]   ; spi_master:inst490|rx_buffer[2]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.564      ;
; 0.447  ; spi_master:inst490|count[15]      ; spi_master:inst490|count[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.676      ;
; 0.450  ; spi_master:inst490|rx_buffer[4]   ; spi_master:inst490|rx_buffer[5]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.567      ;
; 0.451  ; spi_master:inst490|tx_buffer[5]   ; spi_master:inst490|tx_buffer[6]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.680      ;
; 0.452  ; spi_master:inst490|rx_buffer[3]   ; spi_master:inst490|rx_buffer[4]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.569      ;
; 0.458  ; spi_master:inst490|count[4]       ; spi_master:inst490|count[4]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.687      ;
; 0.464  ; spi_master:inst490|clk_toggles[4] ; spi_master:inst490|clk_toggles[4] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.693      ;
; 0.464  ; spi_master:inst490|count[10]      ; spi_master:inst490|count[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.693      ;
; 0.466  ; spi_master:inst490|tx_buffer[1]   ; spi_master:inst490|tx_buffer[2]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.583      ;
; 0.466  ; spi_master:inst490|count[5]       ; spi_master:inst490|count[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.695      ;
; 0.466  ; spi_master:inst490|count[14]      ; spi_master:inst490|count[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.695      ;
; 0.466  ; spi_master:inst490|count[23]      ; spi_master:inst490|count[23]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.118      ; 0.696      ;
; 0.467  ; spi_master:inst490|rx_buffer[5]   ; spi_master:inst490|rx_buffer[6]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.584      ;
; 0.468  ; spi_master:inst490|count[11]      ; spi_master:inst490|count[11]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.697      ;
; 0.471  ; spi_master:inst490|clk_toggles[2] ; spi_master:inst490|clk_toggles[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.472  ; spi_master:inst490|rx_buffer[2]   ; spi_master:inst490|rx_buffer[3]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.589      ;
; 0.477  ; spi_master:inst490|clk_toggles[3] ; spi_master:inst490|clk_toggles[4] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.706      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.030 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                  ; 74373:inst59|13                                                                                                     ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.330      ; 0.460      ;
; 0.172 ; vga80x40:inst7|losr:U_LOSR|data[0]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[0]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.296      ;
; 0.173 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.296      ;
; 0.176 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.300      ;
; 0.177 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.300      ;
; 0.179 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.184 ; vga80x40:inst7|\hw_cursor:counter[0]                                                               ; vga80x40:inst7|\hw_cursor:counter[0]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.300      ;
; 0.185 ; 74165:inst103|70                                                                                   ; 74165:inst103|79                                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.301      ;
; 0.186 ; 74165:inst103|84                                                                                   ; 74165:inst103|93                                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.302      ;
; 0.186 ; 74165:inst103|79                                                                                   ; 74165:inst103|84                                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.302      ;
; 0.246 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.555      ;
; 0.249 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.558      ;
; 0.251 ; vga80x40:inst7|losr:U_LOSR|data[4]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[5]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.367      ;
; 0.251 ; vga80x40:inst7|losr:U_LOSR|data[2]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[3]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.367      ;
; 0.252 ; vga80x40:inst7|losr:U_LOSR|data[3]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[4]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.368      ;
; 0.263 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.380      ;
; 0.264 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.196      ; 0.572      ;
; 0.265 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.196      ; 0.573      ;
; 0.274 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.196      ; 0.582      ;
; 0.276 ; vga80x40:inst7|\hw_cursor:counter[12]                                                              ; vga80x40:inst7|\hw_cursor:counter[12]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.392      ;
; 0.277 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.196      ; 0.585      ;
; 0.277 ; vga80x40:inst7|\hw_cursor:counter[14]                                                              ; vga80x40:inst7|\hw_cursor:counter[14]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; vga80x40:inst7|\hw_cursor:counter[11]                                                              ; vga80x40:inst7|\hw_cursor:counter[11]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; vga80x40:inst7|\hw_cursor:counter[10]                                                              ; vga80x40:inst7|\hw_cursor:counter[10]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; vga80x40:inst7|\hw_cursor:counter[4]                                                               ; vga80x40:inst7|\hw_cursor:counter[4]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; vga80x40:inst7|\hw_cursor:counter[2]                                                               ; vga80x40:inst7|\hw_cursor:counter[2]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.393      ;
; 0.278 ; vga80x40:inst7|losr:U_LOSR|data[6]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[7]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; vga80x40:inst7|\hw_cursor:counter[20]                                                              ; vga80x40:inst7|\hw_cursor:counter[20]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; vga80x40:inst7|\hw_cursor:counter[18]                                                              ; vga80x40:inst7|\hw_cursor:counter[18]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; vga80x40:inst7|\hw_cursor:counter[16]                                                              ; vga80x40:inst7|\hw_cursor:counter[16]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; vga80x40:inst7|\hw_cursor:counter[13]                                                              ; vga80x40:inst7|\hw_cursor:counter[13]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; vga80x40:inst7|\hw_cursor:counter[9]                                                               ; vga80x40:inst7|\hw_cursor:counter[9]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; vga80x40:inst7|\hw_cursor:counter[8]                                                               ; vga80x40:inst7|\hw_cursor:counter[8]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; vga80x40:inst7|\hw_cursor:counter[7]                                                               ; vga80x40:inst7|\hw_cursor:counter[7]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; vga80x40:inst7|\hw_cursor:counter[6]                                                               ; vga80x40:inst7|\hw_cursor:counter[6]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; vga80x40:inst7|\hw_cursor:counter[5]                                                               ; vga80x40:inst7|\hw_cursor:counter[5]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; vga80x40:inst7|\hw_cursor:counter[3]                                                               ; vga80x40:inst7|\hw_cursor:counter[3]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.394      ;
; 0.279 ; vga80x40:inst7|losr:U_LOSR|data[5]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[6]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.395      ;
; 0.279 ; vga80x40:inst7|losr:U_LOSR|data[1]                                                                 ; vga80x40:inst7|losr:U_LOSR|data[2]                                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.395      ;
; 0.279 ; vga80x40:inst7|\hw_cursor:counter[21]                                                              ; vga80x40:inst7|\hw_cursor:counter[21]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.395      ;
; 0.279 ; vga80x40:inst7|\hw_cursor:counter[19]                                                              ; vga80x40:inst7|\hw_cursor:counter[19]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.395      ;
; 0.279 ; vga80x40:inst7|\hw_cursor:counter[17]                                                              ; vga80x40:inst7|\hw_cursor:counter[17]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.395      ;
; 0.279 ; vga80x40:inst7|\hw_cursor:counter[15]                                                              ; vga80x40:inst7|\hw_cursor:counter[15]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.395      ;
; 0.279 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.404      ;
; 0.279 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.404      ;
; 0.280 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.405      ;
; 0.281 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.406      ;
; 0.282 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.196      ; 0.590      ;
; 0.284 ; vga80x40:inst7|\hw_cursor:counter[1]                                                               ; vga80x40:inst7|\hw_cursor:counter[1]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.400      ;
; 0.284 ; vga80x40:inst7|\hw_cursor:counter[0]                                                               ; vga80x40:inst7|\hw_cursor:counter[1]                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.400      ;
; 0.285 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.409      ;
; 0.287 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.411      ;
; 0.288 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.412      ;
; 0.288 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.412      ;
; 0.288 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.413      ;
; 0.289 ; vga80x40:inst7|\hw_cursor:counter[22]                                                              ; vga80x40:inst7|\hw_cursor:counter[22]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.405      ;
; 0.294 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.417      ;
; 0.301 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                          ; FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated|ram_block1a2~porta_address_reg0     ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.215      ; 0.617      ;
; 0.303 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; 74373:inst59|15                                                                                                     ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.580      ;
; 0.307 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.430      ;
; 0.308 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.617      ;
; 0.313 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                          ; FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated|ram_block1a6~porta_address_reg0     ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.216      ; 0.630      ;
; 0.314 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0]                                                          ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.437      ;
; 0.321 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.630      ;
; 0.321 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.630      ;
; 0.325 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.634      ;
; 0.325 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.634      ;
; 0.325 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.634      ;
; 0.327 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.636      ;
; 0.327 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.636      ;
; 0.328 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.637      ;
; 0.329 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.638      ;
; 0.329 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.638      ;
; 0.330 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.639      ;
; 0.337 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.646      ;
; 0.341 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.650      ;
; 0.344 ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6]                                                          ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.461      ;
; 0.344 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.468      ;
; 0.345 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.654      ;
; 0.345 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                           ; 74373:inst59|17                                                                                                     ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.492      ;
; 0.350 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8]                                                          ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.474      ;
; 0.369 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.678      ;
; 0.371 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.680      ;
; 0.376 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                                ; 74373:inst59|13                                                                                                     ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.329      ; 0.805      ;
; 0.379 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.688      ;
; 0.380 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4]                                                          ; vga80x40:inst7|hsync_int                                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.504      ;
; 0.383 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.692      ;
; 0.399 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.708      ;
; 0.401 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.710      ;
; 0.402 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.711      ;
; 0.404 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.713      ;
; 0.409 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.196      ; 0.717      ;
; 0.410 ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1]                                                          ; Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated|ram_block1a1~portb_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.211      ; 0.722      ;
; 0.416 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5]                                                          ; vga80x40:inst7|hsync_int                                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.540      ;
; 0.417 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.196      ; 0.725      ;
; 0.419 ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0]                                                          ; Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated|ram_block1a1~portb_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.211      ; 0.731      ;
; 0.420 ; vga80x40:inst7|\hw_cursor:counter[12]                                                              ; vga80x40:inst7|\hw_cursor:counter[13]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.536      ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.085 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.464      ;
; 0.095 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.464      ;
; 0.102 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                  ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.460      ;
; 0.185 ; 74165:inst103|70                                                                                   ; 74165:inst103|79                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.301      ;
; 0.186 ; 74165:inst103|84                                                                                   ; 74165:inst103|93                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.302      ;
; 0.186 ; 74165:inst103|79                                                                                   ; 74165:inst103|84                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.302      ;
; 0.237 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.616      ;
; 0.239 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.618      ;
; 0.270 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.394      ;
; 0.275 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.276 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.276 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.277 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.278 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.279 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.395      ;
; 0.279 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.395      ;
; 0.279 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.395      ;
; 0.281 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.405      ;
; 0.297 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.676      ;
; 0.299 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.678      ;
; 0.357 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.736      ;
; 0.359 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.738      ;
; 0.361 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.555      ;
; 0.364 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.558      ;
; 0.375 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.580      ;
; 0.379 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.572      ;
; 0.380 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.573      ;
; 0.389 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.582      ;
; 0.392 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.585      ;
; 0.397 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.590      ;
; 0.417 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.796      ;
; 0.417 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                           ; 74373:inst59|17                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.025     ; 0.492      ;
; 0.419 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.536      ;
; 0.419 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.798      ;
; 0.420 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.537      ;
; 0.420 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.537      ;
; 0.421 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.537      ;
; 0.422 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.538      ;
; 0.422 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.538      ;
; 0.422 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.538      ;
; 0.423 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.547      ;
; 0.423 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.617      ;
; 0.430 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.547      ;
; 0.431 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.548      ;
; 0.431 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.547      ;
; 0.431 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.547      ;
; 0.432 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.548      ;
; 0.432 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.548      ;
; 0.432 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.549      ;
; 0.433 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.550      ;
; 0.433 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.549      ;
; 0.433 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.549      ;
; 0.434 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.550      ;
; 0.434 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.550      ;
; 0.436 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.630      ;
; 0.436 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.630      ;
; 0.438 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.555      ;
; 0.440 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.634      ;
; 0.440 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.634      ;
; 0.440 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.634      ;
; 0.441 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.558      ;
; 0.442 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.636      ;
; 0.442 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.636      ;
; 0.443 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.637      ;
; 0.444 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.638      ;
; 0.444 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.638      ;
; 0.445 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.639      ;
; 0.448 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                                ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.805      ;
; 0.452 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.646      ;
; 0.456 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.572      ;
; 0.456 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.650      ;
; 0.457 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.573      ;
; 0.460 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.654      ;
; 0.466 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.582      ;
; 0.469 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.585      ;
; 0.474 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.590      ;
; 0.477 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.477 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.856      ;
; 0.478 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.595      ;
; 0.478 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.595      ;
; 0.479 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.595      ;
; 0.479 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.596      ;
; 0.479 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.858      ;
; 0.480 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.597      ;
; 0.480 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.596      ;
; 0.480 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.596      ;
; 0.480 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.597      ;
; 0.481 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.597      ;
; 0.482 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.598      ;
; 0.482 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.598      ;
; 0.484 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.678      ;
; 0.486 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.680      ;
; 0.490 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.607      ;
; 0.491 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.608      ;
; 0.491 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.607      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'Microcomputer:inst|cpuClock'                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.134 ; FPGA_IN_BOARD_RESET-                              ; Microcomputer:inst|T80s:cpu1|T80:u0|BusReq_s      ; FPGA_IN_BOARD_RESET-        ; Microcomputer:inst|cpuClock ; 0.000        ; 1.598      ; 1.844      ;
; 0.149 ; FPGA_IN_BOARD_RESET-                              ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck        ; FPGA_IN_BOARD_RESET-        ; Microcomputer:inst|cpuClock ; 0.000        ; 1.588      ; 1.849      ;
; 0.179 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; Microcomputer:inst|T80s:cpu1|T80:u0|I_RXDD        ; Microcomputer:inst|T80s:cpu1|T80:u0|I_RXDD        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle      ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck        ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.296      ;
; 0.183 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.300      ;
; 0.193 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n          ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.021      ; 0.296      ;
; 0.195 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.312      ;
; 0.196 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.312      ;
; 0.196 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.313      ;
; 0.199 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.315      ;
; 0.200 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.316      ;
; 0.214 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.331      ;
; 0.239 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.355      ;
; 0.268 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.384      ;
; 0.276 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.393      ;
; 0.277 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.393      ;
; 0.279 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.396      ;
; 0.279 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.396      ;
; 0.281 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.398      ;
; 0.284 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.400      ;
; 0.286 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.402      ;
; 0.289 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.406      ;
; 0.290 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.407      ;
; 0.290 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.406      ;
; 0.292 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.409      ;
; 0.292 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.409      ;
; 0.292 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.409      ;
; 0.293 ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t1  ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t2  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.409      ;
; 0.294 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.411      ;
; 0.298 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.414      ;
; 0.299 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.416      ;
; 0.302 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.419      ;
; 0.305 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.421      ;
; 0.335 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.451      ;
; 0.351 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.467      ;
; 0.352 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.468      ;
; 0.368 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.484      ;
; 0.410 ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.526      ;
; 0.412 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.529      ;
; 0.431 ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.547      ;
; 0.434 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.550      ;
; 0.434 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.551      ;
; 0.436 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.553      ;
; 0.438 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.555      ;
; 0.444 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.561      ;
; 0.445 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.562      ;
; 0.445 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.562      ;
; 0.446 ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[2]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.563      ;
; 0.446 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.563      ;
; 0.447 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.564      ;
; 0.447 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.564      ;
; 0.449 ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]         ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.565      ;
; 0.452 ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.038      ; 0.572      ;
; 0.456 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind        ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.572      ;
; 0.459 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.578      ;
; 0.464 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]          ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.581      ;
; 0.478 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.594      ;
; 0.479 ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]         ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.595      ;
; 0.492 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.609      ;
; 0.494 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.611      ;
; 0.495 ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.612      ;
; 0.496 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.613      ;
; 0.498 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.615      ;
; 0.504 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.621      ;
; 0.505 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.622      ;
; 0.506 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.623      ;
; 0.507 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.624      ;
; 0.508 ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.624      ;
; 0.509 ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]         ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.033      ; 0.624      ;
; 0.516 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.632      ;
; 0.518 ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.042      ; 0.642      ;
; 0.518 ; FPGA_IN_SDSB-                                     ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]            ; FPGA_IN_SDSB-               ; Microcomputer:inst|cpuClock ; 0.000        ; 1.591      ; 2.221      ;
; 0.524 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.025      ; 0.631      ;
; 0.526 ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.031      ; 0.639      ;
; 0.526 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.643      ;
; 0.528 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.029      ; 0.639      ;
; 0.530 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.025      ; 0.637      ;
; 0.536 ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.652      ;
; 0.539 ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.655      ;
; 0.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.666      ;
; 0.552 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.669      ;
; 0.552 ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[9]         ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.668      ;
; 0.554 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.671      ;
; 0.554 ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[0]       ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.029      ; 0.665      ;
; 0.559 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.034      ; 0.675      ;
; 0.561 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.680      ;
; 0.564 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.681      ;
; 0.566 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.683      ;
; 0.571 ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]          ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.688      ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.179 ; uart:inst8|tx_data[7]                                                                               ; uart:inst8|tx_data[7]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|shift_l                                                               ; ps2_keyboard_to_ascii:inst162|shift_l                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|caps_lock                                                             ; ps2_keyboard_to_ascii:inst162|caps_lock                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|shift_r                                                               ; ps2_keyboard_to_ascii:inst162|shift_r                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart:inst8|rx_bits_remaining[2]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; uart:inst8|tx_out                                                                                   ; uart:inst8|tx_out                                                                                   ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart:inst8|tx_bits_remaining[1]                                                                     ; uart:inst8|tx_bits_remaining[1]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart:inst8|tx_bits_remaining[0]                                                                     ; uart:inst8|tx_bits_remaining[0]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart:inst8|tx_bits_remaining[3]                                                                     ; uart:inst8|tx_bits_remaining[3]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart:inst8|tx_bits_remaining[2]                                                                     ; uart:inst8|tx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart:inst8|recv_state.RX_ERROR                                                                      ; uart:inst8|recv_state.RX_ERROR                                                                      ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart:inst8|recv_state.RX_DELAY_RESTART                                                              ; uart:inst8|recv_state.RX_DELAY_RESTART                                                              ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.296      ;
; 0.185 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|sync_ffs[0]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.302      ;
; 0.195 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.312      ;
; 0.196 ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; uart:inst8|recv_state.RX_CHECK_STOP                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.312      ;
; 0.200 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.317      ;
; 0.200 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.317      ;
; 0.203 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.320      ;
; 0.228 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_CHECK_STOP                                                                 ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.133      ; 1.473      ;
; 0.229 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_RECEIVED                                                                   ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.133      ; 1.474      ;
; 0.256 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.133      ; 1.501      ;
; 0.257 ; uart:inst8|rx_bits_remaining[1]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.374      ;
; 0.258 ; ps2_keyboard_to_ascii:inst162|state.translate                                                       ; ps2_keyboard_to_ascii:inst162|state.output                                                          ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.375      ;
; 0.258 ; uart:inst8|rx_data[5]                                                                               ; uart:inst8|rx_data[4]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.374      ;
; 0.258 ; uart:inst8|rx_data[6]                                                                               ; uart:inst8|rx_data[5]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.374      ;
; 0.259 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_bits_remaining[0]                                                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.135      ; 1.506      ;
; 0.261 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.378      ;
; 0.262 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_bits_remaining[1]                                                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.135      ; 1.509      ;
; 0.263 ; uart:inst8|tx_state.TX_IDLE                                                                         ; uart:inst8|tx_state.TX_SENDING                                                                      ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.379      ;
; 0.276 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.393      ;
; 0.279 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.396      ;
; 0.279 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.396      ;
; 0.280 ; uart:inst8|tx_data[1]                                                                               ; uart:inst8|tx_data[0]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.397      ;
; 0.280 ; uart:inst8|tx_data[4]                                                                               ; uart:inst8|tx_data[3]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.397      ;
; 0.280 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.397      ;
; 0.280 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.397      ;
; 0.281 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.398      ;
; 0.282 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.399      ;
; 0.285 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_data[2]                                                                               ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.141      ; 1.538      ;
; 0.285 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_data[5]                                                                               ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.141      ; 1.538      ;
; 0.288 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.405      ;
; 0.289 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.406      ;
; 0.290 ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.407      ;
; 0.292 ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.409      ;
; 0.292 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.409      ;
; 0.292 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.409      ;
; 0.292 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[1]                                                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.135      ; 1.539      ;
; 0.293 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.410      ;
; 0.294 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[2]                                                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.135      ; 1.541      ;
; 0.298 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|my_recv_state                                                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.133      ; 1.543      ;
; 0.300 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_DELAY_RESTART                                                              ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.137      ; 1.549      ;
; 0.301 ; uart:inst8|tx_state.TX_SENDING                                                                      ; uart:inst8|tx_bits_remaining[0]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.417      ;
; 0.303 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_bits_remaining[3]                                                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.135      ; 1.550      ;
; 0.304 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[4]                                                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.137      ; 1.553      ;
; 0.304 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[5]                                                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.137      ; 1.553      ;
; 0.306 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[0]                                                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.137      ; 1.555      ;
; 0.306 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_IDLE                                                                       ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.134      ; 1.552      ;
; 0.306 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_out                                                                                   ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.144      ; 1.562      ;
; 0.310 ; uart:inst8|recv_state.RX_CHECK_STOP                                                                 ; uart:inst8|my_recv_state                                                                            ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.034      ; 0.426      ;
; 0.314 ; uart:inst8|rx_bits_remaining[0]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.431      ;
; 0.314 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|state.output                                                          ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.431      ;
; 0.315 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new                              ; ps2_keyboard_to_ascii:inst162|prev_ps2_code_new                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.040      ; 0.437      ;
; 0.324 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.441      ;
; 0.325 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_state.TX_SENDING                                                                      ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.144      ; 1.581      ;
; 0.328 ; ps2_keyboard_to_ascii:inst162|ascii_new                                                             ; ps2_keyboard_to_ascii:inst162|ascii_new                                                             ; ps2_keyboard_to_ascii:inst162|ascii_new                                                    ; CLK_50      ; 0.000        ; 1.139      ; 1.672      ;
; 0.329 ; ps2_keyboard_to_ascii:inst162|state.translate                                                       ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.446      ;
; 0.333 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_ERROR                                                                      ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.133      ; 1.578      ;
; 0.341 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_bits_remaining[0]                                                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 1.144      ; 1.597      ;
; 0.345 ; ps2_keyboard_to_ascii:inst162|prev_ps2_code_new                                                     ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.462      ;
; 0.345 ; ps2_keyboard_to_ascii:inst162|prev_ps2_code_new                                                     ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.035      ; 0.462      ;
; 0.348 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 1.142      ; 1.695      ;
; 0.348 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 1.142      ; 1.695      ;
; 0.348 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 1.142      ; 1.695      ;
; 0.348 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 1.142      ; 1.695      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                                         ;
+-------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; spi_16bit_master:inst347|assert_data    ; spi_16bit_master:inst347|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; spi_16bit_master:inst347|clk_ratio[31]  ; spi_16bit_master:inst347|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; spi_16bit_master:inst347|sclk           ; spi_16bit_master:inst347|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; spi_16bit_master:inst347|mosi           ; spi_16bit_master:inst347|mosi           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; spi_16bit_master:inst347|ss_n[1]        ; spi_16bit_master:inst347|ss_n[1]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; spi_16bit_master:inst347|ss_n[0]        ; spi_16bit_master:inst347|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.296      ;
; 0.196 ; spi_16bit_master:inst347|rx_buffer[2]   ; spi_16bit_master:inst347|rx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.312      ;
; 0.196 ; spi_16bit_master:inst347|rx_buffer[0]   ; spi_16bit_master:inst347|rx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.312      ;
; 0.197 ; spi_16bit_master:inst347|rx_buffer[3]   ; spi_16bit_master:inst347|rx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.313      ;
; 0.210 ; spi_16bit_master:inst347|clk_toggles[5] ; spi_16bit_master:inst347|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.035      ; 0.327      ;
; 0.219 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|assert_data    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.657      ; 1.988      ;
; 0.233 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|assert_data    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.657      ; 1.502      ;
; 0.233 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.657      ; 2.002      ;
; 0.233 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.657      ; 2.002      ;
; 0.233 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.657      ; 2.002      ;
; 0.233 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.657      ; 2.002      ;
; 0.233 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.657      ; 2.002      ;
; 0.233 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.657      ; 2.002      ;
; 0.238 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|sclk           ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.655      ; 1.505      ;
; 0.240 ; spi_16bit_master:inst347|tx_buffer[7]   ; spi_16bit_master:inst347|tx_buffer[8]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.356      ;
; 0.240 ; spi_16bit_master:inst347|tx_buffer[6]   ; spi_16bit_master:inst347|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.356      ;
; 0.240 ; spi_16bit_master:inst347|tx_buffer[3]   ; spi_16bit_master:inst347|tx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.356      ;
; 0.241 ; spi_16bit_master:inst347|tx_buffer[14]  ; spi_16bit_master:inst347|tx_buffer[15]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.357      ;
; 0.241 ; spi_16bit_master:inst347|tx_buffer[12]  ; spi_16bit_master:inst347|tx_buffer[13]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.357      ;
; 0.242 ; spi_16bit_master:inst347|tx_buffer[13]  ; spi_16bit_master:inst347|tx_buffer[14]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.358      ;
; 0.242 ; spi_16bit_master:inst347|tx_buffer[2]   ; spi_16bit_master:inst347|tx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.358      ;
; 0.242 ; spi_16bit_master:inst347|tx_buffer[1]   ; spi_16bit_master:inst347|tx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.358      ;
; 0.242 ; spi_16bit_master:inst347|tx_buffer[0]   ; spi_16bit_master:inst347|tx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.358      ;
; 0.243 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.658      ; 2.013      ;
; 0.243 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|sclk           ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.655      ; 2.010      ;
; 0.246 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.658      ; 1.516      ;
; 0.270 ; spi_16bit_master:inst347|rx_buffer[4]   ; spi_16bit_master:inst347|rx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.386      ;
; 0.278 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.657      ; 1.547      ;
; 0.278 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.657      ; 1.547      ;
; 0.278 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.657      ; 1.547      ;
; 0.278 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.657      ; 1.547      ;
; 0.278 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.657      ; 1.547      ;
; 0.278 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.657      ; 1.547      ;
; 0.279 ; spi_16bit_master:inst347|tx_buffer[4]   ; spi_16bit_master:inst347|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.395      ;
; 0.280 ; spi_16bit_master:inst347|clk_toggles[1] ; spi_16bit_master:inst347|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.035      ; 0.397      ;
; 0.280 ; spi_16bit_master:inst347|clk_toggles[3] ; spi_16bit_master:inst347|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.035      ; 0.397      ;
; 0.282 ; spi_16bit_master:inst347|clk_toggles[2] ; spi_16bit_master:inst347|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.035      ; 0.399      ;
; 0.282 ; spi_16bit_master:inst347|clk_toggles[4] ; spi_16bit_master:inst347|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.035      ; 0.399      ;
; 0.304 ; spi_16bit_master:inst347|clk_toggles[0] ; spi_16bit_master:inst347|clk_toggles[0] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.035      ; 0.421      ;
; 0.306 ; spi_16bit_master:inst347|tx_buffer[5]   ; spi_16bit_master:inst347|tx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.422      ;
; 0.329 ; spi_16bit_master:inst347|rx_buffer[1]   ; spi_16bit_master:inst347|rx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.445      ;
; 0.347 ; spi_16bit_master:inst347|rx_buffer[5]   ; spi_16bit_master:inst347|rx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.463      ;
; 0.380 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[11]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.655      ; 2.147      ;
; 0.380 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[9]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.655      ; 2.147      ;
; 0.403 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[15]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.660      ; 2.175      ;
; 0.403 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[0]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.660      ; 2.175      ;
; 0.403 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[19]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.660      ; 2.175      ;
; 0.403 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[1]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.660      ; 2.175      ;
; 0.403 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[2]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.660      ; 2.175      ;
; 0.403 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[3]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.660      ; 2.175      ;
; 0.403 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[4]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.660      ; 2.175      ;
; 0.403 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[5]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.660      ; 2.175      ;
; 0.403 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[6]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.660      ; 2.175      ;
; 0.403 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[7]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.660      ; 2.175      ;
; 0.403 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[8]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.660      ; 2.175      ;
; 0.403 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[16]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.660      ; 2.175      ;
; 0.404 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|mosi           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.520      ;
; 0.411 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[11]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.655      ; 1.678      ;
; 0.411 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[9]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.655      ; 1.678      ;
; 0.411 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[15]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.179      ;
; 0.411 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[14]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.179      ;
; 0.411 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[13]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.179      ;
; 0.411 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[12]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.179      ;
; 0.411 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[8]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.179      ;
; 0.411 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.179      ;
; 0.411 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.179      ;
; 0.424 ; spi_16bit_master:inst347|clk_toggles[1] ; spi_16bit_master:inst347|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.035      ; 0.541      ;
; 0.424 ; spi_16bit_master:inst347|clk_toggles[3] ; spi_16bit_master:inst347|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.035      ; 0.541      ;
; 0.426 ; spi_16bit_master:inst347|rx_buffer[6]   ; spi_16bit_master:inst347|rx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.542      ;
; 0.434 ; spi_16bit_master:inst347|clk_toggles[2] ; spi_16bit_master:inst347|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.035      ; 0.551      ;
; 0.435 ; spi_16bit_master:inst347|clk_toggles[4] ; spi_16bit_master:inst347|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.035      ; 0.552      ;
; 0.436 ; spi_16bit_master:inst347|clk_toggles[2] ; spi_16bit_master:inst347|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.035      ; 0.553      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.206      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.206      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.206      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.206      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.206      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.206      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.206      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.656      ; 2.206      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[17]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.658      ; 2.208      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[18]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.658      ; 2.208      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[20]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.658      ; 2.208      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[21]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.658      ; 2.208      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[22]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.658      ; 2.208      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[23]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.658      ; 2.208      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[24]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.658      ; 2.208      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[29]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.658      ; 2.208      ;
; 0.438 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[30]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.658      ; 2.208      ;
; 0.440 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[15]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.660      ; 1.712      ;
; 0.440 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[0]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.660      ; 1.712      ;
; 0.440 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[19]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.660      ; 1.712      ;
; 0.440 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[1]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.660      ; 1.712      ;
; 0.440 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[2]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.660      ; 1.712      ;
; 0.440 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[3]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.660      ; 1.712      ;
+-------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.211 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.023      ; 0.316      ;
; 0.213 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.023      ; 0.318      ;
; 0.262 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.023      ; 0.367      ;
; 0.266 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.023      ; 0.371      ;
; 0.275 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.023      ; 0.380      ;
; 0.278 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.023      ; 0.383      ;
; 0.280 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.023      ; 0.385      ;
; 0.328 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.023      ; 0.433      ;
; 0.338 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.023      ; 0.443      ;
; 0.341 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.023      ; 0.446      ;
; 1.175 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                     ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; -0.399     ; 0.378      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                            ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.270 ; inst349   ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.023      ; 0.375      ;
; 1.539 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -1.328     ; 0.313      ;
; 1.557 ; inst345   ; inst349 ; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -1.346     ; 0.313      ;
; 2.590 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; -1.879     ; 0.313      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                    ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.725 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 0.601      ; 3.814      ;
; -2.725 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 0.601      ; 3.814      ;
; -2.078 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 0.601      ; 3.667      ;
; -2.078 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 0.601      ; 3.667      ;
; -1.932 ; inst358              ; inst349 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.023     ; 2.917      ;
; -1.930 ; inst358              ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.021     ; 2.917      ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'FPGA_IN_SDSB-'                                                                                                                                                               ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node    ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -2.700 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.279      ; 4.016      ;
; -2.364 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 2.115      ; 4.016      ;
; -2.167 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.953      ; 3.639      ;
; -2.118 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.115      ; 3.270      ;
; -1.873 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.203      ; 3.867      ;
; -1.857 ; FPGA_IN_BOARD_RESET-          ; inst397    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.757      ; 3.715      ;
; -1.842 ; FPGA_IN_BOARD_RESET-          ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.903      ; 3.837      ;
; -1.840 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.138      ; 3.869      ;
; -1.821 ; FPGA_IN_BOARD_RESET-          ; inst184    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.973      ; 3.893      ;
; -1.814 ; FPGA_IN_BOARD_RESET-          ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.018      ; 3.858      ;
; -1.795 ; FPGA_IN_BOARD_RESET-          ; inst436    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.133      ; 3.950      ;
; -1.781 ; FPGA_IN_BOARD_RESET-          ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.902      ; 3.836      ;
; -1.767 ; FPGA_IN_BOARD_RESET-          ; inst183    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.237      ; 4.157      ;
; -1.766 ; FPGA_IN_BOARD_RESET-          ; inst209    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.133      ; 3.991      ;
; -1.764 ; FPGA_IN_BOARD_RESET-          ; inst182    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.134      ; 3.990      ;
; -1.744 ; FPGA_IN_BOARD_RESET-          ; inst438    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.133      ; 3.963      ;
; -1.743 ; FPGA_IN_BOARD_RESET-          ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.019      ; 3.859      ;
; -1.738 ; FPGA_IN_BOARD_RESET-          ; inst426    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.952      ; 3.719      ;
; -1.734 ; FPGA_IN_BOARD_RESET-          ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.043      ; 3.868      ;
; -1.732 ; FPGA_IN_BOARD_RESET-          ; inst489    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.067      ; 3.870      ;
; -1.731 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.068      ; 3.869      ;
; -1.730 ; FPGA_IN_BOARD_RESET-          ; inst486    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.069      ; 3.869      ;
; -1.730 ; FPGA_IN_BOARD_RESET-          ; inst437    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.038      ; 3.718      ;
; -1.729 ; FPGA_IN_BOARD_RESET-          ; inst485    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.069      ; 3.868      ;
; -1.729 ; FPGA_IN_BOARD_RESET-          ; inst483    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.069      ; 3.868      ;
; -1.728 ; FPGA_IN_BOARD_RESET-          ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.017      ; 3.838      ;
; -1.727 ; FPGA_IN_BOARD_RESET-          ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.713      ; 3.538      ;
; -1.725 ; FPGA_IN_BOARD_RESET-          ; inst482    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.071      ; 3.866      ;
; -1.718 ; FPGA_IN_BOARD_RESET-          ; inst424    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.951      ; 3.694      ;
; -1.709 ; FPGA_IN_BOARD_RESET-          ; inst170[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.867      ; 3.601      ;
; -1.704 ; FPGA_IN_BOARD_RESET-          ; inst170[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.868      ; 3.599      ;
; -1.698 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.247      ; 4.028      ;
; -1.698 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 1.878      ; 3.867      ;
; -1.693 ; FPGA_IN_BOARD_RESET-          ; inst208    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.906      ; 3.686      ;
; -1.692 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.204      ; 3.864      ;
; -1.683 ; FPGA_IN_BOARD_RESET-          ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.016      ; 3.851      ;
; -1.680 ; FPGA_IN_BOARD_RESET-          ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.709      ; 3.546      ;
; -1.679 ; FPGA_IN_BOARD_RESET-          ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.710      ; 3.547      ;
; -1.667 ; FPGA_IN_BOARD_RESET-          ; inst422    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.014      ; 3.851      ;
; -1.665 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 1.813      ; 3.869      ;
; -1.663 ; FPGA_IN_BOARD_RESET-          ; inst188    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.903      ; 3.666      ;
; -1.659 ; FPGA_IN_BOARD_RESET-          ; inst185    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.908      ; 3.661      ;
; -1.658 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.203      ; 3.875      ;
; -1.653 ; FPGA_IN_BOARD_RESET-          ; inst186    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.908      ; 3.661      ;
; -1.646 ; FPGA_IN_BOARD_RESET-          ; inst334    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.531      ; 3.275      ;
; -1.644 ; FPGA_IN_BOARD_RESET-          ; inst429    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.952      ; 3.640      ;
; -1.643 ; FPGA_IN_BOARD_RESET-          ; inst471    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.983      ; 3.622      ;
; -1.639 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.204      ; 3.868      ;
; -1.637 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.142      ; 3.936      ;
; -1.634 ; FPGA_IN_BOARD_RESET-          ; inst170[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.867      ; 3.601      ;
; -1.632 ; FPGA_IN_BOARD_RESET-          ; inst433    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.994      ; 3.730      ;
; -1.632 ; FPGA_IN_BOARD_RESET-          ; inst434    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.998      ; 3.734      ;
; -1.631 ; FPGA_IN_BOARD_RESET-          ; inst432    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.000      ; 3.735      ;
; -1.626 ; FPGA_IN_BOARD_RESET-          ; inst170[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.870      ; 3.521      ;
; -1.621 ; FPGA_IN_BOARD_RESET-          ; inst170[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.871      ; 3.591      ;
; -1.619 ; FPGA_IN_BOARD_RESET-          ; inst170[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.871      ; 3.593      ;
; -1.618 ; FPGA_IN_BOARD_RESET-          ; inst170[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.872      ; 3.590      ;
; -1.605 ; FPGA_IN_BOARD_RESET-          ; inst158[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.860      ; 3.507      ;
; -1.604 ; FPGA_IN_BOARD_RESET-          ; inst478    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.009      ; 3.705      ;
; -1.601 ; FPGA_IN_BOARD_RESET-          ; inst435    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.971      ; 3.741      ;
; -1.596 ; spi_16bit_master:inst347|busy ; inst387    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.500        ; 0.593      ; 2.667      ;
; -1.589 ; FPGA_IN_BOARD_RESET-          ; inst423    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.015      ; 3.773      ;
; -1.585 ; FPGA_IN_BOARD_RESET-          ; inst425    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.950      ; 3.705      ;
; -1.581 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.138      ; 3.883      ;
; -1.578 ; FPGA_IN_BOARD_RESET-          ; inst197    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.754      ; 3.319      ;
; -1.578 ; FPGA_IN_BOARD_RESET-          ; inst158[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.914      ; 3.515      ;
; -1.576 ; FPGA_IN_BOARD_RESET-          ; inst407    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.029      ; 3.673      ;
; -1.573 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.136      ; 3.873      ;
; -1.569 ; FPGA_IN_BOARD_RESET-          ; inst404    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.019      ; 3.659      ;
; -1.566 ; FPGA_IN_BOARD_RESET-          ; inst408    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.022      ; 3.658      ;
; -1.565 ; FPGA_IN_BOARD_RESET-          ; inst406    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.023      ; 3.658      ;
; -1.565 ; FPGA_IN_BOARD_RESET-          ; inst439    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.972      ; 3.562      ;
; -1.565 ; FPGA_IN_BOARD_RESET-          ; inst427    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.038      ; 3.702      ;
; -1.557 ; FPGA_IN_BOARD_RESET-          ; inst201    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.916      ; 3.631      ;
; -1.557 ; FPGA_IN_BOARD_RESET-          ; inst409    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.028      ; 3.655      ;
; -1.555 ; FPGA_IN_BOARD_RESET-          ; inst405    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.030      ; 3.656      ;
; -1.555 ; FPGA_IN_BOARD_RESET-          ; inst403    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.031      ; 3.657      ;
; -1.553 ; FPGA_IN_BOARD_RESET-          ; inst170[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.871      ; 3.522      ;
; -1.548 ; FPGA_IN_BOARD_RESET-          ; inst196    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.959      ; 3.531      ;
; -1.530 ; FPGA_IN_BOARD_RESET-          ; inst158[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.976      ; 3.530      ;
; -1.519 ; FPGA_IN_BOARD_RESET-          ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.092      ; 3.625      ;
; -1.517 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 1.879      ; 3.864      ;
; -1.509 ; FPGA_IN_BOARD_RESET-          ; inst195    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.798      ; 3.408      ;
; -1.503 ; FPGA_IN_BOARD_RESET-          ; inst277[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.046      ; 3.648      ;
; -1.501 ; FPGA_IN_BOARD_RESET-          ; inst158[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.917      ; 3.522      ;
; -1.501 ; FPGA_IN_BOARD_RESET-          ; inst158[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.046      ; 3.652      ;
; -1.500 ; FPGA_IN_BOARD_RESET-          ; inst158[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.915      ; 3.519      ;
; -1.485 ; FPGA_IN_BOARD_RESET-          ; inst487    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.813      ; 3.288      ;
; -1.483 ; FPGA_IN_BOARD_RESET-          ; inst194    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.974      ; 3.485      ;
; -1.483 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 1.878      ; 3.875      ;
; -1.464 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 1.879      ; 3.868      ;
; -1.462 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 1.817      ; 3.936      ;
; -1.456 ; FPGA_IN_BOARD_RESET-          ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.062      ; 3.614      ;
; -1.454 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 1.000        ; 2.279      ; 3.270      ;
; -1.448 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.878      ; 3.117      ;
; -1.445 ; FPGA_IN_BOARD_RESET-          ; inst402    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.088      ; 3.608      ;
; -1.443 ; FPGA_IN_BOARD_RESET-          ; inst158[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.047      ; 3.593      ;
; -1.438 ; spi_16bit_master:inst347|busy ; inst377    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.500        ; 0.751      ; 2.667      ;
; -1.429 ; FPGA_IN_BOARD_RESET-          ; inst253[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 2.061      ; 3.641      ;
; -1.409 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_SDSB- ; 0.500        ; 1.813      ; 3.113      ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'FPGA_IN_CDSB-'                                                                                                                                                               ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node    ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -2.378 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.101      ; 4.016      ;
; -2.132 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.101      ; 3.270      ;
; -1.914 ; FPGA_IN_BOARD_RESET-          ; inst489    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.885      ; 3.870      ;
; -1.913 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.886      ; 3.869      ;
; -1.912 ; FPGA_IN_BOARD_RESET-          ; inst486    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.887      ; 3.869      ;
; -1.911 ; FPGA_IN_BOARD_RESET-          ; inst485    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.887      ; 3.868      ;
; -1.911 ; FPGA_IN_BOARD_RESET-          ; inst483    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.887      ; 3.868      ;
; -1.907 ; FPGA_IN_BOARD_RESET-          ; inst482    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.889      ; 3.866      ;
; -1.884 ; FPGA_IN_BOARD_RESET-          ; inst471    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.742      ; 3.622      ;
; -1.843 ; FPGA_IN_BOARD_RESET-          ; inst277[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.706      ; 3.648      ;
; -1.801 ; FPGA_IN_BOARD_RESET-          ; inst407    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.804      ; 3.673      ;
; -1.799 ; FPGA_IN_BOARD_RESET-          ; inst170[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.777      ; 3.601      ;
; -1.794 ; FPGA_IN_BOARD_RESET-          ; inst404    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.794      ; 3.659      ;
; -1.794 ; FPGA_IN_BOARD_RESET-          ; inst170[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.778      ; 3.599      ;
; -1.791 ; FPGA_IN_BOARD_RESET-          ; inst408    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.797      ; 3.658      ;
; -1.790 ; FPGA_IN_BOARD_RESET-          ; inst406    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.798      ; 3.658      ;
; -1.783 ; FPGA_IN_BOARD_RESET-          ; inst197    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.549      ; 3.319      ;
; -1.782 ; FPGA_IN_BOARD_RESET-          ; inst409    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.803      ; 3.655      ;
; -1.780 ; FPGA_IN_BOARD_RESET-          ; inst405    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.805      ; 3.656      ;
; -1.780 ; FPGA_IN_BOARD_RESET-          ; inst403    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.806      ; 3.657      ;
; -1.762 ; FPGA_IN_BOARD_RESET-          ; inst201    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.711      ; 3.631      ;
; -1.753 ; FPGA_IN_BOARD_RESET-          ; inst196    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.754      ; 3.531      ;
; -1.726 ; FPGA_IN_BOARD_RESET-          ; inst277[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.707      ; 3.532      ;
; -1.726 ; FPGA_IN_BOARD_RESET-          ; inst351    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.990      ; 3.740      ;
; -1.725 ; FPGA_IN_BOARD_RESET-          ; inst277[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.706      ; 3.529      ;
; -1.725 ; FPGA_IN_BOARD_RESET-          ; inst277[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.707      ; 3.531      ;
; -1.724 ; FPGA_IN_BOARD_RESET-          ; inst170[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.777      ; 3.601      ;
; -1.724 ; FPGA_IN_BOARD_RESET-          ; inst277[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.706      ; 3.529      ;
; -1.719 ; spi_16bit_master:inst347|busy ; inst377    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; 0.500        ; 0.470      ; 2.667      ;
; -1.716 ; FPGA_IN_BOARD_RESET-          ; inst170[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.780      ; 3.521      ;
; -1.714 ; FPGA_IN_BOARD_RESET-          ; inst195    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.593      ; 3.408      ;
; -1.711 ; FPGA_IN_BOARD_RESET-          ; inst170[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.781      ; 3.591      ;
; -1.709 ; FPGA_IN_BOARD_RESET-          ; inst170[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.781      ; 3.593      ;
; -1.708 ; FPGA_IN_BOARD_RESET-          ; inst170[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.782      ; 3.590      ;
; -1.702 ; FPGA_IN_BOARD_RESET-          ; inst277[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.616      ; 3.318      ;
; -1.688 ; FPGA_IN_BOARD_RESET-          ; inst194    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.769      ; 3.485      ;
; -1.670 ; FPGA_IN_BOARD_RESET-          ; inst402    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.863      ; 3.608      ;
; -1.667 ; FPGA_IN_BOARD_RESET-          ; inst487    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.631      ; 3.288      ;
; -1.643 ; FPGA_IN_BOARD_RESET-          ; inst170[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.781      ; 3.522      ;
; -1.606 ; FPGA_IN_BOARD_RESET-          ; inst411    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.823      ; 3.513      ;
; -1.604 ; FPGA_IN_BOARD_RESET-          ; inst277[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.616      ; 3.221      ;
; -1.603 ; FPGA_IN_BOARD_RESET-          ; inst480    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.893      ; 3.500      ;
; -1.589 ; FPGA_IN_BOARD_RESET-          ; inst468    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.536      ; 3.603      ;
; -1.586 ; FPGA_IN_BOARD_RESET-          ; inst484    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.987      ; 3.646      ;
; -1.551 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.025      ; 3.867      ;
; -1.539 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.209     ; 2.228      ;
; -1.518 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 1.960      ; 3.869      ;
; -1.513 ; FPGA_IN_BOARD_RESET-          ; inst272    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.090      ; 4.081      ;
; -1.501 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.171     ; 2.228      ;
; -1.435 ; FPGA_IN_BOARD_RESET-          ; inst476    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.482      ; 2.998      ;
; -1.376 ; FPGA_IN_BOARD_RESET-          ; inst478    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 1.737      ; 3.705      ;
; -1.376 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.069      ; 4.028      ;
; -1.370 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.026      ; 3.864      ;
; -1.354 ; FPGA_IN_BOARD_RESET-          ; inst345    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.982      ; 3.814      ;
; -1.336 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.025      ; 3.875      ;
; -1.317 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.026      ; 3.868      ;
; -1.315 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 1.964      ; 3.936      ;
; -1.311 ; FPGA_IN_BOARD_RESET-          ; inst336    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.132      ; 3.921      ;
; -1.310 ; FPGA_IN_BOARD_RESET-          ; inst377    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.125      ; 3.913      ;
; -1.301 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.025      ; 3.117      ;
; -1.262 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.960      ; 3.113      ;
; -1.259 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 1.960      ; 3.883      ;
; -1.251 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 1.958      ; 3.873      ;
; -1.235 ; FPGA_IN_BOARD_RESET-          ; inst514    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.990      ; 3.703      ;
; -1.222 ; FPGA_IN_BOARD_RESET-          ; inst274    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.003      ; 3.703      ;
; -1.222 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.398      ; 3.639      ;
; -1.169 ; FPGA_IN_BOARD_RESET-          ; inst478    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.737      ; 2.998      ;
; -1.129 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.026      ; 3.123      ;
; -1.126 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.069      ; 3.278      ;
; -1.083 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.025      ; 3.122      ;
; -1.067 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.026      ; 3.118      ;
; -1.059 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.964      ; 3.180      ;
; -1.022 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.398      ; 2.939      ;
; -1.000 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.958      ; 3.122      ;
; -0.997 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.960      ; 3.121      ;
; -0.897 ; FPGA_IN_BOARD_RESET-          ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.348      ; 3.837      ;
; -0.894 ; FPGA_IN_BOARD_RESET-          ; inst158[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.071      ; 3.507      ;
; -0.876 ; FPGA_IN_BOARD_RESET-          ; inst184    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.418      ; 3.893      ;
; -0.876 ; FPGA_IN_BOARD_RESET-          ; inst397    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.238      ; 3.715      ;
; -0.869 ; FPGA_IN_BOARD_RESET-          ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.463      ; 3.858      ;
; -0.867 ; FPGA_IN_BOARD_RESET-          ; inst158[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.125      ; 3.515      ;
; -0.850 ; FPGA_IN_BOARD_RESET-          ; inst436    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.578      ; 3.950      ;
; -0.836 ; FPGA_IN_BOARD_RESET-          ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.347      ; 3.836      ;
; -0.822 ; FPGA_IN_BOARD_RESET-          ; inst183    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.682      ; 4.157      ;
; -0.821 ; FPGA_IN_BOARD_RESET-          ; inst209    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.578      ; 3.991      ;
; -0.819 ; FPGA_IN_BOARD_RESET-          ; inst182    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.579      ; 3.990      ;
; -0.819 ; FPGA_IN_BOARD_RESET-          ; inst158[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.187      ; 3.530      ;
; -0.799 ; FPGA_IN_BOARD_RESET-          ; inst438    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.578      ; 3.963      ;
; -0.798 ; FPGA_IN_BOARD_RESET-          ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.464      ; 3.859      ;
; -0.793 ; FPGA_IN_BOARD_RESET-          ; inst426    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.397      ; 3.719      ;
; -0.790 ; FPGA_IN_BOARD_RESET-          ; inst158[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.128      ; 3.522      ;
; -0.790 ; FPGA_IN_BOARD_RESET-          ; inst158[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.257      ; 3.652      ;
; -0.789 ; FPGA_IN_BOARD_RESET-          ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.488      ; 3.868      ;
; -0.789 ; FPGA_IN_BOARD_RESET-          ; inst158[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.126      ; 3.519      ;
; -0.785 ; FPGA_IN_BOARD_RESET-          ; inst437    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.483      ; 3.718      ;
; -0.783 ; FPGA_IN_BOARD_RESET-          ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.462      ; 3.838      ;
; -0.773 ; FPGA_IN_BOARD_RESET-          ; inst424    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.396      ; 3.694      ;
; -0.748 ; FPGA_IN_BOARD_RESET-          ; inst208    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.351      ; 3.686      ;
; -0.745 ; FPGA_IN_BOARD_RESET-          ; inst468    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 1.536      ; 3.259      ;
; -0.745 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.500        ; 0.686      ; 1.829      ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                       ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.114 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.093     ; 2.449      ;
; -2.114 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.093     ; 2.449      ;
; -2.114 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.093     ; 2.449      ;
; -2.114 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.093     ; 2.449      ;
; -2.114 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.093     ; 2.449      ;
; -2.114 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.093     ; 2.449      ;
; -2.114 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.093     ; 2.449      ;
; -1.440 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.082      ; 1.950      ;
; -1.440 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.082      ; 1.950      ;
; -1.440 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.082      ; 1.950      ;
; -1.411 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.095     ; 1.744      ;
; -1.411 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.095     ; 1.744      ;
; -1.411 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.095     ; 1.744      ;
; -1.379 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.097     ; 1.710      ;
; -1.379 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.097     ; 1.710      ;
; -1.379 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.097     ; 1.710      ;
; -1.379 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.097     ; 1.710      ;
; -1.379 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.097     ; 1.710      ;
; -1.379 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.097     ; 1.710      ;
; -1.379 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.097     ; 1.710      ;
; -1.363 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.094     ; 1.697      ;
; -1.363 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.094     ; 1.697      ;
; -1.363 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.094     ; 1.697      ;
; -1.356 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.095     ; 1.689      ;
; -1.350 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.093     ; 1.685      ;
; -1.244 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.073      ; 1.745      ;
; -1.244 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.073      ; 1.745      ;
; -1.244 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.073      ; 1.745      ;
; -1.207 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.075      ; 1.710      ;
; -1.184 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.094      ; 1.706      ;
; -1.169 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 1.685      ;
; -1.169 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 1.685      ;
; -1.169 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 1.685      ;
; -1.169 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 1.685      ;
; -1.169 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 1.685      ;
; -1.169 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 1.685      ;
; -1.169 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 1.685      ;
; -1.169 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 1.685      ;
; -1.169 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 1.685      ;
; -1.168 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.101      ; 1.697      ;
; -1.166 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.094      ; 1.688      ;
; -1.166 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.094      ; 1.688      ;
; -1.166 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.094      ; 1.688      ;
; -1.166 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.094      ; 1.688      ;
; -1.166 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.094      ; 1.688      ;
; -1.166 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.094      ; 1.688      ;
; -1.166 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.094      ; 1.688      ;
; -1.166 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.094      ; 1.688      ;
; -1.166 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.094      ; 1.688      ;
; -1.166 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.094      ; 1.688      ;
; -1.127 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.093     ; 1.962      ;
; -1.127 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.093     ; 1.962      ;
; -1.127 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.093     ; 1.962      ;
; -1.127 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.093     ; 1.962      ;
; -1.127 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.093     ; 1.962      ;
; -1.127 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.093     ; 1.962      ;
; -1.127 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.093     ; 1.962      ;
; -1.125 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.090      ; 1.643      ;
; -1.125 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.090      ; 1.643      ;
; -1.051 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.094      ; 1.573      ;
; -0.719 ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.523     ; 1.134      ;
; -0.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.365     ; 1.123      ;
; -0.539 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.365     ; 1.112      ;
; -0.522 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.852      ; 2.312      ;
; -0.522 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.852      ; 2.312      ;
; -0.522 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.852      ; 2.312      ;
; -0.522 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.852      ; 2.312      ;
; -0.500 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.843      ; 2.281      ;
; -0.477 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.365     ; 1.050      ;
; -0.472 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.082      ; 1.482      ;
; -0.472 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.082      ; 1.482      ;
; -0.472 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.082      ; 1.482      ;
; -0.470 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.095     ; 1.303      ;
; -0.470 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.095     ; 1.303      ;
; -0.470 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.095     ; 1.303      ;
; -0.466 ; FPGA_IN_BOARD_RESET-                       ; inst108                                   ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 1.513      ; 2.407      ;
; -0.452 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.097     ; 1.283      ;
; -0.452 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.097     ; 1.283      ;
; -0.452 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.097     ; 1.283      ;
; -0.452 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.097     ; 1.283      ;
; -0.452 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.097     ; 1.283      ;
; -0.452 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.097     ; 1.283      ;
; -0.452 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.097     ; 1.283      ;
; -0.439 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.094     ; 1.273      ;
; -0.439 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.094     ; 1.273      ;
; -0.439 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.094     ; 1.273      ;
; -0.433 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.095     ; 1.266      ;
; -0.429 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.093     ; 1.264      ;
; -0.392 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.365     ; 0.965      ;
; -0.386 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3                            ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 1.356      ; 2.170      ;
; -0.386 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4                            ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 1.356      ; 2.170      ;
; -0.326 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.852      ; 2.116      ;
; -0.326 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.852      ; 2.116      ;
; -0.326 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.852      ; 2.116      ;
; -0.326 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.852      ; 2.116      ;
; -0.322 ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108                                   ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.075     ; 1.185      ;
; -0.317 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.365     ; 0.890      ;
; -0.310 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.073      ; 1.311      ;
; -0.310 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.073      ; 1.311      ;
; -0.310 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.073      ; 1.311      ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'FPGA_IN_BOARD_RESET-'                                                                                                                              ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node           ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -2.023 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 1.220      ; 3.721      ;
; -1.812 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 1.309      ; 3.599      ;
; -1.519 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 1.309      ; 3.306      ;
; -1.309 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.311      ; 2.518      ;
; -1.290 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.250      ; 2.438      ;
; -1.249 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.317      ; 2.464      ;
; -1.239 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.245      ; 2.382      ;
; -1.239 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.400      ; 2.537      ;
; -1.237 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.383      ; 2.518      ;
; -1.218 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.322      ; 2.438      ;
; -1.177 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.389      ; 2.464      ;
; -1.170 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.400      ; 2.468      ;
; -1.167 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.317      ; 2.382      ;
; -1.167 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.472      ; 2.537      ;
; -1.167 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.261      ; 2.326      ;
; -1.118 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.335      ; 2.351      ;
; -1.098 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.472      ; 2.468      ;
; -1.096 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.315      ; 2.309      ;
; -1.095 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.333      ; 2.326      ;
; -1.072 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.350      ; 2.320      ;
; -1.059 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.333      ; 2.290      ;
; -1.046 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.407      ; 2.351      ;
; -1.029 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.332      ; 2.259      ;
; -1.024 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.387      ; 2.309      ;
; -1.012 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.318      ; 2.228      ;
; -1.000 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.422      ; 2.320      ;
; -0.987 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.405      ; 2.290      ;
; -0.957 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.404      ; 2.259      ;
; -0.940 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.390      ; 2.228      ;
; -0.882 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.193      ; 1.973      ;
; -0.862 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.220      ; 3.060      ;
; -0.854 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.190      ; 1.942      ;
; -0.845 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.799      ; 2.542      ;
; -0.829 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.320      ; 2.047      ;
; -0.810 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.265      ; 1.973      ;
; -0.796 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.309      ; 3.083      ;
; -0.786 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.858      ; 2.542      ;
; -0.782 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.262      ; 1.942      ;
; -0.757 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.392      ; 2.047      ;
; -0.718 ; Microcomputer:inst|T80s:cpu1|RD_n   ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.370     ; 1.326      ;
; -0.590 ; Microcomputer:inst|T80s:cpu1|WR_n   ; inst143~_emulated ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.643      ; 2.211      ;
; -0.402 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.309      ; 2.689      ;
; -0.242 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.554      ; 1.774      ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'ps2_keyboard_to_ascii:inst162|ascii_new'                                                                                                     ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                      ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.888 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.500        ; 0.601      ; 2.977      ;
; -1.377 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.458     ; 1.837      ;
; -1.305 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.386     ; 1.837      ;
; -1.305 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.308     ; 1.915      ;
; -1.269 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.308     ; 1.879      ;
; -1.233 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.236     ; 1.915      ;
; -1.199 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.373     ; 1.744      ;
; -1.197 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.236     ; 1.879      ;
; -1.138 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.358     ; 1.698      ;
; -1.128 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.388     ; 1.658      ;
; -1.127 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.301     ; 1.744      ;
; -1.094 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.390     ; 1.622      ;
; -1.086 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.463     ; 1.541      ;
; -1.066 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.286     ; 1.698      ;
; -1.056 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.316     ; 1.658      ;
; -1.022 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.318     ; 1.622      ;
; -1.014 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.391     ; 1.541      ;
; -0.981 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.376     ; 1.523      ;
; -0.947 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.375     ; 1.490      ;
; -0.916 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.500        ; 0.601      ; 2.005      ;
; -0.909 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.304     ; 1.523      ;
; -0.875 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.303     ; 1.490      ;
; -0.872 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; 0.601      ; 2.461      ;
; 0.015  ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; 0.601      ; 1.574      ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.724   ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.451      ; 3.603      ;
; -1.724   ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.451      ; 3.603      ;
; -0.880   ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.451      ; 3.259      ;
; -0.880   ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.451      ; 3.259      ;
; -0.663   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.444      ; 2.535      ;
; -0.605   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.483      ;
; -0.605   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.483      ;
; -0.605   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.483      ;
; -0.605   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.483      ;
; -0.605   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.483      ;
; -0.605   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.483      ;
; -0.583   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.451      ; 2.462      ;
; -0.574   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.451      ; 2.453      ;
; -0.574   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.451      ; 2.453      ;
; -0.565   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.456      ; 2.449      ;
; -0.529   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.450      ; 2.407      ;
; -0.471   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.625      ; 2.524      ;
; 0.355    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.444      ; 2.017      ;
; 0.413    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.450      ; 1.965      ;
; 0.413    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.450      ; 1.965      ;
; 0.413    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.450      ; 1.965      ;
; 0.413    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.450      ; 1.965      ;
; 0.413    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.450      ; 1.965      ;
; 0.413    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.450      ; 1.965      ;
; 0.422    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.456      ; 1.962      ;
; 0.425    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.451      ; 1.954      ;
; 0.425    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.451      ; 1.954      ;
; 0.428    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.451      ; 1.951      ;
; 0.478    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.450      ; 1.900      ;
; 0.532    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.625      ; 2.021      ;
; 97.568   ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.182     ; 2.228      ;
; 97.568   ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.182     ; 2.228      ;
; 2497.715 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 2500.000     ; -0.035     ; 2.228      ;
; 2497.715 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 2500.000     ; -0.035     ; 2.228      ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                              ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.697 ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.478      ; 3.603      ;
; -1.697 ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.478      ; 3.603      ;
; -0.853 ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.478      ; 3.259      ;
; -0.853 ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.478      ; 3.259      ;
; -0.636 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.535      ;
; -0.578 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.483      ;
; -0.578 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.483      ;
; -0.578 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.483      ;
; -0.578 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.483      ;
; -0.578 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.483      ;
; -0.578 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.483      ;
; -0.556 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.478      ; 2.462      ;
; -0.547 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.478      ; 2.453      ;
; -0.547 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.478      ; 2.453      ;
; -0.538 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.483      ; 2.449      ;
; -0.502 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.477      ; 2.407      ;
; -0.444 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.652      ; 2.524      ;
; 0.382  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.471      ; 2.017      ;
; 0.440  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.477      ; 1.965      ;
; 0.440  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.477      ; 1.965      ;
; 0.440  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.477      ; 1.965      ;
; 0.440  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.477      ; 1.965      ;
; 0.440  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.477      ; 1.965      ;
; 0.440  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.477      ; 1.965      ;
; 0.449  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.483      ; 1.962      ;
; 0.452  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.478      ; 1.954      ;
; 0.452  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.478      ; 1.954      ;
; 0.455  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.478      ; 1.951      ;
; 0.505  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.477      ; 1.900      ;
; 0.559  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.652      ; 2.021      ;
; 97.633 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.117     ; 2.228      ;
; 97.633 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.117     ; 2.228      ;
; 97.715 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 2.228      ;
; 97.715 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 2.228      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'Microcomputer:inst|cpuClock'                                                                                                                     ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                              ; Launch Clock         ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; -1.098 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.105      ;
; -1.098 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.105      ;
; -1.098 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.105      ;
; -1.098 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.105      ;
; -1.098 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.105      ;
; -1.098 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.105      ;
; -1.098 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.105      ;
; -1.098 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.105      ;
; -1.098 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.105      ;
; -1.098 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.105      ;
; -1.077 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.528      ; 3.083      ;
; -1.077 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.528      ; 3.083      ;
; -1.077 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.528      ; 3.083      ;
; -1.077 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.528      ; 3.083      ;
; -1.077 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.528      ; 3.083      ;
; -1.077 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.528      ; 3.083      ;
; -1.076 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.527      ; 3.081      ;
; -1.076 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.527      ; 3.081      ;
; -1.076 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.527      ; 3.081      ;
; -1.076 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.527      ; 3.081      ;
; -1.076 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.527      ; 3.081      ;
; -1.076 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.527      ; 3.081      ;
; -1.047 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[2]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.050      ;
; -1.047 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[0]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.050      ;
; -1.047 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.050      ;
; -1.047 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Z16_r            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.050      ;
; -1.047 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.050      ;
; -1.047 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.050      ;
; -1.020 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.508      ; 3.006      ;
; -1.020 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.508      ; 3.006      ;
; -1.015 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[10]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.018      ;
; -1.015 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[11]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.018      ;
; -1.015 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[14]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.018      ;
; -1.015 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[15]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.018      ;
; -1.014 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.518      ; 3.010      ;
; -1.014 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.518      ; 3.010      ;
; -1.014 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.518      ; 3.010      ;
; -1.007 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.014      ;
; -1.007 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.014      ;
; -0.998 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.528      ; 3.004      ;
; -0.998 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.528      ; 3.004      ;
; -0.998 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PreserveC_r      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.514      ; 2.990      ;
; -0.989 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.514      ; 2.981      ;
; -0.989 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.514      ; 2.981      ;
; -0.989 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[12]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.514      ; 2.981      ;
; -0.987 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.515      ; 2.980      ;
; -0.987 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.515      ; 2.980      ;
; -0.987 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.515      ; 2.980      ;
; -0.936 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[1] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 2.935      ;
; -0.936 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[3] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 2.935      ;
; -0.936 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[2] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 2.935      ;
; -0.936 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[4] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 2.935      ;
; -0.936 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[0] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 2.935      ;
; -0.932 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.526      ; 2.936      ;
; -0.932 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.526      ; 2.936      ;
; -0.920 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 0.630      ; 2.028      ;
; -0.920 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 0.630      ; 2.028      ;
; -0.920 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 0.630      ; 2.028      ;
; -0.920 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 0.630      ; 2.028      ;
; -0.918 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 2.917      ;
; -0.918 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 2.917      ;
; -0.918 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 2.917      ;
; -0.918 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 2.917      ;
; -0.918 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 2.917      ;
; -0.918 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 2.917      ;
; -0.918 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 2.917      ;
; -0.918 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 2.917      ;
; -0.866 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|WR_n                    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 0.629      ; 1.973      ;
; -0.858 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.506      ; 2.842      ;
; -0.656 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 2.659      ;
; -0.656 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 2.659      ;
; -0.656 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 2.659      ;
; -0.600 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[12]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.528      ; 2.606      ;
; -0.596 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.519      ; 2.593      ;
; -0.596 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[13]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.519      ; 2.593      ;
; -0.596 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[14]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.519      ; 2.593      ;
; -0.596 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[15]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.519      ; 2.593      ;
; -0.586 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]               ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.510      ; 2.574      ;
; -0.586 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.510      ; 2.574      ;
; -0.586 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.510      ; 2.574      ;
; -0.586 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.510      ; 2.574      ;
; -0.571 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.526      ; 2.575      ;
; -0.571 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.526      ; 2.575      ;
; -0.571 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.526      ; 2.575      ;
; -0.567 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.503      ; 2.548      ;
; -0.550 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.518      ; 2.546      ;
; -0.550 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.518      ; 2.546      ;
; -0.550 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.518      ; 2.546      ;
; -0.550 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.518      ; 2.546      ;
; -0.548 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.509      ; 2.535      ;
; -0.546 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.515      ; 2.539      ;
; -0.542 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.512      ; 2.532      ;
; -0.542 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.512      ; 2.532      ;
; -0.542 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.512      ; 2.532      ;
; -0.542 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.512      ; 2.532      ;
; -0.537 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.512      ; 2.527      ;
; -0.537 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.512      ; 2.527      ;
; -0.537 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.512      ; 2.527      ;
; -0.537 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.512      ; 2.527      ;
; -0.531 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.520      ; 2.529      ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.789  ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.593     ; 1.134      ;
; -0.606  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.421     ; 1.123      ;
; -0.595  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.421     ; 1.112      ;
; -0.592  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 2.312      ;
; -0.592  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 2.312      ;
; -0.592  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 2.312      ;
; -0.592  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 2.312      ;
; -0.570  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.773      ; 2.281      ;
; -0.536  ; FPGA_IN_BOARD_RESET-                       ; inst108          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.443      ; 2.407      ;
; -0.533  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.421     ; 1.050      ;
; -0.448  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.421     ; 0.965      ;
; -0.442  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.300      ; 2.170      ;
; -0.442  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.300      ; 2.170      ;
; -0.396  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 2.116      ;
; -0.396  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 2.116      ;
; -0.396  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 2.116      ;
; -0.396  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 2.116      ;
; -0.392  ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.145     ; 1.185      ;
; -0.376  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.773      ; 2.087      ;
; -0.373  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.421     ; 0.890      ;
; -0.290  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 2.010      ;
; -0.290  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 2.010      ;
; -0.290  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 2.010      ;
; -0.290  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 2.010      ;
; -0.270  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.773      ; 1.981      ;
; -0.247  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.331      ; 1.516      ;
; -0.247  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.331      ; 1.516      ;
; -0.228  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 1.948      ;
; -0.228  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 1.948      ;
; -0.228  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 1.948      ;
; -0.228  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.782      ; 1.948      ;
; -0.208  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.773      ; 1.919      ;
; 0.377   ; FPGA_IN_BOARD_RESET-                       ; inst108          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.443      ; 1.994      ;
; 0.458   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.300      ; 1.770      ;
; 0.458   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.300      ; 1.770      ;
; 8.702   ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.050      ; 2.326      ;
; 8.702   ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.050      ; 2.326      ;
; 8.702   ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.050      ; 2.326      ;
; 8.702   ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.050      ; 2.326      ;
; 8.722   ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.041      ; 2.297      ;
; 8.857   ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.050      ; 2.171      ;
; 8.857   ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.050      ; 2.171      ;
; 8.857   ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.050      ; 2.171      ;
; 8.857   ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.050      ; 2.171      ;
; 8.877   ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.041      ; 2.142      ;
; 18.160  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.156      ; 1.934      ;
; 18.160  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.156      ; 1.934      ;
; 18.686  ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 1.139      ;
; 248.829 ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.177      ; 2.326      ;
; 248.829 ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.177      ; 2.326      ;
; 248.829 ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.177      ; 2.326      ;
; 248.829 ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.177      ; 2.326      ;
; 248.849 ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.168      ; 2.297      ;
; 248.984 ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.177      ; 2.171      ;
; 248.984 ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.177      ; 2.171      ;
; 248.984 ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.177      ; 2.171      ;
; 248.984 ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.177      ; 2.171      ;
; 249.004 ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.168      ; 2.142      ;
; 498.816 ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.023     ; 1.139      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                        ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                             ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.081 ; spi_16bit_master:inst347|busy ; inst389                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 0.150      ; 1.219      ;
; -0.081 ; spi_16bit_master:inst347|busy ; inst379                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 0.150      ; 1.219      ;
; 0.117  ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.763      ; 2.124      ;
; 0.117  ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.763      ; 2.124      ;
; 0.149  ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.763      ; 2.592      ;
; 0.149  ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.763      ; 2.592      ;
; 0.150  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.579      ; 2.407      ;
; 0.150  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.579      ; 2.407      ;
; 0.150  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.579      ; 2.407      ;
; 0.157  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.579      ; 1.900      ;
; 0.157  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.579      ; 1.900      ;
; 0.157  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.579      ; 1.900      ;
; 0.531  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.574      ; 1.521      ;
; 0.548  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.576      ; 1.506      ;
; 0.548  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.576      ; 1.506      ;
; 0.548  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.576      ; 1.506      ;
; 0.548  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.576      ; 1.506      ;
; 0.548  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.576      ; 1.506      ;
; 0.548  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.576      ; 1.506      ;
; 0.548  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.576      ; 1.506      ;
; 0.559  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.579      ; 1.498      ;
; 0.559  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.579      ; 1.498      ;
; 0.564  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.574      ; 1.988      ;
; 0.587  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.576      ; 1.967      ;
; 0.587  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.576      ; 1.967      ;
; 0.587  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.576      ; 1.967      ;
; 0.587  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.576      ; 1.967      ;
; 0.587  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.576      ; 1.967      ;
; 0.587  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.576      ; 1.967      ;
; 0.587  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.576      ; 1.967      ;
; 0.590  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.579      ; 1.967      ;
; 0.590  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.579      ; 1.967      ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                               ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.200 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.927      ; 1.919      ;
; -0.134 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.745      ; 1.803      ;
; -0.085 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.745      ; 1.852      ;
; -0.082 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.745      ; 1.855      ;
; -0.082 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.745      ; 1.855      ;
; -0.079 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.750      ; 1.863      ;
; -0.070 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.866      ;
; -0.070 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.866      ;
; -0.070 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.866      ;
; -0.070 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.866      ;
; -0.070 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.866      ;
; -0.070 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.866      ;
; -0.014 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.738      ; 1.916      ;
; 0.804  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.927      ; 2.423      ;
; 0.874  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.745      ; 2.311      ;
; 0.910  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.750      ; 2.352      ;
; 0.919  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.745      ; 2.356      ;
; 0.919  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.745      ; 2.356      ;
; 0.927  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.745      ; 2.364      ;
; 0.949  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.744      ; 2.385      ;
; 0.949  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.744      ; 2.385      ;
; 0.949  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.744      ; 2.385      ;
; 0.949  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.744      ; 2.385      ;
; 0.949  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.744      ; 2.385      ;
; 0.949  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.744      ; 2.385      ;
; 1.005  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.738      ; 2.435      ;
; 1.162  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.745      ; 3.099      ;
; 1.162  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.745      ; 3.099      ;
; 1.724  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 2.018      ;
; 1.724  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 2.018      ;
; 1.901  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 2.018      ;
; 1.901  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 2.018      ;
; 2.018  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.745      ; 3.455      ;
; 2.018  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.745      ; 3.455      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'FPGA_IN_SDSB-'                                                                            ;
+--------+----------------------+------------+----------------------+---------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node    ; Launch Clock         ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------+----------------------+---------------+--------------+------------+------------+
; -0.175 ; FPGA_IN_BOARD_RESET- ; inst468    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 3.518      ; 3.455      ;
; -0.062 ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.256      ; 2.724      ;
; -0.045 ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.221      ; 2.706      ;
; -0.044 ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.219      ; 2.705      ;
; -0.044 ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.218      ; 2.704      ;
; -0.035 ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 3.047      ; 3.124      ;
; -0.031 ; FPGA_IN_BOARD_RESET- ; inst468    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.518      ; 3.099      ;
; -0.029 ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.705      ; 2.706      ;
; -0.028 ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.703      ; 2.705      ;
; -0.028 ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.702      ; 2.704      ;
; 0.003  ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.325      ; 2.858      ;
; 0.004  ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.323      ; 2.857      ;
; 0.013  ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.277      ; 2.820      ;
; 0.013  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.277      ; 2.820      ;
; 0.022  ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.412      ; 2.964      ;
; 0.023  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.272      ; 2.825      ;
; 0.023  ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.412      ; 2.965      ;
; 0.025  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.275      ; 2.830      ;
; 0.029  ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.761      ; 2.820      ;
; 0.029  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.761      ; 2.820      ;
; 0.038  ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.896      ; 2.964      ;
; 0.039  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.756      ; 2.825      ;
; 0.039  ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.896      ; 2.965      ;
; 0.041  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.759      ; 2.830      ;
; 0.046  ; FPGA_IN_BOARD_RESET- ; inst243[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.439      ; 3.015      ;
; 0.047  ; FPGA_IN_BOARD_RESET- ; inst397    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.303      ; 2.880      ;
; 0.050  ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.284      ; 2.864      ;
; 0.050  ; FPGA_IN_BOARD_RESET- ; inst434    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.283      ; 2.863      ;
; 0.052  ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.278      ; 2.860      ;
; 0.053  ; FPGA_IN_BOARD_RESET- ; inst377    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 3.581      ; 3.746      ;
; 0.057  ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.047      ; 2.716      ;
; 0.060  ; FPGA_IN_BOARD_RESET- ; inst243[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.413      ; 3.003      ;
; 0.060  ; FPGA_IN_BOARD_RESET- ; inst243[3] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.414      ; 3.004      ;
; 0.062  ; FPGA_IN_BOARD_RESET- ; inst243[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.923      ; 3.015      ;
; 0.062  ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.632      ; 2.724      ;
; 0.065  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 3.024      ; 3.201      ;
; 0.065  ; FPGA_IN_BOARD_RESET- ; inst484    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.694      ; 2.789      ;
; 0.065  ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.621      ; 3.216      ;
; 0.065  ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.236      ; 2.831      ;
; 0.068  ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.234      ; 2.832      ;
; 0.069  ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 2.867      ; 2.466      ;
; 0.072  ; FPGA_IN_BOARD_RESET- ; inst423    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.300      ; 2.902      ;
; 0.074  ; FPGA_IN_BOARD_RESET- ; inst468    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.913      ; 3.099      ;
; 0.075  ; FPGA_IN_BOARD_RESET- ; inst424    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.234      ; 2.839      ;
; 0.075  ; FPGA_IN_BOARD_RESET- ; inst425    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.233      ; 2.838      ;
; 0.076  ; FPGA_IN_BOARD_RESET- ; inst243[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.897      ; 3.003      ;
; 0.076  ; FPGA_IN_BOARD_RESET- ; inst243[3] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.898      ; 3.004      ;
; 0.076  ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.255      ; 2.861      ;
; 0.079  ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.512      ; 3.121      ;
; 0.080  ; FPGA_IN_BOARD_RESET- ; inst279    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 2.966      ; 2.576      ;
; 0.081  ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 3.105      ; 3.216      ;
; 0.081  ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.511      ; 3.122      ;
; 0.085  ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.351      ; 2.466      ;
; 0.094  ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.235      ; 2.859      ;
; 0.095  ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.996      ; 3.121      ;
; 0.096  ; FPGA_IN_BOARD_RESET- ; inst279    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.450      ; 2.576      ;
; 0.097  ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.995      ; 3.122      ;
; 0.108  ; FPGA_IN_BOARD_RESET- ; inst436    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.423      ; 3.061      ;
; 0.108  ; FPGA_IN_BOARD_RESET- ; inst438    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.423      ; 3.061      ;
; 0.118  ; FPGA_IN_BOARD_RESET- ; inst233    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 2.888      ; 2.536      ;
; 0.126  ; FPGA_IN_BOARD_RESET- ; inst243[5] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.292      ; 2.948      ;
; 0.126  ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 3.256      ; 3.412      ;
; 0.127  ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.701      ; 2.858      ;
; 0.128  ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.699      ; 2.857      ;
; 0.129  ; FPGA_IN_BOARD_RESET- ; inst377    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 3.191      ; 3.432      ;
; 0.132  ; FPGA_IN_BOARD_RESET- ; inst422    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.300      ; 2.962      ;
; 0.133  ; FPGA_IN_BOARD_RESET- ; inst243[4] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.294      ; 2.957      ;
; 0.134  ; FPGA_IN_BOARD_RESET- ; inst233    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.372      ; 2.536      ;
; 0.135  ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 3.219      ; 3.384      ;
; 0.135  ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 3.218      ; 3.383      ;
; 0.142  ; FPGA_IN_BOARD_RESET- ; inst243[5] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.776      ; 2.948      ;
; 0.142  ; FPGA_IN_BOARD_RESET- ; inst402    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.575      ; 2.747      ;
; 0.148  ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.205      ; 2.883      ;
; 0.149  ; FPGA_IN_BOARD_RESET- ; inst243[4] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.778      ; 2.957      ;
; 0.149  ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.526      ; 2.705      ;
; 0.153  ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 3.221      ; 3.404      ;
; 0.156  ; FPGA_IN_BOARD_RESET- ; inst249    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 2.890      ; 2.576      ;
; 0.158  ; FPGA_IN_BOARD_RESET- ; inst276    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 2.884      ; 2.572      ;
; 0.158  ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 2.823      ; 2.511      ;
; 0.159  ; FPGA_IN_BOARD_RESET- ; inst231    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 2.881      ; 2.570      ;
; 0.159  ; FPGA_IN_BOARD_RESET- ; inst234    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 2.878      ; 2.567      ;
; 0.159  ; FPGA_IN_BOARD_RESET- ; inst251    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 2.880      ; 2.569      ;
; 0.159  ; FPGA_IN_BOARD_RESET- ; inst262    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 2.879      ; 2.568      ;
; 0.160  ; FPGA_IN_BOARD_RESET- ; inst476    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.097      ; 2.287      ;
; 0.161  ; FPGA_IN_BOARD_RESET- ; inst277[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 2.867      ; 2.558      ;
; 0.164  ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.689      ; 2.883      ;
; 0.168  ; FPGA_IN_BOARD_RESET- ; inst402    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.049      ; 2.747      ;
; 0.171  ; FPGA_IN_BOARD_RESET- ; inst397    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.679      ; 2.880      ;
; 0.171  ; FPGA_IN_BOARD_RESET- ; inst184    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 3.344      ; 3.045      ;
; 0.172  ; FPGA_IN_BOARD_RESET- ; inst487    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.324      ; 2.526      ;
; 0.172  ; FPGA_IN_BOARD_RESET- ; inst249    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.374      ; 2.576      ;
; 0.173  ; FPGA_IN_BOARD_RESET- ; inst411    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; -0.500       ; 2.990      ; 2.693      ;
; 0.174  ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.660      ; 2.864      ;
; 0.174  ; FPGA_IN_BOARD_RESET- ; inst434    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.659      ; 2.863      ;
; 0.174  ; FPGA_IN_BOARD_RESET- ; inst276    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.368      ; 2.572      ;
; 0.174  ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.307      ; 2.511      ;
; 0.175  ; FPGA_IN_BOARD_RESET- ; inst231    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.365      ; 2.570      ;
; 0.175  ; FPGA_IN_BOARD_RESET- ; inst234    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.362      ; 2.567      ;
; 0.175  ; FPGA_IN_BOARD_RESET- ; inst251    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.364      ; 2.569      ;
; 0.175  ; FPGA_IN_BOARD_RESET- ; inst262    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.000        ; 2.363      ; 2.568      ;
+--------+----------------------+------------+----------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                               ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.162 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.889      ; 1.919      ;
; -0.096 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.707      ; 1.803      ;
; -0.047 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.707      ; 1.852      ;
; -0.044 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.707      ; 1.855      ;
; -0.044 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.707      ; 1.855      ;
; -0.041 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.712      ; 1.863      ;
; -0.032 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.866      ;
; -0.032 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.866      ;
; -0.032 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.866      ;
; -0.032 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.866      ;
; -0.032 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.866      ;
; -0.032 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.866      ;
; 0.024  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.700      ; 1.916      ;
; 0.842  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.889      ; 2.423      ;
; 0.912  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.707      ; 2.311      ;
; 0.948  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.712      ; 2.352      ;
; 0.957  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.707      ; 2.356      ;
; 0.957  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.707      ; 2.356      ;
; 0.965  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.707      ; 2.364      ;
; 0.987  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.706      ; 2.385      ;
; 0.987  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.706      ; 2.385      ;
; 0.987  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.706      ; 2.385      ;
; 0.987  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.706      ; 2.385      ;
; 0.987  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.706      ; 2.385      ;
; 0.987  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.706      ; 2.385      ;
; 1.043  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.700      ; 2.435      ;
; 1.200  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.707      ; 3.099      ;
; 1.200  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.707      ; 3.099      ;
; 1.789  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 2.018      ;
; 1.789  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 2.018      ;
; 1.901  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 2.018      ;
; 1.901  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 2.018      ;
; 2.056  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.707      ; 3.455      ;
; 2.056  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.707      ; 3.455      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                              ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.102 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.608      ; 1.698      ;
; -0.102 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.608      ; 1.698      ;
; -0.050 ; FPGA_IN_BOARD_RESET-                       ; inst108                                   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.771      ; 1.913      ;
; 0.267  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.136      ; 1.585      ;
; 0.304  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.632      ;
; 0.304  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.632      ;
; 0.304  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.632      ;
; 0.304  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.632      ;
; 0.386  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.136      ; 1.704      ;
; 0.423  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.751      ;
; 0.423  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.751      ;
; 0.423  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.751      ;
; 0.423  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.751      ;
; 0.448  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.136      ; 1.766      ;
; 0.461  ; inst92                                     ; 74165:inst103|98                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.409      ; 1.982      ;
; 0.475  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.692      ; 1.349      ;
; 0.476  ; inst95                                     ; 74165:inst103|98                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.409      ; 1.997      ;
; 0.485  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.813      ;
; 0.485  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.813      ;
; 0.485  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.813      ;
; 0.485  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.813      ;
; 0.493  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.692      ; 1.367      ;
; 0.498  ; inst92                                     ; 74165:inst103|70                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.419      ; 2.029      ;
; 0.498  ; inst92                                     ; 74165:inst103|79                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.419      ; 2.029      ;
; 0.498  ; inst92                                     ; 74165:inst103|84                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.419      ; 2.029      ;
; 0.498  ; inst92                                     ; 74165:inst103|93                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.419      ; 2.029      ;
; 0.513  ; inst95                                     ; 74165:inst103|70                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.419      ; 2.044      ;
; 0.513  ; inst95                                     ; 74165:inst103|79                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.419      ; 2.044      ;
; 0.513  ; inst95                                     ; 74165:inst103|84                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.419      ; 2.044      ;
; 0.513  ; inst95                                     ; 74165:inst103|93                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.419      ; 2.044      ;
; 0.592  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.136      ; 1.910      ;
; 0.606  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.294      ; 1.092      ;
; 0.629  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.957      ;
; 0.629  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.957      ;
; 0.629  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.957      ;
; 0.629  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.146      ; 1.957      ;
; 0.681  ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108                                   ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.257      ; 1.120      ;
; 0.683  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.290      ; 1.165      ;
; 0.683  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.290      ; 1.165      ;
; 0.708  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.295      ; 1.195      ;
; 0.708  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.295      ; 1.195      ;
; 0.708  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.295      ; 1.195      ;
; 0.708  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.295      ; 1.195      ;
; 0.708  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.295      ; 1.195      ;
; 0.708  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.295      ; 1.195      ;
; 0.708  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.295      ; 1.195      ;
; 0.708  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.295      ; 1.195      ;
; 0.708  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[9] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.295      ; 1.195      ;
; 0.708  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.295      ; 1.195      ;
; 0.708  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.301      ; 1.201      ;
; 0.713  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.288      ; 1.193      ;
; 0.713  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.288      ; 1.193      ;
; 0.713  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.288      ; 1.193      ;
; 0.713  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.288      ; 1.193      ;
; 0.713  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.288      ; 1.193      ;
; 0.713  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.288      ; 1.193      ;
; 0.713  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.288      ; 1.193      ;
; 0.713  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.288      ; 1.193      ;
; 0.713  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.288      ; 1.193      ;
; 0.717  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.120     ; 0.779      ;
; 0.719  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.294      ; 1.205      ;
; 0.744  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.275      ; 1.211      ;
; 0.761  ; inst92                                     ; inst95                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.153      ; 1.026      ;
; 0.774  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.272      ; 1.238      ;
; 0.774  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.272      ; 1.238      ;
; 0.774  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.272      ; 1.238      ;
; 0.802  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 1.608      ; 2.102      ;
; 0.802  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 1.608      ; 2.102      ;
; 0.834  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.120     ; 0.896      ;
; 0.868  ; FPGA_IN_BOARD_RESET-                       ; inst108                                   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 1.771      ; 2.331      ;
; 0.870  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.120     ; 0.932      ;
; 0.902  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 1.193      ;
; 0.904  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.194      ;
; 0.910  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 1.201      ;
; 0.910  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 1.201      ;
; 0.910  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 1.201      ;
; 0.921  ; inst92                                     ; inst95                                    ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.023      ; 1.026      ;
; 0.924  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 1.211      ;
; 0.924  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 1.211      ;
; 0.924  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 1.211      ;
; 0.924  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 1.211      ;
; 0.924  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 1.211      ;
; 0.924  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 1.211      ;
; 0.924  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 1.211      ;
; 0.928  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.282      ; 1.402      ;
; 0.928  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.282      ; 1.402      ;
; 0.928  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.282      ; 1.402      ;
; 0.941  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 1.230      ;
; 0.941  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 1.230      ;
; 0.941  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 1.230      ;
; 0.992  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3                            ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.506      ; 1.680      ;
; 0.992  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4                            ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.506      ; 1.680      ;
; 0.994  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.120     ; 1.056      ;
; 1.010  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.120     ; 1.072      ;
; 1.056  ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.193     ; 1.045      ;
; 1.525  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.294      ; 1.511      ;
; 1.571  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.863      ;
; 1.571  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.863      ;
; 1.571  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.863      ;
; 1.571  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.863      ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'Microcomputer:inst|cpuClock'                                                                                                                   ;
+--------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                           ; Launch Clock         ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; -0.050 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.652      ;
; -0.050 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.652      ;
; 0.086  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.591      ; 1.789      ;
; 0.086  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.591      ; 1.789      ;
; 0.086  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.591      ; 1.789      ;
; 0.086  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.591      ; 1.789      ;
; 0.091  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.593      ; 1.796      ;
; 0.091  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.593      ; 1.796      ;
; 0.096  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.798      ;
; 0.096  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.798      ;
; 0.096  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.798      ;
; 0.096  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.798      ;
; 0.096  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|RD_n                 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.798      ;
; 0.112  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.593      ; 1.817      ;
; 0.114  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 1.812      ;
; 0.114  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 1.812      ;
; 0.121  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.578      ; 1.811      ;
; 0.128  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.830      ;
; 0.128  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.830      ;
; 0.128  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.830      ;
; 0.128  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.830      ;
; 0.129  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.579      ; 1.820      ;
; 0.131  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.839      ;
; 0.131  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.587      ; 1.830      ;
; 0.131  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.603      ; 1.846      ;
; 0.131  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.587      ; 1.830      ;
; 0.131  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.839      ;
; 0.133  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[3]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.841      ;
; 0.133  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Save_ALU_r    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.841      ;
; 0.133  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.841      ;
; 0.133  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.841      ;
; 0.149  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[13]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.851      ;
; 0.154  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.856      ;
; 0.154  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.597      ; 1.863      ;
; 0.154  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.856      ;
; 0.154  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.856      ;
; 0.160  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.593      ; 1.865      ;
; 0.160  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.593      ; 1.865      ;
; 0.160  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.593      ; 1.865      ;
; 0.160  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.593      ; 1.865      ;
; 0.160  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.593      ; 1.865      ;
; 0.169  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Arith16_r     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.574      ; 1.855      ;
; 0.169  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.574      ; 1.855      ;
; 0.169  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.574      ; 1.855      ;
; 0.171  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.588      ; 1.871      ;
; 0.172  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.880      ;
; 0.172  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.880      ;
; 0.172  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.880      ;
; 0.172  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.880      ;
; 0.172  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.880      ;
; 0.172  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.880      ;
; 0.172  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.880      ;
; 0.173  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I_RXDD        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.594      ; 1.879      ;
; 0.173  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[1]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.583      ; 1.868      ;
; 0.176  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.597      ; 1.885      ;
; 0.178  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.886      ;
; 0.178  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.886      ;
; 0.178  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.886      ;
; 0.178  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.886      ;
; 0.189  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.594      ; 1.895      ;
; 0.189  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.594      ; 1.895      ;
; 0.189  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|WZ[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.594      ; 1.895      ;
; 0.190  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.892      ;
; 0.190  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.892      ;
; 0.190  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t1  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.892      ;
; 0.190  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.892      ;
; 0.190  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t2  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.590      ; 1.892      ;
; 0.191  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.589      ; 1.892      ;
; 0.191  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[1] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.589      ; 1.892      ;
; 0.191  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.589      ; 1.892      ;
; 0.192  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IStatus[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.583      ; 1.887      ;
; 0.192  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IStatus[1]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.583      ; 1.887      ;
; 0.193  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[0]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.587      ; 1.892      ;
; 0.193  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.587      ; 1.892      ;
; 0.193  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.587      ; 1.892      ;
; 0.193  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.587      ; 1.892      ;
; 0.197  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.589      ; 1.898      ;
; 0.197  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 1.894      ;
; 0.197  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 1.894      ;
; 0.197  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 1.894      ;
; 0.197  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 1.894      ;
; 0.197  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 1.894      ;
; 0.208  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 1.906      ;
; 0.208  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 1.906      ;
; 0.208  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 1.906      ;
; 0.208  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 1.906      ;
; 0.214  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 1.911      ;
; 0.214  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[1]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 1.911      ;
; 0.214  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 1.911      ;
; 0.214  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.585      ; 1.911      ;
; 0.215  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 1.913      ;
; 0.215  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 1.913      ;
; 0.215  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 1.913      ;
; 0.215  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.586      ; 1.913      ;
; 0.221  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.583      ; 1.916      ;
; 0.221  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.576      ; 1.909      ;
; 0.225  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.592      ; 1.929      ;
; 0.225  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.592      ; 1.929      ;
; 0.225  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.592      ; 1.929      ;
; 0.225  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.592      ; 1.929      ;
+--------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.043  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.549      ; 1.698      ;
; -0.043  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.549      ; 1.698      ;
; 0.022   ; FPGA_IN_BOARD_RESET-                       ; inst108          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.699      ; 1.913      ;
; 0.339   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.064      ; 1.585      ;
; 0.376   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.632      ;
; 0.376   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.632      ;
; 0.376   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.632      ;
; 0.376   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.632      ;
; 0.458   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.064      ; 1.704      ;
; 0.495   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.751      ;
; 0.495   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.751      ;
; 0.495   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.751      ;
; 0.495   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.751      ;
; 0.520   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.064      ; 1.766      ;
; 0.547   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.620      ; 1.349      ;
; 0.557   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.813      ;
; 0.557   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.813      ;
; 0.557   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.813      ;
; 0.557   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.813      ;
; 0.565   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.620      ; 1.367      ;
; 0.664   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.064      ; 1.910      ;
; 0.701   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.957      ;
; 0.701   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.957      ;
; 0.701   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.957      ;
; 0.701   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 1.957      ;
; 0.753   ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 1.120      ;
; 0.776   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.179     ; 0.779      ;
; 0.861   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.549      ; 2.102      ;
; 0.861   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.549      ; 2.102      ;
; 0.876   ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.026      ;
; 0.893   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.179     ; 0.896      ;
; 0.921   ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.026      ;
; 0.929   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.179     ; 0.932      ;
; 0.940   ; FPGA_IN_BOARD_RESET-                       ; inst108          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.699      ; 2.331      ;
; 1.051   ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.680      ;
; 1.051   ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.680      ;
; 1.053   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.179     ; 1.056      ;
; 1.069   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.179     ; 1.072      ;
; 1.128   ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.265     ; 1.045      ;
; 10.589  ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.281      ; 1.982      ;
; 10.604  ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.281      ; 1.997      ;
; 10.626  ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.291      ; 2.029      ;
; 10.626  ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.291      ; 2.029      ;
; 10.626  ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.291      ; 2.029      ;
; 10.626  ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.291      ; 2.029      ;
; 10.641  ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.291      ; 2.044      ;
; 10.641  ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.291      ; 2.044      ;
; 10.641  ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.291      ; 2.044      ;
; 10.641  ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.291      ; 2.044      ;
; 250.601 ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.269      ; 1.982      ;
; 250.616 ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.269      ; 1.997      ;
; 250.638 ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.279      ; 2.029      ;
; 250.638 ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.279      ; 2.029      ;
; 250.638 ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.279      ; 2.029      ;
; 250.638 ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.279      ; 2.029      ;
; 250.653 ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.279      ; 2.044      ;
; 250.653 ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.279      ; 2.044      ;
; 250.653 ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.279      ; 2.044      ;
; 250.653 ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.279      ; 2.044      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                        ;
+-------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                             ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.123 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.655      ; 1.890      ;
; 0.123 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.655      ; 1.890      ;
; 0.126 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.652      ; 1.890      ;
; 0.126 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.652      ; 1.890      ;
; 0.126 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.652      ; 1.890      ;
; 0.126 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.652      ; 1.890      ;
; 0.126 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.652      ; 1.890      ;
; 0.126 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.652      ; 1.890      ;
; 0.126 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.652      ; 1.890      ;
; 0.148 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.650      ; 1.910      ;
; 0.151 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.655      ; 1.418      ;
; 0.151 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.655      ; 1.418      ;
; 0.161 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.652      ; 1.425      ;
; 0.161 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.652      ; 1.425      ;
; 0.161 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.652      ; 1.425      ;
; 0.161 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.652      ; 1.425      ;
; 0.161 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.652      ; 1.425      ;
; 0.161 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.652      ; 1.425      ;
; 0.161 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.652      ; 1.425      ;
; 0.178 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.650      ; 1.440      ;
; 0.518 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.847      ; 2.477      ;
; 0.518 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.847      ; 2.477      ;
; 0.536 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.655      ; 1.803      ;
; 0.536 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.655      ; 1.803      ;
; 0.536 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.655      ; 1.803      ;
; 0.541 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.847      ; 2.000      ;
; 0.541 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.847      ; 2.000      ;
; 0.544 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.655      ; 2.311      ;
; 0.544 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.655      ; 2.311      ;
; 0.544 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.655      ; 2.311      ;
; 0.813 ; spi_16bit_master:inst347|busy ; inst389                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.226      ; 1.121      ;
; 0.813 ; spi_16bit_master:inst347|busy ; inst379                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.226      ; 1.121      ;
+-------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'FPGA_IN_CDSB-'                                                                                                                                                       ;
+-------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack ; From Node            ; To Node    ; Launch Clock                                                                                     ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; 0.373 ; FPGA_IN_BOARD_RESET- ; inst279    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.673      ; 2.576      ;
; 0.411 ; FPGA_IN_BOARD_RESET- ; inst233    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.595      ; 2.536      ;
; 0.415 ; FPGA_IN_BOARD_RESET- ; inst253[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.411      ; 2.356      ;
; 0.416 ; FPGA_IN_BOARD_RESET- ; inst253[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.410      ; 2.356      ;
; 0.447 ; FPGA_IN_BOARD_RESET- ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.798      ; 2.775      ;
; 0.447 ; FPGA_IN_BOARD_RESET- ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.796      ; 2.773      ;
; 0.449 ; FPGA_IN_BOARD_RESET- ; inst249    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.597      ; 2.576      ;
; 0.451 ; FPGA_IN_BOARD_RESET- ; inst276    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.591      ; 2.572      ;
; 0.452 ; FPGA_IN_BOARD_RESET- ; inst231    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.588      ; 2.570      ;
; 0.452 ; FPGA_IN_BOARD_RESET- ; inst234    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.585      ; 2.567      ;
; 0.452 ; FPGA_IN_BOARD_RESET- ; inst251    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.587      ; 2.569      ;
; 0.452 ; FPGA_IN_BOARD_RESET- ; inst262    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.586      ; 2.568      ;
; 0.494 ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.518      ; 3.124      ;
; 0.499 ; FPGA_IN_BOARD_RESET- ; inst253[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.765      ; 2.794      ;
; 0.504 ; FPGA_IN_BOARD_RESET- ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.765      ; 2.799      ;
; 0.512 ; FPGA_IN_BOARD_RESET- ; inst279    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.673      ; 3.215      ;
; 0.536 ; FPGA_IN_BOARD_RESET- ; inst233    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.595      ; 3.161      ;
; 0.540 ; FPGA_IN_BOARD_RESET- ; inst253[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.411      ; 2.981      ;
; 0.541 ; FPGA_IN_BOARD_RESET- ; inst253[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.410      ; 2.981      ;
; 0.584 ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.397      ; 2.511      ;
; 0.586 ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.518      ; 2.716      ;
; 0.590 ; FPGA_IN_BOARD_RESET- ; inst262    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.586      ; 3.206      ;
; 0.590 ; FPGA_IN_BOARD_RESET- ; inst276    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.591      ; 3.211      ;
; 0.591 ; FPGA_IN_BOARD_RESET- ; inst231    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.588      ; 3.209      ;
; 0.591 ; FPGA_IN_BOARD_RESET- ; inst234    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.585      ; 3.206      ;
; 0.591 ; FPGA_IN_BOARD_RESET- ; inst249    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.597      ; 3.218      ;
; 0.592 ; FPGA_IN_BOARD_RESET- ; inst251    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.587      ; 3.209      ;
; 0.643 ; FPGA_IN_BOARD_RESET- ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.796      ; 3.469      ;
; 0.645 ; FPGA_IN_BOARD_RESET- ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.798      ; 3.473      ;
; 0.678 ; FPGA_IN_BOARD_RESET- ; inst274    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.089      ; 2.879      ;
; 0.682 ; FPGA_IN_BOARD_RESET- ; inst253[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.765      ; 3.477      ;
; 0.691 ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.076      ; 2.879      ;
; 0.699 ; FPGA_IN_BOARD_RESET- ; inst484    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.060      ; 2.789      ;
; 0.699 ; FPGA_IN_BOARD_RESET- ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.765      ; 3.494      ;
; 0.701 ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.493      ; 2.724      ;
; 0.712 ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.963      ; 2.705      ;
; 0.723 ; FPGA_IN_BOARD_RESET- ; inst476    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.534      ; 2.287      ;
; 0.729 ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.222      ; 3.063      ;
; 0.742 ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.397      ; 3.169      ;
; 0.762 ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.674      ; 2.466      ;
; 0.766 ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.562      ; 2.858      ;
; 0.767 ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.560      ; 2.857      ;
; 0.772 ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.404      ; 2.706      ;
; 0.773 ; FPGA_IN_BOARD_RESET- ; inst411    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.890      ; 2.693      ;
; 0.773 ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.402      ; 2.705      ;
; 0.773 ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.401      ; 2.704      ;
; 0.775 ; FPGA_IN_BOARD_RESET- ; inst387    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.859      ; 3.746      ;
; 0.786 ; FPGA_IN_BOARD_RESET- ; inst402    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.931      ; 2.747      ;
; 0.787 ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.066      ; 2.883      ;
; 0.796 ; FPGA_IN_BOARD_RESET- ; inst194    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.833      ; 2.659      ;
; 0.806 ; FPGA_IN_BOARD_RESET- ; inst487    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.690      ; 2.526      ;
; 0.813 ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.521      ; 2.864      ;
; 0.813 ; FPGA_IN_BOARD_RESET- ; inst434    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.520      ; 2.863      ;
; 0.814 ; FPGA_IN_BOARD_RESET- ; inst170[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.845      ; 2.689      ;
; 0.814 ; FPGA_IN_BOARD_RESET- ; inst170[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.846      ; 2.690      ;
; 0.815 ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.515      ; 2.860      ;
; 0.828 ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.473      ; 2.831      ;
; 0.831 ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.471      ; 2.832      ;
; 0.835 ; FPGA_IN_BOARD_RESET- ; inst423    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.537      ; 2.902      ;
; 0.838 ; FPGA_IN_BOARD_RESET- ; inst424    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.471      ; 2.839      ;
; 0.838 ; FPGA_IN_BOARD_RESET- ; inst425    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.470      ; 2.838      ;
; 0.839 ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.492      ; 2.861      ;
; 0.852 ; FPGA_IN_BOARD_RESET- ; inst196    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.818      ; 2.700      ;
; 0.854 ; FPGA_IN_BOARD_RESET- ; inst277[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.674      ; 2.558      ;
; 0.857 ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.472      ; 2.859      ;
; 0.863 ; FPGA_IN_BOARD_RESET- ; inst170[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.847      ; 2.740      ;
; 0.864 ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.426      ; 2.820      ;
; 0.864 ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.426      ; 2.820      ;
; 0.865 ; FPGA_IN_BOARD_RESET- ; inst170[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.846      ; 2.741      ;
; 0.866 ; FPGA_IN_BOARD_RESET- ; inst170[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.846      ; 2.742      ;
; 0.871 ; FPGA_IN_BOARD_RESET- ; inst436    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.660      ; 3.061      ;
; 0.871 ; FPGA_IN_BOARD_RESET- ; inst438    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.660      ; 3.061      ;
; 0.874 ; FPGA_IN_BOARD_RESET- ; inst170[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.843      ; 2.747      ;
; 0.874 ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.421      ; 2.825      ;
; 0.875 ; FPGA_IN_BOARD_RESET- ; inst197    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.604      ; 2.509      ;
; 0.876 ; FPGA_IN_BOARD_RESET- ; inst170[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.842      ; 2.748      ;
; 0.876 ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.424      ; 2.830      ;
; 0.877 ; FPGA_IN_BOARD_RESET- ; inst170[7] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.842      ; 2.749      ;
; 0.886 ; FPGA_IN_BOARD_RESET- ; inst403    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.872      ; 2.788      ;
; 0.888 ; FPGA_IN_BOARD_RESET- ; inst405    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.871      ; 2.789      ;
; 0.889 ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.493      ; 3.412      ;
; 0.891 ; FPGA_IN_BOARD_RESET- ; inst409    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.868      ; 2.789      ;
; 0.895 ; FPGA_IN_BOARD_RESET- ; inst422    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.537      ; 2.962      ;
; 0.896 ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.538      ; 2.964      ;
; 0.897 ; FPGA_IN_BOARD_RESET- ; inst406    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.863      ; 2.790      ;
; 0.897 ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.538      ; 2.965      ;
; 0.898 ; FPGA_IN_BOARD_RESET- ; inst408    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.862      ; 2.790      ;
; 0.902 ; FPGA_IN_BOARD_RESET- ; inst404    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.859      ; 2.791      ;
; 0.903 ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.186      ; 3.201      ;
; 0.903 ; FPGA_IN_BOARD_RESET- ; inst277[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.767      ; 2.700      ;
; 0.904 ; FPGA_IN_BOARD_RESET- ; inst277[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.769      ; 2.703      ;
; 0.904 ; FPGA_IN_BOARD_RESET- ; inst277[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.767      ; 2.701      ;
; 0.904 ; FPGA_IN_BOARD_RESET- ; inst277[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.768      ; 2.702      ;
; 0.904 ; FPGA_IN_BOARD_RESET- ; inst158[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.328      ; 2.762      ;
; 0.909 ; FPGA_IN_BOARD_RESET- ; inst158[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.247      ; 2.686      ;
; 0.914 ; FPGA_IN_BOARD_RESET- ; inst158[7] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.255      ; 2.699      ;
; 0.916 ; FPGA_IN_BOARD_RESET- ; inst407    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.869      ; 2.815      ;
; 0.916 ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.770      ; 3.216      ;
; 0.920 ; inst358              ; inst345    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_CDSB- ; 0.000        ; 1.465      ; 2.487      ;
; 0.920 ; FPGA_IN_BOARD_RESET- ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.565      ; 3.015      ;
+-------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'ps2_keyboard_to_ascii:inst162|ascii_new'                                                                                                     ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node ; Launch Clock                                      ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.770 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.636      ; 1.508      ;
; 1.140 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.636      ; 1.878      ;
; 1.183 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.039     ; 1.286      ;
; 1.253 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.109     ; 1.286      ;
; 1.281 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.039     ; 1.384      ;
; 1.325 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.123     ; 1.344      ;
; 1.351 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.109     ; 1.384      ;
; 1.381 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.022     ; 1.501      ;
; 1.395 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.193     ; 1.344      ;
; 1.404 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.051     ; 1.495      ;
; 1.406 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.053     ; 1.495      ;
; 1.451 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.092     ; 1.501      ;
; 1.474 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.121     ; 1.495      ;
; 1.476 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.123     ; 1.495      ;
; 1.511 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.025      ; 1.678      ;
; 1.546 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.037     ; 1.651      ;
; 1.581 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.045     ; 1.678      ;
; 1.597 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.025      ; 1.764      ;
; 1.616 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.107     ; 1.651      ;
; 1.667 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.045     ; 1.764      ;
; 1.705 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; -0.500       ; 0.636      ; 1.943      ;
; 1.709 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.118     ; 1.733      ;
; 1.779 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.188     ; 1.733      ;
; 2.080 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; -0.500       ; 0.636      ; 2.318      ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'FPGA_IN_BOARD_RESET-'                                                                                                                              ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node           ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; 0.781 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.642      ; 1.535      ;
; 0.918 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.706      ; 1.786      ;
; 0.931 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.677      ; 1.770      ;
; 0.968 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.547      ; 1.677      ;
; 0.979 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.119      ; 2.260      ;
; 0.988 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.636      ; 1.786      ;
; 1.001 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.607      ; 1.770      ;
; 1.006 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.550      ; 1.718      ;
; 1.035 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.063      ; 2.260      ;
; 1.038 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.477      ; 1.677      ;
; 1.076 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.480      ; 1.718      ;
; 1.101 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.364      ; 2.577      ;
; 1.119 ; Microcomputer:inst|T80s:cpu1|WR_n   ; inst143~_emulated ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.735      ; 1.966      ;
; 1.131 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.689      ; 1.982      ;
; 1.176 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.675      ; 2.013      ;
; 1.186 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.666      ; 2.014      ;
; 1.195 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.689      ; 2.046      ;
; 1.201 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.619      ; 1.982      ;
; 1.207 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.364      ; 2.683      ;
; 1.246 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.605      ; 2.013      ;
; 1.256 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.596      ; 2.014      ;
; 1.265 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.619      ; 2.046      ;
; 1.269 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.753      ; 2.184      ;
; 1.295 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.668      ; 2.125      ;
; 1.300 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.605      ; 2.067      ;
; 1.305 ; Microcomputer:inst|T80s:cpu1|RD_n   ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; -0.243     ; 1.174      ;
; 1.323 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.691      ; 2.176      ;
; 1.339 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.683      ; 2.184      ;
; 1.365 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.598      ; 2.125      ;
; 1.370 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.535      ; 2.067      ;
; 1.382 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.614      ; 2.158      ;
; 1.389 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.753      ; 2.304      ;
; 1.393 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.621      ; 2.176      ;
; 1.452 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.544      ; 2.158      ;
; 1.459 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.683      ; 2.304      ;
; 1.492 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.610      ; 2.264      ;
; 1.515 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.661      ; 2.338      ;
; 1.557 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.272      ; 2.941      ;
; 1.562 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.540      ; 2.264      ;
; 1.585 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.591      ; 2.338      ;
; 2.134 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 1.364      ; 3.110      ;
; 2.193 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 1.364      ; 3.169      ;
; 2.701 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 1.272      ; 3.585      ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                    ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.382 ; inst358              ; inst349 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.023      ; 2.487      ;
; 2.384 ; inst358              ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.021      ; 2.487      ;
; 2.781 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.636      ; 3.519      ;
; 2.781 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.636      ; 3.519      ;
; 3.442 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 0.636      ; 3.680      ;
; 3.442 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 0.636      ; 3.680      ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------+-----------+---------+-----------+---------+---------------------+
; Clock                                                                                             ; Setup     ; Hold    ; Recovery  ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------+-----------+---------+-----------+---------+---------------------+
; Worst-case Slack                                                                                  ; -13.428   ; -2.550  ; -5.660    ; -0.423  ; -3.000              ;
;  CLK_50                                                                                           ; -3.435    ; 0.179   ; N/A       ; N/A     ; 9.417               ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -4.918    ; 0.270   ; -5.462    ; 2.382   ; -1.487              ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -4.439    ; -0.124  ; -1.351    ; -0.306  ; -1.487              ;
;  FPGA_IN_BOARD_RESET-                                                                             ; N/A       ; N/A     ; -3.887    ; 0.781   ; -3.000              ;
;  FPGA_IN_CDSB-                                                                                    ; -5.756    ; -1.231  ; -5.598    ; 0.373   ; -3.000              ;
;  FPGA_IN_SDSB-                                                                                    ; -5.818    ; -2.550  ; -5.660    ; -0.423  ; -3.000              ;
;  Microcomputer:inst|cpuClock                                                                      ; -13.428   ; 0.134   ; -1.786    ; -0.050  ; -1.487              ;
;  inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -4.247    ; 0.085   ; -2.833    ; -0.137  ; 249.612             ;
;  inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -4.261    ; -0.151  ; -3.377    ; -0.341  ; 1249.612            ;
;  inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -4.208    ; -0.214  ; -3.324    ; -0.404  ; 49.611              ;
;  inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -8.155    ; 0.030   ; -4.188    ; -0.254  ; 19.625              ;
;  ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; N/A       ; N/A     ; -4.122    ; 0.770   ; -1.487              ;
;  ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -1.530    ; 0.211   ; N/A       ; N/A     ; -1.487              ;
; Design-wide TNS                                                                                   ; -5075.065 ; -76.694 ; -1081.418 ; -11.511 ; -1694.17            ;
;  CLK_50                                                                                           ; -171.074  ; 0.000   ; N/A       ; N/A     ; 0.000               ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -4.947    ; 0.000   ; -10.924   ; 0.000   ; -2.974              ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -293.427  ; -0.314  ; -4.061    ; -2.945  ; -118.960            ;
;  FPGA_IN_BOARD_RESET-                                                                             ; N/A       ; N/A     ; -7.694    ; 0.000   ; -5.974              ;
;  FPGA_IN_CDSB-                                                                                    ; -345.585  ; -18.561 ; -321.591  ; 0.000   ; -62.654             ;
;  FPGA_IN_SDSB-                                                                                    ; -278.814  ; -57.819 ; -316.643  ; -5.357  ; -956.392            ;
;  Microcomputer:inst|cpuClock                                                                      ; -3624.378 ; 0.000   ; -192.274  ; -0.100  ; -529.372            ;
;  inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -90.909   ; 0.000   ; -25.159   ; -0.274  ; 0.000               ;
;  inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -72.832   ; -0.870  ; -16.896   ; -1.229  ; 0.000               ;
;  inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -69.758   ; -2.284  ; -16.101   ; -1.920  ; 0.000               ;
;  inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -121.045  ; 0.000   ; -165.953  ; -0.508  ; 0.000               ;
;  ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; N/A       ; N/A     ; -4.122    ; 0.000   ; -1.487              ;
;  ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -2.296    ; 0.000   ; N/A       ; N/A     ; -16.357             ;
+---------------------------------------------------------------------------------------------------+-----------+---------+-----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                     ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FPGA_OUT_A1             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A2             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A3             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A4             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A5             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A6             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A7             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A16            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A17            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A18            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A19            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_CPU_CLK        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_sINTA          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_sM1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_sWO-           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_sMEMR          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_sINP           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_sOUT           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_sHLTA          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_pDBIN          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_pWR-           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_MWRT           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_2mHz_CLOCK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PHI            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_pSYNC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_pSTVAL-        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_RAM_WR-        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_RAM_OE-        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO4            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO5            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO6            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO7            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A0             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A8             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A9             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A11            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A10            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A12            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A13            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A14            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A15            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_STATUS_DISABLE ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_pHLDA          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_CTL_DISABLE    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_CTL_OE-        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_STATUS_OE-     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_ADD_OE-            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO_OE-         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DI_OE-         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_RAM_CS-        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_RAM_A17        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_RAM_A18        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_RAM_A16        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_TX                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR0                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR1                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR2                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR3                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR4                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR5                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR6                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR7                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_TX_BUSY_LED         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_RX_BUSY_LED         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 5V_OUT_IDE_PORTS_RD-    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 5V_OUT_IDE_PORTS_WR-    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSync                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VSync                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUZZER                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BOARD_ACTIVE-         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_5          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_6          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_7          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_STROBE     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PRN_ACK_LED             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PHANTOM        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_PHANTOM_LED        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RTC_CS                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RTC_SPI_SI              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RTC_SPI_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_4                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_1                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIAG_LED                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CS_B-                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_SPARE1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CS_A-                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_IDE_RD-        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_IDE_WR-        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_8255_SEL-      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_HIGH_ROM_LED-  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_LOW_ROM_LED-   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_HIGH_RAM_LED-  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_2                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_3                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; P1                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; P17                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; P32                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; P33                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D0              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D1              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D2              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D3              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D4              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D5              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D6              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D7              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_BI_D0              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_BI_D1              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_BI_D2              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_BI_D3              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_BI_D4              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_BI_D5              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_BI_D6              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_BI_D7              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_SDSB-           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_BOARD_RESET-    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_CDSB-           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DO                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_XRDY            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_RDY             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_pHOLD-          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USB_RX                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_PRN_ACK         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_INT-            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_ENABLE_INTA     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI7             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI0             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI6             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI1             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_PRN_BUSY        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI2             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI4             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI5             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI3             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RTC_INT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_INT_C-          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_INT_D-          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_INT_A-          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_INT_B-          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP7                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP6                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP5                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP2                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP4                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RTC_SPI_SO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_PS2_CLK         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_PS2_DATA        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_OUT_A1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A2             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A3             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A4             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A5             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A6             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A7             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A16            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A17            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A18            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A19            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CPU_CLK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sINTA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sM1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sWO-           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_sMEMR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_sINP           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sOUT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sHLTA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pDBIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pWR-           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_MWRT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_2mHz_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PHI            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pSYNC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pSTVAL-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_WR-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_RAM_OE-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_DO0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_DO4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_DO5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_DO6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_DO7            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A0             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A8             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A9             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A11            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A10            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A12            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A13            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A14            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A15            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_STATUS_DISABLE ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pHLDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CTL_DISABLE    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_CTL_OE-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_STATUS_OE-     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_ADD_OE-            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO_OE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_DI_OE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_RAM_CS-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_A17        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_RAM_A18        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_RAM_A16        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; USB_TX                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR0                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; F_BAR1                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR2                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR3                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; F_BAR4                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; F_BAR5                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; F_BAR6                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR7                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; USB_TX_BUSY_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; USB_RX_BUSY_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; 5V_OUT_IDE_PORTS_RD-    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; 5V_OUT_IDE_PORTS_WR-    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; VGA_R                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; HSync                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; VSync                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; F_BOARD_ACTIVE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_PRN_0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_STROBE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; PRN_ACK_LED             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PHANTOM        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; S100_PHANTOM_LED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; RTC_CS                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_SI              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; SD_CLK                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; LED_4                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LED_1                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; DIAG_LED                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; SD_CS_B-                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_SPARE1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; SD_CS_A-                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_IDE_RD-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_IDE_WR-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_8255_SEL-      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_HIGH_ROM_LED-  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_LOW_ROM_LED-   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_HIGH_RAM_LED-  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; LED_2                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; LED_3                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; P1                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; P17                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; P32                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; P33                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D0              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_BI_D1              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D2              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D3              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D4              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D5              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D6              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FPGA_BI_D7              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_OUT_A1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.094 V                              ; 0.055 V                              ; 3.78e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.094 V                             ; 0.055 V                             ; 3.78e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A2             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A3             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A4             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A5             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A6             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A7             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A16            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A17            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A18            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A19            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CPU_CLK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sINTA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sM1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sWO-           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sMEMR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sINP           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sOUT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sHLTA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pDBIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pWR-           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_MWRT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_2mHz_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PHI            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pSYNC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pSTVAL-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_WR-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_OE-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO7            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A0             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A8             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A9             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A11            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A10            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A12            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A13            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A14            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A15            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_STATUS_DISABLE ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pHLDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CTL_DISABLE    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CTL_OE-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_STATUS_OE-     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_ADD_OE-            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO_OE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DI_OE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_CS-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_A17        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_A18        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_A16        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; USB_TX                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR0                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR1                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR2                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR3                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR4                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR5                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; F_BAR6                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR7                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USB_TX_BUSY_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; USB_RX_BUSY_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; 5V_OUT_IDE_PORTS_RD-    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; 5V_OUT_IDE_PORTS_WR-    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.094 V                              ; 0.055 V                              ; 3.78e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.094 V                             ; 0.055 V                             ; 3.78e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; HSync                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; VSync                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; F_BOARD_ACTIVE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_STROBE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; PRN_ACK_LED             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PHANTOM        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; S100_PHANTOM_LED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; RTC_CS                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_SI              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; LED_4                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; LED_1                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; DIAG_LED                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; SD_CS_B-                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_SPARE1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; SD_CS_A-                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_IDE_RD-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_IDE_WR-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_8255_SEL-      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_HIGH_ROM_LED-  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_LOW_ROM_LED-   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_HIGH_RAM_LED-  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; LED_2                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; LED_3                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.094 V                              ; 0.055 V                              ; 3.78e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.094 V                             ; 0.055 V                             ; 3.78e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; P1                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; P17                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; P32                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; P33                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D0              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D1              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D2              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D3              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D4              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D5              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D6              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D7              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_OUT_A1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A2             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A3             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A4             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A5             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A6             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A7             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A16            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A17            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A18            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A19            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CPU_CLK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sINTA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sM1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sWO-           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_sMEMR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_sINP           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_sOUT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sHLTA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_pDBIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_pWR-           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_MWRT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_2mHz_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PHI            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pSYNC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pSTVAL-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_WR-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_RAM_OE-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_DO0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_DO4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_DO5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_DO6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_DO7            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A0             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A8             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A9             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A11            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A10            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A12            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A13            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_A14            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A15            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_STATUS_DISABLE ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pHLDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CTL_DISABLE    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_CTL_OE-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_STATUS_OE-     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FPGA_ADD_OE-            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO_OE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_DI_OE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_RAM_CS-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_A17        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_RAM_A18        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_RAM_A16        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; USB_TX                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR0                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; F_BAR1                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR2                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; F_BAR3                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; F_BAR4                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; F_BAR5                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; F_BAR6                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR7                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; USB_TX_BUSY_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; USB_RX_BUSY_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; 5V_OUT_IDE_PORTS_RD-    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; 5V_OUT_IDE_PORTS_WR-    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; VGA_R                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; HSync                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; VSync                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; F_BOARD_ACTIVE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_PRN_0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_STROBE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; PRN_ACK_LED             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PHANTOM        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; S100_PHANTOM_LED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; RTC_CS                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_SI              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; SD_CMD                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; SD_CLK                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; LED_4                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LED_1                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; DIAG_LED                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; SD_CS_B-                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_SPARE1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; SD_CS_A-                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_IDE_RD-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_IDE_WR-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_8255_SEL-      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_HIGH_ROM_LED-  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_LOW_ROM_LED-   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_OUT_HIGH_RAM_LED-  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; LED_2                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; LED_3                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; P1                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; P17                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; P32                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; P33                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D0              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_BI_D1              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D2              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D3              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D4              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FPGA_BI_D5              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D6              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FPGA_BI_D7              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; 102289   ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; CLK_50                                                                                           ; 144      ; 144      ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; CLK_50                                                                                           ; 1        ; 9        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; CLK_50                                                                                           ; 13       ; 13       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; CLK_50                                                                                           ; 33       ; 11       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; CLK_50                                                                                           ; 33       ; 11       ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; CLK_50                                                                                           ; 1        ; 1        ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; CLK_50                                                                                           ; 25       ; 141      ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 0        ; 3678     ;
; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 65       ; 65       ;
; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 1        ; 17       ;
; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 18       ; 18       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 0        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 0        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 1        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_IN_CDSB-                                                                                    ; 20       ; 0        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_CDSB-                                                                                    ; 0        ; 9        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; FPGA_IN_CDSB-                                                                                    ; 0        ; 2        ; 33       ; 13       ;
; FPGA_IN_SDSB-                                                                                    ; FPGA_IN_CDSB-                                                                                    ; 2        ; 2        ; 238      ; 238      ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; FPGA_IN_CDSB-                                                                                    ; 0        ; 0        ; 0        ; 320      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_CDSB-                                                                                    ; 9        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_CDSB-                                                                                    ; 9        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; FPGA_IN_CDSB-                                                                                    ; 0        ; 0        ; 0        ; 320      ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_IN_CDSB-                                                                                    ; 4        ; 0        ; 69       ; 0        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_IN_SDSB-                                                                                    ; 40       ; 0        ; 40       ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_SDSB-                                                                                    ; 0        ; 18       ; 0        ; 18       ;
; FPGA_IN_CDSB-                                                                                    ; FPGA_IN_SDSB-                                                                                    ; 66       ; 4        ; 66       ; 4        ;
; FPGA_IN_SDSB-                                                                                    ; FPGA_IN_SDSB-                                                                                    ; 454      ; 454      ; 454      ; 454      ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; FPGA_IN_SDSB-                                                                                    ; 0        ; 640      ; 0        ; 640      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_SDSB-                                                                                    ; 18       ; 0        ; 18       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_SDSB-                                                                                    ; 18       ; 0        ; 18       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; FPGA_IN_SDSB-                                                                                    ; 0        ; 640      ; 0        ; 640      ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_IN_SDSB-                                                                                    ; 148      ; 0        ; 148      ; 0        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; FPGA_IN_SDSB-                                                                                    ; 2        ; 0        ; 2        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 13       ; 13       ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 5        ; 5        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 422      ; 11       ; 0        ; 4        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 283      ; 11       ; 0        ; 4        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 0        ; 30       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 56       ; 56       ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 1        ; 9        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 10       ; 10       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 3343     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 3343     ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 56       ; 56       ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 1        ; 9        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 10       ; 10       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 3343     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 3343     ; 0        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 5        ; 47       ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 51       ; 51       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 287      ; 83       ; 0        ; 4        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 3654     ; 83       ; 0        ; 4        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 17       ; 0        ; 30       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Microcomputer:inst|cpuClock                                                                      ; 50       ; 2        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; 1086     ; 1053     ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; 5601     ; 5658     ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Microcomputer:inst|cpuClock                                                                      ; 100      ; 10842    ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; Microcomputer:inst|cpuClock                                                                      ; 124      ; 10842    ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; 9129899  ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; 0        ; 0        ; 1        ; 0        ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; 0        ; 0        ; 0        ; 10       ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; 102289   ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; CLK_50                                                                                           ; 144      ; 144      ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; CLK_50                                                                                           ; 1        ; 9        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; CLK_50                                                                                           ; 13       ; 13       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; CLK_50                                                                                           ; 33       ; 11       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; CLK_50                                                                                           ; 33       ; 11       ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; CLK_50                                                                                           ; 1        ; 1        ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; CLK_50                                                                                           ; 25       ; 141      ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 0        ; 3678     ;
; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 65       ; 65       ;
; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 1        ; 17       ;
; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 18       ; 18       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 0        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 0        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 1        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_IN_CDSB-                                                                                    ; 20       ; 0        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_CDSB-                                                                                    ; 0        ; 9        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; FPGA_IN_CDSB-                                                                                    ; 0        ; 2        ; 33       ; 13       ;
; FPGA_IN_SDSB-                                                                                    ; FPGA_IN_CDSB-                                                                                    ; 2        ; 2        ; 238      ; 238      ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; FPGA_IN_CDSB-                                                                                    ; 0        ; 0        ; 0        ; 320      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_CDSB-                                                                                    ; 9        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_CDSB-                                                                                    ; 9        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; FPGA_IN_CDSB-                                                                                    ; 0        ; 0        ; 0        ; 320      ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_IN_CDSB-                                                                                    ; 4        ; 0        ; 69       ; 0        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_IN_SDSB-                                                                                    ; 40       ; 0        ; 40       ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_SDSB-                                                                                    ; 0        ; 18       ; 0        ; 18       ;
; FPGA_IN_CDSB-                                                                                    ; FPGA_IN_SDSB-                                                                                    ; 66       ; 4        ; 66       ; 4        ;
; FPGA_IN_SDSB-                                                                                    ; FPGA_IN_SDSB-                                                                                    ; 454      ; 454      ; 454      ; 454      ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; FPGA_IN_SDSB-                                                                                    ; 0        ; 640      ; 0        ; 640      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_SDSB-                                                                                    ; 18       ; 0        ; 18       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_SDSB-                                                                                    ; 18       ; 0        ; 18       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; FPGA_IN_SDSB-                                                                                    ; 0        ; 640      ; 0        ; 640      ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_IN_SDSB-                                                                                    ; 148      ; 0        ; 148      ; 0        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; FPGA_IN_SDSB-                                                                                    ; 2        ; 0        ; 2        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 13       ; 13       ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 5        ; 5        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 422      ; 11       ; 0        ; 4        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 283      ; 11       ; 0        ; 4        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 0        ; 30       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 56       ; 56       ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 1        ; 9        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 10       ; 10       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 3343     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 3343     ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 56       ; 56       ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 1        ; 9        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 10       ; 10       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 3343     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 3343     ; 0        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 5        ; 47       ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 51       ; 51       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 287      ; 83       ; 0        ; 4        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 3654     ; 83       ; 0        ; 4        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 17       ; 0        ; 30       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Microcomputer:inst|cpuClock                                                                      ; 50       ; 2        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; 1086     ; 1053     ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; 5601     ; 5658     ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Microcomputer:inst|cpuClock                                                                      ; 100      ; 10842    ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; Microcomputer:inst|cpuClock                                                                      ; 124      ; 10842    ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; 9129899  ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; 0        ; 0        ; 1        ; 0        ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; 0        ; 0        ; 0        ; 10       ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 0        ; 2        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 15       ; 15       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2        ; 2        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; FPGA_IN_BOARD_RESET-                                                                             ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; FPGA_IN_BOARD_RESET-                                                                             ; 8        ; 8        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; FPGA_IN_BOARD_RESET-                                                                             ; 1        ; 17       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; FPGA_IN_BOARD_RESET-                                                                             ; 1        ; 17       ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_IN_BOARD_RESET-                                                                             ; 3        ; 0        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_CDSB-                                                                                    ; 0        ; 1        ; 0        ; 1        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB-                                                                                    ; 48       ; 48       ; 71       ; 71       ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 1        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 1        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_SDSB-                                                                                    ; 0        ; 4        ; 0        ; 4        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_SDSB-                                                                                    ; 2        ; 0        ; 2        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB-                                                                                    ; 240      ; 240      ; 240      ; 240      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_SDSB-                                                                                    ; 4        ; 0        ; 4        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_SDSB-                                                                                    ; 4        ; 0        ; 4        ; 0        ;
; CLK_50                                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 2        ; 2        ; 1        ; 1        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 0        ; 10       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 0        ; 10       ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 5        ; 0        ; 34       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 15       ; 15       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 2        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 15       ; 15       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 2        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 2        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 55       ; 55       ; 1        ; 1        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 1        ; 0        ; 10       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 1        ; 0        ; 10       ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 5        ; 0        ; 34       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Microcomputer:inst|cpuClock                                                                      ; 184      ; 184      ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 8        ; 8        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 0        ; 10       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 0        ; 10       ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 0        ; 2        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 15       ; 15       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2        ; 2        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; FPGA_IN_BOARD_RESET-                                                                             ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; FPGA_IN_BOARD_RESET-                                                                             ; 8        ; 8        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; FPGA_IN_BOARD_RESET-                                                                             ; 1        ; 17       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; FPGA_IN_BOARD_RESET-                                                                             ; 1        ; 17       ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_IN_BOARD_RESET-                                                                             ; 3        ; 0        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_CDSB-                                                                                    ; 0        ; 1        ; 0        ; 1        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB-                                                                                    ; 48       ; 48       ; 71       ; 71       ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 1        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 1        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_SDSB-                                                                                    ; 0        ; 4        ; 0        ; 4        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_SDSB-                                                                                    ; 2        ; 0        ; 2        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB-                                                                                    ; 240      ; 240      ; 240      ; 240      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_SDSB-                                                                                    ; 4        ; 0        ; 4        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_SDSB-                                                                                    ; 4        ; 0        ; 4        ; 0        ;
; CLK_50                                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 2        ; 2        ; 1        ; 1        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 0        ; 10       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 0        ; 10       ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 5        ; 0        ; 34       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 15       ; 15       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 2        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 15       ; 15       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 2        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 2        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 55       ; 55       ; 1        ; 1        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 1        ; 0        ; 10       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 1        ; 0        ; 10       ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 5        ; 0        ; 34       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Microcomputer:inst|cpuClock                                                                      ; 184      ; 184      ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 8        ; 8        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 0        ; 10       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 0        ; 10       ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 695   ; 695  ;
; Unconstrained Output Ports      ; 117   ; 117  ;
; Unconstrained Output Port Paths ; 368   ; 368  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                           ; Clock                                                                                            ; Type      ; Status      ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+-------------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; Base      ; Constrained ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Base      ; Constrained ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Base      ; Constrained ;
; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_BOARD_RESET-                                                                             ; Base      ; Constrained ;
; FPGA_IN_CDSB-                                                                                    ; FPGA_IN_CDSB-                                                                                    ; Base      ; Constrained ;
; FPGA_IN_SDSB-                                                                                    ; FPGA_IN_SDSB-                                                                                    ; Base      ; Constrained ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; Base      ; Constrained ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Generated ; Constrained ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; Generated ; Constrained ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; Generated ; Constrained ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; Generated ; Constrained ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; Base      ; Constrained ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; Base      ; Constrained ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                   ;
+----------------------+--------------------------------------------------------------------------------------+
; Input Port           ; Comment                                                                              ;
+----------------------+--------------------------------------------------------------------------------------+
; DIP0                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP1                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP2                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP3                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP4                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP5                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP6                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP7                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D0           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D1           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D2           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D3           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D4           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D5           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D6           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D7           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_BOARD_RESET- ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_CDSB-        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI1          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI2          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI3          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI4          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI5          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI6          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI7          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_ENABLE_INTA  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT-         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_A-       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_B-       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_C-       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_D-       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_ACK      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_BUSY     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_CLK      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_DATA     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_RDY          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_SDSB-        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_XRDY         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_pHOLD-       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_INT              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SO           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DO                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_RX               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------+
; Output Port             ; Comment                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------+
; 5V_OUT_IDE_PORTS_RD-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 5V_OUT_IDE_PORTS_WR-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUZZER                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIAG_LED                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_ADD_OE-            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D0              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D1              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D2              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D3              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D4              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D5              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D6              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D7              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_2mHz_CLOCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_8255_SEL-      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A2             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A4             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A5             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A6             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A7             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A8             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A9             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A10            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A11            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A12            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A13            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A14            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A15            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A16            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A17            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A18            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A19            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_CPU_CLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_CTL_DISABLE    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_CTL_OE-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DI_OE-         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO0            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO2            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO4            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO5            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO6            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO7            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO_OE-         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_HIGH_RAM_LED-  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_HIGH_ROM_LED-  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_IDE_RD-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_IDE_WR-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_LOW_ROM_LED-   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_MWRT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PHANTOM        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PHI            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_STROBE     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_RAM_A16        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_RAM_OE-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_RAM_WR-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_SPARE1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_STATUS_DISABLE ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_STATUS_OE-     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pDBIN          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pHLDA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pSTVAL-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pSYNC          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pWR-           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sHLTA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sINP           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sINTA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sM1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sMEMR          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sOUT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sWO-           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR0                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR1                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR2                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR3                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR4                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR5                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR6                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR7                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BOARD_ACTIVE-         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSync                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_1                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_2                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_3                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_4                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P1                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P17                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P32                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P33                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PRN_ACK_LED             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_CS                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SI              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_PHANTOM_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CLK                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CS_A-                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CS_B-                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_RX_BUSY_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_TX                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_TX_BUSY_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSync                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                   ;
+----------------------+--------------------------------------------------------------------------------------+
; Input Port           ; Comment                                                                              ;
+----------------------+--------------------------------------------------------------------------------------+
; DIP0                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP1                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP2                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP3                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP4                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP5                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP6                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP7                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D0           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D1           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D2           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D3           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D4           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D5           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D6           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D7           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_BOARD_RESET- ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_CDSB-        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI1          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI2          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI3          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI4          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI5          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI6          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI7          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_ENABLE_INTA  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT-         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_A-       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_B-       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_C-       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_D-       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_ACK      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_BUSY     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_CLK      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_DATA     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_RDY          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_SDSB-        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_XRDY         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_pHOLD-       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_INT              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SO           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DO                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_RX               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------+
; Output Port             ; Comment                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------+
; 5V_OUT_IDE_PORTS_RD-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 5V_OUT_IDE_PORTS_WR-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUZZER                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIAG_LED                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_ADD_OE-            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D0              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D1              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D2              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D3              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D4              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D5              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D6              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D7              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_2mHz_CLOCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_8255_SEL-      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A2             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A4             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A5             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A6             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A7             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A8             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A9             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A10            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A11            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A12            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A13            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A14            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A15            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A16            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A17            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A18            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A19            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_CPU_CLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_CTL_DISABLE    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_CTL_OE-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DI_OE-         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO0            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO2            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO4            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO5            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO6            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO7            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO_OE-         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_HIGH_RAM_LED-  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_HIGH_ROM_LED-  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_IDE_RD-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_IDE_WR-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_LOW_ROM_LED-   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_MWRT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PHANTOM        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PHI            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_STROBE     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_RAM_A16        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_RAM_OE-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_RAM_WR-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_SPARE1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_STATUS_DISABLE ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_STATUS_OE-     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pDBIN          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pHLDA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pSTVAL-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pSYNC          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pWR-           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sHLTA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sINP           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sINTA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sM1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sMEMR          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sOUT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sWO-           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR0                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR1                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR2                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR3                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR4                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR5                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR6                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR7                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BOARD_ACTIVE-         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSync                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_1                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_2                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_3                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_4                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P1                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P17                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P32                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P33                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PRN_ACK_LED             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_CS                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SI              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_PHANTOM_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CLK                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CS_A-                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CS_B-                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_RX_BUSY_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_TX                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_TX_BUSY_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSync                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Aug  1 22:52:19 2023
Info: Command: quartus_sta Z80_FPGA -c Z80_FPGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): The Timing Analyzer is analyzing 160 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Z80_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK_50 CLK_50
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[0]} {inst4|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[1]} {inst4|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[2]} {inst4|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[3]} {inst4|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Microcomputer:inst|cpuClock Microcomputer:inst|cpuClock
    Info (332105): create_clock -period 1.000 -name FPGA_IN_CDSB- FPGA_IN_CDSB-
    Info (332105): create_clock -period 1.000 -name Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]
    Info (332105): create_clock -period 1.000 -name FPGA_IN_BOARD_RESET- FPGA_IN_BOARD_RESET-
    Info (332105): create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
    Info (332105): create_clock -period 1.000 -name FPGA_IN_SDSB- FPGA_IN_SDSB-
    Info (332105): create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162|ascii_new ps2_keyboard_to_ascii:inst162|ascii_new
    Info (332105): create_clock -period 1.000 -name Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.428           -3624.378 Microcomputer:inst|cpuClock 
    Info (332119):    -8.155            -121.045 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -5.818            -278.814 FPGA_IN_SDSB- 
    Info (332119):    -5.756            -345.585 FPGA_IN_CDSB- 
    Info (332119):    -4.918              -4.947 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -4.439            -293.427 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -4.261             -72.832 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -4.247             -90.909 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.208             -69.758 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.435            -171.074 CLK_50 
    Info (332119):    -1.530              -2.296 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -2.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.550             -57.819 FPGA_IN_SDSB- 
    Info (332119):    -1.231             -18.561 FPGA_IN_CDSB- 
    Info (332119):    -0.124              -0.314 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):     0.041               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.117               0.000 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.284               0.000 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.408               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     0.414               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.426               0.000 CLK_50 
    Info (332119):     0.499               0.000 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.645               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case recovery slack is -5.660
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.660            -316.643 FPGA_IN_SDSB- 
    Info (332119):    -5.598            -321.591 FPGA_IN_CDSB- 
    Info (332119):    -5.462             -10.924 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -4.188            -165.953 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -4.122              -4.122 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):    -3.887              -7.694 FPGA_IN_BOARD_RESET- 
    Info (332119):    -3.377             -16.896 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.324             -16.101 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.833             -25.159 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.786            -192.274 Microcomputer:inst|cpuClock 
    Info (332119):    -1.351              -4.061 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
Info (332146): Worst-case removal slack is -0.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.423              -3.322 FPGA_IN_SDSB- 
    Info (332119):    -0.306              -2.945 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -0.236              -0.339 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.160              -0.187 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.005              -0.010 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.058               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     0.129               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.870               0.000 FPGA_IN_CDSB- 
    Info (332119):     1.688               0.000 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):     1.971               0.000 FPGA_IN_BOARD_RESET- 
    Info (332119):     5.073               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -956.392 FPGA_IN_SDSB- 
    Info (332119):    -3.000             -62.654 FPGA_IN_CDSB- 
    Info (332119):    -3.000              -5.974 FPGA_IN_BOARD_RESET- 
    Info (332119):    -1.487            -529.372 Microcomputer:inst|cpuClock 
    Info (332119):    -1.487            -118.960 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -1.487             -16.357 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    -1.487              -2.974 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.487              -1.487 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):     9.712               0.000 CLK_50 
    Info (332119):    19.702               0.000 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    49.700               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   249.739               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1249.721               0.000 inst4|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.389           -3109.626 Microcomputer:inst|cpuClock 
    Info (332119):    -6.706             -92.746 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -5.201            -253.339 FPGA_IN_SDSB- 
    Info (332119):    -5.163            -308.701 FPGA_IN_CDSB- 
    Info (332119):    -4.179              -4.179 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -3.877            -245.192 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -3.369             -64.655 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.294             -36.729 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.258             -34.641 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.990            -137.918 CLK_50 
    Info (332119):    -1.285              -1.320 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -2.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.290             -49.585 FPGA_IN_SDSB- 
    Info (332119):    -1.202             -16.164 FPGA_IN_CDSB- 
    Info (332119):    -0.214              -1.100 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.151              -0.558 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.073              -0.202 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):     0.063               0.000 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.114               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.343               0.000 CLK_50 
    Info (332119):     0.343               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     0.440               0.000 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.566               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case recovery slack is -5.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.183            -269.138 FPGA_IN_SDSB- 
    Info (332119):    -5.145            -282.216 FPGA_IN_CDSB- 
    Info (332119):    -4.783              -9.566 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -3.634              -3.634 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):    -3.325              -6.637 FPGA_IN_BOARD_RESET- 
    Info (332119):    -3.196            -118.821 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -2.544              -7.633 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.508              -7.129 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.205             -18.396 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.351            -135.034 Microcomputer:inst|cpuClock 
    Info (332119):    -1.075              -3.917 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
Info (332146): Worst-case removal slack is -0.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.404              -1.920 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.361              -5.357 FPGA_IN_SDSB- 
    Info (332119):    -0.341              -1.229 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.254              -0.508 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -0.232              -2.223 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -0.137              -0.274 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.166               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     0.699               0.000 FPGA_IN_CDSB- 
    Info (332119):     1.506               0.000 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):     1.515               0.000 FPGA_IN_BOARD_RESET- 
    Info (332119):     4.343               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -757.949 FPGA_IN_SDSB- 
    Info (332119):    -3.000             -58.234 FPGA_IN_CDSB- 
    Info (332119):    -3.000              -5.570 FPGA_IN_BOARD_RESET- 
    Info (332119):    -1.285            -457.460 Microcomputer:inst|cpuClock 
    Info (332119):    -1.285            -102.800 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -1.285             -14.135 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    -1.285              -2.570 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.285              -1.285 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):     9.752               0.000 CLK_50 
    Info (332119):    19.641               0.000 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    49.622               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   249.612               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1249.612               0.000 inst4|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.696           -1519.524 Microcomputer:inst|cpuClock 
    Info (332119):    -3.922             -44.101 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -2.461            -111.994 FPGA_IN_CDSB- 
    Info (332119):    -2.396             -92.109 FPGA_IN_SDSB- 
    Info (332119):    -2.315              -2.315 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -2.061             -42.875 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.034             -41.309 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.676             -82.662 CLK_50 
    Info (332119):    -1.665             -26.993 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.518             -92.302 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -0.436              -0.436 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -1.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.238             -31.126 FPGA_IN_SDSB- 
    Info (332119):    -0.531              -8.687 FPGA_IN_CDSB- 
    Info (332119):    -0.159              -2.284 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.121              -0.870 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.030               0.000 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.085               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.134               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     0.179               0.000 CLK_50 
    Info (332119):     0.179               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):     0.211               0.000 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.270               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case recovery slack is -2.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.725              -5.450 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -2.700            -186.187 FPGA_IN_SDSB- 
    Info (332119):    -2.378            -136.372 FPGA_IN_CDSB- 
    Info (332119):    -2.114             -77.984 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -2.023              -3.835 FPGA_IN_BOARD_RESET- 
    Info (332119):    -1.888              -1.888 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):    -1.724             -11.037 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.697             -10.632 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.098            -127.641 Microcomputer:inst|cpuClock 
    Info (332119):    -0.789              -6.126 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.081              -0.162 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
Info (332146): Worst-case removal slack is -0.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.200              -1.096 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.175              -0.405 FPGA_IN_SDSB- 
    Info (332119):    -0.162              -0.626 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.102              -0.254 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -0.050              -0.100 Microcomputer:inst|cpuClock 
    Info (332119):    -0.043              -0.086 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.123               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):     0.373               0.000 FPGA_IN_CDSB- 
    Info (332119):     0.770               0.000 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):     0.781               0.000 FPGA_IN_BOARD_RESET- 
    Info (332119):     2.382               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -379.597 FPGA_IN_SDSB- 
    Info (332119):    -3.000             -35.146 FPGA_IN_CDSB- 
    Info (332119):    -3.000              -5.294 FPGA_IN_BOARD_RESET- 
    Info (332119):    -1.000            -356.000 Microcomputer:inst|cpuClock 
    Info (332119):    -1.000             -80.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -1.000             -11.000 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    -1.000              -2.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.000              -1.000 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):     9.417               0.000 CLK_50 
    Info (332119):    19.625               0.000 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    49.611               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   249.638               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1249.620               0.000 inst4|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Tue Aug  1 22:52:26 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


