
---------- Begin Simulation Statistics ----------
final_tick                               109531755000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 259171                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711104                       # Number of bytes of host memory used
host_op_rate                                   282857                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   385.85                       # Real time elapsed on the host
host_tick_rate                              283874040                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109139393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109532                       # Number of seconds simulated
sim_ticks                                109531755000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109139393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.095318                       # CPI: cycles per instruction
system.cpu.discardedOps                        431028                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2988407                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.912977                       # IPC: instructions per cycle
system.cpu.numCycles                        109531755                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72222733     66.17%     66.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547028      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932683     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14738318     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139393                       # Class of committed instruction
system.cpu.tickCycles                       106543348                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         80962                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        46073                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          941                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        94705                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            943                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19659348                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15818945                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88864                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8076123                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8062869                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.835887                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050579                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                468                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          422681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134800                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35104860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35104860                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35107959                       # number of overall hits
system.cpu.dcache.overall_hits::total        35107959                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        65573                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65573                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65603                       # number of overall misses
system.cpu.dcache.overall_misses::total         65603                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6337975000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6337975000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6337975000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6337975000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170433                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170433                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173562                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173562                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001864                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001864                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001865                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001865                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 96655.254449                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 96655.254449                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 96611.054373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 96611.054373                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        45159                       # number of writebacks
system.cpu.dcache.writebacks::total             45159                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17477                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17477                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17477                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17477                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        48096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        48119                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48119                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4995061000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4995061000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4997333000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4997333000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001368                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001368                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001368                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001368                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103856.058716                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103856.058716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103853.633700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103853.633700                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46071                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20892405                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20892405                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    896424000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    896424000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80708.021968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80708.021968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          956                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          956                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    833710000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    833710000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82130.824549                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82130.824549                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14212455                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14212455                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54466                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54466                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5441551000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5441551000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 99907.299967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 99907.299967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16521                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16521                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37945                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37945                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4161351000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4161351000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 109667.966794                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 109667.966794                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3099                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3099                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2272000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2272000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007351                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007351                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98782.608696                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98782.608696                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 109531755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2035.183614                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35327298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             48119                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            734.165257                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2035.183614                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1623                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         141427247                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        141427247                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109531755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109531755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109531755000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49125263                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17532434                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10086686                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27003231                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27003231                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27003231                       # number of overall hits
system.cpu.icache.overall_hits::total        27003231                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          515                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            515                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          515                       # number of overall misses
system.cpu.icache.overall_misses::total           515                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51641000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51641000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51641000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51641000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27003746                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27003746                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27003746                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27003746                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100273.786408                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100273.786408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100273.786408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100273.786408                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          515                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          515                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50611000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50611000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50611000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50611000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98273.786408                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98273.786408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98273.786408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98273.786408                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27003231                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27003231                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          515                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           515                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51641000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51641000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27003746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27003746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100273.786408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100273.786408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50611000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50611000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98273.786408                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98273.786408                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 109531755000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           513.898668                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27003746                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               515                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          52434.458252                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   513.898668                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.250927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.250927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          515                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          515                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.251465                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         108015499                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        108015499                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109531755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109531755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109531755000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 109531755000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109139393                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3711                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3720                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data                3711                       # number of overall hits
system.l2.overall_hits::total                    3720                       # number of overall hits
system.l2.demand_misses::.cpu.inst                506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44408                       # number of demand (read+write) misses
system.l2.demand_misses::total                  44914                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               506                       # number of overall misses
system.l2.overall_misses::.cpu.data             44408                       # number of overall misses
system.l2.overall_misses::total                 44914                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48859000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4775022000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4823881000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48859000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4775022000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4823881000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              515                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            48119                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48634                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             515                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           48119                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48634                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.982524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.922879                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.923510                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.922879                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.923510                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96559.288538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107526.166456                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107402.613884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96559.288538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107526.166456                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107402.613884                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               35941                       # number of writebacks
system.l2.writebacks::total                     35941                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44913                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            44913                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38739000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3886795000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3925534000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38739000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3886795000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3925534000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.922858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.923490                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.922858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.923490                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76559.288538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87526.628685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87403.068154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76559.288538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87526.628685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87403.068154                       # average overall mshr miss latency
system.l2.replacements                          36933                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        45159                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            45159                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        45159                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        45159                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           59                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            59                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4047428000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4047428000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106676.893071                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106676.893071                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3288608000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3288608000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86676.893071                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86676.893071                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48859000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48859000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96559.288538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96559.288538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38739000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38739000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76559.288538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76559.288538                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3707                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3707                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6467                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6467                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    727594000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    727594000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        10174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.635640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.635640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112508.736663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112508.736663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    598187000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    598187000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.635542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.635542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92512.681720                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92512.681720                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 109531755000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8001.756277                       # Cycle average of tags in use
system.l2.tags.total_refs                       94629                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     45125                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.097042                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.201610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.499376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7946.055292                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976777                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2549                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5399                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    423881                       # Number of tag accesses
system.l2.tags.data_accesses                   423881                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109531755000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     35941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000721800500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2013                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2013                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              153325                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              33966                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       44913                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      35941                       # Number of write requests accepted
system.mem_ctrls.readBursts                     44913                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    35941                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 44913                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                35941                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.301043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.089677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    181.926338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2011     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2013                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.845007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.829158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.735240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              241     11.97%     11.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1603     79.63%     91.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              168      8.35%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2013                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2874432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2300224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     26.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  109530181000                       # Total gap between requests
system.mem_ctrls.avgGap                    1354666.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2840960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2299008                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 295658.551257578249                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25937318.360323909670                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 20989419.917538981885                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          506                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44407                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        35941                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12779500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1605119250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2452997110750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25255.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36145.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  68250663.89                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2842048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2874432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2300224                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2300224                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          506                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44407                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          44913                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        35941                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         35941                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       295659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25947252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         26242910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       295659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       295659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     21000522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        21000522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     21000522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       295659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25947252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        47243432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                44896                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               35922                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2749                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2114                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               776098750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             224480000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1617898750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17286.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36036.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20903                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25527                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            46.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           71.06                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        34387                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   150.414052                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   106.242045                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   178.207836                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        19568     56.91%     56.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9544     27.75%     84.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1973      5.74%     90.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1341      3.90%     94.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          659      1.92%     96.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          343      1.00%     97.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          222      0.65%     97.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          211      0.61%     98.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          526      1.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        34387                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2873344                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2299008                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               26.232977                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               20.989420                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               57.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 109531755000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       123786180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        65793915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      161428260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      93813840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8646140880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23564833410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  22216123680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   54871920165                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   500.968145                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  57526182750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3657420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  48348152250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       121744140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        64704750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      159129180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      93699000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8646140880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23379411840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22372268160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   54837097950                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   500.650227                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  57931606750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3657420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  47942728250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 109531755000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6972                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        35941                       # Transaction distribution
system.membus.trans_dist::CleanEvict              108                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6972                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       125875                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 125875                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5174656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5174656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             44913                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44913    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               44913                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 109531755000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           224726000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          241789750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             10689                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        81100                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1904                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37945                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           515                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1030                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       142309                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                143339                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        32960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5969792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6002752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           36933                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2300224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            85567                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011254                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.105710                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  84606     98.88%     98.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    959      1.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              85567                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 109531755000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          185023000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1545000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         144357999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
