$comment
	File created using the following command:
		vcd file skeleton.msim.vcd -direction
$end
$date
	Fri Nov 30 15:28:59 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ps2_to_ascii_vlg_vec_tst $end
$var reg 8 ! in [7:0] $end
$var wire 1 " out [7] $end
$var wire 1 # out [6] $end
$var wire 1 $ out [5] $end
$var wire 1 % out [4] $end
$var wire 1 & out [3] $end
$var wire 1 ' out [2] $end
$var wire 1 ( out [1] $end
$var wire 1 ) out [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 out[0]~output_o $end
$var wire 1 1 out[1]~output_o $end
$var wire 1 2 out[2]~output_o $end
$var wire 1 3 out[3]~output_o $end
$var wire 1 4 out[4]~output_o $end
$var wire 1 5 out[5]~output_o $end
$var wire 1 6 out[6]~output_o $end
$var wire 1 7 out[7]~output_o $end
$var wire 1 8 in[2]~input_o $end
$var wire 1 9 in[1]~input_o $end
$var wire 1 : in[0]~input_o $end
$var wire 1 ; in[4]~input_o $end
$var wire 1 < in[7]~input_o $end
$var wire 1 = in[6]~input_o $end
$var wire 1 > in[3]~input_o $end
$var wire 1 ? in[5]~input_o $end
$var wire 1 @ Equal1~0_combout $end
$var wire 1 A Equal2~0_combout $end
$var wire 1 B Equal2~1_combout $end
$var wire 1 C Equal0~0_combout $end
$var wire 1 D Equal0~1_combout $end
$var wire 1 E Equal4~0_combout $end
$var wire 1 F out~0_combout $end
$var wire 1 G Equal1~1_combout $end
$var wire 1 H Equal5~0_combout $end
$var wire 1 I out~1_combout $end
$var wire 1 J out~3_combout $end
$var wire 1 K out~2_combout $end
$var wire 1 L out~4_combout $end
$var wire 1 M out~5_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11100 !
1)
0(
0'
0&
0%
0$
1#
0"
0*
1+
x,
1-
1.
1/
10
01
02
03
04
05
16
07
18
09
0:
1;
0<
0=
1>
0?
0@
0A
0B
1C
1D
0E
1F
0G
0H
0I
0J
0K
0L
1M
$end
#1000000
