// Verilog stimulus file.
// Please do not create a module in this file.
// Default verilog stimulus. 

initial
begin 

   A = 4'b0000;
   B = 4'b0000;
   CIN = 1'b0;

   #50;
   A = 4'b1111;
   B = 4'b1111;
   CIN = 1'b0;

   #50
   A= 4'b1010;
   B = 4'b1010;
   CIN = 1'b1;

   #50
   A = 4'b0101;
   B = 4'b0101;
   CIN = 1'b1;
end
   initial
   $monitor ($time," A=%b, B=%b, C=%b, SUM=%b, CARRY=%b", A, B , CIN , SUM, CARRY);
