# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../spi_controller.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../spi_controller.gen/sources_1/bd/design_1/ipshared/f805/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../spi_controller.srcs/sources_1/imports/SPI-Controller/spi_camera_controller.v" \
"../../../../spi_controller.srcs/sim_1/imports/SPI-Controller/tb_spi_camera_controller.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
