name: hdlconvertor_p728
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p728.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0

module a;
	integer i;
	b a_b1();
endmodule
module b;
	integer i;
	c b_c1();
	c b_c2();
	initial #(10) b_c1.i = 2;
endmodule
module c;
	integer i;
	initial begin
		i = 1;
		b.i = 1;
	end
endmodule
module d;
	integer i;
	b d_b1();
	initial begin
		a.i = 1;
		a.a_b1.i = 2;
		a.a_b1.b_c1.i = 3;
		a.a_b1.b_c2.i = 4;
	end
endmodule
