--------------------------------------------------------------------------------
Release 14.5 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin/unwrapped/trce -v 5 -l 5 -n 5 -xml system
system.ncd -o ../work0/system.trc.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report, limited to 5 items per endpoint, 5 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_false2_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PLL_CLK = PERIOD TIMEGRP "BRD_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_CLK = PERIOD TIMEGRP "BRD_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.325ns (period - min period limit)
  Period: 1.250ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: u_ddr3/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.325ns (period - min period limit)
  Period: 1.250ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: u_ddr3/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: u_clocks_resets/u_pll_adv/CLKIN1
  Logical resource: u_clocks_resets/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: u_clocks_resets/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: u_clocks_resets/u_pll_adv/CLKIN1
  Logical resource: u_clocks_resets/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: u_clocks_resets/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: u_ddr3/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MTX_CLK = PERIOD TIMEGRP "MTX_CLK" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14546 paths analyzed, 881 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.475ns.
--------------------------------------------------------------------------------

Paths for end point u_eth_top/txethmac1/RetryCnt_3 (SLICE_X41Y7.CE), 134 paths
--------------------------------------------------------------------------------
Slack:                  30.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/RetryCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/RetryCnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.440ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/RetryCnt_1 to u_eth_top/txethmac1/RetryCnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y7.CMUX     Tshcko                0.461   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_1
    SLICE_X30Y26.A2      net (fanout=10)       2.444   u_eth_top/txethmac1/RetryCnt<1>
    SLICE_X30Y26.A       Tilo                  0.203   N262
                                                       u_eth_top/txethmac1/RetryMax4_SW0
    SLICE_X35Y20.C2      net (fanout=1)        1.061   N262
    SLICE_X35Y20.C       Tilo                  0.259   u_eth_top/txethmac1/StartBackoff
                                                       u_eth_top/txethmac1/RetryMax4
    SLICE_X39Y10.D1      net (fanout=5)        1.882   u_eth_top/txethmac1/RetryMax
    SLICE_X39Y10.DMUX    Tilo                  0.313   u_eth_top/macstatus1/RetryLimit
                                                       u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o_SW0
    SLICE_X41Y7.B5       net (fanout=1)        0.612   N256
    SLICE_X41Y7.B        Tilo                  0.259   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D6       net (fanout=3)        0.691   u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CE       net (fanout=1)        0.687   u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CLK      Tceck                 0.363   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_3
    -------------------------------------------------  ---------------------------
    Total                                      9.440ns (2.063ns logic, 7.377ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  30.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/RetryCnt_0 (FF)
  Destination:          u_eth_top/txethmac1/RetryCnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.076ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/RetryCnt_0 to u_eth_top/txethmac1/RetryCnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y7.CQ       Tcko                  0.391   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_0
    SLICE_X30Y26.A6      net (fanout=8)        2.150   u_eth_top/txethmac1/RetryCnt<0>
    SLICE_X30Y26.A       Tilo                  0.203   N262
                                                       u_eth_top/txethmac1/RetryMax4_SW0
    SLICE_X35Y20.C2      net (fanout=1)        1.061   N262
    SLICE_X35Y20.C       Tilo                  0.259   u_eth_top/txethmac1/StartBackoff
                                                       u_eth_top/txethmac1/RetryMax4
    SLICE_X39Y10.D1      net (fanout=5)        1.882   u_eth_top/txethmac1/RetryMax
    SLICE_X39Y10.DMUX    Tilo                  0.313   u_eth_top/macstatus1/RetryLimit
                                                       u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o_SW0
    SLICE_X41Y7.B5       net (fanout=1)        0.612   N256
    SLICE_X41Y7.B        Tilo                  0.259   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D6       net (fanout=3)        0.691   u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CE       net (fanout=1)        0.687   u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CLK      Tceck                 0.363   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_3
    -------------------------------------------------  ---------------------------
    Total                                      9.076ns (1.993ns logic, 7.083ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  31.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_0 (FF)
  Destination:          u_eth_top/txethmac1/RetryCnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.762ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_0 to u_eth_top/txethmac1/RetryCnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AMUX     Tshcko                0.461   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_0
    SLICE_X30Y8.A2       net (fanout=11)       2.418   u_eth_top/txethmac1/txcounters1/NibCnt<0>
    SLICE_X30Y8.COUT     Topcya                0.379   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<0>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X41Y7.B3       net (fanout=5)        1.434   u_eth_top/StartTxDone
    SLICE_X41Y7.B        Tilo                  0.259   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D6       net (fanout=3)        0.691   u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CE       net (fanout=1)        0.687   u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CLK      Tceck                 0.363   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_3
    -------------------------------------------------  ---------------------------
    Total                                      8.762ns (2.344ns logic, 6.418ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  31.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/RetryCnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.638ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_1 to u_eth_top/txethmac1/RetryCnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AQ       Tcko                  0.391   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_1
    SLICE_X30Y8.A5       net (fanout=10)       2.357   u_eth_top/txethmac1/txcounters1/NibCnt<1>
    SLICE_X30Y8.COUT     Topcya                0.386   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X41Y7.B3       net (fanout=5)        1.434   u_eth_top/StartTxDone
    SLICE_X41Y7.B        Tilo                  0.259   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D6       net (fanout=3)        0.691   u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CE       net (fanout=1)        0.687   u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CLK      Tceck                 0.363   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_3
    -------------------------------------------------  ---------------------------
    Total                                      8.638ns (2.281ns logic, 6.357ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  31.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/RetryCnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.631ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_1 to u_eth_top/txethmac1/RetryCnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AQ       Tcko                  0.391   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_1
    SLICE_X30Y8.A5       net (fanout=10)       2.357   u_eth_top/txethmac1/txcounters1/NibCnt<1>
    SLICE_X30Y8.COUT     Topcya                0.379   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<0>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X41Y7.B3       net (fanout=5)        1.434   u_eth_top/StartTxDone
    SLICE_X41Y7.B        Tilo                  0.259   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D6       net (fanout=3)        0.691   u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CE       net (fanout=1)        0.687   u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CLK      Tceck                 0.363   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_3
    -------------------------------------------------  ---------------------------
    Total                                      8.631ns (2.274ns logic, 6.357ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/txethmac1/RetryCnt_1 (SLICE_X41Y7.CE), 134 paths
--------------------------------------------------------------------------------
Slack:                  30.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/RetryCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/RetryCnt_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.438ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/RetryCnt_1 to u_eth_top/txethmac1/RetryCnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y7.CMUX     Tshcko                0.461   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_1
    SLICE_X30Y26.A2      net (fanout=10)       2.444   u_eth_top/txethmac1/RetryCnt<1>
    SLICE_X30Y26.A       Tilo                  0.203   N262
                                                       u_eth_top/txethmac1/RetryMax4_SW0
    SLICE_X35Y20.C2      net (fanout=1)        1.061   N262
    SLICE_X35Y20.C       Tilo                  0.259   u_eth_top/txethmac1/StartBackoff
                                                       u_eth_top/txethmac1/RetryMax4
    SLICE_X39Y10.D1      net (fanout=5)        1.882   u_eth_top/txethmac1/RetryMax
    SLICE_X39Y10.DMUX    Tilo                  0.313   u_eth_top/macstatus1/RetryLimit
                                                       u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o_SW0
    SLICE_X41Y7.B5       net (fanout=1)        0.612   N256
    SLICE_X41Y7.B        Tilo                  0.259   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D6       net (fanout=3)        0.691   u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CE       net (fanout=1)        0.687   u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CLK      Tceck                 0.361   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_1
    -------------------------------------------------  ---------------------------
    Total                                      9.438ns (2.061ns logic, 7.377ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  30.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/RetryCnt_0 (FF)
  Destination:          u_eth_top/txethmac1/RetryCnt_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.074ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/RetryCnt_0 to u_eth_top/txethmac1/RetryCnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y7.CQ       Tcko                  0.391   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_0
    SLICE_X30Y26.A6      net (fanout=8)        2.150   u_eth_top/txethmac1/RetryCnt<0>
    SLICE_X30Y26.A       Tilo                  0.203   N262
                                                       u_eth_top/txethmac1/RetryMax4_SW0
    SLICE_X35Y20.C2      net (fanout=1)        1.061   N262
    SLICE_X35Y20.C       Tilo                  0.259   u_eth_top/txethmac1/StartBackoff
                                                       u_eth_top/txethmac1/RetryMax4
    SLICE_X39Y10.D1      net (fanout=5)        1.882   u_eth_top/txethmac1/RetryMax
    SLICE_X39Y10.DMUX    Tilo                  0.313   u_eth_top/macstatus1/RetryLimit
                                                       u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o_SW0
    SLICE_X41Y7.B5       net (fanout=1)        0.612   N256
    SLICE_X41Y7.B        Tilo                  0.259   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D6       net (fanout=3)        0.691   u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CE       net (fanout=1)        0.687   u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CLK      Tceck                 0.361   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_1
    -------------------------------------------------  ---------------------------
    Total                                      9.074ns (1.991ns logic, 7.083ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  31.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_0 (FF)
  Destination:          u_eth_top/txethmac1/RetryCnt_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.760ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_0 to u_eth_top/txethmac1/RetryCnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AMUX     Tshcko                0.461   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_0
    SLICE_X30Y8.A2       net (fanout=11)       2.418   u_eth_top/txethmac1/txcounters1/NibCnt<0>
    SLICE_X30Y8.COUT     Topcya                0.379   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<0>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X41Y7.B3       net (fanout=5)        1.434   u_eth_top/StartTxDone
    SLICE_X41Y7.B        Tilo                  0.259   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D6       net (fanout=3)        0.691   u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CE       net (fanout=1)        0.687   u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CLK      Tceck                 0.361   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_1
    -------------------------------------------------  ---------------------------
    Total                                      8.760ns (2.342ns logic, 6.418ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  31.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/RetryCnt_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.636ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_1 to u_eth_top/txethmac1/RetryCnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AQ       Tcko                  0.391   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_1
    SLICE_X30Y8.A5       net (fanout=10)       2.357   u_eth_top/txethmac1/txcounters1/NibCnt<1>
    SLICE_X30Y8.COUT     Topcya                0.386   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X41Y7.B3       net (fanout=5)        1.434   u_eth_top/StartTxDone
    SLICE_X41Y7.B        Tilo                  0.259   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D6       net (fanout=3)        0.691   u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CE       net (fanout=1)        0.687   u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CLK      Tceck                 0.361   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_1
    -------------------------------------------------  ---------------------------
    Total                                      8.636ns (2.279ns logic, 6.357ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  31.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/RetryCnt_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.629ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_1 to u_eth_top/txethmac1/RetryCnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AQ       Tcko                  0.391   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_1
    SLICE_X30Y8.A5       net (fanout=10)       2.357   u_eth_top/txethmac1/txcounters1/NibCnt<1>
    SLICE_X30Y8.COUT     Topcya                0.379   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<0>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X41Y7.B3       net (fanout=5)        1.434   u_eth_top/StartTxDone
    SLICE_X41Y7.B        Tilo                  0.259   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D6       net (fanout=3)        0.691   u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o
    SLICE_X42Y6.D        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CE       net (fanout=1)        0.687   u_eth_top/txethmac1/_n0204_inv
    SLICE_X41Y7.CLK      Tceck                 0.361   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_1
    -------------------------------------------------  ---------------------------
    Total                                      8.629ns (2.272ns logic, 6.357ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/txethmac1/txcounters1/NibCnt_6 (SLICE_X47Y2.CE), 252 paths
--------------------------------------------------------------------------------
Slack:                  30.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/RetryCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.420ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.241 - 0.246)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/RetryCnt_1 to u_eth_top/txethmac1/txcounters1/NibCnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y7.CMUX     Tshcko                0.461   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_1
    SLICE_X30Y26.A2      net (fanout=10)       2.444   u_eth_top/txethmac1/RetryCnt<1>
    SLICE_X30Y26.A       Tilo                  0.203   N262
                                                       u_eth_top/txethmac1/RetryMax4_SW0
    SLICE_X35Y20.C2      net (fanout=1)        1.061   N262
    SLICE_X35Y20.C       Tilo                  0.259   u_eth_top/txethmac1/StartBackoff
                                                       u_eth_top/txethmac1/RetryMax4
    SLICE_X43Y6.B4       net (fanout=5)        2.438   u_eth_top/txethmac1/RetryMax
    SLICE_X43Y6.B        Tilo                  0.259   u_eth_top/txethmac1/txstatem1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer1
    SLICE_X42Y6.B5       net (fanout=1)        0.191   u_eth_top/txethmac1/txstatem1/StartDefer
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.363   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_6
    -------------------------------------------------  ---------------------------
    Total                                      9.420ns (1.955ns logic, 7.465ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  30.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_0 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.295ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_0 to u_eth_top/txethmac1/txcounters1/NibCnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AMUX     Tshcko                0.461   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_0
    SLICE_X30Y8.A2       net (fanout=11)       2.418   u_eth_top/txethmac1/txcounters1/NibCnt<0>
    SLICE_X30Y8.COUT     Topcya                0.379   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<0>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X42Y6.B1       net (fanout=5)        2.068   u_eth_top/StartTxDone
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.363   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_6
    -------------------------------------------------  ---------------------------
    Total                                      9.295ns (2.290ns logic, 7.005ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  30.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.171ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_1 to u_eth_top/txethmac1/txcounters1/NibCnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AQ       Tcko                  0.391   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_1
    SLICE_X30Y8.A5       net (fanout=10)       2.357   u_eth_top/txethmac1/txcounters1/NibCnt<1>
    SLICE_X30Y8.COUT     Topcya                0.386   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X42Y6.B1       net (fanout=5)        2.068   u_eth_top/StartTxDone
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.363   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_6
    -------------------------------------------------  ---------------------------
    Total                                      9.171ns (2.227ns logic, 6.944ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  30.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.164ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_1 to u_eth_top/txethmac1/txcounters1/NibCnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AQ       Tcko                  0.391   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_1
    SLICE_X30Y8.A5       net (fanout=10)       2.357   u_eth_top/txethmac1/txcounters1/NibCnt<1>
    SLICE_X30Y8.COUT     Topcya                0.379   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<0>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X42Y6.B1       net (fanout=5)        2.068   u_eth_top/StartTxDone
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.363   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_6
    -------------------------------------------------  ---------------------------
    Total                                      9.164ns (2.220ns logic, 6.944ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  30.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_2 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.122ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_2 to u_eth_top/txethmac1/txcounters1/NibCnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.BMUX     Tshcko                0.461   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_2
    SLICE_X30Y8.A1       net (fanout=10)       2.238   u_eth_top/txethmac1/txcounters1/NibCnt<2>
    SLICE_X30Y8.COUT     Topcya                0.386   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X42Y6.B1       net (fanout=5)        2.068   u_eth_top/StartTxDone
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.363   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_6
    -------------------------------------------------  ---------------------------
    Total                                      9.122ns (2.297ns logic, 6.825ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/txethmac1/txcounters1/NibCnt_2 (SLICE_X47Y2.CE), 252 paths
--------------------------------------------------------------------------------
Slack:                  30.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/RetryCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.419ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.241 - 0.246)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/RetryCnt_1 to u_eth_top/txethmac1/txcounters1/NibCnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y7.CMUX     Tshcko                0.461   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_1
    SLICE_X30Y26.A2      net (fanout=10)       2.444   u_eth_top/txethmac1/RetryCnt<1>
    SLICE_X30Y26.A       Tilo                  0.203   N262
                                                       u_eth_top/txethmac1/RetryMax4_SW0
    SLICE_X35Y20.C2      net (fanout=1)        1.061   N262
    SLICE_X35Y20.C       Tilo                  0.259   u_eth_top/txethmac1/StartBackoff
                                                       u_eth_top/txethmac1/RetryMax4
    SLICE_X43Y6.B4       net (fanout=5)        2.438   u_eth_top/txethmac1/RetryMax
    SLICE_X43Y6.B        Tilo                  0.259   u_eth_top/txethmac1/txstatem1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer1
    SLICE_X42Y6.B5       net (fanout=1)        0.191   u_eth_top/txethmac1/txstatem1/StartDefer
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.362   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_2
    -------------------------------------------------  ---------------------------
    Total                                      9.419ns (1.954ns logic, 7.465ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  30.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_0 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.294ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_0 to u_eth_top/txethmac1/txcounters1/NibCnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AMUX     Tshcko                0.461   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_0
    SLICE_X30Y8.A2       net (fanout=11)       2.418   u_eth_top/txethmac1/txcounters1/NibCnt<0>
    SLICE_X30Y8.COUT     Topcya                0.379   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<0>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X42Y6.B1       net (fanout=5)        2.068   u_eth_top/StartTxDone
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.362   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_2
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (2.289ns logic, 7.005ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  30.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.170ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_1 to u_eth_top/txethmac1/txcounters1/NibCnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AQ       Tcko                  0.391   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_1
    SLICE_X30Y8.A5       net (fanout=10)       2.357   u_eth_top/txethmac1/txcounters1/NibCnt<1>
    SLICE_X30Y8.COUT     Topcya                0.386   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X42Y6.B1       net (fanout=5)        2.068   u_eth_top/StartTxDone
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.362   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_2
    -------------------------------------------------  ---------------------------
    Total                                      9.170ns (2.226ns logic, 6.944ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  30.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.163ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_1 to u_eth_top/txethmac1/txcounters1/NibCnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AQ       Tcko                  0.391   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_1
    SLICE_X30Y8.A5       net (fanout=10)       2.357   u_eth_top/txethmac1/txcounters1/NibCnt<1>
    SLICE_X30Y8.COUT     Topcya                0.379   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<0>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X42Y6.B1       net (fanout=5)        2.068   u_eth_top/StartTxDone
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.362   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_2
    -------------------------------------------------  ---------------------------
    Total                                      9.163ns (2.219ns logic, 6.944ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  30.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_2 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.121ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_2 to u_eth_top/txethmac1/txcounters1/NibCnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.BMUX     Tshcko                0.461   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_2
    SLICE_X30Y8.A1       net (fanout=10)       2.238   u_eth_top/txethmac1/txcounters1/NibCnt<2>
    SLICE_X30Y8.COUT     Topcya                0.386   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X42Y6.B1       net (fanout=5)        2.068   u_eth_top/StartTxDone
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.362   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_2
    -------------------------------------------------  ---------------------------
    Total                                      9.121ns (2.296ns logic, 6.825ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/txethmac1/txcounters1/NibCnt_4 (SLICE_X47Y2.CE), 252 paths
--------------------------------------------------------------------------------
Slack:                  30.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/RetryCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.418ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.241 - 0.246)
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/RetryCnt_1 to u_eth_top/txethmac1/txcounters1/NibCnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y7.CMUX     Tshcko                0.461   u_eth_top/txethmac1/RetryCnt<2>
                                                       u_eth_top/txethmac1/RetryCnt_1
    SLICE_X30Y26.A2      net (fanout=10)       2.444   u_eth_top/txethmac1/RetryCnt<1>
    SLICE_X30Y26.A       Tilo                  0.203   N262
                                                       u_eth_top/txethmac1/RetryMax4_SW0
    SLICE_X35Y20.C2      net (fanout=1)        1.061   N262
    SLICE_X35Y20.C       Tilo                  0.259   u_eth_top/txethmac1/StartBackoff
                                                       u_eth_top/txethmac1/RetryMax4
    SLICE_X43Y6.B4       net (fanout=5)        2.438   u_eth_top/txethmac1/RetryMax
    SLICE_X43Y6.B        Tilo                  0.259   u_eth_top/txethmac1/txstatem1/StartDefer
                                                       u_eth_top/txethmac1/txstatem1/StartDefer1
    SLICE_X42Y6.B5       net (fanout=1)        0.191   u_eth_top/txethmac1/txstatem1/StartDefer
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.361   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    -------------------------------------------------  ---------------------------
    Total                                      9.418ns (1.953ns logic, 7.465ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  30.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_0 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.293ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_0 to u_eth_top/txethmac1/txcounters1/NibCnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AMUX     Tshcko                0.461   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_0
    SLICE_X30Y8.A2       net (fanout=11)       2.418   u_eth_top/txethmac1/txcounters1/NibCnt<0>
    SLICE_X30Y8.COUT     Topcya                0.379   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<0>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X42Y6.B1       net (fanout=5)        2.068   u_eth_top/StartTxDone
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.361   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    -------------------------------------------------  ---------------------------
    Total                                      9.293ns (2.288ns logic, 7.005ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  30.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.169ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_1 to u_eth_top/txethmac1/txcounters1/NibCnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AQ       Tcko                  0.391   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_1
    SLICE_X30Y8.A5       net (fanout=10)       2.357   u_eth_top/txethmac1/txcounters1/NibCnt<1>
    SLICE_X30Y8.COUT     Topcya                0.386   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X42Y6.B1       net (fanout=5)        2.068   u_eth_top/StartTxDone
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.361   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    -------------------------------------------------  ---------------------------
    Total                                      9.169ns (2.225ns logic, 6.944ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  30.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_1 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.162ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_1 to u_eth_top/txethmac1/txcounters1/NibCnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.AQ       Tcko                  0.391   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_1
    SLICE_X30Y8.A5       net (fanout=10)       2.357   u_eth_top/txethmac1/txcounters1/NibCnt<1>
    SLICE_X30Y8.COUT     Topcya                0.379   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut<0>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X42Y6.B1       net (fanout=5)        2.068   u_eth_top/StartTxDone
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.361   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    -------------------------------------------------  ---------------------------
    Total                                      9.162ns (2.218ns logic, 6.944ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  30.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/txethmac1/txcounters1/NibCnt_2 (FF)
  Destination:          u_eth_top/txethmac1/txcounters1/NibCnt_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.120ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mtx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mtx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/txethmac1/txcounters1/NibCnt_2 to u_eth_top/txethmac1/txcounters1/NibCnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.BMUX     Tshcko                0.461   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_2
    SLICE_X30Y8.A1       net (fanout=10)       2.238   u_eth_top/txethmac1/txcounters1/NibCnt<2>
    SLICE_X30Y8.COUT     Topcya                0.386   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.CIN      net (fanout=1)        0.003   u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<3>
    SLICE_X30Y9.DMUX     Tcind                 0.270   u_eth_top/txethmac1/NibbleMinFl
                                                       u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy<7>
    SLICE_X34Y15.D4      net (fanout=3)        1.067   u_eth_top/txethmac1/NibbleMinFl
    SLICE_X34Y15.D       Tilo                  0.203   N1343
                                                       u_eth_top/txethmac1/StartTxDone_SW1
    SLICE_X34Y15.C6      net (fanout=1)        0.118   N1343
    SLICE_X34Y15.C       Tilo                  0.204   N1343
                                                       u_eth_top/txethmac1/StartTxDone
    SLICE_X42Y6.B1       net (fanout=5)        2.068   u_eth_top/StartTxDone
    SLICE_X42Y6.B        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txstatem1/StartDefer10
    SLICE_X42Y6.A3       net (fanout=14)       0.427   u_eth_top/txethmac1/StartDefer
    SLICE_X42Y6.A        Tilo                  0.205   u_eth_top/txethmac1/_n0204_inv
                                                       u_eth_top/txethmac1/txcounters1/_n0114_inv3
    SLICE_X47Y2.CE       net (fanout=2)        0.904   u_eth_top/txethmac1/txcounters1/_n0114_inv
    SLICE_X47Y2.CLK      Tceck                 0.361   u_eth_top/txethmac1/txcounters1/NibCnt<7>
                                                       u_eth_top/txethmac1/txcounters1/NibCnt_4
    -------------------------------------------------  ---------------------------
    Total                                      9.120ns (2.295ns logic, 6.825ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MTX_CLK = PERIOD TIMEGRP "MTX_CLK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: mtx_clk_pad_i_BUFGP/BUFG/I0
  Logical resource: mtx_clk_pad_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: mtx_clk_pad_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u_eth_top/txethmac1/txcrc/Crc<7>/CLK
  Logical resource: u_eth_top/txethmac1/txcrc/Crc_4/CK
  Location pin: SLICE_X20Y3.CLK
  Clock network: mtx_clk_pad_i_BUFGP
--------------------------------------------------------------------------------
Slack: 39.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u_eth_top/txethmac1/txcrc/Crc<7>/SR
  Logical resource: u_eth_top/txethmac1/txcrc/Crc_4/SR
  Location pin: SLICE_X20Y3.SR
  Clock network: sys_rst
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u_eth_top/txethmac1/txcrc/Crc<7>/CLK
  Logical resource: u_eth_top/txethmac1/txcrc/Crc_8/CK
  Location pin: SLICE_X20Y3.CLK
  Clock network: mtx_clk_pad_i_BUFGP
--------------------------------------------------------------------------------
Slack: 39.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u_eth_top/txethmac1/txcrc/Crc<7>/SR
  Logical resource: u_eth_top/txethmac1/txcrc/Crc_8/SR
  Location pin: SLICE_X20Y3.SR
  Clock network: sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MRX_CLK = PERIOD TIMEGRP "MRX_CLK" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91324 paths analyzed, 1322 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.782ns.
--------------------------------------------------------------------------------

Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0 (SLICE_X26Y3.CE), 510 paths
--------------------------------------------------------------------------------
Slack:                  29.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.775ns (Levels of Logic = 7)
  Clock Path Skew:      0.028ns (0.510 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.COUT    Tbyp                  0.076   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.454   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.331   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0
    -------------------------------------------------  ---------------------------
    Total                                     10.775ns (2.618ns logic, 8.157ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  29.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.771ns (Levels of Logic = 7)
  Clock Path Skew:      0.028ns (0.510 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.COUT    Tbyp                  0.076   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.450   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.331   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0
    -------------------------------------------------  ---------------------------
    Total                                     10.771ns (2.614ns logic, 8.157ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  29.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.731ns (Levels of Logic = 6)
  Clock Path Skew:      0.031ns (0.510 - 0.479)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.CQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X34Y22.A2      net (fanout=7)        1.240   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X34Y22.COUT    Topcya                0.379   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.454   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.331   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0
    -------------------------------------------------  ---------------------------
    Total                                     10.731ns (2.541ns logic, 8.190ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  29.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.727ns (Levels of Logic = 6)
  Clock Path Skew:      0.031ns (0.510 - 0.479)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.CQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X34Y22.A2      net (fanout=7)        1.240   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X34Y22.COUT    Topcya                0.379   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.450   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.331   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0
    -------------------------------------------------  ---------------------------
    Total                                     10.727ns (2.537ns logic, 8.190ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  29.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.717ns (Levels of Logic = 6)
  Clock Path Skew:      0.028ns (0.510 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CMUX    Tcinc                 0.261   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X35Y22.D2      net (fanout=1)        1.054   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<8>
    SLICE_X35Y22.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<8>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut151
    SLICE_X28Y22.A4      net (fanout=2)        0.893   u_eth_top/RxByteCnt<8>
    SLICE_X28Y22.DMUX    Topad                 0.568   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi4
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.331   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0
    -------------------------------------------------  ---------------------------
    Total                                     10.717ns (2.656ns logic, 8.061ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2 (SLICE_X26Y3.CE), 510 paths
--------------------------------------------------------------------------------
Slack:                  29.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.739ns (Levels of Logic = 7)
  Clock Path Skew:      0.028ns (0.510 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.COUT    Tbyp                  0.076   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.454   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.295   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2
    -------------------------------------------------  ---------------------------
    Total                                     10.739ns (2.582ns logic, 8.157ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  29.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.735ns (Levels of Logic = 7)
  Clock Path Skew:      0.028ns (0.510 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.COUT    Tbyp                  0.076   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.450   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.295   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2
    -------------------------------------------------  ---------------------------
    Total                                     10.735ns (2.578ns logic, 8.157ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  29.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.695ns (Levels of Logic = 6)
  Clock Path Skew:      0.031ns (0.510 - 0.479)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.CQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X34Y22.A2      net (fanout=7)        1.240   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X34Y22.COUT    Topcya                0.379   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.454   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.295   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2
    -------------------------------------------------  ---------------------------
    Total                                     10.695ns (2.505ns logic, 8.190ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  29.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.691ns (Levels of Logic = 6)
  Clock Path Skew:      0.031ns (0.510 - 0.479)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.CQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X34Y22.A2      net (fanout=7)        1.240   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X34Y22.COUT    Topcya                0.379   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.450   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.295   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2
    -------------------------------------------------  ---------------------------
    Total                                     10.691ns (2.501ns logic, 8.190ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  29.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.681ns (Levels of Logic = 6)
  Clock Path Skew:      0.028ns (0.510 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CMUX    Tcinc                 0.261   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X35Y22.D2      net (fanout=1)        1.054   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<8>
    SLICE_X35Y22.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<8>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut151
    SLICE_X28Y22.A4      net (fanout=2)        0.893   u_eth_top/RxByteCnt<8>
    SLICE_X28Y22.DMUX    Topad                 0.568   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi4
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.295   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2
    -------------------------------------------------  ---------------------------
    Total                                     10.681ns (2.620ns logic, 8.061ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3 (SLICE_X26Y3.CE), 510 paths
--------------------------------------------------------------------------------
Slack:                  29.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.735ns (Levels of Logic = 7)
  Clock Path Skew:      0.028ns (0.510 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.COUT    Tbyp                  0.076   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.454   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.291   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3
    -------------------------------------------------  ---------------------------
    Total                                     10.735ns (2.578ns logic, 8.157ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  29.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.731ns (Levels of Logic = 7)
  Clock Path Skew:      0.028ns (0.510 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.COUT    Tbyp                  0.076   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.450   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.291   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3
    -------------------------------------------------  ---------------------------
    Total                                     10.731ns (2.574ns logic, 8.157ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  29.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.691ns (Levels of Logic = 6)
  Clock Path Skew:      0.031ns (0.510 - 0.479)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.CQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X34Y22.A2      net (fanout=7)        1.240   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X34Y22.COUT    Topcya                0.379   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.454   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.291   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3
    -------------------------------------------------  ---------------------------
    Total                                     10.691ns (2.501ns logic, 8.190ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  29.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.687ns (Levels of Logic = 6)
  Clock Path Skew:      0.031ns (0.510 - 0.479)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.CQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X34Y22.A2      net (fanout=7)        1.240   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X34Y22.COUT    Topcya                0.379   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.450   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.291   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3
    -------------------------------------------------  ---------------------------
    Total                                     10.687ns (2.497ns logic, 8.190ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  29.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.677ns (Levels of Logic = 6)
  Clock Path Skew:      0.028ns (0.510 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CMUX    Tcinc                 0.261   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X35Y22.D2      net (fanout=1)        1.054   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<8>
    SLICE_X35Y22.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<8>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut151
    SLICE_X28Y22.A4      net (fanout=2)        0.893   u_eth_top/RxByteCnt<8>
    SLICE_X28Y22.DMUX    Topad                 0.568   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi4
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.291   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3
    -------------------------------------------------  ---------------------------
    Total                                     10.677ns (2.616ns logic, 8.061ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1 (SLICE_X26Y3.CE), 510 paths
--------------------------------------------------------------------------------
Slack:                  29.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.720ns (Levels of Logic = 7)
  Clock Path Skew:      0.028ns (0.510 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.COUT    Tbyp                  0.076   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.454   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.276   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1
    -------------------------------------------------  ---------------------------
    Total                                     10.720ns (2.563ns logic, 8.157ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  29.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.716ns (Levels of Logic = 7)
  Clock Path Skew:      0.028ns (0.510 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.COUT    Tbyp                  0.076   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.450   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.276   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1
    -------------------------------------------------  ---------------------------
    Total                                     10.716ns (2.559ns logic, 8.157ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  29.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.676ns (Levels of Logic = 6)
  Clock Path Skew:      0.031ns (0.510 - 0.479)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.CQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X34Y22.A2      net (fanout=7)        1.240   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X34Y22.COUT    Topcya                0.379   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.454   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.276   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1
    -------------------------------------------------  ---------------------------
    Total                                     10.676ns (2.486ns logic, 8.190ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  29.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.672ns (Levels of Logic = 6)
  Clock Path Skew:      0.031ns (0.510 - 0.479)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.CQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X34Y22.A2      net (fanout=7)        1.240   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X34Y22.COUT    Topcya                0.379   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.450   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.276   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1
    -------------------------------------------------  ---------------------------
    Total                                     10.672ns (2.482ns logic, 8.190ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  29.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.662ns (Levels of Logic = 6)
  Clock Path Skew:      0.028ns (0.510 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CMUX    Tcinc                 0.261   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X35Y22.D2      net (fanout=1)        1.054   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<8>
    SLICE_X35Y22.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<8>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut151
    SLICE_X28Y22.A4      net (fanout=2)        0.893   u_eth_top/RxByteCnt<8>
    SLICE_X28Y22.DMUX    Topad                 0.568   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi4
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CE       net (fanout=4)        1.758   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y3.CLK      Tceck                 0.276   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<3>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1
    -------------------------------------------------  ---------------------------
    Total                                     10.662ns (2.601ns logic, 8.061ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8 (SLICE_X26Y5.CE), 510 paths
--------------------------------------------------------------------------------
Slack:                  29.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.705ns (Levels of Logic = 7)
  Clock Path Skew:      0.023ns (0.505 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.COUT    Tbyp                  0.076   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.454   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y5.CE       net (fanout=4)        1.688   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y5.CLK      Tceck                 0.331   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<11>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                     10.705ns (2.618ns logic, 8.087ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  29.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.701ns (Levels of Logic = 7)
  Clock Path Skew:      0.023ns (0.505 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.COUT    Tbyp                  0.076   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.450   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y5.CE       net (fanout=4)        1.688   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y5.CLK      Tceck                 0.331   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<11>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                     10.701ns (2.614ns logic, 8.087ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  29.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.661ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (0.505 - 0.479)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.CQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X34Y22.A2      net (fanout=7)        1.240   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X34Y22.COUT    Topcya                0.379   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.454   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lut<6>
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y5.CE       net (fanout=4)        1.688   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y5.CLK      Tceck                 0.331   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<11>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                     10.661ns (2.541ns logic, 8.120ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  29.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.657ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (0.505 - 0.479)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_6 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.CQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_6
    SLICE_X34Y22.A2      net (fanout=7)        1.240   u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>
    SLICE_X34Y22.COUT    Topcya                0.379   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<6>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X34Y23.CMUX    Tcinc                 0.261   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>
    SLICE_X35Y23.D1      net (fanout=1)        0.900   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<12>
    SLICE_X35Y23.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<12>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41
    SLICE_X28Y22.C2      net (fanout=2)        1.140   u_eth_top/RxByteCnt<12>
    SLICE_X28Y22.DMUX    Topcd                 0.450   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi6
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y5.CE       net (fanout=4)        1.688   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y5.CLK      Tceck                 0.331   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<11>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                     10.657ns (2.537ns logic, 8.120ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  29.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 (FF)
  Destination:          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.647ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (0.505 - 0.482)
  Source Clock:         mrx_clk_pad_i_BUFGP rising at 0.000ns
  Destination Clock:    mrx_clk_pad_i_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_eth_top/rxethmac1/rxcounters1/ByteCnt_3 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.DQ      Tcko                  0.447   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt_3
    SLICE_X34Y21.B2      net (fanout=7)        1.204   u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>
    SLICE_X34Y21.COUT    Topcyb                0.380   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
                                                       u_eth_top/rxethmac1/rxcounters1/ByteCnt<3>_rt
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CIN     net (fanout=1)        0.003   u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>
    SLICE_X34Y22.CMUX    Tcinc                 0.261   u_eth_top/ethreg1/MAC_ADDR1_1/DataOut<7>
                                                       u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>
    SLICE_X35Y22.D2      net (fanout=1)        1.054   u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<8>
    SLICE_X35Y22.D       Tilo                  0.259   u_eth_top/wishbone/LatchedRxLength<8>
                                                       u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut151
    SLICE_X28Y22.A4      net (fanout=2)        0.893   u_eth_top/RxByteCnt<8>
    SLICE_X28Y22.DMUX    Topad                 0.568   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
                                                       u_eth_top/macstatus1/Mcompar_n0013_lutdi4
                                                       u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B1      net (fanout=14)       2.251   u_eth_top/macstatus1/Mcompar_n0013_cy<7>
    SLICE_X42Y14.B       Tilo                  0.205   u_eth_top/ethreg1/SetRxCIrq_rxclk
                                                       u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1
    SLICE_X40Y11.A3      net (fanout=7)        0.898   u_eth_top/SetPauseTimer
    SLICE_X40Y11.A       Tilo                  0.205   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
                                                       u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y5.CE       net (fanout=4)        1.688   u_eth_top/maccontrol1/receivecontrol1/_n0357_inv
    SLICE_X26Y5.CLK      Tceck                 0.331   u_eth_top/maccontrol1/receivecontrol1/PauseTimer<11>
                                                       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                     10.647ns (2.656ns logic, 7.991ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MRX_CLK = PERIOD TIMEGRP "MRX_CLK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: mrx_clk_pad_i_BUFGP/BUFG/I0
  Logical resource: mrx_clk_pad_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: mrx_clk_pad_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: u_eth_top/wishbone/Busy_IRQ_syncb2/CLK
  Logical resource: u_eth_top/Mshreg_WillTransmit_q2/CLK
  Location pin: SLICE_X44Y29.CLK
  Clock network: mrx_clk_pad_i_BUFGP
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: u_eth_top/wishbone/Busy_IRQ_syncb2/CLK
  Logical resource: u_eth_top/wishbone/Mshreg_Busy_IRQ_syncb2/CLK
  Location pin: SLICE_X44Y29.CLK
  Clock network: mrx_clk_pad_i_BUFGP
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u_eth_top/wishbone/RxDataLatched2<23>/CLK
  Logical resource: u_eth_top/wishbone/RxDataLatched2_20/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: mrx_clk_pad_i_BUFGP
--------------------------------------------------------------------------------
Slack: 39.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u_eth_top/wishbone/RxDataLatched2<23>/SR
  Logical resource: u_eth_top/wishbone/RxDataLatched2_20/SR
  Location pin: SLICE_X8Y23.SR
  Clock network: sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_false2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_clocks_resets_pll_clk = PERIOD TIMEGRP 
"u_clocks_resets_pll_clk"         TS_PLL_CLK / 0.222222222 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3069514440 paths analyzed, 16948 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.453ns.
--------------------------------------------------------------------------------

Paths for end point u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAMB8_X1Y33.ADDRBRDADDR10), 5996143 paths
--------------------------------------------------------------------------------
Slack:                  0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r0_1 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.348ns (Levels of Logic = 17)
  Clock Path Skew:      -0.005ns (0.505 - 0.510)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r0_1 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X19Y80.BQ           Tcko                  0.391   u_amber/u_execute/u_register_bank/r0<3>
                                                            u_amber/u_execute/u_register_bank/r0_1
    SLICE_X12Y82.D3           net (fanout=4)        2.369   u_amber/u_execute/u_register_bank/r0<1>
    SLICE_X12Y82.BMUX         Topdb                 0.366   u_amber/u_execute/u_register_bank/r12<2>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_611
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10
    SLICE_X24Y80.A6           net (fanout=2)        1.071   u_amber/u_execute/rm<1>
    SLICE_X24Y80.A            Tilo                  0.205   u_amber/u_decode/o_rm_sel<2>_REPLICA_173
                                                            u_amber/u_execute/barrel_shift_in<1>1
    SLICE_X25Y79.A2           net (fanout=18)       0.763   u_amber/u_execute/barrel_shift_in<1>
    SLICE_X25Y79.A            Tilo                  0.259   u_amber/u_execute/barrel_shift_in<20>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>2821
    SLICE_X27Y80.B6           net (fanout=3)        0.566   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out62
    SLICE_X27Y80.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X27Y80.A5           net (fanout=2)        0.192   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X27Y80.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X27Y77.D4           net (fanout=2)        0.590   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X27Y77.DMUX         Tilo                  0.313   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X27Y77.B3           net (fanout=1)        0.459   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X27Y77.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.B6           net (fanout=1)        0.801   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X20Y72.B            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X20Y72.A5           net (fanout=1)        0.169   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.A            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X17Y65.C4           net (fanout=4)        1.050   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X17Y65.C            Tilo                  0.259   u_amber/u_decode/o_status_bits_firq_mask_wen
                                                            u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.B6            net (fanout=1)        0.991   u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y33.ADDRBRDADDR10 net (fanout=8)        0.781   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y33.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.348ns (8.082ns logic, 14.266ns route)
                                                            (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_3 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.343ns (Levels of Logic = 16)
  Clock Path Skew:      -0.003ns (0.505 - 0.508)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_3 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X15Y81.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_49
                                                            u_amber/u_execute/status_bits_mode_rds_oh_3
    SLICE_X16Y82.C3           net (fanout=56)       0.734   u_amber/u_execute/status_bits_mode_rds_oh<3>
    SLICE_X16Y82.C            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40911
    SLICE_X16Y82.D4           net (fanout=1)        0.779   u_amber/u_execute/u_register_bank/mux4091
    SLICE_X16Y82.D            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40912
    SLICE_X16Y83.A6           net (fanout=2)        0.620   u_amber/u_execute/u_register_bank/r14_rds<3>
    SLICE_X16Y83.BMUX         Topab                 0.376   u_amber/u_execute/u_register_bank/r13_svc<1>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_425
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24
    SLICE_X32Y79.D5           net (fanout=23)       1.426   u_amber/u_execute/rs<3>
    SLICE_X32Y79.D            Tilo                  0.205   u_amber/u_execute/shift_amount<3>_REPLICA_80
                                                            u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.D3           net (fanout=3)        2.260   u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.CMUX         Topdc                 0.338   u_amber/u_execute/u_register_bank/r10_firq<5>
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_4
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7
    SLICE_X25Y76.A6           net (fanout=1)        0.554   u_amber/u_execute/u_barrel_shift/_n0992
    SLICE_X25Y76.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735101
    SLICE_X25Y76.B1           net (fanout=1)        0.673   u_amber/u_execute/u_barrel_shift/Mmux_n073510
    SLICE_X25Y76.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735103
    SLICE_X23Y67.B6           net (fanout=1)        0.917   u_amber/u_execute/u_barrel_shift/Mmux_n0735102
    SLICE_X23Y67.B            Tilo                  0.259   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735107
    SLICE_X23Y67.C4           net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<13>
    SLICE_X23Y67.CMUX         Tilo                  0.313   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_alu/Mmux_b_not51
    DSP48_X0Y16.B13           net (fanout=3)        0.928   u_amber/u_execute/u_alu/b_not<13>
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y33.ADDRBRDADDR10 net (fanout=8)        0.781   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y33.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.343ns (7.912ns logic, 14.431ns route)
                                                            (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r0_1 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.323ns (Levels of Logic = 18)
  Clock Path Skew:      -0.005ns (0.505 - 0.510)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r0_1 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X19Y80.BQ           Tcko                  0.391   u_amber/u_execute/u_register_bank/r0<3>
                                                            u_amber/u_execute/u_register_bank/r0_1
    SLICE_X12Y82.D3           net (fanout=4)        2.369   u_amber/u_execute/u_register_bank/r0<1>
    SLICE_X12Y82.BMUX         Topdb                 0.366   u_amber/u_execute/u_register_bank/r12<2>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_611
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10
    SLICE_X24Y80.A6           net (fanout=2)        1.071   u_amber/u_execute/rm<1>
    SLICE_X24Y80.A            Tilo                  0.205   u_amber/u_decode/o_rm_sel<2>_REPLICA_173
                                                            u_amber/u_execute/barrel_shift_in<1>1
    SLICE_X25Y79.A2           net (fanout=18)       0.763   u_amber/u_execute/barrel_shift_in<1>
    SLICE_X25Y79.A            Tilo                  0.259   u_amber/u_execute/barrel_shift_in<20>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>2821
    SLICE_X27Y80.B6           net (fanout=3)        0.566   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out62
    SLICE_X27Y80.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X27Y80.A5           net (fanout=2)        0.192   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X27Y80.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X27Y77.D4           net (fanout=2)        0.590   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X27Y77.DMUX         Tilo                  0.313   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X27Y77.B3           net (fanout=1)        0.459   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X27Y77.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.B6           net (fanout=1)        0.801   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X20Y72.B            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X20Y72.A5           net (fanout=1)        0.169   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.A            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X17Y65.C4           net (fanout=4)        1.050   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X17Y65.C            Tilo                  0.259   u_amber/u_decode/o_status_bits_firq_mask_wen
                                                            u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.B6            net (fanout=1)        0.991   u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.P2            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y62.D6           net (fanout=1)        0.793   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y62.D            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y62.C6           net (fanout=1)        0.118   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y62.C            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X13Y61.B6           net (fanout=5)        0.461   u_amber/u_execute/alu_out<2>
    SLICE_X13Y61.B            Tilo                  0.259   u_amber/u_execute/Mmux_reg_write_nxt291
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y60.AX           net (fanout=1)        0.553   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y60.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y33.ADDRBRDADDR10 net (fanout=8)        0.781   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y33.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.323ns (8.245ns logic, 14.078ns route)
                                                            (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_3 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.318ns (Levels of Logic = 17)
  Clock Path Skew:      -0.003ns (0.505 - 0.508)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_3 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X15Y81.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_49
                                                            u_amber/u_execute/status_bits_mode_rds_oh_3
    SLICE_X16Y82.C3           net (fanout=56)       0.734   u_amber/u_execute/status_bits_mode_rds_oh<3>
    SLICE_X16Y82.C            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40911
    SLICE_X16Y82.D4           net (fanout=1)        0.779   u_amber/u_execute/u_register_bank/mux4091
    SLICE_X16Y82.D            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40912
    SLICE_X16Y83.A6           net (fanout=2)        0.620   u_amber/u_execute/u_register_bank/r14_rds<3>
    SLICE_X16Y83.BMUX         Topab                 0.376   u_amber/u_execute/u_register_bank/r13_svc<1>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_425
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24
    SLICE_X32Y79.D5           net (fanout=23)       1.426   u_amber/u_execute/rs<3>
    SLICE_X32Y79.D            Tilo                  0.205   u_amber/u_execute/shift_amount<3>_REPLICA_80
                                                            u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.D3           net (fanout=3)        2.260   u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.CMUX         Topdc                 0.338   u_amber/u_execute/u_register_bank/r10_firq<5>
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_4
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7
    SLICE_X25Y76.A6           net (fanout=1)        0.554   u_amber/u_execute/u_barrel_shift/_n0992
    SLICE_X25Y76.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735101
    SLICE_X25Y76.B1           net (fanout=1)        0.673   u_amber/u_execute/u_barrel_shift/Mmux_n073510
    SLICE_X25Y76.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735103
    SLICE_X23Y67.B6           net (fanout=1)        0.917   u_amber/u_execute/u_barrel_shift/Mmux_n0735102
    SLICE_X23Y67.B            Tilo                  0.259   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735107
    SLICE_X23Y67.C4           net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<13>
    SLICE_X23Y67.CMUX         Tilo                  0.313   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_alu/Mmux_b_not51
    DSP48_X0Y16.B13           net (fanout=3)        0.928   u_amber/u_execute/u_alu/b_not<13>
    DSP48_X0Y16.P2            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y62.D6           net (fanout=1)        0.793   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y62.D            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y62.C6           net (fanout=1)        0.118   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y62.C            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X13Y61.B6           net (fanout=5)        0.461   u_amber/u_execute/alu_out<2>
    SLICE_X13Y61.B            Tilo                  0.259   u_amber/u_execute/Mmux_reg_write_nxt291
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y60.AX           net (fanout=1)        0.553   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y60.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y33.ADDRBRDADDR10 net (fanout=8)        0.781   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y33.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.318ns (8.075ns logic, 14.243ns route)
                                                            (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_3 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.256ns (Levels of Logic = 19)
  Clock Path Skew:      -0.003ns (0.505 - 0.508)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_3 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X15Y81.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_49
                                                            u_amber/u_execute/status_bits_mode_rds_oh_3
    SLICE_X17Y80.B3           net (fanout=56)       0.691   u_amber/u_execute/status_bits_mode_rds_oh<3>
    SLICE_X17Y80.B            Tilo                  0.259   u_amber/u_execute/u_register_bank/r7<3>
                                                            u_amber/u_execute/u_register_bank/mux38411
    SLICE_X17Y78.A5           net (fanout=2)        0.385   u_amber/u_execute/u_register_bank/mux3841
    SLICE_X17Y78.AMUX         Tilo                  0.313   u_amber/u_execute/u_register_bank/r1<3>
                                                            u_amber/u_execute/u_register_bank/mux38412_REPLICA_202
    SLICE_X18Y79.A5           net (fanout=1)        0.749   u_amber/u_execute/u_register_bank/mux38412_REPLICA_202
    SLICE_X18Y79.BMUX         Topab                 0.370   u_amber/u_decode/o_rm_sel<1>_REPLICA_101
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X27Y78.D2           net (fanout=12)       1.082   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X27Y78.D            Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X20Y78.D6           net (fanout=87)       0.693   u_amber/u_execute/shift_amount<0>
    SLICE_X20Y78.D            Tilo                  0.205   u_amber/u_decode/o_rds_sel<2>_REPLICA_117
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n1004_6
    SLICE_X25Y83.B6           net (fanout=8)        0.836   u_amber/u_execute/u_barrel_shift/Mmux__n0956_7
    SLICE_X25Y83.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out24
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out1131
    SLICE_X25Y83.C6           net (fanout=2)        0.293   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out113
    SLICE_X25Y83.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out24
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>281
    SLICE_X25Y74.C6           net (fanout=3)        0.967   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out62
    SLICE_X25Y74.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735561
    SLICE_X25Y74.D5           net (fanout=1)        0.209   u_amber/u_execute/u_barrel_shift/Mmux_n073556
    SLICE_X25Y74.D            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735562
    SLICE_X23Y72.C6           net (fanout=1)        0.493   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
    SLICE_X23Y72.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735563
    SLICE_X23Y72.B6           net (fanout=1)        0.285   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
    SLICE_X23Y72.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735565
    SLICE_X23Y65.C6           net (fanout=3)        0.696   u_amber/u_execute/barrel_shift_out<5>
    SLICE_X23Y65.C            Tilo                  0.259   u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
                                                            u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
    DSP48_X0Y16.B5            net (fanout=1)        0.920   u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y33.ADDRBRDADDR10 net (fanout=8)        0.781   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y33.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.256ns (8.712ns logic, 13.544ns route)
                                                            (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer (RAMB8_X1Y29.ADDRAWRADDR10), 5996143 paths
--------------------------------------------------------------------------------
Slack:                  0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r0_1 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.324ns (Levels of Logic = 17)
  Clock Path Skew:      -0.016ns (0.591 - 0.607)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r0_1 to u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X19Y80.BQ           Tcko                  0.391   u_amber/u_execute/u_register_bank/r0<3>
                                                            u_amber/u_execute/u_register_bank/r0_1
    SLICE_X12Y82.D3           net (fanout=4)        2.369   u_amber/u_execute/u_register_bank/r0<1>
    SLICE_X12Y82.BMUX         Topdb                 0.366   u_amber/u_execute/u_register_bank/r12<2>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_611
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10
    SLICE_X24Y80.A6           net (fanout=2)        1.071   u_amber/u_execute/rm<1>
    SLICE_X24Y80.A            Tilo                  0.205   u_amber/u_decode/o_rm_sel<2>_REPLICA_173
                                                            u_amber/u_execute/barrel_shift_in<1>1
    SLICE_X25Y79.A2           net (fanout=18)       0.763   u_amber/u_execute/barrel_shift_in<1>
    SLICE_X25Y79.A            Tilo                  0.259   u_amber/u_execute/barrel_shift_in<20>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>2821
    SLICE_X27Y80.B6           net (fanout=3)        0.566   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out62
    SLICE_X27Y80.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X27Y80.A5           net (fanout=2)        0.192   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X27Y80.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X27Y77.D4           net (fanout=2)        0.590   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X27Y77.DMUX         Tilo                  0.313   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X27Y77.B3           net (fanout=1)        0.459   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X27Y77.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.B6           net (fanout=1)        0.801   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X20Y72.B            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X20Y72.A5           net (fanout=1)        0.169   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.A            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X17Y65.C4           net (fanout=4)        1.050   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X17Y65.C            Tilo                  0.259   u_amber/u_decode/o_status_bits_firq_mask_wen
                                                            u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.B6            net (fanout=1)        0.991   u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y29.ADDRAWRADDR10 net (fanout=8)        0.757   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y29.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.324ns (8.082ns logic, 14.242ns route)
                                                            (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_3 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.319ns (Levels of Logic = 16)
  Clock Path Skew:      -0.014ns (0.591 - 0.605)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_3 to u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X15Y81.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_49
                                                            u_amber/u_execute/status_bits_mode_rds_oh_3
    SLICE_X16Y82.C3           net (fanout=56)       0.734   u_amber/u_execute/status_bits_mode_rds_oh<3>
    SLICE_X16Y82.C            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40911
    SLICE_X16Y82.D4           net (fanout=1)        0.779   u_amber/u_execute/u_register_bank/mux4091
    SLICE_X16Y82.D            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40912
    SLICE_X16Y83.A6           net (fanout=2)        0.620   u_amber/u_execute/u_register_bank/r14_rds<3>
    SLICE_X16Y83.BMUX         Topab                 0.376   u_amber/u_execute/u_register_bank/r13_svc<1>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_425
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24
    SLICE_X32Y79.D5           net (fanout=23)       1.426   u_amber/u_execute/rs<3>
    SLICE_X32Y79.D            Tilo                  0.205   u_amber/u_execute/shift_amount<3>_REPLICA_80
                                                            u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.D3           net (fanout=3)        2.260   u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.CMUX         Topdc                 0.338   u_amber/u_execute/u_register_bank/r10_firq<5>
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_4
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7
    SLICE_X25Y76.A6           net (fanout=1)        0.554   u_amber/u_execute/u_barrel_shift/_n0992
    SLICE_X25Y76.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735101
    SLICE_X25Y76.B1           net (fanout=1)        0.673   u_amber/u_execute/u_barrel_shift/Mmux_n073510
    SLICE_X25Y76.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735103
    SLICE_X23Y67.B6           net (fanout=1)        0.917   u_amber/u_execute/u_barrel_shift/Mmux_n0735102
    SLICE_X23Y67.B            Tilo                  0.259   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735107
    SLICE_X23Y67.C4           net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<13>
    SLICE_X23Y67.CMUX         Tilo                  0.313   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_alu/Mmux_b_not51
    DSP48_X0Y16.B13           net (fanout=3)        0.928   u_amber/u_execute/u_alu/b_not<13>
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y29.ADDRAWRADDR10 net (fanout=8)        0.757   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y29.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.319ns (7.912ns logic, 14.407ns route)
                                                            (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r0_1 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.299ns (Levels of Logic = 18)
  Clock Path Skew:      -0.016ns (0.591 - 0.607)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r0_1 to u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X19Y80.BQ           Tcko                  0.391   u_amber/u_execute/u_register_bank/r0<3>
                                                            u_amber/u_execute/u_register_bank/r0_1
    SLICE_X12Y82.D3           net (fanout=4)        2.369   u_amber/u_execute/u_register_bank/r0<1>
    SLICE_X12Y82.BMUX         Topdb                 0.366   u_amber/u_execute/u_register_bank/r12<2>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_611
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10
    SLICE_X24Y80.A6           net (fanout=2)        1.071   u_amber/u_execute/rm<1>
    SLICE_X24Y80.A            Tilo                  0.205   u_amber/u_decode/o_rm_sel<2>_REPLICA_173
                                                            u_amber/u_execute/barrel_shift_in<1>1
    SLICE_X25Y79.A2           net (fanout=18)       0.763   u_amber/u_execute/barrel_shift_in<1>
    SLICE_X25Y79.A            Tilo                  0.259   u_amber/u_execute/barrel_shift_in<20>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>2821
    SLICE_X27Y80.B6           net (fanout=3)        0.566   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out62
    SLICE_X27Y80.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X27Y80.A5           net (fanout=2)        0.192   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X27Y80.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X27Y77.D4           net (fanout=2)        0.590   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X27Y77.DMUX         Tilo                  0.313   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X27Y77.B3           net (fanout=1)        0.459   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X27Y77.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.B6           net (fanout=1)        0.801   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X20Y72.B            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X20Y72.A5           net (fanout=1)        0.169   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.A            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X17Y65.C4           net (fanout=4)        1.050   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X17Y65.C            Tilo                  0.259   u_amber/u_decode/o_status_bits_firq_mask_wen
                                                            u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.B6            net (fanout=1)        0.991   u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.P2            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y62.D6           net (fanout=1)        0.793   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y62.D            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y62.C6           net (fanout=1)        0.118   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y62.C            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X13Y61.B6           net (fanout=5)        0.461   u_amber/u_execute/alu_out<2>
    SLICE_X13Y61.B            Tilo                  0.259   u_amber/u_execute/Mmux_reg_write_nxt291
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y60.AX           net (fanout=1)        0.553   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y60.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y29.ADDRAWRADDR10 net (fanout=8)        0.757   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y29.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.299ns (8.245ns logic, 14.054ns route)
                                                            (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_3 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.294ns (Levels of Logic = 17)
  Clock Path Skew:      -0.014ns (0.591 - 0.605)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_3 to u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X15Y81.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_49
                                                            u_amber/u_execute/status_bits_mode_rds_oh_3
    SLICE_X16Y82.C3           net (fanout=56)       0.734   u_amber/u_execute/status_bits_mode_rds_oh<3>
    SLICE_X16Y82.C            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40911
    SLICE_X16Y82.D4           net (fanout=1)        0.779   u_amber/u_execute/u_register_bank/mux4091
    SLICE_X16Y82.D            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40912
    SLICE_X16Y83.A6           net (fanout=2)        0.620   u_amber/u_execute/u_register_bank/r14_rds<3>
    SLICE_X16Y83.BMUX         Topab                 0.376   u_amber/u_execute/u_register_bank/r13_svc<1>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_425
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24
    SLICE_X32Y79.D5           net (fanout=23)       1.426   u_amber/u_execute/rs<3>
    SLICE_X32Y79.D            Tilo                  0.205   u_amber/u_execute/shift_amount<3>_REPLICA_80
                                                            u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.D3           net (fanout=3)        2.260   u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.CMUX         Topdc                 0.338   u_amber/u_execute/u_register_bank/r10_firq<5>
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_4
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7
    SLICE_X25Y76.A6           net (fanout=1)        0.554   u_amber/u_execute/u_barrel_shift/_n0992
    SLICE_X25Y76.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735101
    SLICE_X25Y76.B1           net (fanout=1)        0.673   u_amber/u_execute/u_barrel_shift/Mmux_n073510
    SLICE_X25Y76.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735103
    SLICE_X23Y67.B6           net (fanout=1)        0.917   u_amber/u_execute/u_barrel_shift/Mmux_n0735102
    SLICE_X23Y67.B            Tilo                  0.259   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735107
    SLICE_X23Y67.C4           net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<13>
    SLICE_X23Y67.CMUX         Tilo                  0.313   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_alu/Mmux_b_not51
    DSP48_X0Y16.B13           net (fanout=3)        0.928   u_amber/u_execute/u_alu/b_not<13>
    DSP48_X0Y16.P2            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y62.D6           net (fanout=1)        0.793   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y62.D            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y62.C6           net (fanout=1)        0.118   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y62.C            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X13Y61.B6           net (fanout=5)        0.461   u_amber/u_execute/alu_out<2>
    SLICE_X13Y61.B            Tilo                  0.259   u_amber/u_execute/Mmux_reg_write_nxt291
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y60.AX           net (fanout=1)        0.553   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y60.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y29.ADDRAWRADDR10 net (fanout=8)        0.757   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y29.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.294ns (8.075ns logic, 14.219ns route)
                                                            (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_1 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.212ns (Levels of Logic = 19)
  Clock Path Skew:      -0.040ns (0.591 - 0.631)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_1 to u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X17Y79.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_46
                                                            u_amber/u_execute/status_bits_mode_rds_oh_1
    SLICE_X17Y80.B1           net (fanout=56)       0.671   u_amber/u_execute/status_bits_mode_rds_oh<1>
    SLICE_X17Y80.B            Tilo                  0.259   u_amber/u_execute/u_register_bank/r7<3>
                                                            u_amber/u_execute/u_register_bank/mux38411
    SLICE_X17Y78.A5           net (fanout=2)        0.385   u_amber/u_execute/u_register_bank/mux3841
    SLICE_X17Y78.AMUX         Tilo                  0.313   u_amber/u_execute/u_register_bank/r1<3>
                                                            u_amber/u_execute/u_register_bank/mux38412_REPLICA_202
    SLICE_X18Y79.A5           net (fanout=1)        0.749   u_amber/u_execute/u_register_bank/mux38412_REPLICA_202
    SLICE_X18Y79.BMUX         Topab                 0.370   u_amber/u_decode/o_rm_sel<1>_REPLICA_101
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X27Y78.D2           net (fanout=12)       1.082   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X27Y78.D            Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X20Y78.D6           net (fanout=87)       0.693   u_amber/u_execute/shift_amount<0>
    SLICE_X20Y78.D            Tilo                  0.205   u_amber/u_decode/o_rds_sel<2>_REPLICA_117
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n1004_6
    SLICE_X25Y83.B6           net (fanout=8)        0.836   u_amber/u_execute/u_barrel_shift/Mmux__n0956_7
    SLICE_X25Y83.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out24
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out1131
    SLICE_X25Y83.C6           net (fanout=2)        0.293   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out113
    SLICE_X25Y83.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out24
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>281
    SLICE_X25Y74.C6           net (fanout=3)        0.967   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out62
    SLICE_X25Y74.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735561
    SLICE_X25Y74.D5           net (fanout=1)        0.209   u_amber/u_execute/u_barrel_shift/Mmux_n073556
    SLICE_X25Y74.D            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735562
    SLICE_X23Y72.C6           net (fanout=1)        0.493   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
    SLICE_X23Y72.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735563
    SLICE_X23Y72.B6           net (fanout=1)        0.285   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
    SLICE_X23Y72.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735565
    SLICE_X23Y65.C6           net (fanout=3)        0.696   u_amber/u_execute/barrel_shift_out<5>
    SLICE_X23Y65.C            Tilo                  0.259   u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
                                                            u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
    DSP48_X0Y16.B5            net (fanout=1)        0.920   u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y29.ADDRAWRADDR10 net (fanout=8)        0.757   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y29.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.212ns (8.712ns logic, 13.500ns route)
                                                            (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAMB8_X1Y33.ADDRAWRADDR10), 5996143 paths
--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r0_1 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.312ns (Levels of Logic = 17)
  Clock Path Skew:      -0.005ns (0.505 - 0.510)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r0_1 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X19Y80.BQ           Tcko                  0.391   u_amber/u_execute/u_register_bank/r0<3>
                                                            u_amber/u_execute/u_register_bank/r0_1
    SLICE_X12Y82.D3           net (fanout=4)        2.369   u_amber/u_execute/u_register_bank/r0<1>
    SLICE_X12Y82.BMUX         Topdb                 0.366   u_amber/u_execute/u_register_bank/r12<2>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_611
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10
    SLICE_X24Y80.A6           net (fanout=2)        1.071   u_amber/u_execute/rm<1>
    SLICE_X24Y80.A            Tilo                  0.205   u_amber/u_decode/o_rm_sel<2>_REPLICA_173
                                                            u_amber/u_execute/barrel_shift_in<1>1
    SLICE_X25Y79.A2           net (fanout=18)       0.763   u_amber/u_execute/barrel_shift_in<1>
    SLICE_X25Y79.A            Tilo                  0.259   u_amber/u_execute/barrel_shift_in<20>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>2821
    SLICE_X27Y80.B6           net (fanout=3)        0.566   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out62
    SLICE_X27Y80.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X27Y80.A5           net (fanout=2)        0.192   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X27Y80.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X27Y77.D4           net (fanout=2)        0.590   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X27Y77.DMUX         Tilo                  0.313   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X27Y77.B3           net (fanout=1)        0.459   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X27Y77.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.B6           net (fanout=1)        0.801   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X20Y72.B            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X20Y72.A5           net (fanout=1)        0.169   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.A            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X17Y65.C4           net (fanout=4)        1.050   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X17Y65.C            Tilo                  0.259   u_amber/u_decode/o_status_bits_firq_mask_wen
                                                            u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.B6            net (fanout=1)        0.991   u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y33.ADDRAWRADDR10 net (fanout=8)        0.745   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y33.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.312ns (8.082ns logic, 14.230ns route)
                                                            (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_3 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.307ns (Levels of Logic = 16)
  Clock Path Skew:      -0.003ns (0.505 - 0.508)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_3 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X15Y81.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_49
                                                            u_amber/u_execute/status_bits_mode_rds_oh_3
    SLICE_X16Y82.C3           net (fanout=56)       0.734   u_amber/u_execute/status_bits_mode_rds_oh<3>
    SLICE_X16Y82.C            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40911
    SLICE_X16Y82.D4           net (fanout=1)        0.779   u_amber/u_execute/u_register_bank/mux4091
    SLICE_X16Y82.D            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40912
    SLICE_X16Y83.A6           net (fanout=2)        0.620   u_amber/u_execute/u_register_bank/r14_rds<3>
    SLICE_X16Y83.BMUX         Topab                 0.376   u_amber/u_execute/u_register_bank/r13_svc<1>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_425
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24
    SLICE_X32Y79.D5           net (fanout=23)       1.426   u_amber/u_execute/rs<3>
    SLICE_X32Y79.D            Tilo                  0.205   u_amber/u_execute/shift_amount<3>_REPLICA_80
                                                            u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.D3           net (fanout=3)        2.260   u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.CMUX         Topdc                 0.338   u_amber/u_execute/u_register_bank/r10_firq<5>
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_4
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7
    SLICE_X25Y76.A6           net (fanout=1)        0.554   u_amber/u_execute/u_barrel_shift/_n0992
    SLICE_X25Y76.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735101
    SLICE_X25Y76.B1           net (fanout=1)        0.673   u_amber/u_execute/u_barrel_shift/Mmux_n073510
    SLICE_X25Y76.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735103
    SLICE_X23Y67.B6           net (fanout=1)        0.917   u_amber/u_execute/u_barrel_shift/Mmux_n0735102
    SLICE_X23Y67.B            Tilo                  0.259   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735107
    SLICE_X23Y67.C4           net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<13>
    SLICE_X23Y67.CMUX         Tilo                  0.313   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_alu/Mmux_b_not51
    DSP48_X0Y16.B13           net (fanout=3)        0.928   u_amber/u_execute/u_alu/b_not<13>
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y33.ADDRAWRADDR10 net (fanout=8)        0.745   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y33.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.307ns (7.912ns logic, 14.395ns route)
                                                            (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r0_1 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.287ns (Levels of Logic = 18)
  Clock Path Skew:      -0.005ns (0.505 - 0.510)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r0_1 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X19Y80.BQ           Tcko                  0.391   u_amber/u_execute/u_register_bank/r0<3>
                                                            u_amber/u_execute/u_register_bank/r0_1
    SLICE_X12Y82.D3           net (fanout=4)        2.369   u_amber/u_execute/u_register_bank/r0<1>
    SLICE_X12Y82.BMUX         Topdb                 0.366   u_amber/u_execute/u_register_bank/r12<2>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_611
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10
    SLICE_X24Y80.A6           net (fanout=2)        1.071   u_amber/u_execute/rm<1>
    SLICE_X24Y80.A            Tilo                  0.205   u_amber/u_decode/o_rm_sel<2>_REPLICA_173
                                                            u_amber/u_execute/barrel_shift_in<1>1
    SLICE_X25Y79.A2           net (fanout=18)       0.763   u_amber/u_execute/barrel_shift_in<1>
    SLICE_X25Y79.A            Tilo                  0.259   u_amber/u_execute/barrel_shift_in<20>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>2821
    SLICE_X27Y80.B6           net (fanout=3)        0.566   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out62
    SLICE_X27Y80.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X27Y80.A5           net (fanout=2)        0.192   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X27Y80.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X27Y77.D4           net (fanout=2)        0.590   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X27Y77.DMUX         Tilo                  0.313   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X27Y77.B3           net (fanout=1)        0.459   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X27Y77.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.B6           net (fanout=1)        0.801   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X20Y72.B            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X20Y72.A5           net (fanout=1)        0.169   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.A            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X17Y65.C4           net (fanout=4)        1.050   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X17Y65.C            Tilo                  0.259   u_amber/u_decode/o_status_bits_firq_mask_wen
                                                            u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.B6            net (fanout=1)        0.991   u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.P2            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y62.D6           net (fanout=1)        0.793   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y62.D            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y62.C6           net (fanout=1)        0.118   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y62.C            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X13Y61.B6           net (fanout=5)        0.461   u_amber/u_execute/alu_out<2>
    SLICE_X13Y61.B            Tilo                  0.259   u_amber/u_execute/Mmux_reg_write_nxt291
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y60.AX           net (fanout=1)        0.553   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y60.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y33.ADDRAWRADDR10 net (fanout=8)        0.745   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y33.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.287ns (8.245ns logic, 14.042ns route)
                                                            (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_3 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.282ns (Levels of Logic = 17)
  Clock Path Skew:      -0.003ns (0.505 - 0.508)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_3 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X15Y81.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_49
                                                            u_amber/u_execute/status_bits_mode_rds_oh_3
    SLICE_X16Y82.C3           net (fanout=56)       0.734   u_amber/u_execute/status_bits_mode_rds_oh<3>
    SLICE_X16Y82.C            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40911
    SLICE_X16Y82.D4           net (fanout=1)        0.779   u_amber/u_execute/u_register_bank/mux4091
    SLICE_X16Y82.D            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40912
    SLICE_X16Y83.A6           net (fanout=2)        0.620   u_amber/u_execute/u_register_bank/r14_rds<3>
    SLICE_X16Y83.BMUX         Topab                 0.376   u_amber/u_execute/u_register_bank/r13_svc<1>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_425
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24
    SLICE_X32Y79.D5           net (fanout=23)       1.426   u_amber/u_execute/rs<3>
    SLICE_X32Y79.D            Tilo                  0.205   u_amber/u_execute/shift_amount<3>_REPLICA_80
                                                            u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.D3           net (fanout=3)        2.260   u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.CMUX         Topdc                 0.338   u_amber/u_execute/u_register_bank/r10_firq<5>
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_4
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7
    SLICE_X25Y76.A6           net (fanout=1)        0.554   u_amber/u_execute/u_barrel_shift/_n0992
    SLICE_X25Y76.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735101
    SLICE_X25Y76.B1           net (fanout=1)        0.673   u_amber/u_execute/u_barrel_shift/Mmux_n073510
    SLICE_X25Y76.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735103
    SLICE_X23Y67.B6           net (fanout=1)        0.917   u_amber/u_execute/u_barrel_shift/Mmux_n0735102
    SLICE_X23Y67.B            Tilo                  0.259   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735107
    SLICE_X23Y67.C4           net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<13>
    SLICE_X23Y67.CMUX         Tilo                  0.313   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_alu/Mmux_b_not51
    DSP48_X0Y16.B13           net (fanout=3)        0.928   u_amber/u_execute/u_alu/b_not<13>
    DSP48_X0Y16.P2            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y62.D6           net (fanout=1)        0.793   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y62.D            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y62.C6           net (fanout=1)        0.118   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y62.C            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X13Y61.B6           net (fanout=5)        0.461   u_amber/u_execute/alu_out<2>
    SLICE_X13Y61.B            Tilo                  0.259   u_amber/u_execute/Mmux_reg_write_nxt291
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y60.AX           net (fanout=1)        0.553   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y60.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y33.ADDRAWRADDR10 net (fanout=8)        0.745   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y33.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.282ns (8.075ns logic, 14.207ns route)
                                                            (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_3 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.220ns (Levels of Logic = 19)
  Clock Path Skew:      -0.003ns (0.505 - 0.508)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_3 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X15Y81.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_49
                                                            u_amber/u_execute/status_bits_mode_rds_oh_3
    SLICE_X17Y80.B3           net (fanout=56)       0.691   u_amber/u_execute/status_bits_mode_rds_oh<3>
    SLICE_X17Y80.B            Tilo                  0.259   u_amber/u_execute/u_register_bank/r7<3>
                                                            u_amber/u_execute/u_register_bank/mux38411
    SLICE_X17Y78.A5           net (fanout=2)        0.385   u_amber/u_execute/u_register_bank/mux3841
    SLICE_X17Y78.AMUX         Tilo                  0.313   u_amber/u_execute/u_register_bank/r1<3>
                                                            u_amber/u_execute/u_register_bank/mux38412_REPLICA_202
    SLICE_X18Y79.A5           net (fanout=1)        0.749   u_amber/u_execute/u_register_bank/mux38412_REPLICA_202
    SLICE_X18Y79.BMUX         Topab                 0.370   u_amber/u_decode/o_rm_sel<1>_REPLICA_101
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X27Y78.D2           net (fanout=12)       1.082   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X27Y78.D            Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X20Y78.D6           net (fanout=87)       0.693   u_amber/u_execute/shift_amount<0>
    SLICE_X20Y78.D            Tilo                  0.205   u_amber/u_decode/o_rds_sel<2>_REPLICA_117
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n1004_6
    SLICE_X25Y83.B6           net (fanout=8)        0.836   u_amber/u_execute/u_barrel_shift/Mmux__n0956_7
    SLICE_X25Y83.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out24
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out1131
    SLICE_X25Y83.C6           net (fanout=2)        0.293   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out113
    SLICE_X25Y83.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out24
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>281
    SLICE_X25Y74.C6           net (fanout=3)        0.967   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out62
    SLICE_X25Y74.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735561
    SLICE_X25Y74.D5           net (fanout=1)        0.209   u_amber/u_execute/u_barrel_shift/Mmux_n073556
    SLICE_X25Y74.D            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735562
    SLICE_X23Y72.C6           net (fanout=1)        0.493   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
    SLICE_X23Y72.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735563
    SLICE_X23Y72.B6           net (fanout=1)        0.285   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
    SLICE_X23Y72.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735565
    SLICE_X23Y65.C6           net (fanout=3)        0.696   u_amber/u_execute/barrel_shift_out<5>
    SLICE_X23Y65.C            Tilo                  0.259   u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
                                                            u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
    DSP48_X0Y16.B5            net (fanout=1)        0.920   u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y61.B6           net (fanout=2)        0.958   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y61.B            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<7>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address162
    RAMB8_X1Y33.ADDRAWRADDR10 net (fanout=8)        0.745   u_amber/u_fetch/u_cache/tag_address<5>
    RAMB8_X1Y33.CLKAWRCLK     Trcck_ADDRA           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.220ns (8.712ns logic, 13.508ns route)
                                                            (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAMB8_X1Y33.ADDRBRDADDR11), 6650693 paths
--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r0_1 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.311ns (Levels of Logic = 18)
  Clock Path Skew:      -0.005ns (0.505 - 0.510)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r0_1 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X19Y80.BQ           Tcko                  0.391   u_amber/u_execute/u_register_bank/r0<3>
                                                            u_amber/u_execute/u_register_bank/r0_1
    SLICE_X12Y82.D3           net (fanout=4)        2.369   u_amber/u_execute/u_register_bank/r0<1>
    SLICE_X12Y82.BMUX         Topdb                 0.366   u_amber/u_execute/u_register_bank/r12<2>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_611
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10
    SLICE_X24Y80.A6           net (fanout=2)        1.071   u_amber/u_execute/rm<1>
    SLICE_X24Y80.A            Tilo                  0.205   u_amber/u_decode/o_rm_sel<2>_REPLICA_173
                                                            u_amber/u_execute/barrel_shift_in<1>1
    SLICE_X25Y79.A2           net (fanout=18)       0.763   u_amber/u_execute/barrel_shift_in<1>
    SLICE_X25Y79.A            Tilo                  0.259   u_amber/u_execute/barrel_shift_in<20>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>2821
    SLICE_X27Y80.B6           net (fanout=3)        0.566   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out62
    SLICE_X27Y80.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X27Y80.A5           net (fanout=2)        0.192   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X27Y80.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X27Y77.D4           net (fanout=2)        0.590   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X27Y77.DMUX         Tilo                  0.313   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X27Y77.B3           net (fanout=1)        0.459   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X27Y77.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.B6           net (fanout=1)        0.801   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X20Y72.B            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X20Y72.A5           net (fanout=1)        0.169   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.A            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X17Y65.C4           net (fanout=4)        1.050   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X17Y65.C            Tilo                  0.259   u_amber/u_decode/o_status_bits_firq_mask_wen
                                                            u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.B6            net (fanout=1)        0.991   u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y62.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y62.AMUX         Tcina                 0.177   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X16Y49.A4           net (fanout=2)        1.300   u_amber/u_execute/Mmux__n04167_split<10>
    SLICE_X16Y49.A            Tilo                  0.205   u_amber/u_fetch/u_cache/data_address<6>
                                                            u_amber/u_fetch/u_cache/source_sel<1>611
    SLICE_X17Y63.D6           net (fanout=3)        1.118   u_amber/u_fetch/u_cache/source_sel<1>61
    SLICE_X17Y63.D            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<6>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address172
    RAMB8_X1Y33.ADDRBRDADDR11 net (fanout=6)        0.744   u_amber/u_fetch/u_cache/tag_address<6>
    RAMB8_X1Y33.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.311ns (8.009ns logic, 14.302ns route)
                                                            (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_3 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.306ns (Levels of Logic = 17)
  Clock Path Skew:      -0.003ns (0.505 - 0.508)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_3 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X15Y81.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_49
                                                            u_amber/u_execute/status_bits_mode_rds_oh_3
    SLICE_X16Y82.C3           net (fanout=56)       0.734   u_amber/u_execute/status_bits_mode_rds_oh<3>
    SLICE_X16Y82.C            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40911
    SLICE_X16Y82.D4           net (fanout=1)        0.779   u_amber/u_execute/u_register_bank/mux4091
    SLICE_X16Y82.D            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40912
    SLICE_X16Y83.A6           net (fanout=2)        0.620   u_amber/u_execute/u_register_bank/r14_rds<3>
    SLICE_X16Y83.BMUX         Topab                 0.376   u_amber/u_execute/u_register_bank/r13_svc<1>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_425
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24
    SLICE_X32Y79.D5           net (fanout=23)       1.426   u_amber/u_execute/rs<3>
    SLICE_X32Y79.D            Tilo                  0.205   u_amber/u_execute/shift_amount<3>_REPLICA_80
                                                            u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.D3           net (fanout=3)        2.260   u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.CMUX         Topdc                 0.338   u_amber/u_execute/u_register_bank/r10_firq<5>
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_4
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7
    SLICE_X25Y76.A6           net (fanout=1)        0.554   u_amber/u_execute/u_barrel_shift/_n0992
    SLICE_X25Y76.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735101
    SLICE_X25Y76.B1           net (fanout=1)        0.673   u_amber/u_execute/u_barrel_shift/Mmux_n073510
    SLICE_X25Y76.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735103
    SLICE_X23Y67.B6           net (fanout=1)        0.917   u_amber/u_execute/u_barrel_shift/Mmux_n0735102
    SLICE_X23Y67.B            Tilo                  0.259   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735107
    SLICE_X23Y67.C4           net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<13>
    SLICE_X23Y67.CMUX         Tilo                  0.313   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_alu/Mmux_b_not51
    DSP48_X0Y16.B13           net (fanout=3)        0.928   u_amber/u_execute/u_alu/b_not<13>
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y62.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y62.AMUX         Tcina                 0.177   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X16Y49.A4           net (fanout=2)        1.300   u_amber/u_execute/Mmux__n04167_split<10>
    SLICE_X16Y49.A            Tilo                  0.205   u_amber/u_fetch/u_cache/data_address<6>
                                                            u_amber/u_fetch/u_cache/source_sel<1>611
    SLICE_X17Y63.D6           net (fanout=3)        1.118   u_amber/u_fetch/u_cache/source_sel<1>61
    SLICE_X17Y63.D            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<6>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address172
    RAMB8_X1Y33.ADDRBRDADDR11 net (fanout=6)        0.744   u_amber/u_fetch/u_cache/tag_address<6>
    RAMB8_X1Y33.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.306ns (7.839ns logic, 14.467ns route)
                                                            (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r0_1 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.286ns (Levels of Logic = 19)
  Clock Path Skew:      -0.005ns (0.505 - 0.510)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r0_1 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X19Y80.BQ           Tcko                  0.391   u_amber/u_execute/u_register_bank/r0<3>
                                                            u_amber/u_execute/u_register_bank/r0_1
    SLICE_X12Y82.D3           net (fanout=4)        2.369   u_amber/u_execute/u_register_bank/r0<1>
    SLICE_X12Y82.BMUX         Topdb                 0.366   u_amber/u_execute/u_register_bank/r12<2>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_611
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10
    SLICE_X24Y80.A6           net (fanout=2)        1.071   u_amber/u_execute/rm<1>
    SLICE_X24Y80.A            Tilo                  0.205   u_amber/u_decode/o_rm_sel<2>_REPLICA_173
                                                            u_amber/u_execute/barrel_shift_in<1>1
    SLICE_X25Y79.A2           net (fanout=18)       0.763   u_amber/u_execute/barrel_shift_in<1>
    SLICE_X25Y79.A            Tilo                  0.259   u_amber/u_execute/barrel_shift_in<20>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>2821
    SLICE_X27Y80.B6           net (fanout=3)        0.566   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out62
    SLICE_X27Y80.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X27Y80.A5           net (fanout=2)        0.192   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X27Y80.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X27Y77.D4           net (fanout=2)        0.590   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X27Y77.DMUX         Tilo                  0.313   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X27Y77.B3           net (fanout=1)        0.459   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X27Y77.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.B6           net (fanout=1)        0.801   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X20Y72.B            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X20Y72.A5           net (fanout=1)        0.169   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.A            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X17Y65.C4           net (fanout=4)        1.050   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X17Y65.C            Tilo                  0.259   u_amber/u_decode/o_status_bits_firq_mask_wen
                                                            u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.B6            net (fanout=1)        0.991   u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.P2            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y62.D6           net (fanout=1)        0.793   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y62.D            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y62.C6           net (fanout=1)        0.118   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y62.C            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X13Y61.B6           net (fanout=5)        0.461   u_amber/u_execute/alu_out<2>
    SLICE_X13Y61.B            Tilo                  0.259   u_amber/u_execute/Mmux_reg_write_nxt291
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y60.AX           net (fanout=1)        0.553   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y60.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y62.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y62.AMUX         Tcina                 0.177   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X16Y49.A4           net (fanout=2)        1.300   u_amber/u_execute/Mmux__n04167_split<10>
    SLICE_X16Y49.A            Tilo                  0.205   u_amber/u_fetch/u_cache/data_address<6>
                                                            u_amber/u_fetch/u_cache/source_sel<1>611
    SLICE_X17Y63.D6           net (fanout=3)        1.118   u_amber/u_fetch/u_cache/source_sel<1>61
    SLICE_X17Y63.D            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<6>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address172
    RAMB8_X1Y33.ADDRBRDADDR11 net (fanout=6)        0.744   u_amber/u_fetch/u_cache/tag_address<6>
    RAMB8_X1Y33.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.286ns (8.172ns logic, 14.114ns route)
                                                            (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_3 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.281ns (Levels of Logic = 18)
  Clock Path Skew:      -0.003ns (0.505 - 0.508)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_3 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X15Y81.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_49
                                                            u_amber/u_execute/status_bits_mode_rds_oh_3
    SLICE_X16Y82.C3           net (fanout=56)       0.734   u_amber/u_execute/status_bits_mode_rds_oh<3>
    SLICE_X16Y82.C            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40911
    SLICE_X16Y82.D4           net (fanout=1)        0.779   u_amber/u_execute/u_register_bank/mux4091
    SLICE_X16Y82.D            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40912
    SLICE_X16Y83.A6           net (fanout=2)        0.620   u_amber/u_execute/u_register_bank/r14_rds<3>
    SLICE_X16Y83.BMUX         Topab                 0.376   u_amber/u_execute/u_register_bank/r13_svc<1>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_425
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24
    SLICE_X32Y79.D5           net (fanout=23)       1.426   u_amber/u_execute/rs<3>
    SLICE_X32Y79.D            Tilo                  0.205   u_amber/u_execute/shift_amount<3>_REPLICA_80
                                                            u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.D3           net (fanout=3)        2.260   u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.CMUX         Topdc                 0.338   u_amber/u_execute/u_register_bank/r10_firq<5>
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_4
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7
    SLICE_X25Y76.A6           net (fanout=1)        0.554   u_amber/u_execute/u_barrel_shift/_n0992
    SLICE_X25Y76.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735101
    SLICE_X25Y76.B1           net (fanout=1)        0.673   u_amber/u_execute/u_barrel_shift/Mmux_n073510
    SLICE_X25Y76.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735103
    SLICE_X23Y67.B6           net (fanout=1)        0.917   u_amber/u_execute/u_barrel_shift/Mmux_n0735102
    SLICE_X23Y67.B            Tilo                  0.259   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735107
    SLICE_X23Y67.C4           net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<13>
    SLICE_X23Y67.CMUX         Tilo                  0.313   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_alu/Mmux_b_not51
    DSP48_X0Y16.B13           net (fanout=3)        0.928   u_amber/u_execute/u_alu/b_not<13>
    DSP48_X0Y16.P2            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y62.D6           net (fanout=1)        0.793   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y62.D            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y62.C6           net (fanout=1)        0.118   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y62.C            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X13Y61.B6           net (fanout=5)        0.461   u_amber/u_execute/alu_out<2>
    SLICE_X13Y61.B            Tilo                  0.259   u_amber/u_execute/Mmux_reg_write_nxt291
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y60.AX           net (fanout=1)        0.553   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y60.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y62.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y62.AMUX         Tcina                 0.177   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X16Y49.A4           net (fanout=2)        1.300   u_amber/u_execute/Mmux__n04167_split<10>
    SLICE_X16Y49.A            Tilo                  0.205   u_amber/u_fetch/u_cache/data_address<6>
                                                            u_amber/u_fetch/u_cache/source_sel<1>611
    SLICE_X17Y63.D6           net (fanout=3)        1.118   u_amber/u_fetch/u_cache/source_sel<1>61
    SLICE_X17Y63.D            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<6>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address172
    RAMB8_X1Y33.ADDRBRDADDR11 net (fanout=6)        0.744   u_amber/u_fetch/u_cache/tag_address<6>
    RAMB8_X1Y33.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.281ns (8.002ns logic, 14.279ns route)
                                                            (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_3 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.219ns (Levels of Logic = 20)
  Clock Path Skew:      -0.003ns (0.505 - 0.508)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_3 to u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X15Y81.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_49
                                                            u_amber/u_execute/status_bits_mode_rds_oh_3
    SLICE_X17Y80.B3           net (fanout=56)       0.691   u_amber/u_execute/status_bits_mode_rds_oh<3>
    SLICE_X17Y80.B            Tilo                  0.259   u_amber/u_execute/u_register_bank/r7<3>
                                                            u_amber/u_execute/u_register_bank/mux38411
    SLICE_X17Y78.A5           net (fanout=2)        0.385   u_amber/u_execute/u_register_bank/mux3841
    SLICE_X17Y78.AMUX         Tilo                  0.313   u_amber/u_execute/u_register_bank/r1<3>
                                                            u_amber/u_execute/u_register_bank/mux38412_REPLICA_202
    SLICE_X18Y79.A5           net (fanout=1)        0.749   u_amber/u_execute/u_register_bank/mux38412_REPLICA_202
    SLICE_X18Y79.BMUX         Topab                 0.370   u_amber/u_decode/o_rm_sel<1>_REPLICA_101
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X27Y78.D2           net (fanout=12)       1.082   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X27Y78.D            Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X20Y78.D6           net (fanout=87)       0.693   u_amber/u_execute/shift_amount<0>
    SLICE_X20Y78.D            Tilo                  0.205   u_amber/u_decode/o_rds_sel<2>_REPLICA_117
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n1004_6
    SLICE_X25Y83.B6           net (fanout=8)        0.836   u_amber/u_execute/u_barrel_shift/Mmux__n0956_7
    SLICE_X25Y83.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out24
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out1131
    SLICE_X25Y83.C6           net (fanout=2)        0.293   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out113
    SLICE_X25Y83.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out24
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>281
    SLICE_X25Y74.C6           net (fanout=3)        0.967   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out62
    SLICE_X25Y74.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735561
    SLICE_X25Y74.D5           net (fanout=1)        0.209   u_amber/u_execute/u_barrel_shift/Mmux_n073556
    SLICE_X25Y74.D            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735562
    SLICE_X23Y72.C6           net (fanout=1)        0.493   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
    SLICE_X23Y72.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735563
    SLICE_X23Y72.B6           net (fanout=1)        0.285   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
    SLICE_X23Y72.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735565
    SLICE_X23Y65.C6           net (fanout=3)        0.696   u_amber/u_execute/barrel_shift_out<5>
    SLICE_X23Y65.C            Tilo                  0.259   u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
                                                            u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
    DSP48_X0Y16.B5            net (fanout=1)        0.920   u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.COUT         Tbyp                  0.076   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y62.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X12Y62.AMUX         Tcina                 0.177   u_amber/u_execute/Mmux__n04167_rs_cy<13>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<13>
    SLICE_X16Y49.A4           net (fanout=2)        1.300   u_amber/u_execute/Mmux__n04167_split<10>
    SLICE_X16Y49.A            Tilo                  0.205   u_amber/u_fetch/u_cache/data_address<6>
                                                            u_amber/u_fetch/u_cache/source_sel<1>611
    SLICE_X17Y63.D6           net (fanout=3)        1.118   u_amber/u_fetch/u_cache/source_sel<1>61
    SLICE_X17Y63.D            Tilo                  0.259   u_amber/u_fetch/u_cache/tag_address<6>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address172
    RAMB8_X1Y33.ADDRBRDADDR11 net (fanout=6)        0.744   u_amber/u_fetch/u_cache/tag_address<6>
    RAMB8_X1Y33.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.219ns (8.639ns logic, 13.580ns route)
                                                            (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer (RAMB8_X0Y27.ADDRBRDADDR10), 5996379 paths
--------------------------------------------------------------------------------
Slack:                  0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r0_1 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.261ns (Levels of Logic = 17)
  Clock Path Skew:      -0.018ns (0.589 - 0.607)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r0_1 to u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X19Y80.BQ           Tcko                  0.391   u_amber/u_execute/u_register_bank/r0<3>
                                                            u_amber/u_execute/u_register_bank/r0_1
    SLICE_X12Y82.D3           net (fanout=4)        2.369   u_amber/u_execute/u_register_bank/r0<1>
    SLICE_X12Y82.BMUX         Topdb                 0.366   u_amber/u_execute/u_register_bank/r12<2>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_611
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10
    SLICE_X24Y80.A6           net (fanout=2)        1.071   u_amber/u_execute/rm<1>
    SLICE_X24Y80.A            Tilo                  0.205   u_amber/u_decode/o_rm_sel<2>_REPLICA_173
                                                            u_amber/u_execute/barrel_shift_in<1>1
    SLICE_X25Y79.A2           net (fanout=18)       0.763   u_amber/u_execute/barrel_shift_in<1>
    SLICE_X25Y79.A            Tilo                  0.259   u_amber/u_execute/barrel_shift_in<20>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>2821
    SLICE_X27Y80.B6           net (fanout=3)        0.566   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out62
    SLICE_X27Y80.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X27Y80.A5           net (fanout=2)        0.192   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X27Y80.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X27Y77.D4           net (fanout=2)        0.590   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X27Y77.DMUX         Tilo                  0.313   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X27Y77.B3           net (fanout=1)        0.459   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X27Y77.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.B6           net (fanout=1)        0.801   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X20Y72.B            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X20Y72.A5           net (fanout=1)        0.169   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.A            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X17Y65.C4           net (fanout=4)        1.050   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X17Y65.C            Tilo                  0.259   u_amber/u_decode/o_status_bits_firq_mask_wen
                                                            u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.B6            net (fanout=1)        0.991   u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y48.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y48.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address61
    RAMB8_X0Y27.ADDRBRDADDR10 net (fanout=32)       1.435   u_amber/u_fetch/u_cache/data_address<5>
    RAMB8_X0Y27.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.261ns (8.082ns logic, 14.179ns route)
                                                            (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_3 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.256ns (Levels of Logic = 16)
  Clock Path Skew:      -0.016ns (0.589 - 0.605)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_3 to u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X15Y81.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_49
                                                            u_amber/u_execute/status_bits_mode_rds_oh_3
    SLICE_X16Y82.C3           net (fanout=56)       0.734   u_amber/u_execute/status_bits_mode_rds_oh<3>
    SLICE_X16Y82.C            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40911
    SLICE_X16Y82.D4           net (fanout=1)        0.779   u_amber/u_execute/u_register_bank/mux4091
    SLICE_X16Y82.D            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40912
    SLICE_X16Y83.A6           net (fanout=2)        0.620   u_amber/u_execute/u_register_bank/r14_rds<3>
    SLICE_X16Y83.BMUX         Topab                 0.376   u_amber/u_execute/u_register_bank/r13_svc<1>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_425
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24
    SLICE_X32Y79.D5           net (fanout=23)       1.426   u_amber/u_execute/rs<3>
    SLICE_X32Y79.D            Tilo                  0.205   u_amber/u_execute/shift_amount<3>_REPLICA_80
                                                            u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.D3           net (fanout=3)        2.260   u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.CMUX         Topdc                 0.338   u_amber/u_execute/u_register_bank/r10_firq<5>
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_4
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7
    SLICE_X25Y76.A6           net (fanout=1)        0.554   u_amber/u_execute/u_barrel_shift/_n0992
    SLICE_X25Y76.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735101
    SLICE_X25Y76.B1           net (fanout=1)        0.673   u_amber/u_execute/u_barrel_shift/Mmux_n073510
    SLICE_X25Y76.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735103
    SLICE_X23Y67.B6           net (fanout=1)        0.917   u_amber/u_execute/u_barrel_shift/Mmux_n0735102
    SLICE_X23Y67.B            Tilo                  0.259   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735107
    SLICE_X23Y67.C4           net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<13>
    SLICE_X23Y67.CMUX         Tilo                  0.313   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_alu/Mmux_b_not51
    DSP48_X0Y16.B13           net (fanout=3)        0.928   u_amber/u_execute/u_alu/b_not<13>
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y48.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y48.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address61
    RAMB8_X0Y27.ADDRBRDADDR10 net (fanout=32)       1.435   u_amber/u_fetch/u_cache/data_address<5>
    RAMB8_X0Y27.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.256ns (7.912ns logic, 14.344ns route)
                                                            (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/u_register_bank/r0_1 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.236ns (Levels of Logic = 18)
  Clock Path Skew:      -0.018ns (0.589 - 0.607)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/u_register_bank/r0_1 to u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X19Y80.BQ           Tcko                  0.391   u_amber/u_execute/u_register_bank/r0<3>
                                                            u_amber/u_execute/u_register_bank/r0_1
    SLICE_X12Y82.D3           net (fanout=4)        2.369   u_amber/u_execute/u_register_bank/r0<1>
    SLICE_X12Y82.BMUX         Topdb                 0.366   u_amber/u_execute/u_register_bank/r12<2>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_611
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10
    SLICE_X24Y80.A6           net (fanout=2)        1.071   u_amber/u_execute/rm<1>
    SLICE_X24Y80.A            Tilo                  0.205   u_amber/u_decode/o_rm_sel<2>_REPLICA_173
                                                            u_amber/u_execute/barrel_shift_in<1>1
    SLICE_X25Y79.A2           net (fanout=18)       0.763   u_amber/u_execute/barrel_shift_in<1>
    SLICE_X25Y79.A            Tilo                  0.259   u_amber/u_execute/barrel_shift_in<20>
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<1>2821
    SLICE_X27Y80.B6           net (fanout=3)        0.566   u_amber/u_execute/u_barrel_shift/i_shift_amount<1>_mmx_out62
    SLICE_X27Y80.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>921
    SLICE_X27Y80.A5           net (fanout=2)        0.192   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out172
    SLICE_X27Y80.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0950_92
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>3111
    SLICE_X27Y77.D4           net (fanout=2)        0.590   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out92
    SLICE_X27Y77.DMUX         Tilo                  0.313   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X27Y77.B3           net (fanout=1)        0.459   u_amber/u_execute/u_barrel_shift/Mmux_n073558
    SLICE_X27Y77.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n073554
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.B6           net (fanout=1)        0.801   u_amber/u_execute/u_barrel_shift/Mmux_n0735581
    SLICE_X20Y72.B            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735583
    SLICE_X20Y72.A5           net (fanout=1)        0.169   u_amber/u_execute/u_barrel_shift/Mmux_n0735582
    SLICE_X20Y72.A            Tilo                  0.205   u_amber/u_execute/u_barrel_shift/Mmux_n0735522
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735585
    SLICE_X17Y65.C4           net (fanout=4)        1.050   u_amber/u_execute/barrel_shift_out<6>
    SLICE_X17Y65.C            Tilo                  0.259   u_amber/u_decode/o_status_bits_firq_mask_wen
                                                            u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.B6            net (fanout=1)        0.991   u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205
    DSP48_X0Y16.P2            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y62.D6           net (fanout=1)        0.793   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y62.D            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y62.C6           net (fanout=1)        0.118   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y62.C            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X13Y61.B6           net (fanout=5)        0.461   u_amber/u_execute/alu_out<2>
    SLICE_X13Y61.B            Tilo                  0.259   u_amber/u_execute/Mmux_reg_write_nxt291
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y60.AX           net (fanout=1)        0.553   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y60.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y48.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y48.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address61
    RAMB8_X0Y27.ADDRBRDADDR10 net (fanout=32)       1.435   u_amber/u_fetch/u_cache/data_address<5>
    RAMB8_X0Y27.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.236ns (8.245ns logic, 13.991ns route)
                                                            (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_3 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.231ns (Levels of Logic = 17)
  Clock Path Skew:      -0.016ns (0.589 - 0.605)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_3 to u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X15Y81.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_49
                                                            u_amber/u_execute/status_bits_mode_rds_oh_3
    SLICE_X16Y82.C3           net (fanout=56)       0.734   u_amber/u_execute/status_bits_mode_rds_oh<3>
    SLICE_X16Y82.C            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40911
    SLICE_X16Y82.D4           net (fanout=1)        0.779   u_amber/u_execute/u_register_bank/mux4091
    SLICE_X16Y82.D            Tilo                  0.205   u_amber/u_execute/u_register_bank/r14_firq<3>
                                                            u_amber/u_execute/u_register_bank/mux40912
    SLICE_X16Y83.A6           net (fanout=2)        0.620   u_amber/u_execute/u_register_bank/r14_rds<3>
    SLICE_X16Y83.BMUX         Topab                 0.376   u_amber/u_execute/u_register_bank/r13_svc<1>
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_425
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24
    SLICE_X32Y79.D5           net (fanout=23)       1.426   u_amber/u_execute/rs<3>
    SLICE_X32Y79.D            Tilo                  0.205   u_amber/u_execute/shift_amount<3>_REPLICA_80
                                                            u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.D3           net (fanout=3)        2.260   u_amber/u_execute/shift_amount<3>_REPLICA_80
    SLICE_X20Y79.CMUX         Topdc                 0.338   u_amber/u_execute/u_register_bank/r10_firq<5>
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_4
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7
    SLICE_X25Y76.A6           net (fanout=1)        0.554   u_amber/u_execute/u_barrel_shift/_n0992
    SLICE_X25Y76.A            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735101
    SLICE_X25Y76.B1           net (fanout=1)        0.673   u_amber/u_execute/u_barrel_shift/Mmux_n073510
    SLICE_X25Y76.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux__n0944341
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735103
    SLICE_X23Y67.B6           net (fanout=1)        0.917   u_amber/u_execute/u_barrel_shift/Mmux_n0735102
    SLICE_X23Y67.B            Tilo                  0.259   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735107
    SLICE_X23Y67.C4           net (fanout=1)        0.295   u_amber/u_execute/barrel_shift_out<13>
    SLICE_X23Y67.CMUX         Tilo                  0.313   u_amber/u_decode/o_alu_function<8>
                                                            u_amber/u_execute/u_alu/Mmux_b_not51
    DSP48_X0Y16.B13           net (fanout=3)        0.928   u_amber/u_execute/u_alu/b_not<13>
    DSP48_X0Y16.P2            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y62.D6           net (fanout=1)        0.793   u_amber/u_execute/u_alu/fadder_out<2>
    SLICE_X13Y62.D            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>1
    SLICE_X13Y62.C6           net (fanout=1)        0.118   u_amber/u_execute/u_alu/o_out<2>
    SLICE_X13Y62.C            Tilo                  0.259   u_amber/u_execute/o_write_data<1>
                                                            u_amber/u_execute/u_alu/o_out<2>2
    SLICE_X13Y61.B6           net (fanout=5)        0.461   u_amber/u_execute/alu_out<2>
    SLICE_X13Y61.B            Tilo                  0.259   u_amber/u_execute/Mmux_reg_write_nxt291
                                                            u_amber/u_execute/Mmux__n04167_A233
    SLICE_X12Y60.AX           net (fanout=1)        0.553   u_amber/u_execute/Mmux__n04167_rs_A<2>
    SLICE_X12Y60.COUT         Taxcy                 0.225   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y48.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y48.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address61
    RAMB8_X0Y27.ADDRBRDADDR10 net (fanout=32)       1.435   u_amber/u_fetch/u_cache/data_address<5>
    RAMB8_X0Y27.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.231ns (8.075ns logic, 14.156ns route)
                                                            (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_amber/u_execute/status_bits_mode_rds_oh_1 (FF)
  Destination:          u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer (RAM)
  Requirement:          22.500ns
  Data Path Delay:      22.149ns (Levels of Logic = 19)
  Clock Path Skew:      -0.042ns (0.589 - 0.631)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 22.500ns
  Clock Uncertainty:    0.100ns

  Clock Uncertainty:          0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_amber/u_execute/status_bits_mode_rds_oh_1 to u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X17Y79.CQ           Tcko                  0.391   u_amber/u_execute/status_bits_mode_rds_oh<2>_REPLICA_46
                                                            u_amber/u_execute/status_bits_mode_rds_oh_1
    SLICE_X17Y80.B1           net (fanout=56)       0.671   u_amber/u_execute/status_bits_mode_rds_oh<1>
    SLICE_X17Y80.B            Tilo                  0.259   u_amber/u_execute/u_register_bank/r7<3>
                                                            u_amber/u_execute/u_register_bank/mux38411
    SLICE_X17Y78.A5           net (fanout=2)        0.385   u_amber/u_execute/u_register_bank/mux3841
    SLICE_X17Y78.AMUX         Tilo                  0.313   u_amber/u_execute/u_register_bank/r1<3>
                                                            u_amber/u_execute/u_register_bank/mux38412_REPLICA_202
    SLICE_X18Y79.A5           net (fanout=1)        0.749   u_amber/u_execute/u_register_bank/mux38412_REPLICA_202
    SLICE_X18Y79.BMUX         Topab                 0.370   u_amber/u_decode/o_rm_sel<1>_REPLICA_101
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_4
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7
                                                            u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8
    SLICE_X27Y78.D2           net (fanout=12)       1.082   u_amber/u_execute/u_register_bank/o_rs<0>1
    SLICE_X27Y78.D            Tilo                  0.259   u_amber/u_execute/shift_amount<0>
                                                            u_amber/u_execute/Mmux_shift_amount11
    SLICE_X20Y78.D6           net (fanout=87)       0.693   u_amber/u_execute/shift_amount<0>
    SLICE_X20Y78.D            Tilo                  0.205   u_amber/u_decode/o_rds_sel<2>_REPLICA_117
                                                            u_amber/u_execute/u_barrel_shift/Mmux__n1004_6
    SLICE_X25Y83.B6           net (fanout=8)        0.836   u_amber/u_execute/u_barrel_shift/Mmux__n0956_7
    SLICE_X25Y83.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out24
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out1131
    SLICE_X25Y83.C6           net (fanout=2)        0.293   u_amber/u_execute/u_barrel_shift/i_shift_amount<2>_mmx_out113
    SLICE_X25Y83.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out24
                                                            u_amber/u_execute/u_barrel_shift/i_shift_amount<3>281
    SLICE_X25Y74.C6           net (fanout=3)        0.967   u_amber/u_execute/u_barrel_shift/i_shift_amount<3>_mmx_out62
    SLICE_X25Y74.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735561
    SLICE_X25Y74.D5           net (fanout=1)        0.209   u_amber/u_execute/u_barrel_shift/Mmux_n073556
    SLICE_X25Y74.D            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735562
    SLICE_X23Y72.C6           net (fanout=1)        0.493   u_amber/u_execute/u_barrel_shift/Mmux_n0735561
    SLICE_X23Y72.C            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735563
    SLICE_X23Y72.B6           net (fanout=1)        0.285   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
    SLICE_X23Y72.B            Tilo                  0.259   u_amber/u_execute/u_barrel_shift/Mmux_n0735562
                                                            u_amber/u_execute/u_barrel_shift/Mmux_n0735565
    SLICE_X23Y65.C6           net (fanout=3)        0.696   u_amber/u_execute/barrel_shift_out<5>
    SLICE_X23Y65.C            Tilo                  0.259   u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
                                                            u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
    DSP48_X0Y16.B5            net (fanout=1)        0.920   u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204
    DSP48_X0Y16.P3            Tdspdo_B_P            3.123   u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
                                                            u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48
    SLICE_X13Y68.C6           net (fanout=1)        1.003   u_amber/u_execute/u_alu/fadder_out<3>
    SLICE_X13Y68.C            Tilo                  0.259   u_amber/u_execute/u_alu/a<3>
                                                            u_amber/u_execute/u_alu/o_out<3>1
    SLICE_X12Y68.B6           net (fanout=1)        0.279   u_amber/u_execute/u_alu/o_out<3>
    SLICE_X12Y68.B            Tilo                  0.205   u_amber/u_execute/status_bits_flags_nxt<2>11
                                                            u_amber/u_execute/u_alu/o_out<3>2
    SLICE_X12Y60.B5           net (fanout=4)        0.831   u_amber/u_execute/alu_out<3>
    SLICE_X12Y60.COUT         Topcyb                0.375   u_amber/u_execute/Mmux__n04167_rs_cy<5>
                                                            u_amber/u_execute/Mmux__n04167_A263
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.CIN          net (fanout=1)        0.003   u_amber/u_execute/Mmux__n04167_rs_cy<5>
    SLICE_X12Y61.DMUX         Tcind                 0.272   u_amber/u_execute/Mmux__n04167_rs_cy<9>
                                                            u_amber/u_execute/Mmux__n04167_rs_cy<9>
    SLICE_X17Y48.C5           net (fanout=2)        1.390   u_amber/u_execute/Mmux__n04167_split<9>
    SLICE_X17Y48.C            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/source_sel<1>511
    SLICE_X17Y48.D5           net (fanout=2)        0.217   u_amber/u_fetch/u_cache/source_sel<1>51
    SLICE_X17Y48.D            Tilo                  0.259   u_amber/u_fetch/u_cache/data_address<5>
                                                            u_amber/u_fetch/u_cache/Mmux_data_address61
    RAMB8_X0Y27.ADDRBRDADDR10 net (fanout=32)       1.435   u_amber/u_fetch/u_cache/data_address<5>
    RAMB8_X0Y27.CLKBRDCLK     Trcck_ADDRB           0.350   u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
                                                            u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer
    ------------------------------------------------------  ---------------------------
    Total                                          22.149ns (8.712ns logic, 13.437ns route)
                                                            (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_clocks_resets_pll_clk = PERIOD TIMEGRP "u_clocks_resets_pll_clk"
        TS_PLL_CLK / 0.222222222 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.376ns (period - min period limit)
  Period: 22.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer/CLKAWRCLK
  Logical resource: u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer/CLKAWRCLK
  Location pin: RAMB8_X1Y24.CLKAWRCLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 19.376ns (period - min period limit)
  Period: 22.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer/CLKBRDCLK
  Logical resource: u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer/CLKBRDCLK
  Location pin: RAMB8_X1Y24.CLKBRDCLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 19.376ns (period - min period limit)
  Period: 22.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: boot_mem32.u_boot_mem/u_mem/u_sram0/CLKA
  Logical resource: boot_mem32.u_boot_mem/u_mem/u_sram0/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 19.376ns (period - min period limit)
  Period: 22.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: boot_mem32.u_boot_mem/u_mem/u_sram1/CLKA
  Logical resource: boot_mem32.u_boot_mem/u_mem/u_sram1/CLKA
  Location pin: RAMB16_X0Y30.CLKA
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 19.376ns (period - min period limit)
  Period: 22.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: boot_mem32.u_boot_mem/u_mem/u_sram2/CLKA
  Logical resource: boot_mem32.u_boot_mem/u_mem/u_sram2/CLKA
  Location pin: RAMB16_X1Y34.CLKA
  Clock network: sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = 
PERIOD TIMEGRP         "u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" 
TS_PLL_CLK /         0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11558 paths analyzed, 1156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.723ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X50Y92.CE), 150 paths
--------------------------------------------------------------------------------
Slack:                  1.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.628ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.CQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X51Y91.C3      net (fanout=6)        1.044   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.628ns (2.554ns logic, 6.074ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  1.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.540ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.239 - 0.254)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.BQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X51Y91.C4      net (fanout=2)        0.917   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.540ns (2.593ns logic, 5.947ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  1.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.342ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.AQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X51Y91.A3      net (fanout=6)        1.190   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X51Y91.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X48Y91.B3      net (fanout=1)        0.551   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X48Y91.B       Tilo                  0.203   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14
    SLICE_X45Y90.D1      net (fanout=2)        0.947   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.342ns (2.185ns logic, 6.157ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  1.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.193ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.239 - 0.254)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.DMUX    Tshcko                0.488   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X51Y91.C6      net (fanout=2)        0.529   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.193ns (2.634ns logic, 5.559ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  1.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.196ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.BQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X51Y91.C1      net (fanout=6)        0.612   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.196ns (2.554ns logic, 5.642ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (SLICE_X50Y92.CE), 150 paths
--------------------------------------------------------------------------------
Slack:                  1.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.607ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.CQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X51Y91.C3      net (fanout=6)        1.044   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.314   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.607ns (2.533ns logic, 6.074ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  1.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.519ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.239 - 0.254)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.BQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X51Y91.C4      net (fanout=2)        0.917   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.314   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.519ns (2.572ns logic, 5.947ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  1.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.321ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.AQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X51Y91.A3      net (fanout=6)        1.190   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X51Y91.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X48Y91.B3      net (fanout=1)        0.551   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X48Y91.B       Tilo                  0.203   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14
    SLICE_X45Y90.D1      net (fanout=2)        0.947   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.314   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.321ns (2.164ns logic, 6.157ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  1.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.172ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.239 - 0.254)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.DMUX    Tshcko                0.488   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X51Y91.C6      net (fanout=2)        0.529   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.314   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.172ns (2.613ns logic, 5.559ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  1.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.175ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.BQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X51Y91.C1      net (fanout=6)        0.612   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.314   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.175ns (2.533ns logic, 5.642ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (SLICE_X50Y92.CE), 150 paths
--------------------------------------------------------------------------------
Slack:                  1.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.589ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.CQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X51Y91.C3      net (fanout=6)        1.044   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.296   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.589ns (2.515ns logic, 6.074ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  1.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.501ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.239 - 0.254)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.BQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X51Y91.C4      net (fanout=2)        0.917   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.296   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.501ns (2.554ns logic, 5.947ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  1.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.303ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.AQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X51Y91.A3      net (fanout=6)        1.190   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X51Y91.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X48Y91.B3      net (fanout=1)        0.551   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X48Y91.B       Tilo                  0.203   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14
    SLICE_X45Y90.D1      net (fanout=2)        0.947   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.296   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.303ns (2.146ns logic, 6.157ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  1.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.154ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.239 - 0.254)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.DMUX    Tshcko                0.488   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X51Y91.C6      net (fanout=2)        0.529   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.296   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.154ns (2.595ns logic, 5.559ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  1.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.157ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.151 - 0.158)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.BQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X51Y91.C1      net (fanout=6)        0.612   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CE      net (fanout=2)        0.740   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y92.CLK     Tceck                 0.296   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.157ns (2.515ns logic, 5.642ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (SLICE_X50Y91.CE), 150 paths
--------------------------------------------------------------------------------
Slack:                  1.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.423ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.CQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X51Y91.C3      net (fanout=6)        1.044   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CE      net (fanout=2)        0.535   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.423ns (2.554ns logic, 5.869ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  1.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.335ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.237 - 0.254)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.BQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X51Y91.C4      net (fanout=2)        0.917   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CE      net (fanout=2)        0.535   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.335ns (2.593ns logic, 5.742ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  1.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.137ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.AQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X51Y91.A3      net (fanout=6)        1.190   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X51Y91.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X48Y91.B3      net (fanout=1)        0.551   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X48Y91.B       Tilo                  0.203   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14
    SLICE_X45Y90.D1      net (fanout=2)        0.947   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CE      net (fanout=2)        0.535   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.137ns (2.185ns logic, 5.952ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  1.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.988ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.237 - 0.254)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.DMUX    Tshcko                0.488   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X51Y91.C6      net (fanout=2)        0.529   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CE      net (fanout=2)        0.535   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.988ns (2.634ns logic, 5.354ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.991ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.BQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X51Y91.C1      net (fanout=6)        0.612   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CE      net (fanout=2)        0.535   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CLK     Tceck                 0.335   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.991ns (2.554ns logic, 5.437ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (SLICE_X50Y91.CE), 150 paths
--------------------------------------------------------------------------------
Slack:                  1.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.403ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.CQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X51Y91.C3      net (fanout=6)        1.044   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CE      net (fanout=2)        0.535   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CLK     Tceck                 0.315   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      8.403ns (2.534ns logic, 5.869ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  1.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.315ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.237 - 0.254)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.BQ      Tcko                  0.447   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X51Y91.C4      net (fanout=2)        0.917   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CE      net (fanout=2)        0.535   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CLK     Tceck                 0.315   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      8.315ns (2.573ns logic, 5.742ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  1.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.117ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.AQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X51Y91.A3      net (fanout=6)        1.190   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X51Y91.A       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X48Y91.B3      net (fanout=1)        0.551   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X48Y91.B       Tilo                  0.203   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14
    SLICE_X45Y90.D1      net (fanout=2)        0.947   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CE      net (fanout=2)        0.535   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CLK     Tceck                 0.315   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      8.117ns (2.165ns logic, 5.952ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  1.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.968ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.237 - 0.254)
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y92.DMUX    Tshcko                0.488   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X51Y91.C6      net (fanout=2)        0.529   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CE      net (fanout=2)        0.535   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CLK     Tceck                 0.315   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.968ns (2.614ns logic, 5.354ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  1.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.971ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         u_ddr3/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_ddr3/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.088ns

  Clock Uncertainty:          0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.160ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.BQ      Tcko                  0.408   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X51Y91.C1      net (fanout=6)        0.612   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X51Y91.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X51Y90.C1      net (fanout=1)        0.580   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X51Y90.C       Tilo                  0.259   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.D5      net (fanout=1)        0.209   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X51Y90.DMUX    Tilo                  0.313   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X45Y90.D3      net (fanout=3)        0.772   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X45Y90.D       Tilo                  0.259   u_uart0/rx_fifo_11
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211
    SLICE_X38Y92.B4      net (fanout=4)        0.952   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21
    SLICE_X38Y92.B       Tilo                  0.203   N322
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A1      net (fanout=2)        0.946   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212
    SLICE_X45Y91.A       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0
    SLICE_X45Y91.B3      net (fanout=1)        0.831   N320
    SLICE_X45Y91.B       Tilo                  0.259   u_uart0/rx_fifo_112
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CE      net (fanout=2)        0.535   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv
    SLICE_X50Y91.CLK     Tceck                 0.315   u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.971ns (2.534ns logic, 5.437ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_PLL_CLK /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: u_ddr3/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: u_ddr3/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: u_ddr3/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: u_ddr3/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK
  Location pin: SLICE_X40Y92.CLK
  Clock network: u_ddr3/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1/CK
  Location pin: SLICE_X40Y92.CLK
  Clock network: u_ddr3/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2/CK
  Location pin: SLICE_X40Y92.CLK
  Clock network: u_ddr3/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr3_memc3_infrastructure_inst_clk_2x_180 = PERIOD 
TIMEGRP         "u_ddr3_memc3_infrastructure_inst_clk_2x_180" TS_PLL_CLK / 4 
PHASE         0.625 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "u_ddr3_memc3_infrastructure_inst_clk_2x_180" TS_PLL_CLK / 4 PHASE
        0.625 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.250ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: u_ddr3/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr3_memc3_infrastructure_inst_clk_2x_0 = PERIOD 
TIMEGRP         "u_ddr3_memc3_infrastructure_inst_clk_2x_0" TS_PLL_CLK / 4 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "u_ddr3_memc3_infrastructure_inst_clk_2x_0" TS_PLL_CLK / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.250ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: u_ddr3/c3_sysclk_2x
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PLL_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PLL_CLK                     |      5.000ns|      2.800ns|      4.996ns|            0|            0|            0|   3069525998|
| TS_u_clocks_resets_pll_clk    |     22.500ns|     22.453ns|          N/A|            0|            0|   3069514440|            0|
| TS_u_ddr3_memc3_infrastructure|     10.000ns|      8.723ns|          N/A|            0|            0|        11558|            0|
| _inst_mcb_drp_clk_bufg_in     |             |             |             |             |             |             |             |
| TS_u_ddr3_memc3_infrastructure|      1.250ns|      1.249ns|          N/A|            0|            0|            0|            0|
| _inst_clk_2x_180              |             |             |             |             |             |             |             |
| TS_u_ddr3_memc3_infrastructure|      1.250ns|      1.249ns|          N/A|            0|            0|            0|            0|
| _inst_clk_2x_0                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock brd_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brd_clk_n      |   22.453|         |         |         |
brd_clk_p      |   22.453|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brd_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brd_clk_n      |   22.453|         |         |         |
brd_clk_p      |   22.453|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mrx_clk_pad_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mrx_clk_pad_i  |   10.782|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mtx_clk_pad_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mtx_clk_pad_i  |    9.475|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3069631868 paths, 0 nets, and 41832 connections

Design statistics:
   Minimum period:  22.453ns{1}   (Maximum frequency:  44.537MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar  7 13:09:36 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 270 MB



