irq_set_chip_and_handler	,	F_112
mpic_init_sys	,	F_172
IRQ_SET_MASK_OK_NOCOPY	,	V_141
CPU_INTACK	,	V_244
virq	,	V_142
"%s: disable_irq: %d (src %d)\n"	,	L_15
get_hard_smp_processor_id	,	F_63
VECPRI_SENSE_MASK	,	V_140
protected	,	V_153
cpu_online_mask	,	V_99
MPIC_VECPRI_PRIORITY_SHIFT	,	V_220
HT_MSI_ADDR_LO_MASK	,	V_74
machine_is	,	F_120
VECPRI_VECTOR_MASK	,	V_144
vecprio	,	V_257
PCI_FUNC	,	F_51
ARRAY_SIZE	,	F_118
unlikely	,	F_149
mpics	,	V_212
ipi	,	V_15
KERN_WARNING	,	V_243
MPIC_VECPRI_SENSE_EDGE	,	V_138
__devinit	,	T_9
soff	,	V_51
MPIC_GREG_GLOBAL_CONF_1_CLK_RATIO	,	F_141
MPIC_GREG_GLOBAL_CONF_1_CLK_RATIO_MASK	,	V_230
hc_irq	,	V_158
"protected-sources"	,	L_31
size	,	V_39
CONFIG_SMP	,	F_109
CPU_EOI	,	V_108
of_node	,	V_147
mpic_type_to_vecpri	,	F_101
"mpic: set_irq_type(mpic:@%p,virq:%d,src:0x%x,type:0x%x)\n"	,	L_19
test_bit	,	F_108
mpic_access_dcr	,	V_9
mpic_unmask_ipi	,	F_90
mpic_irq_read	,	F_81
MPIC_SINGLE_DEST_CPU	,	V_116
MPIC_LARGE_VECTORS	,	V_180
"%s: end_irq: %d\n"	,	L_16
_mpic_map_dcr	,	F_25
mpic_ipi_read	,	F_92
"shutdown_ht_interrupt(0x%x)\n"	,	L_4
mpic_unmask_tm	,	F_95
IRQ_DESTINATION	,	V_117
cpu_all_mask	,	V_95
chip	,	V_151
smp_mpic_setup_cpu	,	F_166
d	,	V_107
h	,	V_146
map_mpic_senses	,	V_166
i	,	V_79
irq	,	V_80
loops	,	V_110
"mpic: Initializing for %d sources\n"	,	L_41
l	,	V_87
smp_request_message_ipi	,	F_160
n	,	V_81
smp_mpic_probe	,	F_164
ct	,	V_161
r	,	V_44
s	,	V_89
v	,	V_228
mpic_setup_this_cpu	,	F_143
phys_addr_t	,	T_2
PCI_STATUS	,	V_91
isu_reg0_shadow	,	V_37
" has %d irqs\n"	,	L_9
GREG_SPURIOUS	,	V_222
mpic_map	,	F_29
vdid	,	V_78
tmregs	,	V_25
irq_linear_revmap	,	F_151
senses	,	V_135
isu	,	V_28
_mpic_ipi_read	,	F_12
devbase	,	V_60
HT_MSI_FLAGS_FIXED	,	V_72
reg	,	V_8
mpic_unmask_irq	,	F_78
intspec	,	V_162
MPIC_NO_PTHROU_DIS	,	V_223
do_round_robin	,	V_98
isu_num	,	V_214
mpic_irq_write	,	F_80
"fsl,mpic"	,	L_30
cpumask_first_and	,	F_62
count	,	V_217
mpic_startup_ht_irq	,	F_87
GREG_BASE	,	V_189
MPIC_VECPRI_MASK	,	V_35
MPIC_GREG_FEATURE_LAST_CPU_SHIFT	,	V_201
TIMER_VECTOR_PRI	,	V_23
CPU_CURRENT_TASK_PRI	,	V_218
raw_spin_lock	,	F_38
fixup	,	V_49
mpic_tm_read	,	F_97
mpic_scan_ht_pics	,	F_53
MPIC_FSL	,	V_167
mpic_is_ipi	,	F_66
VECPRI_POLARITY_NEGATIVE	,	V_124
intsize	,	V_163
mpic_cpu_read	,	F_77
MPIC_GREG_GLOBAL_CONF_1	,	V_229
mpic_suspend_one	,	F_168
mpic_processor_id	,	F_1
out_le32	,	F_11
GREG_IPI_STRIDE	,	V_19
mpic_primary	,	V_213
le32_to_cpu	,	F_33
kmalloc	,	F_139
"%s: teardown_this_cpu(%d)\n"	,	L_44
mpic_get_irq	,	F_153
HT_CAPTYPE_MSI_MAPPING	,	V_70
CPU_IPI_DISPATCH_0	,	V_251
isu_size	,	V_169
spurious_vec	,	V_152
IRQ_BASE	,	V_207
__ilog2	,	F_131
cpu_possible_mask	,	V_254
mpic_from_irq_data	,	F_74
PCI_CAP_LIST_NEXT	,	V_65
register_syscore_ops	,	F_173
pr_debug	,	F_119
hw_set	,	V_186
powermac	,	V_168
irq_set_affinity	,	V_175
vers	,	V_171
MPIC_GREG_FEATURE_LAST_SRC_SHIFT	,	V_204
fixups	,	V_47
irq_set_chip_data	,	F_111
hw	,	V_148
MPIC_GREG_GCONF_COREINT	,	V_195
raw_spin_unlock_irqrestore	,	F_45
MPIC_BROKEN_IPI	,	V_20
tmp	,	V_57
of_device_is_compatible	,	F_123
id	,	V_66
irq_get_chip_data	,	F_65
MPIC_GREG_FEATURE_VERSION_MASK	,	V_211
irq_rover	,	V_96
"disabled"	,	L_7
"mpic: xlate (%d cells: 0x%08x 0x%08x) to line 0x%lx sense 0x%x\n"	,	L_27
bits	,	V_183
index	,	V_52
mpic_physmask	,	F_69
"%p: %s: enable_irq: %d (src %d)\n"	,	L_13
MPIC_CPU_TASKPRI_MASK	,	V_239
cpumask_first	,	F_61
MPIC_GREG_GCONF_NO_BIAS	,	V_226
mpic_ht_end_irq	,	F_36
VECPRI_POLARITY_MASK	,	V_139
mpic_set_clk_ratio	,	F_140
flow_type	,	V_128
smp_ipi_name	,	V_248
IRQ_TYPE_LEVEL_HIGH	,	V_125
mpic_cpu_get_priority	,	F_144
cfgspace	,	V_83
irq_data	,	V_106
"HT PIC index 0x%x, irq 0x%x, tmp: %08x\n"	,	L_10
_mpic_ipi_write	,	F_14
"mpic: Setting up MPIC \"%s\" version %s at %llx,"	,	L_38
mpic_set_serial_int	,	F_142
"SMP %d: smp_message_pass: unknown msg %d\n"	,	L_49
"mpic:   - HT:%02x.%x %s MSI mapping found @ 0x%llx\n"	,	L_5
CONFIG_PPC_DCR	,	F_4
IRQ_TYPE_NONE	,	V_134
mpic_set_destination	,	F_105
NO_IRQ	,	V_242
u16	,	T_7
"mpic: Resetting\n"	,	L_33
vnew	,	V_131
mpic_is_tm	,	F_68
"mpic: mapping as IPI\n"	,	L_23
clock_ratio	,	V_227
mpic_scan_ht_msi	,	F_48
MPIC_USES_DCR	,	V_43
cpuid	,	V_94
mpic_write	,	F_31
mpic_get_mcirq	,	F_157
mpic_reg_type	,	V_5
IRQ_TYPE_EDGE_RISING	,	V_119
CPU_BASE	,	V_205
"mpic: Setting up HT PICs workarounds for U3/U4\n"	,	L_11
PCI_VENDOR_ID	,	V_88
irqhost	,	V_208
mpic_infos	,	V_187
DEBUG_LOW	,	F_148
isus	,	V_33
nr_cpu_ids	,	V_100
mpic_startup_ht_interrupt	,	F_41
mpic_mask_tm	,	F_98
HT_MSI_FLAGS	,	V_71
virq_to_hw	,	F_67
out_flags	,	V_165
GREG_PROCESSOR_INIT	,	V_256
IRQ_VECTOR_PRI	,	V_112
mpic_tm_chip	,	V_178
vecpri	,	V_129
irq_set_irq_type	,	F_115
IRQ_TYPE_EDGE_FALLING	,	V_122
mpic_ipi_chip	,	V_177
handle_percpu_irq	,	V_155
IRQ_HOST_MAP_LINEAR	,	V_209
u32	,	T_1
mb	,	F_130
cpumask_equal	,	F_58
pir	,	V_255
distribute_irqs	,	V_237
_mpic_cpu_read	,	F_17
_mpic_irq_read	,	F_19
mpic_cpu_write	,	F_76
level	,	V_56
"startup_ht_interrupt(0x%x) index: %d\n"	,	L_3
irqd_set_trigger_type	,	F_103
cpu	,	V_2
mpic_set_default_senses	,	F_135
DEBUG_IPI	,	F_163
MPIC_GREG_GCONF_MCK	,	V_197
raw_spin_lock_irqsave	,	F_43
IRQ_TYPE_SENSE_MASK	,	V_118
"1.3"	,	L_36
"mpic: set_destination(mpic:@%p,virq:%d,src:%d,cpuid:0x%x)\n"	,	L_21
fixup_data	,	V_59
dhost	,	V_10
irq_count	,	V_132
KERN_INFO	,	V_45
_mpic_get_one_irq	,	F_147
vold	,	V_130
"mpic: mapping to irq chip @%p\n"	,	L_25
hc_ipi	,	V_154
_mpic_tm_write	,	F_16
mpic	,	V_1
DCR_MAP_OK	,	F_28
mpic_access_mmio_be	,	V_11
hc_tm	,	V_156
mpic_irq_set_priority	,	F_116
"1.2"	,	L_35
"mpic: Detected reversed IPI registers\n"	,	L_2
"%s: timeout on hwirq %u\n"	,	L_14
"enabled"	,	L_6
irq_chip	,	V_150
mpic_reset_core	,	F_167
mpic_host_xlate	,	F_117
"smp_mpic_probe()...\n"	,	L_51
cpumask_bits	,	F_100
writel	,	F_37
src	,	V_102
MPIC_ENABLE_MCK	,	V_196
ipi_vecs	,	V_103
writeb	,	F_39
CPU_IPI_DISPATCH_STRIDE	,	V_252
dbasep	,	V_42
u64	,	T_6
physmask	,	V_250
MPIC_INFO	,	F_13
isu_mask	,	V_31
MPIC_GET_REGSET	,	F_127
TIMER_BASE	,	V_190
"1.0"	,	L_34
NR_CPUS	,	V_105
psize	,	V_182
"pic-no-reset"	,	L_28
"nr_cpus: %d\n"	,	L_52
MPIC_NO_RESET	,	V_160
applebase	,	V_50
mpic_shutdown_ht_irq	,	F_88
PCI_CAPABILITY_LIST	,	V_64
CONFIG_MPIC_U3_HT_IRQS	,	F_114
"%s: setup_this_cpu(%d)\n"	,	L_43
devfn	,	V_61
IRQ_TYPE_LEVEL_LOW	,	V_127
rb	,	V_7
secondary	,	V_240
node	,	V_41
"mpic:   - HT:%02x.%x [0x%02x] vendor %04x device %04x"	,	L_8
irq_rover_lock	,	V_97
_mpic_irq_write	,	F_21
paddr	,	V_173
"%s: enable_tm: %d (tm %d)\n"	,	L_18
GFP_KERNEL	,	V_84
fixup_lock	,	V_54
CONFIG_PM	,	F_46
mpic_resume_one	,	F_170
IRQ_STRIDE	,	V_34
"MPIC flags: %x\n"	,	L_42
dcr_write	,	F_9
reg_type	,	V_16
MPIC_VECPRI_PRIORITY_MASK	,	V_235
device_node	,	V_40
GREG_IPI_VECTOR_PRI_0	,	V_18
irq_hw_number_t	,	T_8
min	,	F_70
pos	,	V_62
irq_data_get_irq_chip_data	,	F_72
BUG	,	F_128
MPIC_GREG_GCONF_RESET	,	V_193
mpic_assign_isu	,	F_134
HT_MSI_ADDR_LO	,	V_73
HT_CAPTYPE_IRQ	,	V_82
vector	,	V_143
MPIC_GREG_GCONF_8259_PTHROU_DIS	,	V_224
" max %d CPUs\n"	,	L_39
cpumask	,	V_93
mpic_lock	,	V_232
u8	,	T_4
mpic_init	,	F_136
DEBUG_IRQ	,	F_84
mpic_reg_bank	,	V_6
mpic_end_ipi	,	F_94
dcr_read	,	F_5
tm	,	V_22
smp_processor_id	,	F_162
"%s: get_one_irq(reg 0x%x): %d\n"	,	L_45
"Failed to map %s\n"	,	L_48
greg_feature	,	V_170
OF_BAD_ADDR	,	V_188
__iomem	,	T_5
source	,	V_46
irq_choose_cpu	,	F_57
smp_mpic_message_pass	,	F_161
dest	,	V_258
senses_count	,	V_136
mpic_suspend	,	F_169
mpic_tm_write	,	F_96
mpic_set_irq_type	,	F_102
GREG_GLOBAL_CONF_0	,	V_192
"mpic: map virq %d, hwirq 0x%lx\n"	,	L_22
prio	,	V_238
MPIC_GREG_FEATURE_LAST_CPU_MASK	,	V_200
printk_ratelimited	,	F_150
isu_first	,	V_215
BITS_TO_LONGS	,	F_124
MPIC_GREG_FEATURE_LAST_SRC_MASK	,	V_203
mpic_from_irq	,	F_73
gregs	,	V_21
pri	,	V_234
"dcr-reg"	,	L_1
PCI_CAP_ID_HT	,	V_68
mpic_host_ops	,	V_210
raw_spin_lock_init	,	F_55
CONFIG_MPIC_BROKEN_REGREAD	,	F_20
ioremap	,	F_23
CPU_MCACK	,	V_246
_mpic_read	,	F_3
mapsize	,	V_184
mpic_pasemi_msi_init	,	F_138
name	,	V_111
idx	,	V_30
next	,	V_90
BUG_ON	,	F_24
mpic_teardown_this_cpu	,	F_146
printk	,	F_34
cpuregs	,	V_26
VECPRI_SENSE_EDGE	,	V_120
irq_alloc_host	,	F_132
MPIC_MAX_ISU	,	V_216
mpic_end_irq	,	F_83
mpic_find	,	F_64
kzalloc	,	F_54
"%s: enable_ipi: %d (ipi %d)\n"	,	L_17
host_data	,	V_149
MPIC_BIG_ENDIAN	,	V_181
_mpic_map_mmio	,	F_22
mask	,	V_53
VECPRI_SENSE_LEVEL	,	V_126
irqd_is_level_type	,	F_86
mpic_access_mmio_le	,	V_13
of_translate_address	,	F_129
HT_MSI_FLAGS_ENABLE	,	V_77
mpic_read	,	F_32
"mpic: set_vector(mpic:@%p,virq:%d,src:%d,vector:0x%x)\n"	,	L_20
DEFINE_RAW_SPINLOCK	,	F_59
intvec_top	,	V_172
MPIC_PRIMARY	,	V_4
num_sources	,	V_179
mpic_cpu_set_priority	,	F_145
base	,	V_12
mpic_from_ipi	,	F_71
mpic_irq_chip	,	V_174
_mpic_tm_read	,	F_15
out_be32	,	F_10
GREG_FEATURE_0	,	V_198
MPIC_VECPRI_ACTIVITY	,	V_36
mpic_test_broken_ipi	,	F_30
"mpic: mapping as timer\n"	,	L_24
"%s: send_ipi(ipi_no: %d)\n"	,	L_50
MPIC_U3_HT_IRQS	,	V_221
timer_vecs	,	V_104
mpic_set_vector	,	F_104
mpic_mask_irq	,	F_82
HT_5BIT_CAP_MASK	,	V_69
enable	,	V_231
cpumask_weight	,	F_165
phys_addr	,	V_38
MPIC_VECPRI_POLARITY_POSITIVE	,	V_137
val	,	V_32
hc_ht_irq	,	V_159
CONFIG_BOOKE	,	F_155
mpic_irq_fixup	,	V_48
"reg"	,	L_32
"big-endian"	,	L_29
_mpic_cpu_write	,	F_18
in_be32	,	F_6
TIMER_STRIDE	,	V_24
PCI_HEADER_TYPE	,	V_86
mpic_alloc	,	F_122
mpic_set_affinity	,	F_99
__func__	,	V_114
force	,	V_115
PCI_CAP_LIST_ID	,	V_67
irq_host	,	V_145
out_hwirq	,	V_164
psrc	,	V_185
mpic_unmask_ht_irq	,	F_85
CPU_STRIDE	,	V_206
flags	,	V_3
of_get_property	,	F_26
mfspr	,	F_156
src_no	,	V_27
"%s: Got protected source %d !\n"	,	L_46
IRQ_TYPE_EDGE_BOTH	,	V_123
mpic_irq_ht_chip	,	V_176
mpic_shutdown_ht_interrupt	,	F_47
VECPRI_POLARITY_POSITIVE	,	V_121
mpic_scan_ht_pic	,	F_52
CONFIG_MPIC_WEIRD	,	F_126
"%s: unknown irq type %u\n"	,	L_26
EINVAL	,	V_133
mpic_host_map	,	F_107
mpic_request_ipis	,	F_158
PCI_SLOT	,	F_50
__init	,	T_3
MPIC_GREG_GLOBAL_CONF_1_SIE	,	V_233
SPRN_EPR	,	V_245
NUM_ISA_INTERRUPTS	,	V_101
hdr_type	,	V_85
num_cpus	,	V_199
msg	,	V_249
data	,	V_55
msk	,	V_236
cpumask_next	,	F_60
irq_set_default_host	,	F_133
DBG	,	F_42
"mpic: ISU size: %d, shift: %d, mask: %x\n"	,	L_40
mpic_end_ht_irq	,	F_89
"mpic: requesting IPIs...\n"	,	L_47
mpic_msi_reserve_hwirq	,	F_113
mpic_get_coreint_irq	,	F_154
MPIC_WANTS_RESET	,	V_191
MPIC_SPV_EOI	,	V_241
mpic_get_one_irq	,	F_152
__set_bit	,	F_125
mpic_syscore_ops	,	V_259
"devfn %x, l: %x\n"	,	L_12
dcr_map	,	F_27
hard_smp_processor_id	,	F_2
offset	,	V_17
handle_fasteoi_irq	,	V_157
MPIC_NO_BIAS	,	V_225
irq_create_mapping	,	F_159
MPIC_ENABLE_COREINT	,	V_194
mpic_reset_prohibited	,	F_121
CPU_WHOAMI	,	V_109
nr_cpus	,	V_253
mpic_is_ht_interrupt	,	F_35
mpic_resume	,	F_171
TIMER_DESTINATION	,	V_219
PCI_STATUS_CAP_LIST	,	V_92
raw_spin_unlock	,	F_40
"&lt;unknown&gt;"	,	L_37
irqd_to_hwirq	,	F_79
readw	,	F_56
mpic_mask_ipi	,	F_93
HT_MSI_ADDR_HI	,	V_75
mpic_eoi	,	F_75
vipi	,	V_247
addr	,	V_63
value	,	V_14
isu_shift	,	V_29
save_data	,	V_58
in_le32	,	F_7
readl	,	F_44
WARN_ON	,	F_110
_mpic_write	,	F_8
mpic_ipi_write	,	F_91
MPIC_BROKEN_FRR_NIRQS	,	V_202
KERN_ERR	,	V_113
mpic_u3msi_init	,	F_137
readb	,	F_49
mpic_host_match	,	F_106
KERN_DEBUG	,	V_76
