0.7
2020.2
May 22 2024
19:03:11
E:/Digital_Logic/Labs/Lab2/7SegmentLED/7SegmentLED/7SegmentLED.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
E:/Digital_Logic/Labs/Lab2/7SegmentLED/7SegmentLED/7SegmentLED.srcs/sources_1/new/SevenSegLED.sv,1757903640,systemVerilog,,,,SevenSegLED,,uvm,,,,,,
