library ieee;
use ieee.std_logic_1164.all;

entity sumador_2_bits is
	port(
		A_i_v, B_i_v : in std_logic_vector(7 downto 0);
		Carry_i  : in std_logic;
		Carry_o  : out std_logic;
		S_o_v 	: out std_logic_vector(7 downto 0)
	);
end sumador_2_bits;

architecture Behavioral of sumador_2_bits is

	signal S_carry_v: std_logic_vector(6 downto 0) := "0000000";

	component sumador_1_bit is
	port (
		A_i, B_i, Carry_i : in std_logic;
		Carry_o, S_o 		: out std_logic
	);
	end component;
	
begin

	sum_1: sumador_1_bit 
		port map(
			A_i 	  => A_i_v(0),
			B_i     => B_i_v(0),
			Carry_i => '0',
			Carry_o => S_carry_v(0),
			S_o 	  => S_o_v(0)
		);
		
	sum_2: sumador_1_bit 
		port map(
			A_i 	  => A_i_v(1),
			B_i     => B_i_v(1),
			Carry_i => S_carry_v(0),
			Carry_o => S_carry_v(1),
			S_o 	  => S_o_v(1)
		);
	sum_3: sumador_1_bit 
		port map(
			A_i 	  => A_i_v(2),
			B_i     => B_i_v(2),
			Carry_i => S_carry_v(1),
			Carry_o => S_carry_v(2),
			S_o 	  => S_o_v(2)
		);
		
	sum_4: sumador_1_bit 
		port map(
			A_i 	  => A_i_v(3),
			B_i     => B_i_v(3),
			Carry_i => S_carry_v(2),
			Carry_o => S_carry_v(3),
			S_o 	  => S_o_v(3)
		);
		
	sum_5: sumador_1_bit 
		port map(
			A_i 	  => A_i_v(4),
			B_i     => B_i_v(4),
			Carry_i => S_carry_v(3),
			Carry_o => S_carry_v(4),
			S_o 	  => S_o_v(4)
		);
		
	sum_6: sumador_1_bit 
		port map(
			A_i 	  => A_i_v(5),
			B_i     => B_i_v(5),
			Carry_i => S_carry_v(4),
			Carry_o => S_carry_v(5),
			S_o 	  => S_o_v(5)
		);
		
	sum_7: sumador_1_bit 
		port map(
			A_i 	  => A_i_v(6),
			B_i     => B_i_v(6),
			Carry_i => S_carry_v(5),
			Carry_o => S_carry_v(6),
			S_o 	  => S_o_v(6)
		);
		
	sum_8: sumador_1_bit 
		port map(
			A_i 	  => A_i_v(7),
			B_i     => B_i_v(7),
			Carry_i => S_carry_v(6),
			Carry_o => Carry_o,
			S_o 	  => S_o_v(7)
		);

end Behavioral;