// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition"

// DATE "10/23/2024 10:43:56"

// 
// Device: Altera 10CL025YU256I7G Package UFBGA256
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module hyperRAMcontroller (
	clk_50,
	dataChip,
	rwdsChip,
	clockChip,
	clockChipN,
	resetnChip,
	csChip,
	clockData,
	adrQueury,
	transactionLenQueury,
	rwFlagQueury,
	clockQueury,
	numInQueuryInfo,
	transferingStatusInfo,
	adrReadInfo,
	dataOutRamRead,
	adrReadRamRead,
	clkData,
	reset,
	clock200,
	clock200Shifted,
	clock400,
	dataInputFifoWrite,
	WreqFifoWrite);
input 	reg clk_50 ;
inout 	logic [7:0] dataChip ;
inout 	reg rwdsChip ;
output 	reg clockChip ;
output 	reg clockChipN ;
output 	reg resetnChip ;
output 	reg csChip ;
input 	reg clockData ;
input 	logic [22:0] adrQueury ;
input 	logic [10:0] transactionLenQueury ;
input 	reg rwFlagQueury ;
input 	reg clockQueury ;
output 	reg [6:0] numInQueuryInfo ;
output 	reg transferingStatusInfo ;
output 	reg [11:0] adrReadInfo ;
output 	logic [7:0] dataOutRamRead ;
input 	logic [11:0] adrReadRamRead ;
input 	reg clkData ;
input 	reg reset ;
output 	reg clock200 ;
output 	reg clock200Shifted ;
output 	reg clock400 ;
input 	logic [7:0] dataInputFifoWrite ;
input 	reg WreqFifoWrite ;

// Design Ports Information
// clockChip	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clockChipN	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetnChip	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// csChip	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// numInQueuryInfo[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// numInQueuryInfo[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// numInQueuryInfo[2]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// numInQueuryInfo[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// numInQueuryInfo[4]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// numInQueuryInfo[5]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// numInQueuryInfo[6]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// transferingStatusInfo	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadInfo[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadInfo[1]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadInfo[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadInfo[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadInfo[4]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadInfo[5]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadInfo[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadInfo[7]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadInfo[8]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadInfo[9]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadInfo[10]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadInfo[11]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOutRamRead[0]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOutRamRead[1]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOutRamRead[2]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOutRamRead[3]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOutRamRead[4]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOutRamRead[5]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOutRamRead[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataOutRamRead[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clkData	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock200	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock200Shifted	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock400	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataChip[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataChip[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataChip[2]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataChip[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataChip[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataChip[5]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataChip[6]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataChip[7]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rwdsChip	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clockData	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadRamRead[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadRamRead[1]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadRamRead[2]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadRamRead[3]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadRamRead[4]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadRamRead[5]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadRamRead[6]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadRamRead[7]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadRamRead[8]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadRamRead[9]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadRamRead[10]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrReadRamRead[11]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clockQueury	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rwFlagQueury	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WreqFifoWrite	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataInputFifoWrite[0]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataInputFifoWrite[1]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataInputFifoWrite[2]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataInputFifoWrite[3]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataInputFifoWrite[4]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataInputFifoWrite[5]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataInputFifoWrite[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataInputFifoWrite[7]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// transactionLenQueury[10]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// transactionLenQueury[9]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// transactionLenQueury[8]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// transactionLenQueury[7]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// transactionLenQueury[6]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// transactionLenQueury[5]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// transactionLenQueury[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// transactionLenQueury[3]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// transactionLenQueury[1]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// transactionLenQueury[2]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// transactionLenQueury[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[19]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[0]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[3]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[11]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[4]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[12]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[20]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[2]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[5]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[13]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[21]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[22]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[14]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[6]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[15]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[7]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[16]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[8]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[17]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[9]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[18]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adrQueury[10]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clkData~input_o ;
wire \rwdsChip~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_50~input_o ;
wire \hyperRamPll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \hyperRamDriver|fastCountNegedge[0]~11_combout ;
wire \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \hyperRamDriver|csCounter[0]~13_combout ;
wire \clk_50~inputclkctrl_outclk ;
wire \hyperRamDriver|fastCountNegedge[0]~12 ;
wire \hyperRamDriver|fastCountNegedge[1]~13_combout ;
wire \hyperRamDriver|fastCountNegedge[1]~14 ;
wire \hyperRamDriver|fastCountNegedge[2]~15_combout ;
wire \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \hyperRamDriver|fastCountNegedge[2]~16 ;
wire \hyperRamDriver|fastCountNegedge[3]~17_combout ;
wire \hyperRamDriver|fastCountNegedge[3]~18 ;
wire \hyperRamDriver|fastCountNegedge[4]~19_combout ;
wire \hyperRamDriver|fastCountNegedge[4]~20 ;
wire \hyperRamDriver|fastCountNegedge[5]~21_combout ;
wire \hyperRamDriver|fastCountNegedge[5]~22 ;
wire \hyperRamDriver|fastCountNegedge[6]~23_combout ;
wire \hyperRamDriver|fastCountNegedge[6]~24 ;
wire \hyperRamDriver|fastCountNegedge[7]~25_combout ;
wire \hyperRamDriver|fastCountNegedge[7]~26 ;
wire \hyperRamDriver|fastCountNegedge[8]~27_combout ;
wire \hyperRamDriver|fastCountNegedge[8]~28 ;
wire \hyperRamDriver|fastCountNegedge[9]~29_combout ;
wire \hyperRamDriver|fastCountNegedge[9]~30 ;
wire \hyperRamDriver|fastCountNegedge[10]~31_combout ;
wire \hyperRamDriver|Equal0~0_combout ;
wire \hyperRamDriver|rwds~0_combout ;
wire \hyperRamDriver|Equal0~1_combout ;
wire \hyperRamDriver|toRamCk~combout ;
wire \hyperRamDriver|toRamCk~clkctrl_outclk ;
wire \hyperRamDriver|ckRamCounter[0]~11_combout ;
wire \hyperRamDriver|ckRamCounter[0]~12 ;
wire \hyperRamDriver|ckRamCounter[1]~13_combout ;
wire \hyperRamDriver|ckRamCounter[1]~14 ;
wire \hyperRamDriver|ckRamCounter[2]~15_combout ;
wire \hyperRamDriver|ckRamCounter[2]~16 ;
wire \hyperRamDriver|ckRamCounter[3]~17_combout ;
wire \hyperRamDriver|ckRamCounter[3]~18 ;
wire \hyperRamDriver|ckRamCounter[4]~19_combout ;
wire \hyperRamDriver|ckRamCounter[4]~20 ;
wire \hyperRamDriver|ckRamCounter[5]~21_combout ;
wire \hyperRamDriver|ckRamCounter[5]~22 ;
wire \hyperRamDriver|ckRamCounter[6]~23_combout ;
wire \hyperRamDriver|ckRamCounter[6]~24 ;
wire \hyperRamDriver|ckRamCounter[7]~25_combout ;
wire \hyperRamDriver|ckRamCounter[7]~26 ;
wire \hyperRamDriver|ckRamCounter[8]~27_combout ;
wire \hyperRamDriver|ckRamCounter[8]~28 ;
wire \hyperRamDriver|ckRamCounter[9]~29_combout ;
wire \hyperRamDriver|ckRamCounter[9]~30 ;
wire \hyperRamDriver|ckRamCounter[10]~31_combout ;
wire \hyperRamDriver|LessThan4~1_combout ;
wire \hyperRamDriver|LessThan4~0_combout ;
wire \hyperRamDriver|setupDone~1_combout ;
wire \clockQueury~input_o ;
wire \clockQueuryTemp~q ;
wire \WreqFifoQuaury~0_combout ;
wire \WreqFifoQuaury~feeder_combout ;
wire \WreqFifoQuaury~q ;
wire \clockQueuryTemp~clkctrl_outclk ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \Selector7~0_combout ;
wire \enableRamDriver~clkctrl_outclk ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \rwFlagQueury~input_o ;
wire \dataInputQueuryInput[0]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \adrQueury[0]~input_o ;
wire \dataInputQueuryInput[1]~feeder_combout ;
wire \adrQueury[1]~input_o ;
wire \dataInputQueuryInput[2]~feeder_combout ;
wire \adrQueury[2]~input_o ;
wire \dataInputQueuryInput[3]~feeder_combout ;
wire \adrQueury[3]~input_o ;
wire \dataInputQueuryInput[4]~feeder_combout ;
wire \adrQueury[4]~input_o ;
wire \adrQueury[5]~input_o ;
wire \dataInputQueuryInput[6]~feeder_combout ;
wire \adrQueury[6]~input_o ;
wire \dataInputQueuryInput[7]~feeder_combout ;
wire \adrQueury[7]~input_o ;
wire \adrQueury[8]~input_o ;
wire \dataInputQueuryInput[9]~feeder_combout ;
wire \adrQueury[9]~input_o ;
wire \dataInputQueuryInput[10]~feeder_combout ;
wire \adrQueury[10]~input_o ;
wire \dataInputQueuryInput[11]~feeder_combout ;
wire \adrQueury[11]~input_o ;
wire \dataInputQueuryInput[12]~feeder_combout ;
wire \adrQueury[12]~input_o ;
wire \dataInputQueuryInput[13]~feeder_combout ;
wire \adrQueury[13]~input_o ;
wire \dataInputQueuryInput[14]~feeder_combout ;
wire \adrQueury[14]~input_o ;
wire \dataInputQueuryInput[15]~feeder_combout ;
wire \adrQueury[15]~input_o ;
wire \dataInputQueuryInput[16]~feeder_combout ;
wire \adrQueury[16]~input_o ;
wire \dataInputQueuryInput[17]~feeder_combout ;
wire \adrQueury[17]~input_o ;
wire \adrQueury[18]~input_o ;
wire \dataInputQueuryInput[19]~feeder_combout ;
wire \adrQueury[19]~input_o ;
wire \adrQueury[20]~input_o ;
wire \adrQueury[21]~input_o ;
wire \dataInputQueuryInput[22]~feeder_combout ;
wire \adrQueury[22]~input_o ;
wire \dataInputQueuryInput[23]~feeder_combout ;
wire \transactionLenQueury[0]~input_o ;
wire \transactionLenQueury[1]~input_o ;
wire \dataInputQueuryInput[25]~feeder_combout ;
wire \transactionLenQueury[2]~input_o ;
wire \transactionLenQueury[3]~input_o ;
wire \dataInputQueuryInput[27]~feeder_combout ;
wire \transactionLenQueury[4]~input_o ;
wire \dataInputQueuryInput[28]~feeder_combout ;
wire \transactionLenQueury[5]~input_o ;
wire \transactionLenQueury[6]~input_o ;
wire \dataInputQueuryInput[30]~feeder_combout ;
wire \transactionLenQueury[7]~input_o ;
wire \dataInputQueuryInput[31]~feeder_combout ;
wire \transactionLenQueury[8]~input_o ;
wire \transactionLenQueury[9]~input_o ;
wire \transactionLenQueury[10]~input_o ;
wire \dataInputQueuryInput[34]~feeder_combout ;
wire \dataLenRamDriver[10]~feeder_combout ;
wire \dataLenRamDriver[9]~feeder_combout ;
wire \dataLenRamDriver[7]~feeder_combout ;
wire \dataLenRamDriver[6]~feeder_combout ;
wire \dataLenRamDriver[5]~feeder_combout ;
wire \dataLenRamDriver[4]~feeder_combout ;
wire \dataLenRamDriver[3]~feeder_combout ;
wire \dataLenRamDriver[2]~feeder_combout ;
wire \dataLenRamDriver[1]~feeder_combout ;
wire \hyperRamDriver|totalTime[2]~10 ;
wire \hyperRamDriver|totalTime[3]~12 ;
wire \hyperRamDriver|totalTime[4]~14 ;
wire \hyperRamDriver|totalTime[5]~16 ;
wire \hyperRamDriver|totalTime[6]~18 ;
wire \hyperRamDriver|totalTime[7]~20 ;
wire \hyperRamDriver|totalTime[8]~22 ;
wire \hyperRamDriver|totalTime[9]~24 ;
wire \hyperRamDriver|totalTime[10]~25_combout ;
wire \hyperRamDriver|totalTime[9]~23_combout ;
wire \hyperRamDriver|totalTime[8]~21_combout ;
wire \hyperRamDriver|totalTime[7]~19_combout ;
wire \hyperRamDriver|totalTime[6]~17_combout ;
wire \hyperRamDriver|totalTime[5]~15_combout ;
wire \hyperRamDriver|totalTime[4]~13_combout ;
wire \hyperRamDriver|totalTime[3]~11_combout ;
wire \hyperRamDriver|totalTime[2]~9_combout ;
wire \hyperRamDriver|totalTime[1]~27_combout ;
wire \dataLenRamDriver[0]~feeder_combout ;
wire \hyperRamDriver|totalTime[0]~feeder_combout ;
wire \hyperRamDriver|Add2~1 ;
wire \hyperRamDriver|Add2~3 ;
wire \hyperRamDriver|Add2~5 ;
wire \hyperRamDriver|Add2~7 ;
wire \hyperRamDriver|Add2~9 ;
wire \hyperRamDriver|Add2~11 ;
wire \hyperRamDriver|Add2~13 ;
wire \hyperRamDriver|Add2~15 ;
wire \hyperRamDriver|Add2~17 ;
wire \hyperRamDriver|Add2~19 ;
wire \hyperRamDriver|Add2~21 ;
wire \hyperRamDriver|Add2~22_combout ;
wire \hyperRamDriver|LessThan2~1_cout ;
wire \hyperRamDriver|LessThan2~3_cout ;
wire \hyperRamDriver|LessThan2~5_cout ;
wire \hyperRamDriver|LessThan2~7_cout ;
wire \hyperRamDriver|LessThan2~9_cout ;
wire \hyperRamDriver|LessThan2~11_cout ;
wire \hyperRamDriver|LessThan2~13_cout ;
wire \hyperRamDriver|LessThan2~15_cout ;
wire \hyperRamDriver|LessThan2~17_cout ;
wire \hyperRamDriver|LessThan2~19_cout ;
wire \hyperRamDriver|LessThan2~20_combout ;
wire \hyperRamDriver|Add2~20_combout ;
wire \hyperRamDriver|Add2~18_combout ;
wire \hyperRamDriver|Add2~16_combout ;
wire \hyperRamDriver|Add2~14_combout ;
wire \hyperRamDriver|Add2~12_combout ;
wire \hyperRamDriver|Add2~10_combout ;
wire \hyperRamDriver|Add2~8_combout ;
wire \hyperRamDriver|Add2~6_combout ;
wire \hyperRamDriver|Add2~4_combout ;
wire \hyperRamDriver|Add2~2_combout ;
wire \hyperRamDriver|Add2~0_combout ;
wire \hyperRamDriver|LessThan1~1_cout ;
wire \hyperRamDriver|LessThan1~3_cout ;
wire \hyperRamDriver|LessThan1~5_cout ;
wire \hyperRamDriver|LessThan1~7_cout ;
wire \hyperRamDriver|LessThan1~9_cout ;
wire \hyperRamDriver|LessThan1~11_cout ;
wire \hyperRamDriver|LessThan1~13_cout ;
wire \hyperRamDriver|LessThan1~15_cout ;
wire \hyperRamDriver|LessThan1~17_cout ;
wire \hyperRamDriver|LessThan1~19_cout ;
wire \hyperRamDriver|LessThan1~20_combout ;
wire \hyperRamDriver|toRamCs~0_combout ;
wire \RreqFifoQueury~q ;
wire \Selector8~0_combout ;
wire \clockReadFifoQueury~feeder_combout ;
wire \clockReadFifoQueury~q ;
wire \clockReadFifoQueury~clkctrl_outclk ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \rwModeRamDriver~0_combout ;
wire \rwModeRamDriver~q ;
wire \hyperRamDriver|setupDone~0_combout ;
wire \hyperRamDriver|setupDone~2_combout ;
wire \hyperRamDriver|LessThan5~2_combout ;
wire \hyperRamDriver|dataTransfering~0_combout ;
wire \hyperRamDriver|LessThan4~2_combout ;
wire \hyperRamDriver|LessThan4~3_combout ;
wire \always5~0_combout ;
wire \Selector6~0_combout ;
wire \fsmStateTransfer.00000110~q ;
wire \hyperRamDriver|toRamCs~2_combout ;
wire \Selector5~1_combout ;
wire \fsmStateTransfer.00000000~2_combout ;
wire \fsmStateTransfer.00000000~q ;
wire \Selector5~0_combout ;
wire \Selector5~2_combout ;
wire \fsmStateTransfer.00000101~q ;
wire \WideOr0~0_combout ;
wire \WideOr0~1_combout ;
wire \Selector1~0_combout ;
wire \fsmStateTransfer.00000001~q ;
wire \Selector2~0_combout ;
wire \fsmStateTransfer.00000010~q ;
wire \fsmStateTransfer.00000011~q ;
wire \Selector4~0_combout ;
wire \fsmStateTransfer.00000100~q ;
wire \enableRamDriver~0_combout ;
wire \enableRamDriver~feeder_combout ;
wire \enableRamDriver~q ;
wire \hyperRamDriver|csCounter[0]~14 ;
wire \hyperRamDriver|csCounter[1]~15_combout ;
wire \hyperRamDriver|csCounter[1]~16 ;
wire \hyperRamDriver|csCounter[2]~17_combout ;
wire \hyperRamDriver|csCounter[2]~18 ;
wire \hyperRamDriver|csCounter[3]~19_combout ;
wire \hyperRamDriver|csCounter[3]~20 ;
wire \hyperRamDriver|csCounter[4]~21_combout ;
wire \hyperRamDriver|LessThan0~0_combout ;
wire \hyperRamDriver|csCounter[4]~22 ;
wire \hyperRamDriver|csCounter[5]~23_combout ;
wire \hyperRamDriver|csCounter[5]~24 ;
wire \hyperRamDriver|csCounter[6]~25_combout ;
wire \hyperRamDriver|csCounter[6]~26 ;
wire \hyperRamDriver|csCounter[7]~27_combout ;
wire \hyperRamDriver|csCounter[7]~28 ;
wire \hyperRamDriver|csCounter[8]~29_combout ;
wire \hyperRamDriver|LessThan0~1_combout ;
wire \hyperRamDriver|csCounter[8]~30 ;
wire \hyperRamDriver|csCounter[9]~31_combout ;
wire \hyperRamDriver|csCounter[9]~32 ;
wire \hyperRamDriver|csCounter[10]~33_combout ;
wire \hyperRamDriver|csCounter[10]~34 ;
wire \hyperRamDriver|csCounter[11]~35_combout ;
wire \hyperRamDriver|csCounter[11]~36 ;
wire \hyperRamDriver|csCounter[12]~37_combout ;
wire \hyperRamDriver|LessThan0~2_combout ;
wire \hyperRamDriver|fastCountNegedge[5]~33_combout ;
wire \hyperRamDriver|toRamData[0]~15_combout ;
wire \WreqFifoWrite~input_o ;
wire \clockData~input_o ;
wire \clockData~inputclkctrl_outclk ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \RreqFifoWrite~0_combout ;
wire \RreqFifoWrite~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \dataInputFifoWrite[0]~input_o ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \dataInputFifoWrite[1]~input_o ;
wire \dataInputFifoWrite[2]~input_o ;
wire \dataInputFifoWrite[3]~input_o ;
wire \hyperRamDriver|toRamData[1]~11_combout ;
wire \controlRegRamDriver[16]~feeder_combout ;
wire \hyperRamDriver|toRamData[7]~10_combout ;
wire \hyperRamDriver|toRamData[0]~12_combout ;
wire \hyperRamDriver|LessThan8~0_combout ;
wire \hyperRamDriver|rwds~1_combout ;
wire \hyperRamDriver|toRamData[1]~38_combout ;
wire \hyperRamDriver|toRamData[0]~13_combout ;
wire \hyperRamDriver|toRamData[0]~14_combout ;
wire \hyperRamDriver|toRamData[0]~16_combout ;
wire \hyperRamDriver|toRamData[7]~17_combout ;
wire \hyperRamDriver|toRamData[7]~18_combout ;
wire \controlRegRamDriver[17]~feeder_combout ;
wire \hyperRamDriver|toRamData[1]~19_combout ;
wire \hyperRamDriver|toRamData[1]~20_combout ;
wire \hyperRamDriver|toRamData[1]~21_combout ;
wire \controlRegRamDriver[18]~feeder_combout ;
wire \hyperRamDriver|toRamData[2]~22_combout ;
wire \hyperRamDriver|toRamData[2]~23_combout ;
wire \hyperRamDriver|toRamData[2]~24_combout ;
wire \hyperRamDriver|Equal3~0_combout ;
wire \hyperRamDriver|rwds~3_combout ;
wire \hyperRamDriver|toRamData[3]~25_combout ;
wire \hyperRamDriver|Equal2~0_combout ;
wire \controlRegRamDriver[27]~feeder_combout ;
wire \hyperRamDriver|toRamData[3]~26_combout ;
wire \hyperRamDriver|Equal0~2_combout ;
wire \hyperRamDriver|toRamData[3]~27_combout ;
wire \dataInputFifoWrite[4]~input_o ;
wire \dataInputFifoWrite[5]~input_o ;
wire \dataInputFifoWrite[6]~input_o ;
wire \dataInputFifoWrite[7]~input_o ;
wire \hyperRamDriver|toRamData[4]~29_combout ;
wire \hyperRamDriver|toRamData[0]~28_combout ;
wire \hyperRamDriver|toRamData[4]~30_combout ;
wire \controlRegRamDriver[21]~feeder_combout ;
wire \hyperRamDriver|toRamData[5]~31_combout ;
wire \controlRegRamDriver[29]~feeder_combout ;
wire \hyperRamDriver|toRamData[5]~32_combout ;
wire \hyperRamDriver|toRamData[6]~33_combout ;
wire \hyperRamDriver|toRamData[6]~34_combout ;
wire \hyperRamDriver|toRamData[7]~35_combout ;
wire \hyperRamDriver|toRamData[7]~36_combout ;
wire \hyperRamDriver|toRamData[7]~37_combout ;
wire \hyperRamDriver|toRamCs~1_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \numInQueuryInfo[0]~7_combout ;
wire \numInQueuryInfo[0]~reg0_q ;
wire \numInQueuryInfo[0]~8 ;
wire \numInQueuryInfo[1]~9_combout ;
wire \numInQueuryInfo[1]~reg0_q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \numInQueuryInfo[1]~10 ;
wire \numInQueuryInfo[2]~11_combout ;
wire \numInQueuryInfo[2]~reg0_q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ;
wire \numInQueuryInfo[2]~12 ;
wire \numInQueuryInfo[3]~13_combout ;
wire \numInQueuryInfo[3]~reg0_q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[4]~feeder_combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[4]~feeder_combout ;
wire \numInQueuryInfo[3]~14 ;
wire \numInQueuryInfo[4]~15_combout ;
wire \numInQueuryInfo[4]~reg0_q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ;
wire \numInQueuryInfo[4]~16 ;
wire \numInQueuryInfo[5]~17_combout ;
wire \numInQueuryInfo[5]~reg0_q ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ;
wire \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ;
wire \numInQueuryInfo[5]~18 ;
wire \numInQueuryInfo[6]~19_combout ;
wire \numInQueuryInfo[6]~reg0_q ;
wire \adrWriteRamRead[0]~11_combout ;
wire \adrReadInfo[0]~0_combout ;
wire \adrReadInfo[0]~reg0_q ;
wire \adrWriteRamRead[1]~12_combout ;
wire \adrReadInfo[1]~reg0_q ;
wire \adrWriteRamRead[1]~13 ;
wire \adrWriteRamRead[2]~14_combout ;
wire \adrReadInfo[2]~reg0feeder_combout ;
wire \adrReadInfo[2]~reg0_q ;
wire \adrWriteRamRead[2]~15 ;
wire \adrWriteRamRead[3]~16_combout ;
wire \adrReadInfo[3]~reg0_q ;
wire \adrWriteRamRead[3]~17 ;
wire \adrWriteRamRead[4]~18_combout ;
wire \adrReadInfo[4]~reg0feeder_combout ;
wire \adrReadInfo[4]~reg0_q ;
wire \adrWriteRamRead[4]~19 ;
wire \adrWriteRamRead[5]~20_combout ;
wire \adrReadInfo[5]~reg0feeder_combout ;
wire \adrReadInfo[5]~reg0_q ;
wire \adrWriteRamRead[5]~21 ;
wire \adrWriteRamRead[6]~22_combout ;
wire \adrReadInfo[6]~reg0feeder_combout ;
wire \adrReadInfo[6]~reg0_q ;
wire \adrWriteRamRead[6]~23 ;
wire \adrWriteRamRead[7]~24_combout ;
wire \adrReadInfo[7]~reg0feeder_combout ;
wire \adrReadInfo[7]~reg0_q ;
wire \adrWriteRamRead[7]~25 ;
wire \adrWriteRamRead[8]~26_combout ;
wire \adrReadInfo[8]~reg0_q ;
wire \adrWriteRamRead[8]~27 ;
wire \adrWriteRamRead[9]~28_combout ;
wire \adrReadInfo[9]~reg0feeder_combout ;
wire \adrReadInfo[9]~reg0_q ;
wire \adrWriteRamRead[9]~29 ;
wire \adrWriteRamRead[10]~30_combout ;
wire \adrReadInfo[10]~reg0feeder_combout ;
wire \adrReadInfo[10]~reg0_q ;
wire \adrWriteRamRead[10]~31 ;
wire \adrWriteRamRead[11]~32_combout ;
wire \adrReadInfo[11]~reg0feeder_combout ;
wire \adrReadInfo[11]~reg0_q ;
wire \WrenRamRead~feeder_combout ;
wire \WrenRamRead~q ;
wire \dataChip[0]~input_o ;
wire \hyperRamDriver|dataToFifo[0]~0_combout ;
wire \adrReadRamRead[0]~input_o ;
wire \adrReadRamRead[1]~input_o ;
wire \adrReadRamRead[2]~input_o ;
wire \adrReadRamRead[3]~input_o ;
wire \adrReadRamRead[4]~input_o ;
wire \adrReadRamRead[5]~input_o ;
wire \adrReadRamRead[6]~input_o ;
wire \adrReadRamRead[7]~input_o ;
wire \adrReadRamRead[8]~input_o ;
wire \adrReadRamRead[9]~input_o ;
wire \adrReadRamRead[10]~input_o ;
wire \adrReadRamRead[11]~input_o ;
wire \dataChip[1]~input_o ;
wire \hyperRamDriver|dataToFifo[1]~1_combout ;
wire \dataChip[2]~input_o ;
wire \hyperRamDriver|dataToFifo[2]~2_combout ;
wire \dataChip[3]~input_o ;
wire \hyperRamDriver|dataToFifo[3]~3_combout ;
wire \dataChip[4]~input_o ;
wire \hyperRamDriver|dataToFifo[4]~4_combout ;
wire \dataChip[5]~input_o ;
wire \hyperRamDriver|dataToFifo[5]~5_combout ;
wire \dataChip[6]~input_o ;
wire \hyperRamDriver|dataToFifo[6]~6_combout ;
wire \dataChip[7]~input_o ;
wire \hyperRamDriver|dataToFifo[7]~7_combout ;
wire \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock200_outclk ;
wire [7:0] \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [12:0] \hyperRamDriver|csCounter ;
wire [47:0] controlRegRamDriver;
wire [10:0] \hyperRamDriver|fastCountNegedge ;
wire [4:0] \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk ;
wire [10:0] dataLenRamDriver;
wire [10:0] \hyperRamDriver|totalTime ;
wire [35:0] \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [7:0] \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a ;
wire [7:0] \ramRead|altsyncram_component|auto_generated|q_b ;
wire [11:0] adrWriteRamRead;
wire [10:0] \hyperRamDriver|ckRamCounter ;
wire [7:0] \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a ;
wire [7:0] \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g ;
wire [7:0] \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a ;
wire [7:0] \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g ;
wire [7:0] \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a ;
wire [35:0] dataInputQueuryInput;
wire [6:0] \RamControlSeqFifo|dcfifo_component|auto_generated|ram_address_a ;
wire [7:0] \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a ;
wire [2:0] \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [7:0] \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a ;
wire [7:0] \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [11:0] \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g ;
wire [11:0] \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [11:0] \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g ;
wire [11:0] \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [10:0] \HyperRamFifoWrite|dcfifo_component|auto_generated|ram_address_a ;
wire [1:0] \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [11:0] \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [11:0] \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [1:0] \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [11:0] \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [2:0] \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;

wire [1:0] \ramRead|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \ramRead|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \ramRead|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \ramRead|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [4:0] \hyperRamPll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [3:0] \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [3:0] \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ;

assign \ramRead|altsyncram_component|auto_generated|q_b [0] = \ramRead|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ramRead|altsyncram_component|auto_generated|q_b [1] = \ramRead|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \ramRead|altsyncram_component|auto_generated|q_b [2] = \ramRead|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \ramRead|altsyncram_component|auto_generated|q_b [3] = \ramRead|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];

assign \ramRead|altsyncram_component|auto_generated|q_b [4] = \ramRead|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \ramRead|altsyncram_component|auto_generated|q_b [5] = \ramRead|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \ramRead|altsyncram_component|auto_generated|q_b [6] = \ramRead|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \ramRead|altsyncram_component|auto_generated|q_b [7] = \ramRead|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];

assign \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk [0] = \hyperRamPll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk [1] = \hyperRamPll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk [2] = \hyperRamPll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk [3] = \hyperRamPll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk [4] = \hyperRamPll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [16];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [17];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [18];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [19];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [20];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [21];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [22];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [23];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [24] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [24];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [25] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [25];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [26] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [26];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [27] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [27];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [28] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [28];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [29] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [29];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [30] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [30];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [31] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [31];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [32] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [32];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [33] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [33];
assign \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [34] = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [34];

assign \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];

assign \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [0];
assign \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [1];
assign \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [2];
assign \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [3];

// Location: IOOBUF_X53_Y26_N23
cyclone10lp_io_obuf \clockChip~output (
	.i(\hyperRamDriver|toRamCk~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clockChip),
	.obar());
// synopsys translate_off
defparam \clockChip~output .bus_hold = "false";
defparam \clockChip~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cyclone10lp_io_obuf \clockChipN~output (
	.i(!\hyperRamDriver|toRamCk~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clockChipN),
	.obar());
// synopsys translate_off
defparam \clockChipN~output .bus_hold = "false";
defparam \clockChipN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cyclone10lp_io_obuf \resetnChip~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resetnChip),
	.obar());
// synopsys translate_off
defparam \resetnChip~output .bus_hold = "false";
defparam \resetnChip~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cyclone10lp_io_obuf \csChip~output (
	.i(\hyperRamDriver|toRamCs~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(csChip),
	.obar());
// synopsys translate_off
defparam \csChip~output .bus_hold = "false";
defparam \csChip~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cyclone10lp_io_obuf \numInQueuryInfo[0]~output (
	.i(\numInQueuryInfo[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(numInQueuryInfo[0]),
	.obar());
// synopsys translate_off
defparam \numInQueuryInfo[0]~output .bus_hold = "false";
defparam \numInQueuryInfo[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cyclone10lp_io_obuf \numInQueuryInfo[1]~output (
	.i(\numInQueuryInfo[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(numInQueuryInfo[1]),
	.obar());
// synopsys translate_off
defparam \numInQueuryInfo[1]~output .bus_hold = "false";
defparam \numInQueuryInfo[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cyclone10lp_io_obuf \numInQueuryInfo[2]~output (
	.i(\numInQueuryInfo[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(numInQueuryInfo[2]),
	.obar());
// synopsys translate_off
defparam \numInQueuryInfo[2]~output .bus_hold = "false";
defparam \numInQueuryInfo[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cyclone10lp_io_obuf \numInQueuryInfo[3]~output (
	.i(\numInQueuryInfo[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(numInQueuryInfo[3]),
	.obar());
// synopsys translate_off
defparam \numInQueuryInfo[3]~output .bus_hold = "false";
defparam \numInQueuryInfo[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cyclone10lp_io_obuf \numInQueuryInfo[4]~output (
	.i(\numInQueuryInfo[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(numInQueuryInfo[4]),
	.obar());
// synopsys translate_off
defparam \numInQueuryInfo[4]~output .bus_hold = "false";
defparam \numInQueuryInfo[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cyclone10lp_io_obuf \numInQueuryInfo[5]~output (
	.i(\numInQueuryInfo[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(numInQueuryInfo[5]),
	.obar());
// synopsys translate_off
defparam \numInQueuryInfo[5]~output .bus_hold = "false";
defparam \numInQueuryInfo[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cyclone10lp_io_obuf \numInQueuryInfo[6]~output (
	.i(\numInQueuryInfo[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(numInQueuryInfo[6]),
	.obar());
// synopsys translate_off
defparam \numInQueuryInfo[6]~output .bus_hold = "false";
defparam \numInQueuryInfo[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cyclone10lp_io_obuf \transferingStatusInfo~output (
	.i(!\hyperRamDriver|toRamCs~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(transferingStatusInfo),
	.obar());
// synopsys translate_off
defparam \transferingStatusInfo~output .bus_hold = "false";
defparam \transferingStatusInfo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cyclone10lp_io_obuf \adrReadInfo[0]~output (
	.i(\adrReadInfo[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrReadInfo[0]),
	.obar());
// synopsys translate_off
defparam \adrReadInfo[0]~output .bus_hold = "false";
defparam \adrReadInfo[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cyclone10lp_io_obuf \adrReadInfo[1]~output (
	.i(\adrReadInfo[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrReadInfo[1]),
	.obar());
// synopsys translate_off
defparam \adrReadInfo[1]~output .bus_hold = "false";
defparam \adrReadInfo[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cyclone10lp_io_obuf \adrReadInfo[2]~output (
	.i(\adrReadInfo[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrReadInfo[2]),
	.obar());
// synopsys translate_off
defparam \adrReadInfo[2]~output .bus_hold = "false";
defparam \adrReadInfo[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cyclone10lp_io_obuf \adrReadInfo[3]~output (
	.i(\adrReadInfo[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrReadInfo[3]),
	.obar());
// synopsys translate_off
defparam \adrReadInfo[3]~output .bus_hold = "false";
defparam \adrReadInfo[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cyclone10lp_io_obuf \adrReadInfo[4]~output (
	.i(\adrReadInfo[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrReadInfo[4]),
	.obar());
// synopsys translate_off
defparam \adrReadInfo[4]~output .bus_hold = "false";
defparam \adrReadInfo[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cyclone10lp_io_obuf \adrReadInfo[5]~output (
	.i(\adrReadInfo[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrReadInfo[5]),
	.obar());
// synopsys translate_off
defparam \adrReadInfo[5]~output .bus_hold = "false";
defparam \adrReadInfo[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cyclone10lp_io_obuf \adrReadInfo[6]~output (
	.i(\adrReadInfo[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrReadInfo[6]),
	.obar());
// synopsys translate_off
defparam \adrReadInfo[6]~output .bus_hold = "false";
defparam \adrReadInfo[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cyclone10lp_io_obuf \adrReadInfo[7]~output (
	.i(\adrReadInfo[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrReadInfo[7]),
	.obar());
// synopsys translate_off
defparam \adrReadInfo[7]~output .bus_hold = "false";
defparam \adrReadInfo[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cyclone10lp_io_obuf \adrReadInfo[8]~output (
	.i(\adrReadInfo[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrReadInfo[8]),
	.obar());
// synopsys translate_off
defparam \adrReadInfo[8]~output .bus_hold = "false";
defparam \adrReadInfo[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cyclone10lp_io_obuf \adrReadInfo[9]~output (
	.i(\adrReadInfo[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrReadInfo[9]),
	.obar());
// synopsys translate_off
defparam \adrReadInfo[9]~output .bus_hold = "false";
defparam \adrReadInfo[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cyclone10lp_io_obuf \adrReadInfo[10]~output (
	.i(\adrReadInfo[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrReadInfo[10]),
	.obar());
// synopsys translate_off
defparam \adrReadInfo[10]~output .bus_hold = "false";
defparam \adrReadInfo[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cyclone10lp_io_obuf \adrReadInfo[11]~output (
	.i(\adrReadInfo[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adrReadInfo[11]),
	.obar());
// synopsys translate_off
defparam \adrReadInfo[11]~output .bus_hold = "false";
defparam \adrReadInfo[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cyclone10lp_io_obuf \dataOutRamRead[0]~output (
	.i(\ramRead|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutRamRead[0]),
	.obar());
// synopsys translate_off
defparam \dataOutRamRead[0]~output .bus_hold = "false";
defparam \dataOutRamRead[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cyclone10lp_io_obuf \dataOutRamRead[1]~output (
	.i(\ramRead|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutRamRead[1]),
	.obar());
// synopsys translate_off
defparam \dataOutRamRead[1]~output .bus_hold = "false";
defparam \dataOutRamRead[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cyclone10lp_io_obuf \dataOutRamRead[2]~output (
	.i(\ramRead|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutRamRead[2]),
	.obar());
// synopsys translate_off
defparam \dataOutRamRead[2]~output .bus_hold = "false";
defparam \dataOutRamRead[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cyclone10lp_io_obuf \dataOutRamRead[3]~output (
	.i(\ramRead|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutRamRead[3]),
	.obar());
// synopsys translate_off
defparam \dataOutRamRead[3]~output .bus_hold = "false";
defparam \dataOutRamRead[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cyclone10lp_io_obuf \dataOutRamRead[4]~output (
	.i(\ramRead|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutRamRead[4]),
	.obar());
// synopsys translate_off
defparam \dataOutRamRead[4]~output .bus_hold = "false";
defparam \dataOutRamRead[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cyclone10lp_io_obuf \dataOutRamRead[5]~output (
	.i(\ramRead|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutRamRead[5]),
	.obar());
// synopsys translate_off
defparam \dataOutRamRead[5]~output .bus_hold = "false";
defparam \dataOutRamRead[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cyclone10lp_io_obuf \dataOutRamRead[6]~output (
	.i(\ramRead|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutRamRead[6]),
	.obar());
// synopsys translate_off
defparam \dataOutRamRead[6]~output .bus_hold = "false";
defparam \dataOutRamRead[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cyclone10lp_io_obuf \dataOutRamRead[7]~output (
	.i(\ramRead|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutRamRead[7]),
	.obar());
// synopsys translate_off
defparam \dataOutRamRead[7]~output .bus_hold = "false";
defparam \dataOutRamRead[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cyclone10lp_io_obuf \clock200~output (
	.i(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock200_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clock200),
	.obar());
// synopsys translate_off
defparam \clock200~output .bus_hold = "false";
defparam \clock200~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cyclone10lp_io_obuf \clock200Shifted~output (
	.i(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clock200Shifted),
	.obar());
// synopsys translate_off
defparam \clock200Shifted~output .bus_hold = "false";
defparam \clock200Shifted~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cyclone10lp_io_obuf \clock400~output (
	.i(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clock400),
	.obar());
// synopsys translate_off
defparam \clock400~output .bus_hold = "false";
defparam \clock400~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclone10lp_io_obuf \dataChip[0]~output (
	.i(\hyperRamDriver|toRamData[0]~16_combout ),
	.oe(\hyperRamDriver|toRamData[7]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataChip[0]),
	.obar());
// synopsys translate_off
defparam \dataChip[0]~output .bus_hold = "false";
defparam \dataChip[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cyclone10lp_io_obuf \dataChip[1]~output (
	.i(\hyperRamDriver|toRamData[1]~21_combout ),
	.oe(\hyperRamDriver|toRamData[7]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataChip[1]),
	.obar());
// synopsys translate_off
defparam \dataChip[1]~output .bus_hold = "false";
defparam \dataChip[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cyclone10lp_io_obuf \dataChip[2]~output (
	.i(\hyperRamDriver|toRamData[2]~24_combout ),
	.oe(\hyperRamDriver|toRamData[7]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataChip[2]),
	.obar());
// synopsys translate_off
defparam \dataChip[2]~output .bus_hold = "false";
defparam \dataChip[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cyclone10lp_io_obuf \dataChip[3]~output (
	.i(\hyperRamDriver|toRamData[3]~27_combout ),
	.oe(\hyperRamDriver|toRamData[7]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataChip[3]),
	.obar());
// synopsys translate_off
defparam \dataChip[3]~output .bus_hold = "false";
defparam \dataChip[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cyclone10lp_io_obuf \dataChip[4]~output (
	.i(\hyperRamDriver|toRamData[4]~30_combout ),
	.oe(\hyperRamDriver|toRamData[7]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataChip[4]),
	.obar());
// synopsys translate_off
defparam \dataChip[4]~output .bus_hold = "false";
defparam \dataChip[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cyclone10lp_io_obuf \dataChip[5]~output (
	.i(\hyperRamDriver|toRamData[5]~32_combout ),
	.oe(\hyperRamDriver|toRamData[7]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataChip[5]),
	.obar());
// synopsys translate_off
defparam \dataChip[5]~output .bus_hold = "false";
defparam \dataChip[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cyclone10lp_io_obuf \dataChip[6]~output (
	.i(\hyperRamDriver|toRamData[6]~34_combout ),
	.oe(\hyperRamDriver|toRamData[7]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataChip[6]),
	.obar());
// synopsys translate_off
defparam \dataChip[6]~output .bus_hold = "false";
defparam \dataChip[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cyclone10lp_io_obuf \dataChip[7]~output (
	.i(\hyperRamDriver|toRamData[7]~37_combout ),
	.oe(\hyperRamDriver|toRamData[7]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataChip[7]),
	.obar());
// synopsys translate_off
defparam \dataChip[7]~output .bus_hold = "false";
defparam \dataChip[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cyclone10lp_io_obuf \rwdsChip~output (
	.i(\hyperRamDriver|rwds~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rwdsChip),
	.obar());
// synopsys translate_off
defparam \rwdsChip~output .bus_hold = "false";
defparam \rwdsChip~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
cyclone10lp_io_ibuf \clk_50~input (
	.i(clk_50),
	.ibar(gnd),
	.o(\clk_50~input_o ));
// synopsys translate_off
defparam \clk_50~input .bus_hold = "false";
defparam \clk_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cyclone10lp_pll \hyperRamPll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\hyperRamPll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\hyperRamPll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\hyperRamPll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c0_high = 1;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c0_low = 1;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c1_high = 1;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c2_high = 1;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c2_initial = 2;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c2_low = 1;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 4;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 4;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "2500";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk2_divide_by = 1;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 8;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .m = 8;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .n = 1;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 312;
defparam \hyperRamPll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cyclone10lp_lcell_comb \hyperRamDriver|fastCountNegedge[0]~11 (
// Equation(s):
// \hyperRamDriver|fastCountNegedge[0]~11_combout  = \hyperRamDriver|fastCountNegedge [0] $ (VCC)
// \hyperRamDriver|fastCountNegedge[0]~12  = CARRY(\hyperRamDriver|fastCountNegedge [0])

	.dataa(\hyperRamDriver|fastCountNegedge [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hyperRamDriver|fastCountNegedge[0]~11_combout ),
	.cout(\hyperRamDriver|fastCountNegedge[0]~12 ));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[0]~11 .lut_mask = 16'h55AA;
defparam \hyperRamDriver|fastCountNegedge[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cyclone10lp_clkctrl \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cyclone10lp_lcell_comb \hyperRamDriver|csCounter[0]~13 (
// Equation(s):
// \hyperRamDriver|csCounter[0]~13_combout  = \hyperRamDriver|csCounter [0] $ (VCC)
// \hyperRamDriver|csCounter[0]~14  = CARRY(\hyperRamDriver|csCounter [0])

	.dataa(gnd),
	.datab(\hyperRamDriver|csCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hyperRamDriver|csCounter[0]~13_combout ),
	.cout(\hyperRamDriver|csCounter[0]~14 ));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[0]~13 .lut_mask = 16'h33CC;
defparam \hyperRamDriver|csCounter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cyclone10lp_clkctrl \clk_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_50~inputclkctrl .clock_type = "global clock";
defparam \clk_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cyclone10lp_lcell_comb \hyperRamDriver|fastCountNegedge[1]~13 (
// Equation(s):
// \hyperRamDriver|fastCountNegedge[1]~13_combout  = (\hyperRamDriver|fastCountNegedge [1] & (!\hyperRamDriver|fastCountNegedge[0]~12 )) # (!\hyperRamDriver|fastCountNegedge [1] & ((\hyperRamDriver|fastCountNegedge[0]~12 ) # (GND)))
// \hyperRamDriver|fastCountNegedge[1]~14  = CARRY((!\hyperRamDriver|fastCountNegedge[0]~12 ) # (!\hyperRamDriver|fastCountNegedge [1]))

	.dataa(gnd),
	.datab(\hyperRamDriver|fastCountNegedge [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|fastCountNegedge[0]~12 ),
	.combout(\hyperRamDriver|fastCountNegedge[1]~13_combout ),
	.cout(\hyperRamDriver|fastCountNegedge[1]~14 ));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[1]~13 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|fastCountNegedge[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \hyperRamDriver|fastCountNegedge[1] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hyperRamDriver|fastCountNegedge[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperRamDriver|fastCountNegedge[5]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|fastCountNegedge [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[1] .is_wysiwyg = "true";
defparam \hyperRamDriver|fastCountNegedge[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cyclone10lp_lcell_comb \hyperRamDriver|fastCountNegedge[2]~15 (
// Equation(s):
// \hyperRamDriver|fastCountNegedge[2]~15_combout  = (\hyperRamDriver|fastCountNegedge [2] & (\hyperRamDriver|fastCountNegedge[1]~14  $ (GND))) # (!\hyperRamDriver|fastCountNegedge [2] & (!\hyperRamDriver|fastCountNegedge[1]~14  & VCC))
// \hyperRamDriver|fastCountNegedge[2]~16  = CARRY((\hyperRamDriver|fastCountNegedge [2] & !\hyperRamDriver|fastCountNegedge[1]~14 ))

	.dataa(\hyperRamDriver|fastCountNegedge [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|fastCountNegedge[1]~14 ),
	.combout(\hyperRamDriver|fastCountNegedge[2]~15_combout ),
	.cout(\hyperRamDriver|fastCountNegedge[2]~16 ));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[2]~15 .lut_mask = 16'hA50A;
defparam \hyperRamDriver|fastCountNegedge[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \hyperRamDriver|fastCountNegedge[2] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hyperRamDriver|fastCountNegedge[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperRamDriver|fastCountNegedge[5]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|fastCountNegedge [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[2] .is_wysiwyg = "true";
defparam \hyperRamDriver|fastCountNegedge[2] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cyclone10lp_clkctrl \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cyclone10lp_lcell_comb \hyperRamDriver|fastCountNegedge[3]~17 (
// Equation(s):
// \hyperRamDriver|fastCountNegedge[3]~17_combout  = (\hyperRamDriver|fastCountNegedge [3] & (!\hyperRamDriver|fastCountNegedge[2]~16 )) # (!\hyperRamDriver|fastCountNegedge [3] & ((\hyperRamDriver|fastCountNegedge[2]~16 ) # (GND)))
// \hyperRamDriver|fastCountNegedge[3]~18  = CARRY((!\hyperRamDriver|fastCountNegedge[2]~16 ) # (!\hyperRamDriver|fastCountNegedge [3]))

	.dataa(\hyperRamDriver|fastCountNegedge [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|fastCountNegedge[2]~16 ),
	.combout(\hyperRamDriver|fastCountNegedge[3]~17_combout ),
	.cout(\hyperRamDriver|fastCountNegedge[3]~18 ));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[3]~17 .lut_mask = 16'h5A5F;
defparam \hyperRamDriver|fastCountNegedge[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \hyperRamDriver|fastCountNegedge[3] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hyperRamDriver|fastCountNegedge[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperRamDriver|fastCountNegedge[5]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|fastCountNegedge [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[3] .is_wysiwyg = "true";
defparam \hyperRamDriver|fastCountNegedge[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cyclone10lp_lcell_comb \hyperRamDriver|fastCountNegedge[4]~19 (
// Equation(s):
// \hyperRamDriver|fastCountNegedge[4]~19_combout  = (\hyperRamDriver|fastCountNegedge [4] & (\hyperRamDriver|fastCountNegedge[3]~18  $ (GND))) # (!\hyperRamDriver|fastCountNegedge [4] & (!\hyperRamDriver|fastCountNegedge[3]~18  & VCC))
// \hyperRamDriver|fastCountNegedge[4]~20  = CARRY((\hyperRamDriver|fastCountNegedge [4] & !\hyperRamDriver|fastCountNegedge[3]~18 ))

	.dataa(gnd),
	.datab(\hyperRamDriver|fastCountNegedge [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|fastCountNegedge[3]~18 ),
	.combout(\hyperRamDriver|fastCountNegedge[4]~19_combout ),
	.cout(\hyperRamDriver|fastCountNegedge[4]~20 ));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[4]~19 .lut_mask = 16'hC30C;
defparam \hyperRamDriver|fastCountNegedge[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N15
dffeas \hyperRamDriver|fastCountNegedge[4] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hyperRamDriver|fastCountNegedge[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperRamDriver|fastCountNegedge[5]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|fastCountNegedge [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[4] .is_wysiwyg = "true";
defparam \hyperRamDriver|fastCountNegedge[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cyclone10lp_lcell_comb \hyperRamDriver|fastCountNegedge[5]~21 (
// Equation(s):
// \hyperRamDriver|fastCountNegedge[5]~21_combout  = (\hyperRamDriver|fastCountNegedge [5] & (!\hyperRamDriver|fastCountNegedge[4]~20 )) # (!\hyperRamDriver|fastCountNegedge [5] & ((\hyperRamDriver|fastCountNegedge[4]~20 ) # (GND)))
// \hyperRamDriver|fastCountNegedge[5]~22  = CARRY((!\hyperRamDriver|fastCountNegedge[4]~20 ) # (!\hyperRamDriver|fastCountNegedge [5]))

	.dataa(gnd),
	.datab(\hyperRamDriver|fastCountNegedge [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|fastCountNegedge[4]~20 ),
	.combout(\hyperRamDriver|fastCountNegedge[5]~21_combout ),
	.cout(\hyperRamDriver|fastCountNegedge[5]~22 ));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[5]~21 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|fastCountNegedge[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \hyperRamDriver|fastCountNegedge[5] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hyperRamDriver|fastCountNegedge[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperRamDriver|fastCountNegedge[5]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|fastCountNegedge [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[5] .is_wysiwyg = "true";
defparam \hyperRamDriver|fastCountNegedge[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cyclone10lp_lcell_comb \hyperRamDriver|fastCountNegedge[6]~23 (
// Equation(s):
// \hyperRamDriver|fastCountNegedge[6]~23_combout  = (\hyperRamDriver|fastCountNegedge [6] & (\hyperRamDriver|fastCountNegedge[5]~22  $ (GND))) # (!\hyperRamDriver|fastCountNegedge [6] & (!\hyperRamDriver|fastCountNegedge[5]~22  & VCC))
// \hyperRamDriver|fastCountNegedge[6]~24  = CARRY((\hyperRamDriver|fastCountNegedge [6] & !\hyperRamDriver|fastCountNegedge[5]~22 ))

	.dataa(gnd),
	.datab(\hyperRamDriver|fastCountNegedge [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|fastCountNegedge[5]~22 ),
	.combout(\hyperRamDriver|fastCountNegedge[6]~23_combout ),
	.cout(\hyperRamDriver|fastCountNegedge[6]~24 ));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[6]~23 .lut_mask = 16'hC30C;
defparam \hyperRamDriver|fastCountNegedge[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N19
dffeas \hyperRamDriver|fastCountNegedge[6] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hyperRamDriver|fastCountNegedge[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperRamDriver|fastCountNegedge[5]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|fastCountNegedge [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[6] .is_wysiwyg = "true";
defparam \hyperRamDriver|fastCountNegedge[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cyclone10lp_lcell_comb \hyperRamDriver|fastCountNegedge[7]~25 (
// Equation(s):
// \hyperRamDriver|fastCountNegedge[7]~25_combout  = (\hyperRamDriver|fastCountNegedge [7] & (!\hyperRamDriver|fastCountNegedge[6]~24 )) # (!\hyperRamDriver|fastCountNegedge [7] & ((\hyperRamDriver|fastCountNegedge[6]~24 ) # (GND)))
// \hyperRamDriver|fastCountNegedge[7]~26  = CARRY((!\hyperRamDriver|fastCountNegedge[6]~24 ) # (!\hyperRamDriver|fastCountNegedge [7]))

	.dataa(gnd),
	.datab(\hyperRamDriver|fastCountNegedge [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|fastCountNegedge[6]~24 ),
	.combout(\hyperRamDriver|fastCountNegedge[7]~25_combout ),
	.cout(\hyperRamDriver|fastCountNegedge[7]~26 ));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[7]~25 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|fastCountNegedge[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \hyperRamDriver|fastCountNegedge[7] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hyperRamDriver|fastCountNegedge[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperRamDriver|fastCountNegedge[5]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|fastCountNegedge [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[7] .is_wysiwyg = "true";
defparam \hyperRamDriver|fastCountNegedge[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cyclone10lp_lcell_comb \hyperRamDriver|fastCountNegedge[8]~27 (
// Equation(s):
// \hyperRamDriver|fastCountNegedge[8]~27_combout  = (\hyperRamDriver|fastCountNegedge [8] & (\hyperRamDriver|fastCountNegedge[7]~26  $ (GND))) # (!\hyperRamDriver|fastCountNegedge [8] & (!\hyperRamDriver|fastCountNegedge[7]~26  & VCC))
// \hyperRamDriver|fastCountNegedge[8]~28  = CARRY((\hyperRamDriver|fastCountNegedge [8] & !\hyperRamDriver|fastCountNegedge[7]~26 ))

	.dataa(\hyperRamDriver|fastCountNegedge [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|fastCountNegedge[7]~26 ),
	.combout(\hyperRamDriver|fastCountNegedge[8]~27_combout ),
	.cout(\hyperRamDriver|fastCountNegedge[8]~28 ));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[8]~27 .lut_mask = 16'hA50A;
defparam \hyperRamDriver|fastCountNegedge[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \hyperRamDriver|fastCountNegedge[8] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hyperRamDriver|fastCountNegedge[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperRamDriver|fastCountNegedge[5]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|fastCountNegedge [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[8] .is_wysiwyg = "true";
defparam \hyperRamDriver|fastCountNegedge[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cyclone10lp_lcell_comb \hyperRamDriver|fastCountNegedge[9]~29 (
// Equation(s):
// \hyperRamDriver|fastCountNegedge[9]~29_combout  = (\hyperRamDriver|fastCountNegedge [9] & (!\hyperRamDriver|fastCountNegedge[8]~28 )) # (!\hyperRamDriver|fastCountNegedge [9] & ((\hyperRamDriver|fastCountNegedge[8]~28 ) # (GND)))
// \hyperRamDriver|fastCountNegedge[9]~30  = CARRY((!\hyperRamDriver|fastCountNegedge[8]~28 ) # (!\hyperRamDriver|fastCountNegedge [9]))

	.dataa(gnd),
	.datab(\hyperRamDriver|fastCountNegedge [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|fastCountNegedge[8]~28 ),
	.combout(\hyperRamDriver|fastCountNegedge[9]~29_combout ),
	.cout(\hyperRamDriver|fastCountNegedge[9]~30 ));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[9]~29 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|fastCountNegedge[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \hyperRamDriver|fastCountNegedge[9] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hyperRamDriver|fastCountNegedge[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperRamDriver|fastCountNegedge[5]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|fastCountNegedge [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[9] .is_wysiwyg = "true";
defparam \hyperRamDriver|fastCountNegedge[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cyclone10lp_lcell_comb \hyperRamDriver|fastCountNegedge[10]~31 (
// Equation(s):
// \hyperRamDriver|fastCountNegedge[10]~31_combout  = \hyperRamDriver|fastCountNegedge [10] $ (!\hyperRamDriver|fastCountNegedge[9]~30 )

	.dataa(\hyperRamDriver|fastCountNegedge [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\hyperRamDriver|fastCountNegedge[9]~30 ),
	.combout(\hyperRamDriver|fastCountNegedge[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[10]~31 .lut_mask = 16'hA5A5;
defparam \hyperRamDriver|fastCountNegedge[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \hyperRamDriver|fastCountNegedge[10] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hyperRamDriver|fastCountNegedge[10]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperRamDriver|fastCountNegedge[5]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|fastCountNegedge [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[10] .is_wysiwyg = "true";
defparam \hyperRamDriver|fastCountNegedge[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cyclone10lp_lcell_comb \hyperRamDriver|Equal0~0 (
// Equation(s):
// \hyperRamDriver|Equal0~0_combout  = (!\hyperRamDriver|fastCountNegedge [3] & (!\hyperRamDriver|fastCountNegedge [4] & !\hyperRamDriver|fastCountNegedge [5]))

	.dataa(\hyperRamDriver|fastCountNegedge [3]),
	.datab(gnd),
	.datac(\hyperRamDriver|fastCountNegedge [4]),
	.datad(\hyperRamDriver|fastCountNegedge [5]),
	.cin(gnd),
	.combout(\hyperRamDriver|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|Equal0~0 .lut_mask = 16'h0005;
defparam \hyperRamDriver|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cyclone10lp_lcell_comb \hyperRamDriver|rwds~0 (
// Equation(s):
// \hyperRamDriver|rwds~0_combout  = (!\hyperRamDriver|fastCountNegedge [8] & (!\hyperRamDriver|fastCountNegedge [6] & (!\hyperRamDriver|fastCountNegedge [7] & !\hyperRamDriver|fastCountNegedge [9])))

	.dataa(\hyperRamDriver|fastCountNegedge [8]),
	.datab(\hyperRamDriver|fastCountNegedge [6]),
	.datac(\hyperRamDriver|fastCountNegedge [7]),
	.datad(\hyperRamDriver|fastCountNegedge [9]),
	.cin(gnd),
	.combout(\hyperRamDriver|rwds~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|rwds~0 .lut_mask = 16'h0001;
defparam \hyperRamDriver|rwds~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cyclone10lp_lcell_comb \hyperRamDriver|Equal0~1 (
// Equation(s):
// \hyperRamDriver|Equal0~1_combout  = (!\hyperRamDriver|fastCountNegedge [10] & (\hyperRamDriver|Equal0~0_combout  & \hyperRamDriver|rwds~0_combout ))

	.dataa(\hyperRamDriver|fastCountNegedge [10]),
	.datab(gnd),
	.datac(\hyperRamDriver|Equal0~0_combout ),
	.datad(\hyperRamDriver|rwds~0_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|Equal0~1 .lut_mask = 16'h5000;
defparam \hyperRamDriver|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cyclone10lp_lcell_comb \hyperRamDriver|toRamCk (
// Equation(s):
// \hyperRamDriver|toRamCk~combout  = LCELL((GLOBAL(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ) & ((\hyperRamDriver|fastCountNegedge [2]) # ((\hyperRamDriver|fastCountNegedge [1]) # (!\hyperRamDriver|Equal0~1_combout )))))

	.dataa(\hyperRamDriver|fastCountNegedge [2]),
	.datab(\hyperRamDriver|fastCountNegedge [1]),
	.datac(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.datad(\hyperRamDriver|Equal0~1_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamCk~combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamCk .lut_mask = 16'hE0F0;
defparam \hyperRamDriver|toRamCk .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclone10lp_clkctrl \hyperRamDriver|toRamCk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\hyperRamDriver|toRamCk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\hyperRamDriver|toRamCk~clkctrl_outclk ));
// synopsys translate_off
defparam \hyperRamDriver|toRamCk~clkctrl .clock_type = "global clock";
defparam \hyperRamDriver|toRamCk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cyclone10lp_lcell_comb \hyperRamDriver|ckRamCounter[0]~11 (
// Equation(s):
// \hyperRamDriver|ckRamCounter[0]~11_combout  = \hyperRamDriver|ckRamCounter [0] $ (VCC)
// \hyperRamDriver|ckRamCounter[0]~12  = CARRY(\hyperRamDriver|ckRamCounter [0])

	.dataa(gnd),
	.datab(\hyperRamDriver|ckRamCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hyperRamDriver|ckRamCounter[0]~11_combout ),
	.cout(\hyperRamDriver|ckRamCounter[0]~12 ));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[0]~11 .lut_mask = 16'h33CC;
defparam \hyperRamDriver|ckRamCounter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \hyperRamDriver|ckRamCounter[0] (
	.clk(!\hyperRamDriver|toRamCk~clkctrl_outclk ),
	.d(\hyperRamDriver|ckRamCounter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|ckRamCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[0] .is_wysiwyg = "true";
defparam \hyperRamDriver|ckRamCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cyclone10lp_lcell_comb \hyperRamDriver|ckRamCounter[1]~13 (
// Equation(s):
// \hyperRamDriver|ckRamCounter[1]~13_combout  = (\hyperRamDriver|ckRamCounter [1] & (!\hyperRamDriver|ckRamCounter[0]~12 )) # (!\hyperRamDriver|ckRamCounter [1] & ((\hyperRamDriver|ckRamCounter[0]~12 ) # (GND)))
// \hyperRamDriver|ckRamCounter[1]~14  = CARRY((!\hyperRamDriver|ckRamCounter[0]~12 ) # (!\hyperRamDriver|ckRamCounter [1]))

	.dataa(gnd),
	.datab(\hyperRamDriver|ckRamCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|ckRamCounter[0]~12 ),
	.combout(\hyperRamDriver|ckRamCounter[1]~13_combout ),
	.cout(\hyperRamDriver|ckRamCounter[1]~14 ));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[1]~13 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|ckRamCounter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \hyperRamDriver|ckRamCounter[1] (
	.clk(!\hyperRamDriver|toRamCk~clkctrl_outclk ),
	.d(\hyperRamDriver|ckRamCounter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|ckRamCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[1] .is_wysiwyg = "true";
defparam \hyperRamDriver|ckRamCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cyclone10lp_lcell_comb \hyperRamDriver|ckRamCounter[2]~15 (
// Equation(s):
// \hyperRamDriver|ckRamCounter[2]~15_combout  = (\hyperRamDriver|ckRamCounter [2] & (\hyperRamDriver|ckRamCounter[1]~14  $ (GND))) # (!\hyperRamDriver|ckRamCounter [2] & (!\hyperRamDriver|ckRamCounter[1]~14  & VCC))
// \hyperRamDriver|ckRamCounter[2]~16  = CARRY((\hyperRamDriver|ckRamCounter [2] & !\hyperRamDriver|ckRamCounter[1]~14 ))

	.dataa(\hyperRamDriver|ckRamCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|ckRamCounter[1]~14 ),
	.combout(\hyperRamDriver|ckRamCounter[2]~15_combout ),
	.cout(\hyperRamDriver|ckRamCounter[2]~16 ));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[2]~15 .lut_mask = 16'hA50A;
defparam \hyperRamDriver|ckRamCounter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \hyperRamDriver|ckRamCounter[2] (
	.clk(!\hyperRamDriver|toRamCk~clkctrl_outclk ),
	.d(\hyperRamDriver|ckRamCounter[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|ckRamCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[2] .is_wysiwyg = "true";
defparam \hyperRamDriver|ckRamCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cyclone10lp_lcell_comb \hyperRamDriver|ckRamCounter[3]~17 (
// Equation(s):
// \hyperRamDriver|ckRamCounter[3]~17_combout  = (\hyperRamDriver|ckRamCounter [3] & (!\hyperRamDriver|ckRamCounter[2]~16 )) # (!\hyperRamDriver|ckRamCounter [3] & ((\hyperRamDriver|ckRamCounter[2]~16 ) # (GND)))
// \hyperRamDriver|ckRamCounter[3]~18  = CARRY((!\hyperRamDriver|ckRamCounter[2]~16 ) # (!\hyperRamDriver|ckRamCounter [3]))

	.dataa(\hyperRamDriver|ckRamCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|ckRamCounter[2]~16 ),
	.combout(\hyperRamDriver|ckRamCounter[3]~17_combout ),
	.cout(\hyperRamDriver|ckRamCounter[3]~18 ));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[3]~17 .lut_mask = 16'h5A5F;
defparam \hyperRamDriver|ckRamCounter[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \hyperRamDriver|ckRamCounter[3] (
	.clk(!\hyperRamDriver|toRamCk~clkctrl_outclk ),
	.d(\hyperRamDriver|ckRamCounter[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|ckRamCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[3] .is_wysiwyg = "true";
defparam \hyperRamDriver|ckRamCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cyclone10lp_lcell_comb \hyperRamDriver|ckRamCounter[4]~19 (
// Equation(s):
// \hyperRamDriver|ckRamCounter[4]~19_combout  = (\hyperRamDriver|ckRamCounter [4] & (\hyperRamDriver|ckRamCounter[3]~18  $ (GND))) # (!\hyperRamDriver|ckRamCounter [4] & (!\hyperRamDriver|ckRamCounter[3]~18  & VCC))
// \hyperRamDriver|ckRamCounter[4]~20  = CARRY((\hyperRamDriver|ckRamCounter [4] & !\hyperRamDriver|ckRamCounter[3]~18 ))

	.dataa(gnd),
	.datab(\hyperRamDriver|ckRamCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|ckRamCounter[3]~18 ),
	.combout(\hyperRamDriver|ckRamCounter[4]~19_combout ),
	.cout(\hyperRamDriver|ckRamCounter[4]~20 ));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[4]~19 .lut_mask = 16'hC30C;
defparam \hyperRamDriver|ckRamCounter[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \hyperRamDriver|ckRamCounter[4] (
	.clk(!\hyperRamDriver|toRamCk~clkctrl_outclk ),
	.d(\hyperRamDriver|ckRamCounter[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|ckRamCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[4] .is_wysiwyg = "true";
defparam \hyperRamDriver|ckRamCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cyclone10lp_lcell_comb \hyperRamDriver|ckRamCounter[5]~21 (
// Equation(s):
// \hyperRamDriver|ckRamCounter[5]~21_combout  = (\hyperRamDriver|ckRamCounter [5] & (!\hyperRamDriver|ckRamCounter[4]~20 )) # (!\hyperRamDriver|ckRamCounter [5] & ((\hyperRamDriver|ckRamCounter[4]~20 ) # (GND)))
// \hyperRamDriver|ckRamCounter[5]~22  = CARRY((!\hyperRamDriver|ckRamCounter[4]~20 ) # (!\hyperRamDriver|ckRamCounter [5]))

	.dataa(gnd),
	.datab(\hyperRamDriver|ckRamCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|ckRamCounter[4]~20 ),
	.combout(\hyperRamDriver|ckRamCounter[5]~21_combout ),
	.cout(\hyperRamDriver|ckRamCounter[5]~22 ));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[5]~21 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|ckRamCounter[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \hyperRamDriver|ckRamCounter[5] (
	.clk(!\hyperRamDriver|toRamCk~clkctrl_outclk ),
	.d(\hyperRamDriver|ckRamCounter[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|ckRamCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[5] .is_wysiwyg = "true";
defparam \hyperRamDriver|ckRamCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cyclone10lp_lcell_comb \hyperRamDriver|ckRamCounter[6]~23 (
// Equation(s):
// \hyperRamDriver|ckRamCounter[6]~23_combout  = (\hyperRamDriver|ckRamCounter [6] & (\hyperRamDriver|ckRamCounter[5]~22  $ (GND))) # (!\hyperRamDriver|ckRamCounter [6] & (!\hyperRamDriver|ckRamCounter[5]~22  & VCC))
// \hyperRamDriver|ckRamCounter[6]~24  = CARRY((\hyperRamDriver|ckRamCounter [6] & !\hyperRamDriver|ckRamCounter[5]~22 ))

	.dataa(gnd),
	.datab(\hyperRamDriver|ckRamCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|ckRamCounter[5]~22 ),
	.combout(\hyperRamDriver|ckRamCounter[6]~23_combout ),
	.cout(\hyperRamDriver|ckRamCounter[6]~24 ));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[6]~23 .lut_mask = 16'hC30C;
defparam \hyperRamDriver|ckRamCounter[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \hyperRamDriver|ckRamCounter[6] (
	.clk(!\hyperRamDriver|toRamCk~clkctrl_outclk ),
	.d(\hyperRamDriver|ckRamCounter[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|ckRamCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[6] .is_wysiwyg = "true";
defparam \hyperRamDriver|ckRamCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cyclone10lp_lcell_comb \hyperRamDriver|ckRamCounter[7]~25 (
// Equation(s):
// \hyperRamDriver|ckRamCounter[7]~25_combout  = (\hyperRamDriver|ckRamCounter [7] & (!\hyperRamDriver|ckRamCounter[6]~24 )) # (!\hyperRamDriver|ckRamCounter [7] & ((\hyperRamDriver|ckRamCounter[6]~24 ) # (GND)))
// \hyperRamDriver|ckRamCounter[7]~26  = CARRY((!\hyperRamDriver|ckRamCounter[6]~24 ) # (!\hyperRamDriver|ckRamCounter [7]))

	.dataa(\hyperRamDriver|ckRamCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|ckRamCounter[6]~24 ),
	.combout(\hyperRamDriver|ckRamCounter[7]~25_combout ),
	.cout(\hyperRamDriver|ckRamCounter[7]~26 ));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[7]~25 .lut_mask = 16'h5A5F;
defparam \hyperRamDriver|ckRamCounter[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \hyperRamDriver|ckRamCounter[7] (
	.clk(!\hyperRamDriver|toRamCk~clkctrl_outclk ),
	.d(\hyperRamDriver|ckRamCounter[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|ckRamCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[7] .is_wysiwyg = "true";
defparam \hyperRamDriver|ckRamCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cyclone10lp_lcell_comb \hyperRamDriver|ckRamCounter[8]~27 (
// Equation(s):
// \hyperRamDriver|ckRamCounter[8]~27_combout  = (\hyperRamDriver|ckRamCounter [8] & (\hyperRamDriver|ckRamCounter[7]~26  $ (GND))) # (!\hyperRamDriver|ckRamCounter [8] & (!\hyperRamDriver|ckRamCounter[7]~26  & VCC))
// \hyperRamDriver|ckRamCounter[8]~28  = CARRY((\hyperRamDriver|ckRamCounter [8] & !\hyperRamDriver|ckRamCounter[7]~26 ))

	.dataa(\hyperRamDriver|ckRamCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|ckRamCounter[7]~26 ),
	.combout(\hyperRamDriver|ckRamCounter[8]~27_combout ),
	.cout(\hyperRamDriver|ckRamCounter[8]~28 ));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[8]~27 .lut_mask = 16'hA50A;
defparam \hyperRamDriver|ckRamCounter[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \hyperRamDriver|ckRamCounter[8] (
	.clk(!\hyperRamDriver|toRamCk~clkctrl_outclk ),
	.d(\hyperRamDriver|ckRamCounter[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|ckRamCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[8] .is_wysiwyg = "true";
defparam \hyperRamDriver|ckRamCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cyclone10lp_lcell_comb \hyperRamDriver|ckRamCounter[9]~29 (
// Equation(s):
// \hyperRamDriver|ckRamCounter[9]~29_combout  = (\hyperRamDriver|ckRamCounter [9] & (!\hyperRamDriver|ckRamCounter[8]~28 )) # (!\hyperRamDriver|ckRamCounter [9] & ((\hyperRamDriver|ckRamCounter[8]~28 ) # (GND)))
// \hyperRamDriver|ckRamCounter[9]~30  = CARRY((!\hyperRamDriver|ckRamCounter[8]~28 ) # (!\hyperRamDriver|ckRamCounter [9]))

	.dataa(\hyperRamDriver|ckRamCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|ckRamCounter[8]~28 ),
	.combout(\hyperRamDriver|ckRamCounter[9]~29_combout ),
	.cout(\hyperRamDriver|ckRamCounter[9]~30 ));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[9]~29 .lut_mask = 16'h5A5F;
defparam \hyperRamDriver|ckRamCounter[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \hyperRamDriver|ckRamCounter[9] (
	.clk(!\hyperRamDriver|toRamCk~clkctrl_outclk ),
	.d(\hyperRamDriver|ckRamCounter[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|ckRamCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[9] .is_wysiwyg = "true";
defparam \hyperRamDriver|ckRamCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cyclone10lp_lcell_comb \hyperRamDriver|ckRamCounter[10]~31 (
// Equation(s):
// \hyperRamDriver|ckRamCounter[10]~31_combout  = \hyperRamDriver|ckRamCounter [10] $ (!\hyperRamDriver|ckRamCounter[9]~30 )

	.dataa(gnd),
	.datab(\hyperRamDriver|ckRamCounter [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\hyperRamDriver|ckRamCounter[9]~30 ),
	.combout(\hyperRamDriver|ckRamCounter[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[10]~31 .lut_mask = 16'hC3C3;
defparam \hyperRamDriver|ckRamCounter[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \hyperRamDriver|ckRamCounter[10] (
	.clk(!\hyperRamDriver|toRamCk~clkctrl_outclk ),
	.d(\hyperRamDriver|ckRamCounter[10]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|ckRamCounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|ckRamCounter[10] .is_wysiwyg = "true";
defparam \hyperRamDriver|ckRamCounter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cyclone10lp_lcell_comb \hyperRamDriver|LessThan4~1 (
// Equation(s):
// \hyperRamDriver|LessThan4~1_combout  = (!\hyperRamDriver|ckRamCounter [9] & !\hyperRamDriver|ckRamCounter [10])

	.dataa(gnd),
	.datab(\hyperRamDriver|ckRamCounter [9]),
	.datac(gnd),
	.datad(\hyperRamDriver|ckRamCounter [10]),
	.cin(gnd),
	.combout(\hyperRamDriver|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|LessThan4~1 .lut_mask = 16'h0033;
defparam \hyperRamDriver|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cyclone10lp_lcell_comb \hyperRamDriver|LessThan4~0 (
// Equation(s):
// \hyperRamDriver|LessThan4~0_combout  = (!\hyperRamDriver|ckRamCounter [6] & (!\hyperRamDriver|ckRamCounter [5] & (!\hyperRamDriver|ckRamCounter [7] & !\hyperRamDriver|ckRamCounter [8])))

	.dataa(\hyperRamDriver|ckRamCounter [6]),
	.datab(\hyperRamDriver|ckRamCounter [5]),
	.datac(\hyperRamDriver|ckRamCounter [7]),
	.datad(\hyperRamDriver|ckRamCounter [8]),
	.cin(gnd),
	.combout(\hyperRamDriver|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|LessThan4~0 .lut_mask = 16'h0001;
defparam \hyperRamDriver|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cyclone10lp_lcell_comb \hyperRamDriver|setupDone~1 (
// Equation(s):
// \hyperRamDriver|setupDone~1_combout  = (\hyperRamDriver|ckRamCounter [4] & ((\hyperRamDriver|ckRamCounter [0]) # (\hyperRamDriver|ckRamCounter [1])))

	.dataa(gnd),
	.datab(\hyperRamDriver|ckRamCounter [0]),
	.datac(\hyperRamDriver|ckRamCounter [4]),
	.datad(\hyperRamDriver|ckRamCounter [1]),
	.cin(gnd),
	.combout(\hyperRamDriver|setupDone~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|setupDone~1 .lut_mask = 16'hF0C0;
defparam \hyperRamDriver|setupDone~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cyclone10lp_io_ibuf \clockQueury~input (
	.i(clockQueury),
	.ibar(gnd),
	.o(\clockQueury~input_o ));
// synopsys translate_off
defparam \clockQueury~input .bus_hold = "false";
defparam \clockQueury~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y2_N31
dffeas clockQueuryTemp(
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clockQueury~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockQueuryTemp~q ),
	.prn(vcc));
// synopsys translate_off
defparam clockQueuryTemp.is_wysiwyg = "true";
defparam clockQueuryTemp.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cyclone10lp_lcell_comb \WreqFifoQuaury~0 (
// Equation(s):
// \WreqFifoQuaury~0_combout  = (!\clockQueuryTemp~q  & \WreqFifoQuaury~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clockQueuryTemp~q ),
	.datad(\WreqFifoQuaury~q ),
	.cin(gnd),
	.combout(\WreqFifoQuaury~0_combout ),
	.cout());
// synopsys translate_off
defparam \WreqFifoQuaury~0 .lut_mask = 16'h0F00;
defparam \WreqFifoQuaury~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cyclone10lp_lcell_comb \WreqFifoQuaury~feeder (
// Equation(s):
// \WreqFifoQuaury~feeder_combout  = \WreqFifoQuaury~0_combout 

	.dataa(\WreqFifoQuaury~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\WreqFifoQuaury~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \WreqFifoQuaury~feeder .lut_mask = 16'hAAAA;
defparam \WreqFifoQuaury~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N17
dffeas WreqFifoQuaury(
	.clk(!\clk_50~inputclkctrl_outclk ),
	.d(\WreqFifoQuaury~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clockQueury~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\WreqFifoQuaury~q ),
	.prn(vcc));
// synopsys translate_off
defparam WreqFifoQuaury.is_wysiwyg = "true";
defparam WreqFifoQuaury.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cyclone10lp_clkctrl \clockQueuryTemp~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clockQueuryTemp~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clockQueuryTemp~clkctrl_outclk ));
// synopsys translate_off
defparam \clockQueuryTemp~clkctrl .clock_type = "global clock";
defparam \clockQueuryTemp~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h0FF0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// !\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ))

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0003;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\WreqFifoQuaury~q  & (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & 
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout )))

	.dataa(\WreqFifoQuaury~q ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h8000;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0500;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hA5F0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N7
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h6996;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'hF00F;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\WreqFifoQuaury~q  & 
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ))

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\WreqFifoQuaury~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h3000;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & 
// !\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hF03C;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h78F0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h2200;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )))

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h3CF0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'h3CF0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'hD2F0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h5AF0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cyclone10lp_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\fsmStateTransfer.00000001~q ) # ((\RreqFifoQueury~q  & !\fsmStateTransfer.00000010~q ))

	.dataa(\fsmStateTransfer.00000001~q ),
	.datab(gnd),
	.datac(\RreqFifoQueury~q ),
	.datad(\fsmStateTransfer.00000010~q ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hAAFA;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cyclone10lp_clkctrl \enableRamDriver~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\enableRamDriver~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\enableRamDriver~clkctrl_outclk ));
// synopsys translate_off
defparam \enableRamDriver~clkctrl .clock_type = "global clock";
defparam \enableRamDriver~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hF0F0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h5A5A;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (\RreqFifoQueury~q  & (!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\RreqFifoQueury~q ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0800;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h78F0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'hB4F0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0200;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'h7878;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (((!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'hB4F0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ))

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0300;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hC3F0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h6996;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N11
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'hF00F;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\RreqFifoQueury~q  & (!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ))

	.dataa(\RreqFifoQueury~q ),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0A00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & 
// !\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hF03C;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N25
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] & 
// ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [0])) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [1]))) # 
// (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [1]) # (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [0]))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h6FF6;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hF0F0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hF0F0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [4] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]))) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [4] & 
// ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]) # (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7DBE;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hF0F0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hF0F0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder .lut_mask = 16'hF0F0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [2] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3])) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]))) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]) # (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [3] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [6] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7])) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]))) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [6] & 
// ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]) # (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [7] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7BDE;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # 
// ((\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # ((\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  & \RreqFifoQueury~q )

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datac(gnd),
	.datad(\RreqFifoQueury~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCC00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cyclone10lp_io_ibuf \rwFlagQueury~input (
	.i(rwFlagQueury),
	.ibar(gnd),
	.o(\rwFlagQueury~input_o ));
// synopsys translate_off
defparam \rwFlagQueury~input .bus_hold = "false";
defparam \rwFlagQueury~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cyclone10lp_lcell_comb \dataInputQueuryInput[0]~feeder (
// Equation(s):
// \dataInputQueuryInput[0]~feeder_combout  = \rwFlagQueury~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rwFlagQueury~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[0]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \dataInputQueuryInput[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[0] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|ram_address_a[6] (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|ram_address_a [6] = \RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [7] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [6])

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|ram_address_a [6]),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ram_address_a[6] .lut_mask = 16'h33CC;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ram_address_a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h55AA;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cyclone10lp_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y34_N1
cyclone10lp_io_ibuf \adrQueury[0]~input (
	.i(adrQueury[0]),
	.ibar(gnd),
	.o(\adrQueury[0]~input_o ));
// synopsys translate_off
defparam \adrQueury[0]~input .bus_hold = "false";
defparam \adrQueury[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cyclone10lp_lcell_comb \dataInputQueuryInput[1]~feeder (
// Equation(s):
// \dataInputQueuryInput[1]~feeder_combout  = \adrQueury[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[0]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[1]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \dataInputQueuryInput[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[1] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N22
cyclone10lp_io_ibuf \adrQueury[1]~input (
	.i(adrQueury[1]),
	.ibar(gnd),
	.o(\adrQueury[1]~input_o ));
// synopsys translate_off
defparam \adrQueury[1]~input .bus_hold = "false";
defparam \adrQueury[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cyclone10lp_lcell_comb \dataInputQueuryInput[2]~feeder (
// Equation(s):
// \dataInputQueuryInput[2]~feeder_combout  = \adrQueury[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[1]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[2]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \dataInputQueuryInput[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[2] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cyclone10lp_io_ibuf \adrQueury[2]~input (
	.i(adrQueury[2]),
	.ibar(gnd),
	.o(\adrQueury[2]~input_o ));
// synopsys translate_off
defparam \adrQueury[2]~input .bus_hold = "false";
defparam \adrQueury[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cyclone10lp_lcell_comb \dataInputQueuryInput[3]~feeder (
// Equation(s):
// \dataInputQueuryInput[3]~feeder_combout  = \adrQueury[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[2]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[3]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \dataInputQueuryInput[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[3] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cyclone10lp_io_ibuf \adrQueury[3]~input (
	.i(adrQueury[3]),
	.ibar(gnd),
	.o(\adrQueury[3]~input_o ));
// synopsys translate_off
defparam \adrQueury[3]~input .bus_hold = "false";
defparam \adrQueury[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cyclone10lp_lcell_comb \dataInputQueuryInput[4]~feeder (
// Equation(s):
// \dataInputQueuryInput[4]~feeder_combout  = \adrQueury[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[3]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[4]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \dataInputQueuryInput[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[4] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cyclone10lp_io_ibuf \adrQueury[4]~input (
	.i(adrQueury[4]),
	.ibar(gnd),
	.o(\adrQueury[4]~input_o ));
// synopsys translate_off
defparam \adrQueury[4]~input .bus_hold = "false";
defparam \adrQueury[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y12_N3
dffeas \dataInputQueuryInput[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adrQueury[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[5] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cyclone10lp_io_ibuf \adrQueury[5]~input (
	.i(adrQueury[5]),
	.ibar(gnd),
	.o(\adrQueury[5]~input_o ));
// synopsys translate_off
defparam \adrQueury[5]~input .bus_hold = "false";
defparam \adrQueury[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cyclone10lp_lcell_comb \dataInputQueuryInput[6]~feeder (
// Equation(s):
// \dataInputQueuryInput[6]~feeder_combout  = \adrQueury[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[5]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[6]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \dataInputQueuryInput[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[6] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cyclone10lp_io_ibuf \adrQueury[6]~input (
	.i(adrQueury[6]),
	.ibar(gnd),
	.o(\adrQueury[6]~input_o ));
// synopsys translate_off
defparam \adrQueury[6]~input .bus_hold = "false";
defparam \adrQueury[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cyclone10lp_lcell_comb \dataInputQueuryInput[7]~feeder (
// Equation(s):
// \dataInputQueuryInput[7]~feeder_combout  = \adrQueury[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[6]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[7]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \dataInputQueuryInput[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[7] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cyclone10lp_io_ibuf \adrQueury[7]~input (
	.i(adrQueury[7]),
	.ibar(gnd),
	.o(\adrQueury[7]~input_o ));
// synopsys translate_off
defparam \adrQueury[7]~input .bus_hold = "false";
defparam \adrQueury[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \dataInputQueuryInput[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adrQueury[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[8] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cyclone10lp_io_ibuf \adrQueury[8]~input (
	.i(adrQueury[8]),
	.ibar(gnd),
	.o(\adrQueury[8]~input_o ));
// synopsys translate_off
defparam \adrQueury[8]~input .bus_hold = "false";
defparam \adrQueury[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cyclone10lp_lcell_comb \dataInputQueuryInput[9]~feeder (
// Equation(s):
// \dataInputQueuryInput[9]~feeder_combout  = \adrQueury[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[8]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[9]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \dataInputQueuryInput[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[9] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cyclone10lp_io_ibuf \adrQueury[9]~input (
	.i(adrQueury[9]),
	.ibar(gnd),
	.o(\adrQueury[9]~input_o ));
// synopsys translate_off
defparam \adrQueury[9]~input .bus_hold = "false";
defparam \adrQueury[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cyclone10lp_lcell_comb \dataInputQueuryInput[10]~feeder (
// Equation(s):
// \dataInputQueuryInput[10]~feeder_combout  = \adrQueury[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[9]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[10]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \dataInputQueuryInput[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[10] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclone10lp_io_ibuf \adrQueury[10]~input (
	.i(adrQueury[10]),
	.ibar(gnd),
	.o(\adrQueury[10]~input_o ));
// synopsys translate_off
defparam \adrQueury[10]~input .bus_hold = "false";
defparam \adrQueury[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cyclone10lp_lcell_comb \dataInputQueuryInput[11]~feeder (
// Equation(s):
// \dataInputQueuryInput[11]~feeder_combout  = \adrQueury[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[10]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[11]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \dataInputQueuryInput[11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[11] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N1
cyclone10lp_io_ibuf \adrQueury[11]~input (
	.i(adrQueury[11]),
	.ibar(gnd),
	.o(\adrQueury[11]~input_o ));
// synopsys translate_off
defparam \adrQueury[11]~input .bus_hold = "false";
defparam \adrQueury[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cyclone10lp_lcell_comb \dataInputQueuryInput[12]~feeder (
// Equation(s):
// \dataInputQueuryInput[12]~feeder_combout  = \adrQueury[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[11]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[12]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \dataInputQueuryInput[12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[12] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cyclone10lp_io_ibuf \adrQueury[12]~input (
	.i(adrQueury[12]),
	.ibar(gnd),
	.o(\adrQueury[12]~input_o ));
// synopsys translate_off
defparam \adrQueury[12]~input .bus_hold = "false";
defparam \adrQueury[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cyclone10lp_lcell_comb \dataInputQueuryInput[13]~feeder (
// Equation(s):
// \dataInputQueuryInput[13]~feeder_combout  = \adrQueury[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[12]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[13]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \dataInputQueuryInput[13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[13] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cyclone10lp_io_ibuf \adrQueury[13]~input (
	.i(adrQueury[13]),
	.ibar(gnd),
	.o(\adrQueury[13]~input_o ));
// synopsys translate_off
defparam \adrQueury[13]~input .bus_hold = "false";
defparam \adrQueury[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cyclone10lp_lcell_comb \dataInputQueuryInput[14]~feeder (
// Equation(s):
// \dataInputQueuryInput[14]~feeder_combout  = \adrQueury[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[13]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[14]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \dataInputQueuryInput[14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[14] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N15
cyclone10lp_io_ibuf \adrQueury[14]~input (
	.i(adrQueury[14]),
	.ibar(gnd),
	.o(\adrQueury[14]~input_o ));
// synopsys translate_off
defparam \adrQueury[14]~input .bus_hold = "false";
defparam \adrQueury[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cyclone10lp_lcell_comb \dataInputQueuryInput[15]~feeder (
// Equation(s):
// \dataInputQueuryInput[15]~feeder_combout  = \adrQueury[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[14]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[15]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \dataInputQueuryInput[15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[15] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cyclone10lp_io_ibuf \adrQueury[15]~input (
	.i(adrQueury[15]),
	.ibar(gnd),
	.o(\adrQueury[15]~input_o ));
// synopsys translate_off
defparam \adrQueury[15]~input .bus_hold = "false";
defparam \adrQueury[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cyclone10lp_lcell_comb \dataInputQueuryInput[16]~feeder (
// Equation(s):
// \dataInputQueuryInput[16]~feeder_combout  = \adrQueury[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[15]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[16]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \dataInputQueuryInput[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[16] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cyclone10lp_io_ibuf \adrQueury[16]~input (
	.i(adrQueury[16]),
	.ibar(gnd),
	.o(\adrQueury[16]~input_o ));
// synopsys translate_off
defparam \adrQueury[16]~input .bus_hold = "false";
defparam \adrQueury[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cyclone10lp_lcell_comb \dataInputQueuryInput[17]~feeder (
// Equation(s):
// \dataInputQueuryInput[17]~feeder_combout  = \adrQueury[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[16]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[17]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N15
dffeas \dataInputQueuryInput[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[17] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cyclone10lp_io_ibuf \adrQueury[17]~input (
	.i(adrQueury[17]),
	.ibar(gnd),
	.o(\adrQueury[17]~input_o ));
// synopsys translate_off
defparam \adrQueury[17]~input .bus_hold = "false";
defparam \adrQueury[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \dataInputQueuryInput[18] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adrQueury[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[18] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cyclone10lp_io_ibuf \adrQueury[18]~input (
	.i(adrQueury[18]),
	.ibar(gnd),
	.o(\adrQueury[18]~input_o ));
// synopsys translate_off
defparam \adrQueury[18]~input .bus_hold = "false";
defparam \adrQueury[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cyclone10lp_lcell_comb \dataInputQueuryInput[19]~feeder (
// Equation(s):
// \dataInputQueuryInput[19]~feeder_combout  = \adrQueury[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[18]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[19]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \dataInputQueuryInput[19] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[19] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cyclone10lp_io_ibuf \adrQueury[19]~input (
	.i(adrQueury[19]),
	.ibar(gnd),
	.o(\adrQueury[19]~input_o ));
// synopsys translate_off
defparam \adrQueury[19]~input .bus_hold = "false";
defparam \adrQueury[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \dataInputQueuryInput[20] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adrQueury[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[20] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N15
cyclone10lp_io_ibuf \adrQueury[20]~input (
	.i(adrQueury[20]),
	.ibar(gnd),
	.o(\adrQueury[20]~input_o ));
// synopsys translate_off
defparam \adrQueury[20]~input .bus_hold = "false";
defparam \adrQueury[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \dataInputQueuryInput[21] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adrQueury[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[21] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N8
cyclone10lp_io_ibuf \adrQueury[21]~input (
	.i(adrQueury[21]),
	.ibar(gnd),
	.o(\adrQueury[21]~input_o ));
// synopsys translate_off
defparam \adrQueury[21]~input .bus_hold = "false";
defparam \adrQueury[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cyclone10lp_lcell_comb \dataInputQueuryInput[22]~feeder (
// Equation(s):
// \dataInputQueuryInput[22]~feeder_combout  = \adrQueury[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[21]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[22]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \dataInputQueuryInput[22] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[22] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclone10lp_io_ibuf \adrQueury[22]~input (
	.i(adrQueury[22]),
	.ibar(gnd),
	.o(\adrQueury[22]~input_o ));
// synopsys translate_off
defparam \adrQueury[22]~input .bus_hold = "false";
defparam \adrQueury[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cyclone10lp_lcell_comb \dataInputQueuryInput[23]~feeder (
// Equation(s):
// \dataInputQueuryInput[23]~feeder_combout  = \adrQueury[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\adrQueury[22]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[23]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \dataInputQueuryInput[23] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[23] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cyclone10lp_io_ibuf \transactionLenQueury[0]~input (
	.i(transactionLenQueury[0]),
	.ibar(gnd),
	.o(\transactionLenQueury[0]~input_o ));
// synopsys translate_off
defparam \transactionLenQueury[0]~input .bus_hold = "false";
defparam \transactionLenQueury[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \dataInputQueuryInput[24] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\transactionLenQueury[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[24] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N8
cyclone10lp_io_ibuf \transactionLenQueury[1]~input (
	.i(transactionLenQueury[1]),
	.ibar(gnd),
	.o(\transactionLenQueury[1]~input_o ));
// synopsys translate_off
defparam \transactionLenQueury[1]~input .bus_hold = "false";
defparam \transactionLenQueury[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cyclone10lp_lcell_comb \dataInputQueuryInput[25]~feeder (
// Equation(s):
// \dataInputQueuryInput[25]~feeder_combout  = \transactionLenQueury[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\transactionLenQueury[1]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[25]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \dataInputQueuryInput[25] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[25] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cyclone10lp_io_ibuf \transactionLenQueury[2]~input (
	.i(transactionLenQueury[2]),
	.ibar(gnd),
	.o(\transactionLenQueury[2]~input_o ));
// synopsys translate_off
defparam \transactionLenQueury[2]~input .bus_hold = "false";
defparam \transactionLenQueury[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \dataInputQueuryInput[26] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\transactionLenQueury[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[26] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N15
cyclone10lp_io_ibuf \transactionLenQueury[3]~input (
	.i(transactionLenQueury[3]),
	.ibar(gnd),
	.o(\transactionLenQueury[3]~input_o ));
// synopsys translate_off
defparam \transactionLenQueury[3]~input .bus_hold = "false";
defparam \transactionLenQueury[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cyclone10lp_lcell_comb \dataInputQueuryInput[27]~feeder (
// Equation(s):
// \dataInputQueuryInput[27]~feeder_combout  = \transactionLenQueury[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\transactionLenQueury[3]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[27]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \dataInputQueuryInput[27] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[27] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cyclone10lp_io_ibuf \transactionLenQueury[4]~input (
	.i(transactionLenQueury[4]),
	.ibar(gnd),
	.o(\transactionLenQueury[4]~input_o ));
// synopsys translate_off
defparam \transactionLenQueury[4]~input .bus_hold = "false";
defparam \transactionLenQueury[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cyclone10lp_lcell_comb \dataInputQueuryInput[28]~feeder (
// Equation(s):
// \dataInputQueuryInput[28]~feeder_combout  = \transactionLenQueury[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\transactionLenQueury[4]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[28]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \dataInputQueuryInput[28] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[28] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y12_N1
cyclone10lp_io_ibuf \transactionLenQueury[5]~input (
	.i(transactionLenQueury[5]),
	.ibar(gnd),
	.o(\transactionLenQueury[5]~input_o ));
// synopsys translate_off
defparam \transactionLenQueury[5]~input .bus_hold = "false";
defparam \transactionLenQueury[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \dataInputQueuryInput[29] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\transactionLenQueury[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[29] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cyclone10lp_io_ibuf \transactionLenQueury[6]~input (
	.i(transactionLenQueury[6]),
	.ibar(gnd),
	.o(\transactionLenQueury[6]~input_o ));
// synopsys translate_off
defparam \transactionLenQueury[6]~input .bus_hold = "false";
defparam \transactionLenQueury[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N8
cyclone10lp_lcell_comb \dataInputQueuryInput[30]~feeder (
// Equation(s):
// \dataInputQueuryInput[30]~feeder_combout  = \transactionLenQueury[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\transactionLenQueury[6]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[30]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N9
dffeas \dataInputQueuryInput[30] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[30] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cyclone10lp_io_ibuf \transactionLenQueury[7]~input (
	.i(transactionLenQueury[7]),
	.ibar(gnd),
	.o(\transactionLenQueury[7]~input_o ));
// synopsys translate_off
defparam \transactionLenQueury[7]~input .bus_hold = "false";
defparam \transactionLenQueury[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cyclone10lp_lcell_comb \dataInputQueuryInput[31]~feeder (
// Equation(s):
// \dataInputQueuryInput[31]~feeder_combout  = \transactionLenQueury[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\transactionLenQueury[7]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[31]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \dataInputQueuryInput[31] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[31] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cyclone10lp_io_ibuf \transactionLenQueury[8]~input (
	.i(transactionLenQueury[8]),
	.ibar(gnd),
	.o(\transactionLenQueury[8]~input_o ));
// synopsys translate_off
defparam \transactionLenQueury[8]~input .bus_hold = "false";
defparam \transactionLenQueury[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \dataInputQueuryInput[32] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\transactionLenQueury[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[32] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[32] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N22
cyclone10lp_io_ibuf \transactionLenQueury[9]~input (
	.i(transactionLenQueury[9]),
	.ibar(gnd),
	.o(\transactionLenQueury[9]~input_o ));
// synopsys translate_off
defparam \transactionLenQueury[9]~input .bus_hold = "false";
defparam \transactionLenQueury[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \dataInputQueuryInput[33] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\transactionLenQueury[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[33] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[33] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cyclone10lp_io_ibuf \transactionLenQueury[10]~input (
	.i(transactionLenQueury[10]),
	.ibar(gnd),
	.o(\transactionLenQueury[10]~input_o ));
// synopsys translate_off
defparam \transactionLenQueury[10]~input .bus_hold = "false";
defparam \transactionLenQueury[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cyclone10lp_lcell_comb \dataInputQueuryInput[34]~feeder (
// Equation(s):
// \dataInputQueuryInput[34]~feeder_combout  = \transactionLenQueury[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\transactionLenQueury[10]~input_o ),
	.cin(gnd),
	.combout(\dataInputQueuryInput[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataInputQueuryInput[34]~feeder .lut_mask = 16'hFF00;
defparam \dataInputQueuryInput[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \dataInputQueuryInput[34] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataInputQueuryInput[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockQueury~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataInputQueuryInput[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dataInputQueuryInput[34] .is_wysiwyg = "true";
defparam \dataInputQueuryInput[34] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cyclone10lp_ram_block \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clockQueuryTemp~clkctrl_outclk ),
	.clk1(\clockReadFifoQueury~clkctrl_outclk ),
	.ena0(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,dataInputQueuryInput[34],dataInputQueuryInput[33],dataInputQueuryInput[32],dataInputQueuryInput[31],dataInputQueuryInput[30],dataInputQueuryInput[29],dataInputQueuryInput[28],dataInputQueuryInput[27],dataInputQueuryInput[26],dataInputQueuryInput[25],dataInputQueuryInput[24],dataInputQueuryInput[23],
dataInputQueuryInput[22],dataInputQueuryInput[21],dataInputQueuryInput[20],dataInputQueuryInput[19],dataInputQueuryInput[18],dataInputQueuryInput[17],dataInputQueuryInput[16],dataInputQueuryInput[15],dataInputQueuryInput[14],dataInputQueuryInput[13],dataInputQueuryInput[12],dataInputQueuryInput[11],
dataInputQueuryInput[10],dataInputQueuryInput[9],dataInputQueuryInput[8],dataInputQueuryInput[7],dataInputQueuryInput[6],dataInputQueuryInput[5],dataInputQueuryInput[4],dataInputQueuryInput[3],dataInputQueuryInput[2],dataInputQueuryInput[1],dataInputQueuryInput[0]}),
	.portaaddr({\RamControlSeqFifo|dcfifo_component|auto_generated|ram_address_a [6],\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [5],\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [4],\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [3],
\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [2],\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [1],\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "RamControlSeqFifo:RamControlSeqFifo|dcfifo:dcfifo_component|dcfifo_b0l1:auto_generated|altsyncram_hv61:fifo_ram|ALTSYNCRAM";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 7;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 36;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 127;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 128;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 36;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 7;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 36;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 127;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 128;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 36;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cyclone10lp_lcell_comb \dataLenRamDriver[10]~feeder (
// Equation(s):
// \dataLenRamDriver[10]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [34]),
	.cin(gnd),
	.combout(\dataLenRamDriver[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataLenRamDriver[10]~feeder .lut_mask = 16'hFF00;
defparam \dataLenRamDriver[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \dataLenRamDriver[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataLenRamDriver[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataLenRamDriver[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dataLenRamDriver[10] .is_wysiwyg = "true";
defparam \dataLenRamDriver[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cyclone10lp_lcell_comb \dataLenRamDriver[9]~feeder (
// Equation(s):
// \dataLenRamDriver[9]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [33]),
	.cin(gnd),
	.combout(\dataLenRamDriver[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataLenRamDriver[9]~feeder .lut_mask = 16'hFF00;
defparam \dataLenRamDriver[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N27
dffeas \dataLenRamDriver[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataLenRamDriver[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataLenRamDriver[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dataLenRamDriver[9] .is_wysiwyg = "true";
defparam \dataLenRamDriver[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \dataLenRamDriver[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [32]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataLenRamDriver[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dataLenRamDriver[8] .is_wysiwyg = "true";
defparam \dataLenRamDriver[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cyclone10lp_lcell_comb \dataLenRamDriver[7]~feeder (
// Equation(s):
// \dataLenRamDriver[7]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [31]),
	.cin(gnd),
	.combout(\dataLenRamDriver[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataLenRamDriver[7]~feeder .lut_mask = 16'hFF00;
defparam \dataLenRamDriver[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N25
dffeas \dataLenRamDriver[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataLenRamDriver[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataLenRamDriver[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dataLenRamDriver[7] .is_wysiwyg = "true";
defparam \dataLenRamDriver[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cyclone10lp_lcell_comb \dataLenRamDriver[6]~feeder (
// Equation(s):
// \dataLenRamDriver[6]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [30]),
	.cin(gnd),
	.combout(\dataLenRamDriver[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataLenRamDriver[6]~feeder .lut_mask = 16'hFF00;
defparam \dataLenRamDriver[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N23
dffeas \dataLenRamDriver[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataLenRamDriver[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataLenRamDriver[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dataLenRamDriver[6] .is_wysiwyg = "true";
defparam \dataLenRamDriver[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cyclone10lp_lcell_comb \dataLenRamDriver[5]~feeder (
// Equation(s):
// \dataLenRamDriver[5]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [29]),
	.cin(gnd),
	.combout(\dataLenRamDriver[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataLenRamDriver[5]~feeder .lut_mask = 16'hFF00;
defparam \dataLenRamDriver[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N21
dffeas \dataLenRamDriver[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataLenRamDriver[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataLenRamDriver[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dataLenRamDriver[5] .is_wysiwyg = "true";
defparam \dataLenRamDriver[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cyclone10lp_lcell_comb \dataLenRamDriver[4]~feeder (
// Equation(s):
// \dataLenRamDriver[4]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataLenRamDriver[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataLenRamDriver[4]~feeder .lut_mask = 16'hF0F0;
defparam \dataLenRamDriver[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \dataLenRamDriver[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataLenRamDriver[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataLenRamDriver[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataLenRamDriver[4] .is_wysiwyg = "true";
defparam \dataLenRamDriver[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cyclone10lp_lcell_comb \dataLenRamDriver[3]~feeder (
// Equation(s):
// \dataLenRamDriver[3]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataLenRamDriver[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataLenRamDriver[3]~feeder .lut_mask = 16'hF0F0;
defparam \dataLenRamDriver[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N31
dffeas \dataLenRamDriver[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataLenRamDriver[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataLenRamDriver[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataLenRamDriver[3] .is_wysiwyg = "true";
defparam \dataLenRamDriver[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cyclone10lp_lcell_comb \dataLenRamDriver[2]~feeder (
// Equation(s):
// \dataLenRamDriver[2]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataLenRamDriver[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataLenRamDriver[2]~feeder .lut_mask = 16'hF0F0;
defparam \dataLenRamDriver[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N19
dffeas \dataLenRamDriver[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataLenRamDriver[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataLenRamDriver[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataLenRamDriver[2] .is_wysiwyg = "true";
defparam \dataLenRamDriver[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cyclone10lp_lcell_comb \dataLenRamDriver[1]~feeder (
// Equation(s):
// \dataLenRamDriver[1]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataLenRamDriver[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataLenRamDriver[1]~feeder .lut_mask = 16'hF0F0;
defparam \dataLenRamDriver[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N29
dffeas \dataLenRamDriver[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataLenRamDriver[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataLenRamDriver[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataLenRamDriver[1] .is_wysiwyg = "true";
defparam \dataLenRamDriver[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cyclone10lp_lcell_comb \hyperRamDriver|totalTime[2]~9 (
// Equation(s):
// \hyperRamDriver|totalTime[2]~9_combout  = (dataLenRamDriver[2] & (dataLenRamDriver[1] $ (VCC))) # (!dataLenRamDriver[2] & (dataLenRamDriver[1] & VCC))
// \hyperRamDriver|totalTime[2]~10  = CARRY((dataLenRamDriver[2] & dataLenRamDriver[1]))

	.dataa(dataLenRamDriver[2]),
	.datab(dataLenRamDriver[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hyperRamDriver|totalTime[2]~9_combout ),
	.cout(\hyperRamDriver|totalTime[2]~10 ));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[2]~9 .lut_mask = 16'h6688;
defparam \hyperRamDriver|totalTime[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cyclone10lp_lcell_comb \hyperRamDriver|totalTime[3]~11 (
// Equation(s):
// \hyperRamDriver|totalTime[3]~11_combout  = (dataLenRamDriver[3] & (!\hyperRamDriver|totalTime[2]~10 )) # (!dataLenRamDriver[3] & ((\hyperRamDriver|totalTime[2]~10 ) # (GND)))
// \hyperRamDriver|totalTime[3]~12  = CARRY((!\hyperRamDriver|totalTime[2]~10 ) # (!dataLenRamDriver[3]))

	.dataa(gnd),
	.datab(dataLenRamDriver[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|totalTime[2]~10 ),
	.combout(\hyperRamDriver|totalTime[3]~11_combout ),
	.cout(\hyperRamDriver|totalTime[3]~12 ));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[3]~11 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|totalTime[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cyclone10lp_lcell_comb \hyperRamDriver|totalTime[4]~13 (
// Equation(s):
// \hyperRamDriver|totalTime[4]~13_combout  = (dataLenRamDriver[4] & (\hyperRamDriver|totalTime[3]~12  $ (GND))) # (!dataLenRamDriver[4] & (!\hyperRamDriver|totalTime[3]~12  & VCC))
// \hyperRamDriver|totalTime[4]~14  = CARRY((dataLenRamDriver[4] & !\hyperRamDriver|totalTime[3]~12 ))

	.dataa(dataLenRamDriver[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|totalTime[3]~12 ),
	.combout(\hyperRamDriver|totalTime[4]~13_combout ),
	.cout(\hyperRamDriver|totalTime[4]~14 ));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[4]~13 .lut_mask = 16'hA50A;
defparam \hyperRamDriver|totalTime[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cyclone10lp_lcell_comb \hyperRamDriver|totalTime[5]~15 (
// Equation(s):
// \hyperRamDriver|totalTime[5]~15_combout  = (dataLenRamDriver[5] & (\hyperRamDriver|totalTime[4]~14  & VCC)) # (!dataLenRamDriver[5] & (!\hyperRamDriver|totalTime[4]~14 ))
// \hyperRamDriver|totalTime[5]~16  = CARRY((!dataLenRamDriver[5] & !\hyperRamDriver|totalTime[4]~14 ))

	.dataa(gnd),
	.datab(dataLenRamDriver[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|totalTime[4]~14 ),
	.combout(\hyperRamDriver|totalTime[5]~15_combout ),
	.cout(\hyperRamDriver|totalTime[5]~16 ));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[5]~15 .lut_mask = 16'hC303;
defparam \hyperRamDriver|totalTime[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cyclone10lp_lcell_comb \hyperRamDriver|totalTime[6]~17 (
// Equation(s):
// \hyperRamDriver|totalTime[6]~17_combout  = (dataLenRamDriver[6] & (\hyperRamDriver|totalTime[5]~16  $ (GND))) # (!dataLenRamDriver[6] & (!\hyperRamDriver|totalTime[5]~16  & VCC))
// \hyperRamDriver|totalTime[6]~18  = CARRY((dataLenRamDriver[6] & !\hyperRamDriver|totalTime[5]~16 ))

	.dataa(gnd),
	.datab(dataLenRamDriver[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|totalTime[5]~16 ),
	.combout(\hyperRamDriver|totalTime[6]~17_combout ),
	.cout(\hyperRamDriver|totalTime[6]~18 ));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[6]~17 .lut_mask = 16'hC30C;
defparam \hyperRamDriver|totalTime[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cyclone10lp_lcell_comb \hyperRamDriver|totalTime[7]~19 (
// Equation(s):
// \hyperRamDriver|totalTime[7]~19_combout  = (dataLenRamDriver[7] & (!\hyperRamDriver|totalTime[6]~18 )) # (!dataLenRamDriver[7] & ((\hyperRamDriver|totalTime[6]~18 ) # (GND)))
// \hyperRamDriver|totalTime[7]~20  = CARRY((!\hyperRamDriver|totalTime[6]~18 ) # (!dataLenRamDriver[7]))

	.dataa(dataLenRamDriver[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|totalTime[6]~18 ),
	.combout(\hyperRamDriver|totalTime[7]~19_combout ),
	.cout(\hyperRamDriver|totalTime[7]~20 ));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[7]~19 .lut_mask = 16'h5A5F;
defparam \hyperRamDriver|totalTime[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cyclone10lp_lcell_comb \hyperRamDriver|totalTime[8]~21 (
// Equation(s):
// \hyperRamDriver|totalTime[8]~21_combout  = (dataLenRamDriver[8] & (\hyperRamDriver|totalTime[7]~20  $ (GND))) # (!dataLenRamDriver[8] & (!\hyperRamDriver|totalTime[7]~20  & VCC))
// \hyperRamDriver|totalTime[8]~22  = CARRY((dataLenRamDriver[8] & !\hyperRamDriver|totalTime[7]~20 ))

	.dataa(gnd),
	.datab(dataLenRamDriver[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|totalTime[7]~20 ),
	.combout(\hyperRamDriver|totalTime[8]~21_combout ),
	.cout(\hyperRamDriver|totalTime[8]~22 ));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[8]~21 .lut_mask = 16'hC30C;
defparam \hyperRamDriver|totalTime[8]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cyclone10lp_lcell_comb \hyperRamDriver|totalTime[9]~23 (
// Equation(s):
// \hyperRamDriver|totalTime[9]~23_combout  = (dataLenRamDriver[9] & (!\hyperRamDriver|totalTime[8]~22 )) # (!dataLenRamDriver[9] & ((\hyperRamDriver|totalTime[8]~22 ) # (GND)))
// \hyperRamDriver|totalTime[9]~24  = CARRY((!\hyperRamDriver|totalTime[8]~22 ) # (!dataLenRamDriver[9]))

	.dataa(gnd),
	.datab(dataLenRamDriver[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|totalTime[8]~22 ),
	.combout(\hyperRamDriver|totalTime[9]~23_combout ),
	.cout(\hyperRamDriver|totalTime[9]~24 ));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[9]~23 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|totalTime[9]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cyclone10lp_lcell_comb \hyperRamDriver|totalTime[10]~25 (
// Equation(s):
// \hyperRamDriver|totalTime[10]~25_combout  = \hyperRamDriver|totalTime[9]~24  $ (!dataLenRamDriver[10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dataLenRamDriver[10]),
	.cin(\hyperRamDriver|totalTime[9]~24 ),
	.combout(\hyperRamDriver|totalTime[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|totalTime[10]~25 .lut_mask = 16'hF00F;
defparam \hyperRamDriver|totalTime[10]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y15_N17
dffeas \hyperRamDriver|totalTime[10] (
	.clk(\enableRamDriver~clkctrl_outclk ),
	.d(\hyperRamDriver|totalTime[10]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|totalTime [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[10] .is_wysiwyg = "true";
defparam \hyperRamDriver|totalTime[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N15
dffeas \hyperRamDriver|totalTime[9] (
	.clk(\enableRamDriver~clkctrl_outclk ),
	.d(\hyperRamDriver|totalTime[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|totalTime [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[9] .is_wysiwyg = "true";
defparam \hyperRamDriver|totalTime[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N13
dffeas \hyperRamDriver|totalTime[8] (
	.clk(\enableRamDriver~clkctrl_outclk ),
	.d(\hyperRamDriver|totalTime[8]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|totalTime [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[8] .is_wysiwyg = "true";
defparam \hyperRamDriver|totalTime[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N11
dffeas \hyperRamDriver|totalTime[7] (
	.clk(\enableRamDriver~clkctrl_outclk ),
	.d(\hyperRamDriver|totalTime[7]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|totalTime [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[7] .is_wysiwyg = "true";
defparam \hyperRamDriver|totalTime[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N9
dffeas \hyperRamDriver|totalTime[6] (
	.clk(\enableRamDriver~clkctrl_outclk ),
	.d(\hyperRamDriver|totalTime[6]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|totalTime [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[6] .is_wysiwyg = "true";
defparam \hyperRamDriver|totalTime[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N7
dffeas \hyperRamDriver|totalTime[5] (
	.clk(\enableRamDriver~clkctrl_outclk ),
	.d(\hyperRamDriver|totalTime[5]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|totalTime [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[5] .is_wysiwyg = "true";
defparam \hyperRamDriver|totalTime[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N5
dffeas \hyperRamDriver|totalTime[4] (
	.clk(\enableRamDriver~clkctrl_outclk ),
	.d(\hyperRamDriver|totalTime[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|totalTime [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[4] .is_wysiwyg = "true";
defparam \hyperRamDriver|totalTime[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N3
dffeas \hyperRamDriver|totalTime[3] (
	.clk(\enableRamDriver~clkctrl_outclk ),
	.d(\hyperRamDriver|totalTime[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|totalTime [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[3] .is_wysiwyg = "true";
defparam \hyperRamDriver|totalTime[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N1
dffeas \hyperRamDriver|totalTime[2] (
	.clk(\enableRamDriver~clkctrl_outclk ),
	.d(\hyperRamDriver|totalTime[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|totalTime [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[2] .is_wysiwyg = "true";
defparam \hyperRamDriver|totalTime[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cyclone10lp_lcell_comb \hyperRamDriver|totalTime[1]~27 (
// Equation(s):
// \hyperRamDriver|totalTime[1]~27_combout  = !dataLenRamDriver[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dataLenRamDriver[1]),
	.cin(gnd),
	.combout(\hyperRamDriver|totalTime[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|totalTime[1]~27 .lut_mask = 16'h00FF;
defparam \hyperRamDriver|totalTime[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \hyperRamDriver|totalTime[1] (
	.clk(\enableRamDriver~clkctrl_outclk ),
	.d(\hyperRamDriver|totalTime[1]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|totalTime [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[1] .is_wysiwyg = "true";
defparam \hyperRamDriver|totalTime[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cyclone10lp_lcell_comb \dataLenRamDriver[0]~feeder (
// Equation(s):
// \dataLenRamDriver[0]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [24]),
	.cin(gnd),
	.combout(\dataLenRamDriver[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataLenRamDriver[0]~feeder .lut_mask = 16'hFF00;
defparam \dataLenRamDriver[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \dataLenRamDriver[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\dataLenRamDriver[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataLenRamDriver[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataLenRamDriver[0] .is_wysiwyg = "true";
defparam \dataLenRamDriver[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cyclone10lp_lcell_comb \hyperRamDriver|totalTime[0]~feeder (
// Equation(s):
// \hyperRamDriver|totalTime[0]~feeder_combout  = dataLenRamDriver[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(dataLenRamDriver[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperRamDriver|totalTime[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|totalTime[0]~feeder .lut_mask = 16'hF0F0;
defparam \hyperRamDriver|totalTime[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \hyperRamDriver|totalTime[0] (
	.clk(\enableRamDriver~clkctrl_outclk ),
	.d(\hyperRamDriver|totalTime[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|totalTime [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|totalTime[0] .is_wysiwyg = "true";
defparam \hyperRamDriver|totalTime[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cyclone10lp_lcell_comb \hyperRamDriver|Add2~0 (
// Equation(s):
// \hyperRamDriver|Add2~0_combout  = \hyperRamDriver|totalTime [0] $ (VCC)
// \hyperRamDriver|Add2~1  = CARRY(\hyperRamDriver|totalTime [0])

	.dataa(\hyperRamDriver|totalTime [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hyperRamDriver|Add2~0_combout ),
	.cout(\hyperRamDriver|Add2~1 ));
// synopsys translate_off
defparam \hyperRamDriver|Add2~0 .lut_mask = 16'h55AA;
defparam \hyperRamDriver|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cyclone10lp_lcell_comb \hyperRamDriver|Add2~2 (
// Equation(s):
// \hyperRamDriver|Add2~2_combout  = (\hyperRamDriver|totalTime [1] & (!\hyperRamDriver|Add2~1 )) # (!\hyperRamDriver|totalTime [1] & ((\hyperRamDriver|Add2~1 ) # (GND)))
// \hyperRamDriver|Add2~3  = CARRY((!\hyperRamDriver|Add2~1 ) # (!\hyperRamDriver|totalTime [1]))

	.dataa(gnd),
	.datab(\hyperRamDriver|totalTime [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|Add2~1 ),
	.combout(\hyperRamDriver|Add2~2_combout ),
	.cout(\hyperRamDriver|Add2~3 ));
// synopsys translate_off
defparam \hyperRamDriver|Add2~2 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cyclone10lp_lcell_comb \hyperRamDriver|Add2~4 (
// Equation(s):
// \hyperRamDriver|Add2~4_combout  = (\hyperRamDriver|totalTime [2] & (\hyperRamDriver|Add2~3  $ (GND))) # (!\hyperRamDriver|totalTime [2] & (!\hyperRamDriver|Add2~3  & VCC))
// \hyperRamDriver|Add2~5  = CARRY((\hyperRamDriver|totalTime [2] & !\hyperRamDriver|Add2~3 ))

	.dataa(\hyperRamDriver|totalTime [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|Add2~3 ),
	.combout(\hyperRamDriver|Add2~4_combout ),
	.cout(\hyperRamDriver|Add2~5 ));
// synopsys translate_off
defparam \hyperRamDriver|Add2~4 .lut_mask = 16'hA50A;
defparam \hyperRamDriver|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cyclone10lp_lcell_comb \hyperRamDriver|Add2~6 (
// Equation(s):
// \hyperRamDriver|Add2~6_combout  = (\hyperRamDriver|totalTime [3] & (!\hyperRamDriver|Add2~5 )) # (!\hyperRamDriver|totalTime [3] & ((\hyperRamDriver|Add2~5 ) # (GND)))
// \hyperRamDriver|Add2~7  = CARRY((!\hyperRamDriver|Add2~5 ) # (!\hyperRamDriver|totalTime [3]))

	.dataa(\hyperRamDriver|totalTime [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|Add2~5 ),
	.combout(\hyperRamDriver|Add2~6_combout ),
	.cout(\hyperRamDriver|Add2~7 ));
// synopsys translate_off
defparam \hyperRamDriver|Add2~6 .lut_mask = 16'h5A5F;
defparam \hyperRamDriver|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cyclone10lp_lcell_comb \hyperRamDriver|Add2~8 (
// Equation(s):
// \hyperRamDriver|Add2~8_combout  = (\hyperRamDriver|totalTime [4] & (\hyperRamDriver|Add2~7  $ (GND))) # (!\hyperRamDriver|totalTime [4] & (!\hyperRamDriver|Add2~7  & VCC))
// \hyperRamDriver|Add2~9  = CARRY((\hyperRamDriver|totalTime [4] & !\hyperRamDriver|Add2~7 ))

	.dataa(gnd),
	.datab(\hyperRamDriver|totalTime [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|Add2~7 ),
	.combout(\hyperRamDriver|Add2~8_combout ),
	.cout(\hyperRamDriver|Add2~9 ));
// synopsys translate_off
defparam \hyperRamDriver|Add2~8 .lut_mask = 16'hC30C;
defparam \hyperRamDriver|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cyclone10lp_lcell_comb \hyperRamDriver|Add2~10 (
// Equation(s):
// \hyperRamDriver|Add2~10_combout  = (\hyperRamDriver|totalTime [5] & (!\hyperRamDriver|Add2~9 )) # (!\hyperRamDriver|totalTime [5] & ((\hyperRamDriver|Add2~9 ) # (GND)))
// \hyperRamDriver|Add2~11  = CARRY((!\hyperRamDriver|Add2~9 ) # (!\hyperRamDriver|totalTime [5]))

	.dataa(gnd),
	.datab(\hyperRamDriver|totalTime [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|Add2~9 ),
	.combout(\hyperRamDriver|Add2~10_combout ),
	.cout(\hyperRamDriver|Add2~11 ));
// synopsys translate_off
defparam \hyperRamDriver|Add2~10 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cyclone10lp_lcell_comb \hyperRamDriver|Add2~12 (
// Equation(s):
// \hyperRamDriver|Add2~12_combout  = (\hyperRamDriver|totalTime [6] & (\hyperRamDriver|Add2~11  $ (GND))) # (!\hyperRamDriver|totalTime [6] & (!\hyperRamDriver|Add2~11  & VCC))
// \hyperRamDriver|Add2~13  = CARRY((\hyperRamDriver|totalTime [6] & !\hyperRamDriver|Add2~11 ))

	.dataa(\hyperRamDriver|totalTime [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|Add2~11 ),
	.combout(\hyperRamDriver|Add2~12_combout ),
	.cout(\hyperRamDriver|Add2~13 ));
// synopsys translate_off
defparam \hyperRamDriver|Add2~12 .lut_mask = 16'hA50A;
defparam \hyperRamDriver|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cyclone10lp_lcell_comb \hyperRamDriver|Add2~14 (
// Equation(s):
// \hyperRamDriver|Add2~14_combout  = (\hyperRamDriver|totalTime [7] & (!\hyperRamDriver|Add2~13 )) # (!\hyperRamDriver|totalTime [7] & ((\hyperRamDriver|Add2~13 ) # (GND)))
// \hyperRamDriver|Add2~15  = CARRY((!\hyperRamDriver|Add2~13 ) # (!\hyperRamDriver|totalTime [7]))

	.dataa(\hyperRamDriver|totalTime [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|Add2~13 ),
	.combout(\hyperRamDriver|Add2~14_combout ),
	.cout(\hyperRamDriver|Add2~15 ));
// synopsys translate_off
defparam \hyperRamDriver|Add2~14 .lut_mask = 16'h5A5F;
defparam \hyperRamDriver|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cyclone10lp_lcell_comb \hyperRamDriver|Add2~16 (
// Equation(s):
// \hyperRamDriver|Add2~16_combout  = (\hyperRamDriver|totalTime [8] & (\hyperRamDriver|Add2~15  $ (GND))) # (!\hyperRamDriver|totalTime [8] & (!\hyperRamDriver|Add2~15  & VCC))
// \hyperRamDriver|Add2~17  = CARRY((\hyperRamDriver|totalTime [8] & !\hyperRamDriver|Add2~15 ))

	.dataa(\hyperRamDriver|totalTime [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|Add2~15 ),
	.combout(\hyperRamDriver|Add2~16_combout ),
	.cout(\hyperRamDriver|Add2~17 ));
// synopsys translate_off
defparam \hyperRamDriver|Add2~16 .lut_mask = 16'hA50A;
defparam \hyperRamDriver|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cyclone10lp_lcell_comb \hyperRamDriver|Add2~18 (
// Equation(s):
// \hyperRamDriver|Add2~18_combout  = (\hyperRamDriver|totalTime [9] & (!\hyperRamDriver|Add2~17 )) # (!\hyperRamDriver|totalTime [9] & ((\hyperRamDriver|Add2~17 ) # (GND)))
// \hyperRamDriver|Add2~19  = CARRY((!\hyperRamDriver|Add2~17 ) # (!\hyperRamDriver|totalTime [9]))

	.dataa(gnd),
	.datab(\hyperRamDriver|totalTime [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|Add2~17 ),
	.combout(\hyperRamDriver|Add2~18_combout ),
	.cout(\hyperRamDriver|Add2~19 ));
// synopsys translate_off
defparam \hyperRamDriver|Add2~18 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cyclone10lp_lcell_comb \hyperRamDriver|Add2~20 (
// Equation(s):
// \hyperRamDriver|Add2~20_combout  = (\hyperRamDriver|totalTime [10] & (\hyperRamDriver|Add2~19  $ (GND))) # (!\hyperRamDriver|totalTime [10] & (!\hyperRamDriver|Add2~19  & VCC))
// \hyperRamDriver|Add2~21  = CARRY((\hyperRamDriver|totalTime [10] & !\hyperRamDriver|Add2~19 ))

	.dataa(\hyperRamDriver|totalTime [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|Add2~19 ),
	.combout(\hyperRamDriver|Add2~20_combout ),
	.cout(\hyperRamDriver|Add2~21 ));
// synopsys translate_off
defparam \hyperRamDriver|Add2~20 .lut_mask = 16'hA50A;
defparam \hyperRamDriver|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cyclone10lp_lcell_comb \hyperRamDriver|Add2~22 (
// Equation(s):
// \hyperRamDriver|Add2~22_combout  = \hyperRamDriver|Add2~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\hyperRamDriver|Add2~21 ),
	.combout(\hyperRamDriver|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|Add2~22 .lut_mask = 16'hF0F0;
defparam \hyperRamDriver|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cyclone10lp_lcell_comb \hyperRamDriver|LessThan2~1 (
// Equation(s):
// \hyperRamDriver|LessThan2~1_cout  = CARRY((!\hyperRamDriver|fastCountNegedge [0] & \hyperRamDriver|totalTime [0]))

	.dataa(\hyperRamDriver|fastCountNegedge [0]),
	.datab(\hyperRamDriver|totalTime [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\hyperRamDriver|LessThan2~1_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan2~1 .lut_mask = 16'h0044;
defparam \hyperRamDriver|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cyclone10lp_lcell_comb \hyperRamDriver|LessThan2~3 (
// Equation(s):
// \hyperRamDriver|LessThan2~3_cout  = CARRY((\hyperRamDriver|totalTime [1] & (\hyperRamDriver|fastCountNegedge [1] & !\hyperRamDriver|LessThan2~1_cout )) # (!\hyperRamDriver|totalTime [1] & ((\hyperRamDriver|fastCountNegedge [1]) # 
// (!\hyperRamDriver|LessThan2~1_cout ))))

	.dataa(\hyperRamDriver|totalTime [1]),
	.datab(\hyperRamDriver|fastCountNegedge [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan2~1_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan2~3_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan2~3 .lut_mask = 16'h004D;
defparam \hyperRamDriver|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cyclone10lp_lcell_comb \hyperRamDriver|LessThan2~5 (
// Equation(s):
// \hyperRamDriver|LessThan2~5_cout  = CARRY((\hyperRamDriver|totalTime [2] & ((!\hyperRamDriver|LessThan2~3_cout ) # (!\hyperRamDriver|fastCountNegedge [2]))) # (!\hyperRamDriver|totalTime [2] & (!\hyperRamDriver|fastCountNegedge [2] & 
// !\hyperRamDriver|LessThan2~3_cout )))

	.dataa(\hyperRamDriver|totalTime [2]),
	.datab(\hyperRamDriver|fastCountNegedge [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan2~3_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan2~5_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan2~5 .lut_mask = 16'h002B;
defparam \hyperRamDriver|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cyclone10lp_lcell_comb \hyperRamDriver|LessThan2~7 (
// Equation(s):
// \hyperRamDriver|LessThan2~7_cout  = CARRY((\hyperRamDriver|totalTime [3] & (\hyperRamDriver|fastCountNegedge [3] & !\hyperRamDriver|LessThan2~5_cout )) # (!\hyperRamDriver|totalTime [3] & ((\hyperRamDriver|fastCountNegedge [3]) # 
// (!\hyperRamDriver|LessThan2~5_cout ))))

	.dataa(\hyperRamDriver|totalTime [3]),
	.datab(\hyperRamDriver|fastCountNegedge [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan2~5_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan2~7_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan2~7 .lut_mask = 16'h004D;
defparam \hyperRamDriver|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cyclone10lp_lcell_comb \hyperRamDriver|LessThan2~9 (
// Equation(s):
// \hyperRamDriver|LessThan2~9_cout  = CARRY((\hyperRamDriver|totalTime [4] & ((!\hyperRamDriver|LessThan2~7_cout ) # (!\hyperRamDriver|fastCountNegedge [4]))) # (!\hyperRamDriver|totalTime [4] & (!\hyperRamDriver|fastCountNegedge [4] & 
// !\hyperRamDriver|LessThan2~7_cout )))

	.dataa(\hyperRamDriver|totalTime [4]),
	.datab(\hyperRamDriver|fastCountNegedge [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan2~7_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan2~9_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan2~9 .lut_mask = 16'h002B;
defparam \hyperRamDriver|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cyclone10lp_lcell_comb \hyperRamDriver|LessThan2~11 (
// Equation(s):
// \hyperRamDriver|LessThan2~11_cout  = CARRY((\hyperRamDriver|totalTime [5] & (\hyperRamDriver|fastCountNegedge [5] & !\hyperRamDriver|LessThan2~9_cout )) # (!\hyperRamDriver|totalTime [5] & ((\hyperRamDriver|fastCountNegedge [5]) # 
// (!\hyperRamDriver|LessThan2~9_cout ))))

	.dataa(\hyperRamDriver|totalTime [5]),
	.datab(\hyperRamDriver|fastCountNegedge [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan2~9_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan2~11_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan2~11 .lut_mask = 16'h004D;
defparam \hyperRamDriver|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cyclone10lp_lcell_comb \hyperRamDriver|LessThan2~13 (
// Equation(s):
// \hyperRamDriver|LessThan2~13_cout  = CARRY((\hyperRamDriver|totalTime [6] & ((!\hyperRamDriver|LessThan2~11_cout ) # (!\hyperRamDriver|fastCountNegedge [6]))) # (!\hyperRamDriver|totalTime [6] & (!\hyperRamDriver|fastCountNegedge [6] & 
// !\hyperRamDriver|LessThan2~11_cout )))

	.dataa(\hyperRamDriver|totalTime [6]),
	.datab(\hyperRamDriver|fastCountNegedge [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan2~11_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan2~13_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan2~13 .lut_mask = 16'h002B;
defparam \hyperRamDriver|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cyclone10lp_lcell_comb \hyperRamDriver|LessThan2~15 (
// Equation(s):
// \hyperRamDriver|LessThan2~15_cout  = CARRY((\hyperRamDriver|fastCountNegedge [7] & ((!\hyperRamDriver|LessThan2~13_cout ) # (!\hyperRamDriver|totalTime [7]))) # (!\hyperRamDriver|fastCountNegedge [7] & (!\hyperRamDriver|totalTime [7] & 
// !\hyperRamDriver|LessThan2~13_cout )))

	.dataa(\hyperRamDriver|fastCountNegedge [7]),
	.datab(\hyperRamDriver|totalTime [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan2~13_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan2~15_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan2~15 .lut_mask = 16'h002B;
defparam \hyperRamDriver|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cyclone10lp_lcell_comb \hyperRamDriver|LessThan2~17 (
// Equation(s):
// \hyperRamDriver|LessThan2~17_cout  = CARRY((\hyperRamDriver|totalTime [8] & ((!\hyperRamDriver|LessThan2~15_cout ) # (!\hyperRamDriver|fastCountNegedge [8]))) # (!\hyperRamDriver|totalTime [8] & (!\hyperRamDriver|fastCountNegedge [8] & 
// !\hyperRamDriver|LessThan2~15_cout )))

	.dataa(\hyperRamDriver|totalTime [8]),
	.datab(\hyperRamDriver|fastCountNegedge [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan2~15_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan2~17_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan2~17 .lut_mask = 16'h002B;
defparam \hyperRamDriver|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cyclone10lp_lcell_comb \hyperRamDriver|LessThan2~19 (
// Equation(s):
// \hyperRamDriver|LessThan2~19_cout  = CARRY((\hyperRamDriver|totalTime [9] & (\hyperRamDriver|fastCountNegedge [9] & !\hyperRamDriver|LessThan2~17_cout )) # (!\hyperRamDriver|totalTime [9] & ((\hyperRamDriver|fastCountNegedge [9]) # 
// (!\hyperRamDriver|LessThan2~17_cout ))))

	.dataa(\hyperRamDriver|totalTime [9]),
	.datab(\hyperRamDriver|fastCountNegedge [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan2~17_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan2~19_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan2~19 .lut_mask = 16'h004D;
defparam \hyperRamDriver|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cyclone10lp_lcell_comb \hyperRamDriver|LessThan2~20 (
// Equation(s):
// \hyperRamDriver|LessThan2~20_combout  = (\hyperRamDriver|fastCountNegedge [10] & (!\hyperRamDriver|LessThan2~19_cout  & \hyperRamDriver|totalTime [10])) # (!\hyperRamDriver|fastCountNegedge [10] & ((\hyperRamDriver|totalTime [10]) # 
// (!\hyperRamDriver|LessThan2~19_cout )))

	.dataa(gnd),
	.datab(\hyperRamDriver|fastCountNegedge [10]),
	.datac(gnd),
	.datad(\hyperRamDriver|totalTime [10]),
	.cin(\hyperRamDriver|LessThan2~19_cout ),
	.combout(\hyperRamDriver|LessThan2~20_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|LessThan2~20 .lut_mask = 16'h3F03;
defparam \hyperRamDriver|LessThan2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cyclone10lp_lcell_comb \hyperRamDriver|LessThan1~1 (
// Equation(s):
// \hyperRamDriver|LessThan1~1_cout  = CARRY((\hyperRamDriver|Add2~0_combout  & !\hyperRamDriver|fastCountNegedge [0]))

	.dataa(\hyperRamDriver|Add2~0_combout ),
	.datab(\hyperRamDriver|fastCountNegedge [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\hyperRamDriver|LessThan1~1_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan1~1 .lut_mask = 16'h0022;
defparam \hyperRamDriver|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cyclone10lp_lcell_comb \hyperRamDriver|LessThan1~3 (
// Equation(s):
// \hyperRamDriver|LessThan1~3_cout  = CARRY((\hyperRamDriver|fastCountNegedge [1] & ((!\hyperRamDriver|LessThan1~1_cout ) # (!\hyperRamDriver|Add2~2_combout ))) # (!\hyperRamDriver|fastCountNegedge [1] & (!\hyperRamDriver|Add2~2_combout  & 
// !\hyperRamDriver|LessThan1~1_cout )))

	.dataa(\hyperRamDriver|fastCountNegedge [1]),
	.datab(\hyperRamDriver|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan1~1_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan1~3_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan1~3 .lut_mask = 16'h002B;
defparam \hyperRamDriver|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cyclone10lp_lcell_comb \hyperRamDriver|LessThan1~5 (
// Equation(s):
// \hyperRamDriver|LessThan1~5_cout  = CARRY((\hyperRamDriver|Add2~4_combout  & ((!\hyperRamDriver|LessThan1~3_cout ) # (!\hyperRamDriver|fastCountNegedge [2]))) # (!\hyperRamDriver|Add2~4_combout  & (!\hyperRamDriver|fastCountNegedge [2] & 
// !\hyperRamDriver|LessThan1~3_cout )))

	.dataa(\hyperRamDriver|Add2~4_combout ),
	.datab(\hyperRamDriver|fastCountNegedge [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan1~3_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan1~5_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan1~5 .lut_mask = 16'h002B;
defparam \hyperRamDriver|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cyclone10lp_lcell_comb \hyperRamDriver|LessThan1~7 (
// Equation(s):
// \hyperRamDriver|LessThan1~7_cout  = CARRY((\hyperRamDriver|Add2~6_combout  & (\hyperRamDriver|fastCountNegedge [3] & !\hyperRamDriver|LessThan1~5_cout )) # (!\hyperRamDriver|Add2~6_combout  & ((\hyperRamDriver|fastCountNegedge [3]) # 
// (!\hyperRamDriver|LessThan1~5_cout ))))

	.dataa(\hyperRamDriver|Add2~6_combout ),
	.datab(\hyperRamDriver|fastCountNegedge [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan1~5_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan1~7_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan1~7 .lut_mask = 16'h004D;
defparam \hyperRamDriver|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cyclone10lp_lcell_comb \hyperRamDriver|LessThan1~9 (
// Equation(s):
// \hyperRamDriver|LessThan1~9_cout  = CARRY((\hyperRamDriver|Add2~8_combout  & ((!\hyperRamDriver|LessThan1~7_cout ) # (!\hyperRamDriver|fastCountNegedge [4]))) # (!\hyperRamDriver|Add2~8_combout  & (!\hyperRamDriver|fastCountNegedge [4] & 
// !\hyperRamDriver|LessThan1~7_cout )))

	.dataa(\hyperRamDriver|Add2~8_combout ),
	.datab(\hyperRamDriver|fastCountNegedge [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan1~7_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan1~9_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan1~9 .lut_mask = 16'h002B;
defparam \hyperRamDriver|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cyclone10lp_lcell_comb \hyperRamDriver|LessThan1~11 (
// Equation(s):
// \hyperRamDriver|LessThan1~11_cout  = CARRY((\hyperRamDriver|Add2~10_combout  & (\hyperRamDriver|fastCountNegedge [5] & !\hyperRamDriver|LessThan1~9_cout )) # (!\hyperRamDriver|Add2~10_combout  & ((\hyperRamDriver|fastCountNegedge [5]) # 
// (!\hyperRamDriver|LessThan1~9_cout ))))

	.dataa(\hyperRamDriver|Add2~10_combout ),
	.datab(\hyperRamDriver|fastCountNegedge [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan1~9_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan1~11_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan1~11 .lut_mask = 16'h004D;
defparam \hyperRamDriver|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cyclone10lp_lcell_comb \hyperRamDriver|LessThan1~13 (
// Equation(s):
// \hyperRamDriver|LessThan1~13_cout  = CARRY((\hyperRamDriver|Add2~12_combout  & ((!\hyperRamDriver|LessThan1~11_cout ) # (!\hyperRamDriver|fastCountNegedge [6]))) # (!\hyperRamDriver|Add2~12_combout  & (!\hyperRamDriver|fastCountNegedge [6] & 
// !\hyperRamDriver|LessThan1~11_cout )))

	.dataa(\hyperRamDriver|Add2~12_combout ),
	.datab(\hyperRamDriver|fastCountNegedge [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan1~11_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan1~13_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan1~13 .lut_mask = 16'h002B;
defparam \hyperRamDriver|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cyclone10lp_lcell_comb \hyperRamDriver|LessThan1~15 (
// Equation(s):
// \hyperRamDriver|LessThan1~15_cout  = CARRY((\hyperRamDriver|fastCountNegedge [7] & ((!\hyperRamDriver|LessThan1~13_cout ) # (!\hyperRamDriver|Add2~14_combout ))) # (!\hyperRamDriver|fastCountNegedge [7] & (!\hyperRamDriver|Add2~14_combout  & 
// !\hyperRamDriver|LessThan1~13_cout )))

	.dataa(\hyperRamDriver|fastCountNegedge [7]),
	.datab(\hyperRamDriver|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan1~13_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan1~15_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan1~15 .lut_mask = 16'h002B;
defparam \hyperRamDriver|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cyclone10lp_lcell_comb \hyperRamDriver|LessThan1~17 (
// Equation(s):
// \hyperRamDriver|LessThan1~17_cout  = CARRY((\hyperRamDriver|Add2~16_combout  & ((!\hyperRamDriver|LessThan1~15_cout ) # (!\hyperRamDriver|fastCountNegedge [8]))) # (!\hyperRamDriver|Add2~16_combout  & (!\hyperRamDriver|fastCountNegedge [8] & 
// !\hyperRamDriver|LessThan1~15_cout )))

	.dataa(\hyperRamDriver|Add2~16_combout ),
	.datab(\hyperRamDriver|fastCountNegedge [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan1~15_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan1~17_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan1~17 .lut_mask = 16'h002B;
defparam \hyperRamDriver|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cyclone10lp_lcell_comb \hyperRamDriver|LessThan1~19 (
// Equation(s):
// \hyperRamDriver|LessThan1~19_cout  = CARRY((\hyperRamDriver|fastCountNegedge [9] & ((!\hyperRamDriver|LessThan1~17_cout ) # (!\hyperRamDriver|Add2~18_combout ))) # (!\hyperRamDriver|fastCountNegedge [9] & (!\hyperRamDriver|Add2~18_combout  & 
// !\hyperRamDriver|LessThan1~17_cout )))

	.dataa(\hyperRamDriver|fastCountNegedge [9]),
	.datab(\hyperRamDriver|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|LessThan1~17_cout ),
	.combout(),
	.cout(\hyperRamDriver|LessThan1~19_cout ));
// synopsys translate_off
defparam \hyperRamDriver|LessThan1~19 .lut_mask = 16'h002B;
defparam \hyperRamDriver|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cyclone10lp_lcell_comb \hyperRamDriver|LessThan1~20 (
// Equation(s):
// \hyperRamDriver|LessThan1~20_combout  = (\hyperRamDriver|fastCountNegedge [10] & (!\hyperRamDriver|LessThan1~19_cout  & \hyperRamDriver|Add2~20_combout )) # (!\hyperRamDriver|fastCountNegedge [10] & ((\hyperRamDriver|Add2~20_combout ) # 
// (!\hyperRamDriver|LessThan1~19_cout )))

	.dataa(\hyperRamDriver|fastCountNegedge [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\hyperRamDriver|Add2~20_combout ),
	.cin(\hyperRamDriver|LessThan1~19_cout ),
	.combout(\hyperRamDriver|LessThan1~20_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|LessThan1~20 .lut_mask = 16'h5F05;
defparam \hyperRamDriver|LessThan1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cyclone10lp_lcell_comb \hyperRamDriver|toRamCs~0 (
// Equation(s):
// \hyperRamDriver|toRamCs~0_combout  = (\rwModeRamDriver~q  & ((\hyperRamDriver|Add2~22_combout ) # ((\hyperRamDriver|LessThan1~20_combout )))) # (!\rwModeRamDriver~q  & (((\hyperRamDriver|LessThan2~20_combout ))))

	.dataa(\rwModeRamDriver~q ),
	.datab(\hyperRamDriver|Add2~22_combout ),
	.datac(\hyperRamDriver|LessThan2~20_combout ),
	.datad(\hyperRamDriver|LessThan1~20_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamCs~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamCs~0 .lut_mask = 16'hFAD8;
defparam \hyperRamDriver|toRamCs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas RreqFifoQueury(
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperRamDriver|toRamCs~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RreqFifoQueury~q ),
	.prn(vcc));
// synopsys translate_off
defparam RreqFifoQueury.is_wysiwyg = "true";
defparam RreqFifoQueury.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cyclone10lp_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\fsmStateTransfer.00000001~q  & ((\clockReadFifoQueury~q ) # ((\RreqFifoQueury~q )))) # (!\fsmStateTransfer.00000001~q  & (\clockReadFifoQueury~q  & (!\fsmStateTransfer.00000010~q )))

	.dataa(\fsmStateTransfer.00000001~q ),
	.datab(\clockReadFifoQueury~q ),
	.datac(\fsmStateTransfer.00000010~q ),
	.datad(\RreqFifoQueury~q ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hAE8C;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cyclone10lp_lcell_comb \clockReadFifoQueury~feeder (
// Equation(s):
// \clockReadFifoQueury~feeder_combout  = \Selector8~0_combout 

	.dataa(gnd),
	.datab(\Selector8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clockReadFifoQueury~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clockReadFifoQueury~feeder .lut_mask = 16'hCCCC;
defparam \clockReadFifoQueury~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas clockReadFifoQueury(
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\clockReadFifoQueury~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperRamDriver|toRamCs~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockReadFifoQueury~q ),
	.prn(vcc));
// synopsys translate_off
defparam clockReadFifoQueury.is_wysiwyg = "true";
defparam clockReadFifoQueury.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cyclone10lp_clkctrl \clockReadFifoQueury~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clockReadFifoQueury~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clockReadFifoQueury~clkctrl_outclk ));
// synopsys translate_off
defparam \clockReadFifoQueury~clkctrl .clock_type = "global clock";
defparam \clockReadFifoQueury~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N27
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [6] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]) # 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] $ (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [7])))) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [6] & 
// ((\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] $ (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [7])) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6])))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'hEDB7;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [0] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [1])) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]))) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [0] & 
// ((\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]) # (\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [1]))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h6FF6;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [2] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [3])) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]))) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [2] & 
// ((\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]) # (\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [3]))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h6FF6;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N7
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N15
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] (
	.clk(\clockQueuryTemp~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .power_up = "low";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [5] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4])) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]))) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [5] & 
// ((\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]) # (\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [4] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # ((\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\WreqFifoQuaury~q  & \RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout )

	.dataa(\WreqFifoQuaury~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hAA00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cyclone10lp_lcell_comb \rwModeRamDriver~0 (
// Equation(s):
// \rwModeRamDriver~0_combout  = (\fsmStateTransfer.00000011~q  & ((\hyperRamDriver|toRamCs~0_combout  & (\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [0])) # (!\hyperRamDriver|toRamCs~0_combout  & ((\rwModeRamDriver~q ))))) # 
// (!\fsmStateTransfer.00000011~q  & (((\rwModeRamDriver~q ))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datab(\fsmStateTransfer.00000011~q ),
	.datac(\rwModeRamDriver~q ),
	.datad(\hyperRamDriver|toRamCs~0_combout ),
	.cin(gnd),
	.combout(\rwModeRamDriver~0_combout ),
	.cout());
// synopsys translate_off
defparam \rwModeRamDriver~0 .lut_mask = 16'hB8F0;
defparam \rwModeRamDriver~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas rwModeRamDriver(
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\rwModeRamDriver~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rwModeRamDriver~q ),
	.prn(vcc));
// synopsys translate_off
defparam rwModeRamDriver.is_wysiwyg = "true";
defparam rwModeRamDriver.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cyclone10lp_lcell_comb \hyperRamDriver|setupDone~0 (
// Equation(s):
// \hyperRamDriver|setupDone~0_combout  = (\hyperRamDriver|ckRamCounter [4] & (((\hyperRamDriver|ckRamCounter [2]) # (\hyperRamDriver|ckRamCounter [3])) # (!\rwModeRamDriver~q )))

	.dataa(\rwModeRamDriver~q ),
	.datab(\hyperRamDriver|ckRamCounter [2]),
	.datac(\hyperRamDriver|ckRamCounter [4]),
	.datad(\hyperRamDriver|ckRamCounter [3]),
	.cin(gnd),
	.combout(\hyperRamDriver|setupDone~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|setupDone~0 .lut_mask = 16'hF0D0;
defparam \hyperRamDriver|setupDone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cyclone10lp_lcell_comb \hyperRamDriver|setupDone~2 (
// Equation(s):
// \hyperRamDriver|setupDone~2_combout  = (((\hyperRamDriver|setupDone~1_combout ) # (\hyperRamDriver|setupDone~0_combout )) # (!\hyperRamDriver|LessThan4~0_combout )) # (!\hyperRamDriver|LessThan4~1_combout )

	.dataa(\hyperRamDriver|LessThan4~1_combout ),
	.datab(\hyperRamDriver|LessThan4~0_combout ),
	.datac(\hyperRamDriver|setupDone~1_combout ),
	.datad(\hyperRamDriver|setupDone~0_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|setupDone~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|setupDone~2 .lut_mask = 16'hFFF7;
defparam \hyperRamDriver|setupDone~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cyclone10lp_lcell_comb \hyperRamDriver|LessThan5~2 (
// Equation(s):
// \hyperRamDriver|LessThan5~2_combout  = (\hyperRamDriver|ckRamCounter [10]) # ((\hyperRamDriver|ckRamCounter [9]) # ((\hyperRamDriver|ckRamCounter [4]) # (!\hyperRamDriver|LessThan4~0_combout )))

	.dataa(\hyperRamDriver|ckRamCounter [10]),
	.datab(\hyperRamDriver|ckRamCounter [9]),
	.datac(\hyperRamDriver|ckRamCounter [4]),
	.datad(\hyperRamDriver|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|LessThan5~2 .lut_mask = 16'hFEFF;
defparam \hyperRamDriver|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cyclone10lp_lcell_comb \hyperRamDriver|dataTransfering~0 (
// Equation(s):
// \hyperRamDriver|dataTransfering~0_combout  = (!\rwModeRamDriver~q  & (\hyperRamDriver|LessThan2~20_combout  & \hyperRamDriver|LessThan5~2_combout ))

	.dataa(\rwModeRamDriver~q ),
	.datab(gnd),
	.datac(\hyperRamDriver|LessThan2~20_combout ),
	.datad(\hyperRamDriver|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|dataTransfering~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|dataTransfering~0 .lut_mask = 16'h5000;
defparam \hyperRamDriver|dataTransfering~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cyclone10lp_lcell_comb \hyperRamDriver|LessThan4~2 (
// Equation(s):
// \hyperRamDriver|LessThan4~2_combout  = (!\hyperRamDriver|ckRamCounter [3] & (!\hyperRamDriver|ckRamCounter [0] & (!\hyperRamDriver|ckRamCounter [2] & !\hyperRamDriver|ckRamCounter [1])))

	.dataa(\hyperRamDriver|ckRamCounter [3]),
	.datab(\hyperRamDriver|ckRamCounter [0]),
	.datac(\hyperRamDriver|ckRamCounter [2]),
	.datad(\hyperRamDriver|ckRamCounter [1]),
	.cin(gnd),
	.combout(\hyperRamDriver|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|LessThan4~2 .lut_mask = 16'h0001;
defparam \hyperRamDriver|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cyclone10lp_lcell_comb \hyperRamDriver|LessThan4~3 (
// Equation(s):
// \hyperRamDriver|LessThan4~3_combout  = (\hyperRamDriver|LessThan4~1_combout  & (\hyperRamDriver|LessThan4~0_combout  & ((\hyperRamDriver|LessThan4~2_combout ) # (!\hyperRamDriver|ckRamCounter [4]))))

	.dataa(\hyperRamDriver|ckRamCounter [4]),
	.datab(\hyperRamDriver|LessThan4~1_combout ),
	.datac(\hyperRamDriver|LessThan4~2_combout ),
	.datad(\hyperRamDriver|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|LessThan4~3 .lut_mask = 16'hC400;
defparam \hyperRamDriver|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cyclone10lp_lcell_comb \always5~0 (
// Equation(s):
// \always5~0_combout  = (\rwModeRamDriver~q  & (!\hyperRamDriver|LessThan4~3_combout  & ((\hyperRamDriver|Add2~22_combout ) # (\hyperRamDriver|LessThan1~20_combout ))))

	.dataa(\rwModeRamDriver~q ),
	.datab(\hyperRamDriver|Add2~22_combout ),
	.datac(\hyperRamDriver|LessThan4~3_combout ),
	.datad(\hyperRamDriver|LessThan1~20_combout ),
	.cin(gnd),
	.combout(\always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \always5~0 .lut_mask = 16'h0A08;
defparam \always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cyclone10lp_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\fsmStateTransfer.00000101~q ) # ((\fsmStateTransfer.00000110~q  & ((\hyperRamDriver|dataTransfering~0_combout ) # (\always5~0_combout ))))

	.dataa(\fsmStateTransfer.00000101~q ),
	.datab(\hyperRamDriver|dataTransfering~0_combout ),
	.datac(\fsmStateTransfer.00000110~q ),
	.datad(\always5~0_combout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hFAEA;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \fsmStateTransfer.00000110 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsmStateTransfer.00000110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsmStateTransfer.00000110 .is_wysiwyg = "true";
defparam \fsmStateTransfer.00000110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cyclone10lp_lcell_comb \hyperRamDriver|toRamCs~2 (
// Equation(s):
// \hyperRamDriver|toRamCs~2_combout  = (!\rwModeRamDriver~q  & \hyperRamDriver|LessThan2~20_combout )

	.dataa(\rwModeRamDriver~q ),
	.datab(gnd),
	.datac(\hyperRamDriver|LessThan2~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamCs~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamCs~2 .lut_mask = 16'h5050;
defparam \hyperRamDriver|toRamCs~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cyclone10lp_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\fsmStateTransfer.00000110~q  & (!\always5~0_combout  & ((!\hyperRamDriver|LessThan5~2_combout ) # (!\hyperRamDriver|toRamCs~2_combout ))))

	.dataa(\fsmStateTransfer.00000110~q ),
	.datab(\hyperRamDriver|toRamCs~2_combout ),
	.datac(\hyperRamDriver|LessThan5~2_combout ),
	.datad(\always5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'h002A;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cyclone10lp_lcell_comb \fsmStateTransfer.00000000~2 (
// Equation(s):
// \fsmStateTransfer.00000000~2_combout  = (!\Selector5~1_combout  & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # ((\fsmStateTransfer.00000000~q ) # (!\WideOr0~1_combout ))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\WideOr0~1_combout ),
	.datac(\fsmStateTransfer.00000000~q ),
	.datad(\Selector5~1_combout ),
	.cin(gnd),
	.combout(\fsmStateTransfer.00000000~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsmStateTransfer.00000000~2 .lut_mask = 16'h00FB;
defparam \fsmStateTransfer.00000000~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \fsmStateTransfer.00000000 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\fsmStateTransfer.00000000~2_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsmStateTransfer.00000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsmStateTransfer.00000000 .is_wysiwyg = "true";
defparam \fsmStateTransfer.00000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cyclone10lp_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ((!\fsmStateTransfer.00000000~q  & \RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout )) # (!\WideOr0~1_combout )

	.dataa(gnd),
	.datab(\fsmStateTransfer.00000000~q ),
	.datac(\WideOr0~1_combout ),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h3F0F;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cyclone10lp_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\hyperRamDriver|setupDone~2_combout  & (\fsmStateTransfer.00000100~q  & (!\Selector5~1_combout  & \Selector5~0_combout )))

	.dataa(\hyperRamDriver|setupDone~2_combout ),
	.datab(\fsmStateTransfer.00000100~q ),
	.datac(\Selector5~1_combout ),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'h0800;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \fsmStateTransfer.00000101 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\Selector5~2_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsmStateTransfer.00000101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsmStateTransfer.00000101 .is_wysiwyg = "true";
defparam \fsmStateTransfer.00000101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cyclone10lp_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (!\fsmStateTransfer.00000010~q  & (!\fsmStateTransfer.00000011~q  & ((!\RreqFifoQueury~q ) # (!\fsmStateTransfer.00000001~q ))))

	.dataa(\fsmStateTransfer.00000010~q ),
	.datab(\fsmStateTransfer.00000011~q ),
	.datac(\fsmStateTransfer.00000001~q ),
	.datad(\RreqFifoQueury~q ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'h0111;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cyclone10lp_lcell_comb \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = (!\fsmStateTransfer.00000101~q  & (\WideOr0~0_combout  & ((!\hyperRamDriver|setupDone~2_combout ) # (!\fsmStateTransfer.00000100~q ))))

	.dataa(\fsmStateTransfer.00000101~q ),
	.datab(\WideOr0~0_combout ),
	.datac(\fsmStateTransfer.00000100~q ),
	.datad(\hyperRamDriver|setupDone~2_combout ),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~1 .lut_mask = 16'h0444;
defparam \WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cyclone10lp_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\Selector5~1_combout  & ((\Selector5~0_combout  & (\WideOr0~1_combout )) # (!\Selector5~0_combout  & ((\fsmStateTransfer.00000001~q )))))

	.dataa(\WideOr0~1_combout ),
	.datab(\Selector5~1_combout ),
	.datac(\fsmStateTransfer.00000001~q ),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h2230;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \fsmStateTransfer.00000001 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsmStateTransfer.00000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsmStateTransfer.00000001 .is_wysiwyg = "true";
defparam \fsmStateTransfer.00000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cyclone10lp_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\fsmStateTransfer.00000001~q  & (\RreqFifoQueury~q  & (!\Selector5~1_combout  & \Selector5~0_combout )))

	.dataa(\fsmStateTransfer.00000001~q ),
	.datab(\RreqFifoQueury~q ),
	.datac(\Selector5~1_combout ),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h0800;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \fsmStateTransfer.00000010 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsmStateTransfer.00000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsmStateTransfer.00000010 .is_wysiwyg = "true";
defparam \fsmStateTransfer.00000010 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \fsmStateTransfer.00000011 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fsmStateTransfer.00000010~q ),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsmStateTransfer.00000011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsmStateTransfer.00000011 .is_wysiwyg = "true";
defparam \fsmStateTransfer.00000011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cyclone10lp_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\fsmStateTransfer.00000011~q ) # ((\fsmStateTransfer.00000100~q  & !\hyperRamDriver|setupDone~2_combout ))

	.dataa(gnd),
	.datab(\fsmStateTransfer.00000011~q ),
	.datac(\fsmStateTransfer.00000100~q ),
	.datad(\hyperRamDriver|setupDone~2_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hCCFC;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \fsmStateTransfer.00000100 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsmStateTransfer.00000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsmStateTransfer.00000100 .is_wysiwyg = "true";
defparam \fsmStateTransfer.00000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cyclone10lp_lcell_comb \enableRamDriver~0 (
// Equation(s):
// \enableRamDriver~0_combout  = (\enableRamDriver~q ) # (\fsmStateTransfer.00000100~q )

	.dataa(gnd),
	.datab(\enableRamDriver~q ),
	.datac(\fsmStateTransfer.00000100~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\enableRamDriver~0_combout ),
	.cout());
// synopsys translate_off
defparam \enableRamDriver~0 .lut_mask = 16'hFCFC;
defparam \enableRamDriver~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cyclone10lp_lcell_comb \enableRamDriver~feeder (
// Equation(s):
// \enableRamDriver~feeder_combout  = \enableRamDriver~0_combout 

	.dataa(gnd),
	.datab(\enableRamDriver~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\enableRamDriver~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \enableRamDriver~feeder .lut_mask = 16'hCCCC;
defparam \enableRamDriver~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas enableRamDriver(
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\enableRamDriver~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\enableRamDriver~q ),
	.prn(vcc));
// synopsys translate_off
defparam enableRamDriver.is_wysiwyg = "true";
defparam enableRamDriver.power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \hyperRamDriver|csCounter[0] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hyperRamDriver|csCounter[0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|csCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[0] .is_wysiwyg = "true";
defparam \hyperRamDriver|csCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cyclone10lp_lcell_comb \hyperRamDriver|csCounter[1]~15 (
// Equation(s):
// \hyperRamDriver|csCounter[1]~15_combout  = (\hyperRamDriver|csCounter [1] & (!\hyperRamDriver|csCounter[0]~14 )) # (!\hyperRamDriver|csCounter [1] & ((\hyperRamDriver|csCounter[0]~14 ) # (GND)))
// \hyperRamDriver|csCounter[1]~16  = CARRY((!\hyperRamDriver|csCounter[0]~14 ) # (!\hyperRamDriver|csCounter [1]))

	.dataa(\hyperRamDriver|csCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|csCounter[0]~14 ),
	.combout(\hyperRamDriver|csCounter[1]~15_combout ),
	.cout(\hyperRamDriver|csCounter[1]~16 ));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[1]~15 .lut_mask = 16'h5A5F;
defparam \hyperRamDriver|csCounter[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \hyperRamDriver|csCounter[1] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hyperRamDriver|csCounter[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|csCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[1] .is_wysiwyg = "true";
defparam \hyperRamDriver|csCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cyclone10lp_lcell_comb \hyperRamDriver|csCounter[2]~17 (
// Equation(s):
// \hyperRamDriver|csCounter[2]~17_combout  = (\hyperRamDriver|csCounter [2] & (\hyperRamDriver|csCounter[1]~16  $ (GND))) # (!\hyperRamDriver|csCounter [2] & (!\hyperRamDriver|csCounter[1]~16  & VCC))
// \hyperRamDriver|csCounter[2]~18  = CARRY((\hyperRamDriver|csCounter [2] & !\hyperRamDriver|csCounter[1]~16 ))

	.dataa(\hyperRamDriver|csCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|csCounter[1]~16 ),
	.combout(\hyperRamDriver|csCounter[2]~17_combout ),
	.cout(\hyperRamDriver|csCounter[2]~18 ));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[2]~17 .lut_mask = 16'hA50A;
defparam \hyperRamDriver|csCounter[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \hyperRamDriver|csCounter[2] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hyperRamDriver|csCounter[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|csCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[2] .is_wysiwyg = "true";
defparam \hyperRamDriver|csCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cyclone10lp_lcell_comb \hyperRamDriver|csCounter[3]~19 (
// Equation(s):
// \hyperRamDriver|csCounter[3]~19_combout  = (\hyperRamDriver|csCounter [3] & (!\hyperRamDriver|csCounter[2]~18 )) # (!\hyperRamDriver|csCounter [3] & ((\hyperRamDriver|csCounter[2]~18 ) # (GND)))
// \hyperRamDriver|csCounter[3]~20  = CARRY((!\hyperRamDriver|csCounter[2]~18 ) # (!\hyperRamDriver|csCounter [3]))

	.dataa(gnd),
	.datab(\hyperRamDriver|csCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|csCounter[2]~18 ),
	.combout(\hyperRamDriver|csCounter[3]~19_combout ),
	.cout(\hyperRamDriver|csCounter[3]~20 ));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[3]~19 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|csCounter[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \hyperRamDriver|csCounter[3] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hyperRamDriver|csCounter[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|csCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[3] .is_wysiwyg = "true";
defparam \hyperRamDriver|csCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cyclone10lp_lcell_comb \hyperRamDriver|csCounter[4]~21 (
// Equation(s):
// \hyperRamDriver|csCounter[4]~21_combout  = (\hyperRamDriver|csCounter [4] & (\hyperRamDriver|csCounter[3]~20  $ (GND))) # (!\hyperRamDriver|csCounter [4] & (!\hyperRamDriver|csCounter[3]~20  & VCC))
// \hyperRamDriver|csCounter[4]~22  = CARRY((\hyperRamDriver|csCounter [4] & !\hyperRamDriver|csCounter[3]~20 ))

	.dataa(gnd),
	.datab(\hyperRamDriver|csCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|csCounter[3]~20 ),
	.combout(\hyperRamDriver|csCounter[4]~21_combout ),
	.cout(\hyperRamDriver|csCounter[4]~22 ));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[4]~21 .lut_mask = 16'hC30C;
defparam \hyperRamDriver|csCounter[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \hyperRamDriver|csCounter[4] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hyperRamDriver|csCounter[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|csCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[4] .is_wysiwyg = "true";
defparam \hyperRamDriver|csCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cyclone10lp_lcell_comb \hyperRamDriver|LessThan0~0 (
// Equation(s):
// \hyperRamDriver|LessThan0~0_combout  = (\hyperRamDriver|csCounter [4]) # ((\hyperRamDriver|csCounter [1]) # ((\hyperRamDriver|csCounter [2]) # (\hyperRamDriver|csCounter [3])))

	.dataa(\hyperRamDriver|csCounter [4]),
	.datab(\hyperRamDriver|csCounter [1]),
	.datac(\hyperRamDriver|csCounter [2]),
	.datad(\hyperRamDriver|csCounter [3]),
	.cin(gnd),
	.combout(\hyperRamDriver|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \hyperRamDriver|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cyclone10lp_lcell_comb \hyperRamDriver|csCounter[5]~23 (
// Equation(s):
// \hyperRamDriver|csCounter[5]~23_combout  = (\hyperRamDriver|csCounter [5] & (!\hyperRamDriver|csCounter[4]~22 )) # (!\hyperRamDriver|csCounter [5] & ((\hyperRamDriver|csCounter[4]~22 ) # (GND)))
// \hyperRamDriver|csCounter[5]~24  = CARRY((!\hyperRamDriver|csCounter[4]~22 ) # (!\hyperRamDriver|csCounter [5]))

	.dataa(gnd),
	.datab(\hyperRamDriver|csCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|csCounter[4]~22 ),
	.combout(\hyperRamDriver|csCounter[5]~23_combout ),
	.cout(\hyperRamDriver|csCounter[5]~24 ));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[5]~23 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|csCounter[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \hyperRamDriver|csCounter[5] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hyperRamDriver|csCounter[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|csCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[5] .is_wysiwyg = "true";
defparam \hyperRamDriver|csCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cyclone10lp_lcell_comb \hyperRamDriver|csCounter[6]~25 (
// Equation(s):
// \hyperRamDriver|csCounter[6]~25_combout  = (\hyperRamDriver|csCounter [6] & (\hyperRamDriver|csCounter[5]~24  $ (GND))) # (!\hyperRamDriver|csCounter [6] & (!\hyperRamDriver|csCounter[5]~24  & VCC))
// \hyperRamDriver|csCounter[6]~26  = CARRY((\hyperRamDriver|csCounter [6] & !\hyperRamDriver|csCounter[5]~24 ))

	.dataa(gnd),
	.datab(\hyperRamDriver|csCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|csCounter[5]~24 ),
	.combout(\hyperRamDriver|csCounter[6]~25_combout ),
	.cout(\hyperRamDriver|csCounter[6]~26 ));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[6]~25 .lut_mask = 16'hC30C;
defparam \hyperRamDriver|csCounter[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \hyperRamDriver|csCounter[6] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hyperRamDriver|csCounter[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|csCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[6] .is_wysiwyg = "true";
defparam \hyperRamDriver|csCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cyclone10lp_lcell_comb \hyperRamDriver|csCounter[7]~27 (
// Equation(s):
// \hyperRamDriver|csCounter[7]~27_combout  = (\hyperRamDriver|csCounter [7] & (!\hyperRamDriver|csCounter[6]~26 )) # (!\hyperRamDriver|csCounter [7] & ((\hyperRamDriver|csCounter[6]~26 ) # (GND)))
// \hyperRamDriver|csCounter[7]~28  = CARRY((!\hyperRamDriver|csCounter[6]~26 ) # (!\hyperRamDriver|csCounter [7]))

	.dataa(gnd),
	.datab(\hyperRamDriver|csCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|csCounter[6]~26 ),
	.combout(\hyperRamDriver|csCounter[7]~27_combout ),
	.cout(\hyperRamDriver|csCounter[7]~28 ));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[7]~27 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|csCounter[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \hyperRamDriver|csCounter[7] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hyperRamDriver|csCounter[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|csCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[7] .is_wysiwyg = "true";
defparam \hyperRamDriver|csCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cyclone10lp_lcell_comb \hyperRamDriver|csCounter[8]~29 (
// Equation(s):
// \hyperRamDriver|csCounter[8]~29_combout  = (\hyperRamDriver|csCounter [8] & (\hyperRamDriver|csCounter[7]~28  $ (GND))) # (!\hyperRamDriver|csCounter [8] & (!\hyperRamDriver|csCounter[7]~28  & VCC))
// \hyperRamDriver|csCounter[8]~30  = CARRY((\hyperRamDriver|csCounter [8] & !\hyperRamDriver|csCounter[7]~28 ))

	.dataa(gnd),
	.datab(\hyperRamDriver|csCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|csCounter[7]~28 ),
	.combout(\hyperRamDriver|csCounter[8]~29_combout ),
	.cout(\hyperRamDriver|csCounter[8]~30 ));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[8]~29 .lut_mask = 16'hC30C;
defparam \hyperRamDriver|csCounter[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \hyperRamDriver|csCounter[8] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hyperRamDriver|csCounter[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|csCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[8] .is_wysiwyg = "true";
defparam \hyperRamDriver|csCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cyclone10lp_lcell_comb \hyperRamDriver|LessThan0~1 (
// Equation(s):
// \hyperRamDriver|LessThan0~1_combout  = (\hyperRamDriver|csCounter [6]) # ((\hyperRamDriver|csCounter [5]) # ((\hyperRamDriver|csCounter [8]) # (\hyperRamDriver|csCounter [7])))

	.dataa(\hyperRamDriver|csCounter [6]),
	.datab(\hyperRamDriver|csCounter [5]),
	.datac(\hyperRamDriver|csCounter [8]),
	.datad(\hyperRamDriver|csCounter [7]),
	.cin(gnd),
	.combout(\hyperRamDriver|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \hyperRamDriver|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cyclone10lp_lcell_comb \hyperRamDriver|csCounter[9]~31 (
// Equation(s):
// \hyperRamDriver|csCounter[9]~31_combout  = (\hyperRamDriver|csCounter [9] & (!\hyperRamDriver|csCounter[8]~30 )) # (!\hyperRamDriver|csCounter [9] & ((\hyperRamDriver|csCounter[8]~30 ) # (GND)))
// \hyperRamDriver|csCounter[9]~32  = CARRY((!\hyperRamDriver|csCounter[8]~30 ) # (!\hyperRamDriver|csCounter [9]))

	.dataa(\hyperRamDriver|csCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|csCounter[8]~30 ),
	.combout(\hyperRamDriver|csCounter[9]~31_combout ),
	.cout(\hyperRamDriver|csCounter[9]~32 ));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[9]~31 .lut_mask = 16'h5A5F;
defparam \hyperRamDriver|csCounter[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \hyperRamDriver|csCounter[9] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hyperRamDriver|csCounter[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|csCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[9] .is_wysiwyg = "true";
defparam \hyperRamDriver|csCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cyclone10lp_lcell_comb \hyperRamDriver|csCounter[10]~33 (
// Equation(s):
// \hyperRamDriver|csCounter[10]~33_combout  = (\hyperRamDriver|csCounter [10] & (\hyperRamDriver|csCounter[9]~32  $ (GND))) # (!\hyperRamDriver|csCounter [10] & (!\hyperRamDriver|csCounter[9]~32  & VCC))
// \hyperRamDriver|csCounter[10]~34  = CARRY((\hyperRamDriver|csCounter [10] & !\hyperRamDriver|csCounter[9]~32 ))

	.dataa(gnd),
	.datab(\hyperRamDriver|csCounter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|csCounter[9]~32 ),
	.combout(\hyperRamDriver|csCounter[10]~33_combout ),
	.cout(\hyperRamDriver|csCounter[10]~34 ));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[10]~33 .lut_mask = 16'hC30C;
defparam \hyperRamDriver|csCounter[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \hyperRamDriver|csCounter[10] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hyperRamDriver|csCounter[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|csCounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[10] .is_wysiwyg = "true";
defparam \hyperRamDriver|csCounter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cyclone10lp_lcell_comb \hyperRamDriver|csCounter[11]~35 (
// Equation(s):
// \hyperRamDriver|csCounter[11]~35_combout  = (\hyperRamDriver|csCounter [11] & (!\hyperRamDriver|csCounter[10]~34 )) # (!\hyperRamDriver|csCounter [11] & ((\hyperRamDriver|csCounter[10]~34 ) # (GND)))
// \hyperRamDriver|csCounter[11]~36  = CARRY((!\hyperRamDriver|csCounter[10]~34 ) # (!\hyperRamDriver|csCounter [11]))

	.dataa(gnd),
	.datab(\hyperRamDriver|csCounter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperRamDriver|csCounter[10]~34 ),
	.combout(\hyperRamDriver|csCounter[11]~35_combout ),
	.cout(\hyperRamDriver|csCounter[11]~36 ));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[11]~35 .lut_mask = 16'h3C3F;
defparam \hyperRamDriver|csCounter[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \hyperRamDriver|csCounter[11] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hyperRamDriver|csCounter[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|csCounter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[11] .is_wysiwyg = "true";
defparam \hyperRamDriver|csCounter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cyclone10lp_lcell_comb \hyperRamDriver|csCounter[12]~37 (
// Equation(s):
// \hyperRamDriver|csCounter[12]~37_combout  = \hyperRamDriver|csCounter [12] $ (!\hyperRamDriver|csCounter[11]~36 )

	.dataa(gnd),
	.datab(\hyperRamDriver|csCounter [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(\hyperRamDriver|csCounter[11]~36 ),
	.combout(\hyperRamDriver|csCounter[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|csCounter[12]~37 .lut_mask = 16'hC3C3;
defparam \hyperRamDriver|csCounter[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \hyperRamDriver|csCounter[12] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hyperRamDriver|csCounter[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enableRamDriver~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|csCounter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|csCounter[12] .is_wysiwyg = "true";
defparam \hyperRamDriver|csCounter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cyclone10lp_lcell_comb \hyperRamDriver|LessThan0~2 (
// Equation(s):
// \hyperRamDriver|LessThan0~2_combout  = (\hyperRamDriver|csCounter [12]) # ((\hyperRamDriver|csCounter [10]) # ((\hyperRamDriver|csCounter [11]) # (\hyperRamDriver|csCounter [9])))

	.dataa(\hyperRamDriver|csCounter [12]),
	.datab(\hyperRamDriver|csCounter [10]),
	.datac(\hyperRamDriver|csCounter [11]),
	.datad(\hyperRamDriver|csCounter [9]),
	.cin(gnd),
	.combout(\hyperRamDriver|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \hyperRamDriver|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cyclone10lp_lcell_comb \hyperRamDriver|fastCountNegedge[5]~33 (
// Equation(s):
// \hyperRamDriver|fastCountNegedge[5]~33_combout  = ((!\hyperRamDriver|LessThan0~0_combout  & (!\hyperRamDriver|LessThan0~1_combout  & !\hyperRamDriver|LessThan0~2_combout ))) # (!\enableRamDriver~q )

	.dataa(\hyperRamDriver|LessThan0~0_combout ),
	.datab(\hyperRamDriver|LessThan0~1_combout ),
	.datac(\enableRamDriver~q ),
	.datad(\hyperRamDriver|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|fastCountNegedge[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[5]~33 .lut_mask = 16'h0F1F;
defparam \hyperRamDriver|fastCountNegedge[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N7
dffeas \hyperRamDriver|fastCountNegedge[0] (
	.clk(!\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\hyperRamDriver|fastCountNegedge[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperRamDriver|fastCountNegedge[5]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperRamDriver|fastCountNegedge [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperRamDriver|fastCountNegedge[0] .is_wysiwyg = "true";
defparam \hyperRamDriver|fastCountNegedge[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[0]~15 (
// Equation(s):
// \hyperRamDriver|toRamData[0]~15_combout  = (\hyperRamDriver|fastCountNegedge [0] & (!\hyperRamDriver|fastCountNegedge [2] & (\hyperRamDriver|Equal0~1_combout  & \hyperRamDriver|fastCountNegedge [1])))

	.dataa(\hyperRamDriver|fastCountNegedge [0]),
	.datab(\hyperRamDriver|fastCountNegedge [2]),
	.datac(\hyperRamDriver|Equal0~1_combout ),
	.datad(\hyperRamDriver|fastCountNegedge [1]),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[0]~15 .lut_mask = 16'h2000;
defparam \hyperRamDriver|toRamData[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cyclone10lp_io_ibuf \WreqFifoWrite~input (
	.i(WreqFifoWrite),
	.ibar(gnd),
	.o(\WreqFifoWrite~input_o ));
// synopsys translate_off
defparam \WreqFifoWrite~input .bus_hold = "false";
defparam \WreqFifoWrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cyclone10lp_io_ibuf \clockData~input (
	.i(clockData),
	.ibar(gnd),
	.o(\clockData~input_o ));
// synopsys translate_off
defparam \clockData~input .bus_hold = "false";
defparam \clockData~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cyclone10lp_clkctrl \clockData~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clockData~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clockData~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clockData~inputclkctrl .clock_type = "global clock";
defparam \clockData~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N16
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cyclone10lp_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G16
cyclone10lp_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X35_Y12_N17
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N10
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h0800;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N4
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N5
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N20
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (\WreqFifoWrite~input_o  & !\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\WreqFifoWrite~input_o ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0020;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N12
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N13
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N15
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N2
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N3
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N30
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N31
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N17
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N27
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N0
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N1
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N25
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [0] & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1])) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]))) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]) # (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [1] $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'h7DBE;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N12
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N13
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N24
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hF0F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N25
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N0
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N1
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N29
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N18
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N19
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N14
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N15
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N22
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N23
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N3
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N2
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [3] & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [2])) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]))) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [3] & 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]) # (\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [2]))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7BDE;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cyclone10lp_lcell_comb \RreqFifoWrite~0 (
// Equation(s):
// \RreqFifoWrite~0_combout  = !\rwModeRamDriver~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rwModeRamDriver~q ),
	.cin(gnd),
	.combout(\RreqFifoWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \RreqFifoWrite~0 .lut_mask = 16'h00FF;
defparam \RreqFifoWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas RreqFifoWrite(
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\RreqFifoWrite~0_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RreqFifoWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam RreqFifoWrite.is_wysiwyg = "true";
defparam RreqFifoWrite.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N28
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hD2F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N29
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N16
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0400;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N22
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N23
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N23
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hF0F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N29
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hB4F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N23
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h1000;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N13
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N23
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N15
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N1
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N13
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N17
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hF0F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N13
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N19
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N3
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [5] & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]))) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [5] & 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]) # (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [4] $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N6
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & !\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0010;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1_combout  = (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1 .lut_mask = 16'h1000;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1_combout )))

	.dataa(gnd),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1_combout ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hD2F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N7
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0200;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h0FF0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N9
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 16'hF0F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N31
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h0100;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )))

	.dataa(gnd),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'h3CF0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N31
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N19
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h5AF0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hB4F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N5
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h1000;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h0FF0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N15
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N11
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N19
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N10
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N11
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N9
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0100;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'h3CF0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N21
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hF0F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N25
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [8] & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9])) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]))) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [8] & 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]) # (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [9] $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (((!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 16'hE1F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N17
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[11]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (((!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 16'hB4F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N3
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[10]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N25
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (((\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 16'hD2F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N7
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N21
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N28
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N29
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N13
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N15
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (((!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 16'hE1F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N25
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[11]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N31
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [11]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N21
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N29
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N17
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [11] & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [10] $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10])) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11]))) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [11] & 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11]) # (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [10] $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [11]),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N11
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hF0F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N3
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N27
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hF0F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N23
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N21
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hF0F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N3
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N27
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N1
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N29
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [7] & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]))) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [7] & 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]) # (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [6] $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\RreqFifoWrite~q  & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ) # 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6_combout ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datac(\RreqFifoWrite~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hF0E0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N10
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h1000;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N14
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(gnd),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h3CF0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N15
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N26
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~10 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~10 .lut_mask = 16'h9669;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N27
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h6996;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N5
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N4
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N5
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N18
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h6969;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N19
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N8
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0FF0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N9
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N30
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N31
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N12
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h2000;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N24
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N25
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N0
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N1
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N30
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N31
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N2
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .lut_mask = 16'hF0F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N3
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N9
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N23
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N22
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [3] & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [2])) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]))) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [3] & 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]) # (\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [2]))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'h7BDE;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N4
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder .lut_mask = 16'hF0F0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N26
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N27
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N9
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [8] & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9] $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [9])) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]))) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [8] & 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]) # (\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9] $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [9]))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h6FF6;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N15
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N9
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [5] & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]))) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [5] & 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]) # (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [4] $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N3
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N5
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N13
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [6] & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7])) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]))) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [6] & 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]) # (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [7] $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [10]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N31
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N13
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N19
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [11]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N8
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [11]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N9
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [11] & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11]) # 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [10] $ (!\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10])))) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [11] & 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [10] $ (!\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10])) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11])))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [11]),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [10]),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'hEBD7;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # ((\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'hFFFE;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ) # (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'hAAA8;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h5AF0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N31
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N28
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~10 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~10 .lut_mask = 16'h9669;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N29
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h6996;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N27
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q )))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N15
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N18
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]))

	.dataa(gnd),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h3CC3;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N19
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N6
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h0FF0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N7
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N6
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N7
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N22
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N23
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N13
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N28
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N29
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N24
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N25
dffeas \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\clockData~inputclkctrl_outclk ),
	.d(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N12
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout  = (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [0] & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1])) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]))) # (!\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [0] & 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]) # (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [1] $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .lut_mask = 16'h7DBE;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\WreqFifoWrite~input_o  & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ) # 
// ((\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ))))

	.dataa(\WreqFifoWrite~input_o ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~6_combout ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hAAA8;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N1
cyclone10lp_io_ibuf \dataInputFifoWrite[0]~input (
	.i(dataInputFifoWrite[0]),
	.ibar(gnd),
	.o(\dataInputFifoWrite[0]~input_o ));
// synopsys translate_off
defparam \dataInputFifoWrite[0]~input .bus_hold = "false";
defparam \dataInputFifoWrite[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|ram_address_a[10] (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|ram_address_a [10] = \HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [11] $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [10])

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [11]),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|ram_address_a [10]),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ram_address_a[10] .lut_mask = 16'h5A5A;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|ram_address_a[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N20
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h0F0F;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N0
cyclone10lp_lcell_comb \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(gnd),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h5A5A;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclone10lp_io_ibuf \dataInputFifoWrite[1]~input (
	.i(dataInputFifoWrite[1]),
	.ibar(gnd),
	.o(\dataInputFifoWrite[1]~input_o ));
// synopsys translate_off
defparam \dataInputFifoWrite[1]~input .bus_hold = "false";
defparam \dataInputFifoWrite[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cyclone10lp_io_ibuf \dataInputFifoWrite[2]~input (
	.i(dataInputFifoWrite[2]),
	.ibar(gnd),
	.o(\dataInputFifoWrite[2]~input_o ));
// synopsys translate_off
defparam \dataInputFifoWrite[2]~input .bus_hold = "false";
defparam \dataInputFifoWrite[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N8
cyclone10lp_io_ibuf \dataInputFifoWrite[3]~input (
	.i(dataInputFifoWrite[3]),
	.ibar(gnd),
	.o(\dataInputFifoWrite[3]~input_o ));
// synopsys translate_off
defparam \dataInputFifoWrite[3]~input .bus_hold = "false";
defparam \dataInputFifoWrite[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cyclone10lp_ram_block \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clockData~inputclkctrl_outclk ),
	.clk1(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.ena0(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~inputclkctrl_outclk ),
	.portadatain({\dataInputFifoWrite[3]~input_o ,\dataInputFifoWrite[2]~input_o ,\dataInputFifoWrite[1]~input_o ,\dataInputFifoWrite[0]~input_o }),
	.portaaddr({\HyperRamFifoWrite|dcfifo_component|auto_generated|ram_address_a [10],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [9],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [8],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [7],
\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [6],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [5],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [4],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [3],
\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [2],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [1],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "HyperRamFifo:HyperRamFifoWrite|dcfifo:dcfifo_component|dcfifo_jpi1:auto_generated|altsyncram_5v61:fifo_ram|ALTSYNCRAM";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 11;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 4;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 2047;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 2048;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 8;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 11;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 4;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 2047;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 2048;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 8;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[1]~11 (
// Equation(s):
// \hyperRamDriver|toRamData[1]~11_combout  = (\hyperRamDriver|fastCountNegedge [2] & (\hyperRamDriver|Equal0~1_combout  & (\hyperRamDriver|fastCountNegedge [1] $ (!\hyperRamDriver|fastCountNegedge [0]))))

	.dataa(\hyperRamDriver|fastCountNegedge [1]),
	.datab(\hyperRamDriver|fastCountNegedge [2]),
	.datac(\hyperRamDriver|Equal0~1_combout ),
	.datad(\hyperRamDriver|fastCountNegedge [0]),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[1]~11 .lut_mask = 16'h8040;
defparam \hyperRamDriver|toRamData[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cyclone10lp_lcell_comb \controlRegRamDriver[16]~feeder (
// Equation(s):
// \controlRegRamDriver[16]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\controlRegRamDriver[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlRegRamDriver[16]~feeder .lut_mask = 16'hFF00;
defparam \controlRegRamDriver[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \controlRegRamDriver[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\controlRegRamDriver[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[16]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[16] .is_wysiwyg = "true";
defparam \controlRegRamDriver[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \controlRegRamDriver[24] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[24]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[24] .is_wysiwyg = "true";
defparam \controlRegRamDriver[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[7]~10 (
// Equation(s):
// \hyperRamDriver|toRamData[7]~10_combout  = ((\hyperRamDriver|fastCountNegedge [1]) # (!\hyperRamDriver|Equal0~1_combout )) # (!\hyperRamDriver|fastCountNegedge [2])

	.dataa(gnd),
	.datab(\hyperRamDriver|fastCountNegedge [2]),
	.datac(\hyperRamDriver|Equal0~1_combout ),
	.datad(\hyperRamDriver|fastCountNegedge [1]),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[7]~10 .lut_mask = 16'hFF3F;
defparam \hyperRamDriver|toRamData[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[0]~12 (
// Equation(s):
// \hyperRamDriver|toRamData[0]~12_combout  = (\hyperRamDriver|toRamData[1]~11_combout  & (((controlRegRamDriver[24]) # (\hyperRamDriver|toRamData[7]~10_combout )))) # (!\hyperRamDriver|toRamData[1]~11_combout  & (controlRegRamDriver[16] & 
// ((!\hyperRamDriver|toRamData[7]~10_combout ))))

	.dataa(\hyperRamDriver|toRamData[1]~11_combout ),
	.datab(controlRegRamDriver[16]),
	.datac(controlRegRamDriver[24]),
	.datad(\hyperRamDriver|toRamData[7]~10_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[0]~12 .lut_mask = 16'hAAE4;
defparam \hyperRamDriver|toRamData[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \controlRegRamDriver[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[0]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[0] .is_wysiwyg = "true";
defparam \controlRegRamDriver[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cyclone10lp_lcell_comb \hyperRamDriver|LessThan8~0 (
// Equation(s):
// \hyperRamDriver|LessThan8~0_combout  = (\hyperRamDriver|fastCountNegedge [3]) # ((\hyperRamDriver|fastCountNegedge [1]) # ((\hyperRamDriver|fastCountNegedge [4]) # (\hyperRamDriver|fastCountNegedge [2])))

	.dataa(\hyperRamDriver|fastCountNegedge [3]),
	.datab(\hyperRamDriver|fastCountNegedge [1]),
	.datac(\hyperRamDriver|fastCountNegedge [4]),
	.datad(\hyperRamDriver|fastCountNegedge [2]),
	.cin(gnd),
	.combout(\hyperRamDriver|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|LessThan8~0 .lut_mask = 16'hFFFE;
defparam \hyperRamDriver|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cyclone10lp_lcell_comb \hyperRamDriver|rwds~1 (
// Equation(s):
// \hyperRamDriver|rwds~1_combout  = ((\hyperRamDriver|fastCountNegedge [10]) # ((\hyperRamDriver|fastCountNegedge [5] & \hyperRamDriver|LessThan8~0_combout ))) # (!\hyperRamDriver|rwds~0_combout )

	.dataa(\hyperRamDriver|fastCountNegedge [5]),
	.datab(\hyperRamDriver|rwds~0_combout ),
	.datac(\hyperRamDriver|fastCountNegedge [10]),
	.datad(\hyperRamDriver|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|rwds~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|rwds~1 .lut_mask = 16'hFBF3;
defparam \hyperRamDriver|rwds~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[1]~38 (
// Equation(s):
// \hyperRamDriver|toRamData[1]~38_combout  = (\hyperRamDriver|toRamData[7]~10_combout  & ((\hyperRamDriver|toRamData[1]~11_combout ) # ((\hyperRamDriver|rwds~1_combout  & !\rwModeRamDriver~q ))))

	.dataa(\hyperRamDriver|rwds~1_combout ),
	.datab(\rwModeRamDriver~q ),
	.datac(\hyperRamDriver|toRamData[1]~11_combout ),
	.datad(\hyperRamDriver|toRamData[7]~10_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[1]~38 .lut_mask = 16'hF200;
defparam \hyperRamDriver|toRamData[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[0]~13 (
// Equation(s):
// \hyperRamDriver|toRamData[0]~13_combout  = (\hyperRamDriver|toRamData[0]~12_combout  & (((controlRegRamDriver[0]) # (!\hyperRamDriver|toRamData[1]~38_combout )))) # (!\hyperRamDriver|toRamData[0]~12_combout  & 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ((\hyperRamDriver|toRamData[1]~38_combout ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datab(\hyperRamDriver|toRamData[0]~12_combout ),
	.datac(controlRegRamDriver[0]),
	.datad(\hyperRamDriver|toRamData[1]~38_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[0]~13 .lut_mask = 16'hE2CC;
defparam \hyperRamDriver|toRamData[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \controlRegRamDriver[32] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[32]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[32] .is_wysiwyg = "true";
defparam \controlRegRamDriver[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[0]~14 (
// Equation(s):
// \hyperRamDriver|toRamData[0]~14_combout  = (((\hyperRamDriver|fastCountNegedge [2] & \hyperRamDriver|fastCountNegedge [0])) # (!\hyperRamDriver|Equal0~1_combout )) # (!\hyperRamDriver|fastCountNegedge [1])

	.dataa(\hyperRamDriver|fastCountNegedge [1]),
	.datab(\hyperRamDriver|fastCountNegedge [2]),
	.datac(\hyperRamDriver|Equal0~1_combout ),
	.datad(\hyperRamDriver|fastCountNegedge [0]),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[0]~14 .lut_mask = 16'hDF5F;
defparam \hyperRamDriver|toRamData[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[0]~16 (
// Equation(s):
// \hyperRamDriver|toRamData[0]~16_combout  = (\hyperRamDriver|toRamData[0]~15_combout  & ((controlRegRamDriver[32]) # ((\hyperRamDriver|toRamData[0]~13_combout  & \hyperRamDriver|toRamData[0]~14_combout )))) # (!\hyperRamDriver|toRamData[0]~15_combout  & 
// (\hyperRamDriver|toRamData[0]~13_combout  & ((\hyperRamDriver|toRamData[0]~14_combout ))))

	.dataa(\hyperRamDriver|toRamData[0]~15_combout ),
	.datab(\hyperRamDriver|toRamData[0]~13_combout ),
	.datac(controlRegRamDriver[32]),
	.datad(\hyperRamDriver|toRamData[0]~14_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[0]~16 .lut_mask = 16'hECA0;
defparam \hyperRamDriver|toRamData[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[7]~17 (
// Equation(s):
// \hyperRamDriver|toRamData[7]~17_combout  = (\hyperRamDriver|Equal0~1_combout  & ((\hyperRamDriver|fastCountNegedge [2]) # (\hyperRamDriver|fastCountNegedge [1])))

	.dataa(gnd),
	.datab(\hyperRamDriver|fastCountNegedge [2]),
	.datac(\hyperRamDriver|Equal0~1_combout ),
	.datad(\hyperRamDriver|fastCountNegedge [1]),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[7]~17 .lut_mask = 16'hF0C0;
defparam \hyperRamDriver|toRamData[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[7]~18 (
// Equation(s):
// \hyperRamDriver|toRamData[7]~18_combout  = ((\hyperRamDriver|toRamData[7]~17_combout ) # (!\rwModeRamDriver~q )) # (!\hyperRamDriver|rwds~1_combout )

	.dataa(\hyperRamDriver|rwds~1_combout ),
	.datab(\rwModeRamDriver~q ),
	.datac(gnd),
	.datad(\hyperRamDriver|toRamData[7]~17_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[7]~18 .lut_mask = 16'hFF77;
defparam \hyperRamDriver|toRamData[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cyclone10lp_lcell_comb \controlRegRamDriver[17]~feeder (
// Equation(s):
// \controlRegRamDriver[17]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlRegRamDriver[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlRegRamDriver[17]~feeder .lut_mask = 16'hF0F0;
defparam \controlRegRamDriver[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \controlRegRamDriver[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\controlRegRamDriver[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[17]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[17] .is_wysiwyg = "true";
defparam \controlRegRamDriver[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \controlRegRamDriver[25] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[25]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[25] .is_wysiwyg = "true";
defparam \controlRegRamDriver[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[1]~19 (
// Equation(s):
// \hyperRamDriver|toRamData[1]~19_combout  = (\hyperRamDriver|toRamData[1]~11_combout  & (((controlRegRamDriver[25]) # (\hyperRamDriver|toRamData[7]~10_combout )))) # (!\hyperRamDriver|toRamData[1]~11_combout  & (controlRegRamDriver[17] & 
// ((!\hyperRamDriver|toRamData[7]~10_combout ))))

	.dataa(\hyperRamDriver|toRamData[1]~11_combout ),
	.datab(controlRegRamDriver[17]),
	.datac(controlRegRamDriver[25]),
	.datad(\hyperRamDriver|toRamData[7]~10_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[1]~19 .lut_mask = 16'hAAE4;
defparam \hyperRamDriver|toRamData[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \controlRegRamDriver[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[1]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[1] .is_wysiwyg = "true";
defparam \controlRegRamDriver[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[1]~20 (
// Equation(s):
// \hyperRamDriver|toRamData[1]~20_combout  = (\hyperRamDriver|toRamData[1]~19_combout  & (((controlRegRamDriver[1]) # (!\hyperRamDriver|toRamData[1]~38_combout )))) # (!\hyperRamDriver|toRamData[1]~19_combout  & 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [1] & ((\hyperRamDriver|toRamData[1]~38_combout ))))

	.dataa(\hyperRamDriver|toRamData[1]~19_combout ),
	.datab(\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(controlRegRamDriver[1]),
	.datad(\hyperRamDriver|toRamData[1]~38_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[1]~20 .lut_mask = 16'hE4AA;
defparam \hyperRamDriver|toRamData[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \controlRegRamDriver[33] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[33]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[33] .is_wysiwyg = "true";
defparam \controlRegRamDriver[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[1]~21 (
// Equation(s):
// \hyperRamDriver|toRamData[1]~21_combout  = (\hyperRamDriver|toRamData[0]~15_combout  & ((controlRegRamDriver[33]) # ((\hyperRamDriver|toRamData[1]~20_combout  & \hyperRamDriver|toRamData[0]~14_combout )))) # (!\hyperRamDriver|toRamData[0]~15_combout  & 
// (\hyperRamDriver|toRamData[1]~20_combout  & ((\hyperRamDriver|toRamData[0]~14_combout ))))

	.dataa(\hyperRamDriver|toRamData[0]~15_combout ),
	.datab(\hyperRamDriver|toRamData[1]~20_combout ),
	.datac(controlRegRamDriver[33]),
	.datad(\hyperRamDriver|toRamData[0]~14_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[1]~21 .lut_mask = 16'hECA0;
defparam \hyperRamDriver|toRamData[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \controlRegRamDriver[34] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[34]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[34] .is_wysiwyg = "true";
defparam \controlRegRamDriver[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cyclone10lp_lcell_comb \controlRegRamDriver[18]~feeder (
// Equation(s):
// \controlRegRamDriver[18]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlRegRamDriver[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlRegRamDriver[18]~feeder .lut_mask = 16'hF0F0;
defparam \controlRegRamDriver[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \controlRegRamDriver[18] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\controlRegRamDriver[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[18]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[18] .is_wysiwyg = "true";
defparam \controlRegRamDriver[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \controlRegRamDriver[26] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[26]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[26] .is_wysiwyg = "true";
defparam \controlRegRamDriver[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[2]~22 (
// Equation(s):
// \hyperRamDriver|toRamData[2]~22_combout  = (\hyperRamDriver|toRamData[1]~11_combout  & (((controlRegRamDriver[26]) # (\hyperRamDriver|toRamData[7]~10_combout )))) # (!\hyperRamDriver|toRamData[1]~11_combout  & (controlRegRamDriver[18] & 
// ((!\hyperRamDriver|toRamData[7]~10_combout ))))

	.dataa(\hyperRamDriver|toRamData[1]~11_combout ),
	.datab(controlRegRamDriver[18]),
	.datac(controlRegRamDriver[26]),
	.datad(\hyperRamDriver|toRamData[7]~10_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[2]~22 .lut_mask = 16'hAAE4;
defparam \hyperRamDriver|toRamData[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \controlRegRamDriver[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[2]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[2] .is_wysiwyg = "true";
defparam \controlRegRamDriver[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[2]~23 (
// Equation(s):
// \hyperRamDriver|toRamData[2]~23_combout  = (\hyperRamDriver|toRamData[2]~22_combout  & (((controlRegRamDriver[2]) # (!\hyperRamDriver|toRamData[1]~38_combout )))) # (!\hyperRamDriver|toRamData[2]~22_combout  & 
// (\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [2] & ((\hyperRamDriver|toRamData[1]~38_combout ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(\hyperRamDriver|toRamData[2]~22_combout ),
	.datac(controlRegRamDriver[2]),
	.datad(\hyperRamDriver|toRamData[1]~38_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[2]~23 .lut_mask = 16'hE2CC;
defparam \hyperRamDriver|toRamData[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[2]~24 (
// Equation(s):
// \hyperRamDriver|toRamData[2]~24_combout  = (\hyperRamDriver|toRamData[0]~15_combout  & ((controlRegRamDriver[34]) # ((\hyperRamDriver|toRamData[0]~14_combout  & \hyperRamDriver|toRamData[2]~23_combout )))) # (!\hyperRamDriver|toRamData[0]~15_combout  & 
// (\hyperRamDriver|toRamData[0]~14_combout  & ((\hyperRamDriver|toRamData[2]~23_combout ))))

	.dataa(\hyperRamDriver|toRamData[0]~15_combout ),
	.datab(\hyperRamDriver|toRamData[0]~14_combout ),
	.datac(controlRegRamDriver[34]),
	.datad(\hyperRamDriver|toRamData[2]~23_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[2]~24 .lut_mask = 16'hECA0;
defparam \hyperRamDriver|toRamData[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cyclone10lp_lcell_comb \hyperRamDriver|Equal3~0 (
// Equation(s):
// \hyperRamDriver|Equal3~0_combout  = (\hyperRamDriver|fastCountNegedge [0] & (!\hyperRamDriver|fastCountNegedge [1] & (\hyperRamDriver|Equal0~1_combout  & \hyperRamDriver|fastCountNegedge [2])))

	.dataa(\hyperRamDriver|fastCountNegedge [0]),
	.datab(\hyperRamDriver|fastCountNegedge [1]),
	.datac(\hyperRamDriver|Equal0~1_combout ),
	.datad(\hyperRamDriver|fastCountNegedge [2]),
	.cin(gnd),
	.combout(\hyperRamDriver|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|Equal3~0 .lut_mask = 16'h2000;
defparam \hyperRamDriver|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \controlRegRamDriver[19] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[19]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[19] .is_wysiwyg = "true";
defparam \controlRegRamDriver[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cyclone10lp_lcell_comb \hyperRamDriver|rwds~3 (
// Equation(s):
// \hyperRamDriver|rwds~3_combout  = (\rwModeRamDriver~q ) # (!\hyperRamDriver|rwds~1_combout )

	.dataa(\hyperRamDriver|rwds~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rwModeRamDriver~q ),
	.cin(gnd),
	.combout(\hyperRamDriver|rwds~3_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|rwds~3 .lut_mask = 16'hFF55;
defparam \hyperRamDriver|rwds~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[3]~25 (
// Equation(s):
// \hyperRamDriver|toRamData[3]~25_combout  = (\hyperRamDriver|Equal3~0_combout  & (((controlRegRamDriver[19])))) # (!\hyperRamDriver|Equal3~0_combout  & (\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ((!\hyperRamDriver|rwds~3_combout 
// ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(\hyperRamDriver|Equal3~0_combout ),
	.datac(controlRegRamDriver[19]),
	.datad(\hyperRamDriver|rwds~3_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[3]~25 .lut_mask = 16'hC0E2;
defparam \hyperRamDriver|toRamData[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cyclone10lp_lcell_comb \hyperRamDriver|Equal2~0 (
// Equation(s):
// \hyperRamDriver|Equal2~0_combout  = (!\hyperRamDriver|fastCountNegedge [0] & (\hyperRamDriver|fastCountNegedge [2] & (\hyperRamDriver|Equal0~1_combout  & !\hyperRamDriver|fastCountNegedge [1])))

	.dataa(\hyperRamDriver|fastCountNegedge [0]),
	.datab(\hyperRamDriver|fastCountNegedge [2]),
	.datac(\hyperRamDriver|Equal0~1_combout ),
	.datad(\hyperRamDriver|fastCountNegedge [1]),
	.cin(gnd),
	.combout(\hyperRamDriver|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|Equal2~0 .lut_mask = 16'h0040;
defparam \hyperRamDriver|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cyclone10lp_lcell_comb \controlRegRamDriver[27]~feeder (
// Equation(s):
// \controlRegRamDriver[27]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\controlRegRamDriver[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlRegRamDriver[27]~feeder .lut_mask = 16'hFF00;
defparam \controlRegRamDriver[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \controlRegRamDriver[27] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\controlRegRamDriver[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[27]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[27] .is_wysiwyg = "true";
defparam \controlRegRamDriver[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[3]~26 (
// Equation(s):
// \hyperRamDriver|toRamData[3]~26_combout  = (\hyperRamDriver|Equal2~0_combout  & ((controlRegRamDriver[27]))) # (!\hyperRamDriver|Equal2~0_combout  & (\hyperRamDriver|toRamData[3]~25_combout ))

	.dataa(\hyperRamDriver|toRamData[3]~25_combout ),
	.datab(\hyperRamDriver|Equal2~0_combout ),
	.datac(gnd),
	.datad(controlRegRamDriver[27]),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[3]~26 .lut_mask = 16'hEE22;
defparam \hyperRamDriver|toRamData[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \controlRegRamDriver[35] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[35]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[35] .is_wysiwyg = "true";
defparam \controlRegRamDriver[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cyclone10lp_lcell_comb \hyperRamDriver|Equal0~2 (
// Equation(s):
// \hyperRamDriver|Equal0~2_combout  = (!\hyperRamDriver|fastCountNegedge [2] & (\hyperRamDriver|Equal0~1_combout  & \hyperRamDriver|fastCountNegedge [1]))

	.dataa(gnd),
	.datab(\hyperRamDriver|fastCountNegedge [2]),
	.datac(\hyperRamDriver|Equal0~1_combout ),
	.datad(\hyperRamDriver|fastCountNegedge [1]),
	.cin(gnd),
	.combout(\hyperRamDriver|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|Equal0~2 .lut_mask = 16'h3000;
defparam \hyperRamDriver|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[3]~27 (
// Equation(s):
// \hyperRamDriver|toRamData[3]~27_combout  = (\hyperRamDriver|Equal0~2_combout  & (((\hyperRamDriver|fastCountNegedge [0] & controlRegRamDriver[35])))) # (!\hyperRamDriver|Equal0~2_combout  & (\hyperRamDriver|toRamData[3]~26_combout ))

	.dataa(\hyperRamDriver|toRamData[3]~26_combout ),
	.datab(\hyperRamDriver|fastCountNegedge [0]),
	.datac(controlRegRamDriver[35]),
	.datad(\hyperRamDriver|Equal0~2_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[3]~27 .lut_mask = 16'hC0AA;
defparam \hyperRamDriver|toRamData[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cyclone10lp_io_ibuf \dataInputFifoWrite[4]~input (
	.i(dataInputFifoWrite[4]),
	.ibar(gnd),
	.o(\dataInputFifoWrite[4]~input_o ));
// synopsys translate_off
defparam \dataInputFifoWrite[4]~input .bus_hold = "false";
defparam \dataInputFifoWrite[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cyclone10lp_io_ibuf \dataInputFifoWrite[5]~input (
	.i(dataInputFifoWrite[5]),
	.ibar(gnd),
	.o(\dataInputFifoWrite[5]~input_o ));
// synopsys translate_off
defparam \dataInputFifoWrite[5]~input .bus_hold = "false";
defparam \dataInputFifoWrite[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cyclone10lp_io_ibuf \dataInputFifoWrite[6]~input (
	.i(dataInputFifoWrite[6]),
	.ibar(gnd),
	.o(\dataInputFifoWrite[6]~input_o ));
// synopsys translate_off
defparam \dataInputFifoWrite[6]~input .bus_hold = "false";
defparam \dataInputFifoWrite[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cyclone10lp_io_ibuf \dataInputFifoWrite[7]~input (
	.i(dataInputFifoWrite[7]),
	.ibar(gnd),
	.o(\dataInputFifoWrite[7]~input_o ));
// synopsys translate_off
defparam \dataInputFifoWrite[7]~input .bus_hold = "false";
defparam \dataInputFifoWrite[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cyclone10lp_ram_block \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 (
	.portawe(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clockData~inputclkctrl_outclk ),
	.clk1(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.ena0(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\HyperRamFifoWrite|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~inputclkctrl_outclk ),
	.portadatain({\dataInputFifoWrite[7]~input_o ,\dataInputFifoWrite[6]~input_o ,\dataInputFifoWrite[5]~input_o ,\dataInputFifoWrite[4]~input_o }),
	.portaaddr({\HyperRamFifoWrite|dcfifo_component|auto_generated|ram_address_a [10],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [9],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [8],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [7],
\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [6],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [5],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [4],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [3],
\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [2],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [1],\HyperRamFifoWrite|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\HyperRamFifoWrite|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk0_core_clock_enable = "ena0";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk1_output_clock_enable = "ena1";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_offset_in_bits = 1;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_width_in_bits = 1;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .logical_ram_name = "HyperRamFifo:HyperRamFifoWrite|dcfifo:dcfifo_component|dcfifo_jpi1:auto_generated|altsyncram_5v61:fifo_ram|ALTSYNCRAM";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .mixed_port_feed_through_mode = "dont_care";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .operation_mode = "dual_port";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_clear = "none";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_width = 11;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_byte_enable_clock = "none";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clear = "none";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clock = "none";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_width = 4;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_address = 0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_bit_number = 4;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_last_address = 2047;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_depth = 2048;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_width = 8;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clear = "clear1";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clock = "clock1";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_width = 11;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clear = "clear1";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clock = "clock1";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_width = 4;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_address = 0;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_bit_number = 4;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_last_address = 2047;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_depth = 2048;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_width = 8;
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_enable_clock = "clock1";
defparam \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \controlRegRamDriver[20] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[20]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[20] .is_wysiwyg = "true";
defparam \controlRegRamDriver[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[4]~29 (
// Equation(s):
// \hyperRamDriver|toRamData[4]~29_combout  = (\hyperRamDriver|Equal3~0_combout  & (((controlRegRamDriver[20])))) # (!\hyperRamDriver|Equal3~0_combout  & (\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ((!\hyperRamDriver|rwds~3_combout 
// ))))

	.dataa(\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datab(\hyperRamDriver|Equal3~0_combout ),
	.datac(controlRegRamDriver[20]),
	.datad(\hyperRamDriver|rwds~3_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[4]~29 .lut_mask = 16'hC0E2;
defparam \hyperRamDriver|toRamData[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \controlRegRamDriver[28] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[28]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[28] .is_wysiwyg = "true";
defparam \controlRegRamDriver[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[0]~28 (
// Equation(s):
// \hyperRamDriver|toRamData[0]~28_combout  = ((\hyperRamDriver|fastCountNegedge [2]) # (!\hyperRamDriver|fastCountNegedge [1])) # (!\hyperRamDriver|Equal0~1_combout )

	.dataa(\hyperRamDriver|Equal0~1_combout ),
	.datab(\hyperRamDriver|fastCountNegedge [1]),
	.datac(\hyperRamDriver|fastCountNegedge [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[0]~28 .lut_mask = 16'hF7F7;
defparam \hyperRamDriver|toRamData[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[4]~30 (
// Equation(s):
// \hyperRamDriver|toRamData[4]~30_combout  = (\hyperRamDriver|toRamData[0]~28_combout  & ((\hyperRamDriver|Equal2~0_combout  & ((controlRegRamDriver[28]))) # (!\hyperRamDriver|Equal2~0_combout  & (\hyperRamDriver|toRamData[4]~29_combout ))))

	.dataa(\hyperRamDriver|toRamData[4]~29_combout ),
	.datab(\hyperRamDriver|Equal2~0_combout ),
	.datac(controlRegRamDriver[28]),
	.datad(\hyperRamDriver|toRamData[0]~28_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[4]~30 .lut_mask = 16'hE200;
defparam \hyperRamDriver|toRamData[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cyclone10lp_lcell_comb \controlRegRamDriver[21]~feeder (
// Equation(s):
// \controlRegRamDriver[21]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\controlRegRamDriver[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlRegRamDriver[21]~feeder .lut_mask = 16'hFF00;
defparam \controlRegRamDriver[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \controlRegRamDriver[21] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\controlRegRamDriver[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[21]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[21] .is_wysiwyg = "true";
defparam \controlRegRamDriver[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[5]~31 (
// Equation(s):
// \hyperRamDriver|toRamData[5]~31_combout  = (\hyperRamDriver|Equal3~0_combout  & (((controlRegRamDriver[21])))) # (!\hyperRamDriver|Equal3~0_combout  & (!\hyperRamDriver|rwds~3_combout  & (\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b 
// [5])))

	.dataa(\hyperRamDriver|Equal3~0_combout ),
	.datab(\hyperRamDriver|rwds~3_combout ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(controlRegRamDriver[21]),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[5]~31 .lut_mask = 16'hBA10;
defparam \hyperRamDriver|toRamData[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cyclone10lp_lcell_comb \controlRegRamDriver[29]~feeder (
// Equation(s):
// \controlRegRamDriver[29]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlRegRamDriver[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlRegRamDriver[29]~feeder .lut_mask = 16'hF0F0;
defparam \controlRegRamDriver[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \controlRegRamDriver[29] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\controlRegRamDriver[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[29]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[29] .is_wysiwyg = "true";
defparam \controlRegRamDriver[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[5]~32 (
// Equation(s):
// \hyperRamDriver|toRamData[5]~32_combout  = (\hyperRamDriver|toRamData[0]~28_combout  & ((\hyperRamDriver|Equal2~0_combout  & ((controlRegRamDriver[29]))) # (!\hyperRamDriver|Equal2~0_combout  & (\hyperRamDriver|toRamData[5]~31_combout ))))

	.dataa(\hyperRamDriver|toRamData[0]~28_combout ),
	.datab(\hyperRamDriver|toRamData[5]~31_combout ),
	.datac(controlRegRamDriver[29]),
	.datad(\hyperRamDriver|Equal2~0_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[5]~32 .lut_mask = 16'hA088;
defparam \hyperRamDriver|toRamData[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \controlRegRamDriver[22] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[22]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[22] .is_wysiwyg = "true";
defparam \controlRegRamDriver[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[6]~33 (
// Equation(s):
// \hyperRamDriver|toRamData[6]~33_combout  = (\hyperRamDriver|Equal3~0_combout  & (((controlRegRamDriver[22])))) # (!\hyperRamDriver|Equal3~0_combout  & (!\hyperRamDriver|rwds~3_combout  & ((\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b 
// [6]))))

	.dataa(\hyperRamDriver|rwds~3_combout ),
	.datab(\hyperRamDriver|Equal3~0_combout ),
	.datac(controlRegRamDriver[22]),
	.datad(\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[6]~33 .lut_mask = 16'hD1C0;
defparam \hyperRamDriver|toRamData[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \controlRegRamDriver[30] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[30]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[30] .is_wysiwyg = "true";
defparam \controlRegRamDriver[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[6]~34 (
// Equation(s):
// \hyperRamDriver|toRamData[6]~34_combout  = (\hyperRamDriver|toRamData[0]~28_combout  & ((\hyperRamDriver|Equal2~0_combout  & ((controlRegRamDriver[30]))) # (!\hyperRamDriver|Equal2~0_combout  & (\hyperRamDriver|toRamData[6]~33_combout ))))

	.dataa(\hyperRamDriver|toRamData[6]~33_combout ),
	.datab(\hyperRamDriver|Equal2~0_combout ),
	.datac(controlRegRamDriver[30]),
	.datad(\hyperRamDriver|toRamData[0]~28_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[6]~34 .lut_mask = 16'hE200;
defparam \hyperRamDriver|toRamData[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \controlRegRamDriver[23] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[23]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[23] .is_wysiwyg = "true";
defparam \controlRegRamDriver[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[7]~35 (
// Equation(s):
// \hyperRamDriver|toRamData[7]~35_combout  = (\hyperRamDriver|Equal3~0_combout  & (controlRegRamDriver[23])) # (!\hyperRamDriver|Equal3~0_combout  & (((!\hyperRamDriver|rwds~3_combout  & \HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b 
// [7]))))

	.dataa(controlRegRamDriver[23]),
	.datab(\hyperRamDriver|rwds~3_combout ),
	.datac(\HyperRamFifoWrite|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(\hyperRamDriver|Equal3~0_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[7]~35 .lut_mask = 16'hAA30;
defparam \hyperRamDriver|toRamData[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \controlRegRamDriver[31] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[31]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[31] .is_wysiwyg = "true";
defparam \controlRegRamDriver[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[7]~36 (
// Equation(s):
// \hyperRamDriver|toRamData[7]~36_combout  = (\hyperRamDriver|toRamData[0]~28_combout  & ((\hyperRamDriver|Equal2~0_combout  & ((controlRegRamDriver[31]))) # (!\hyperRamDriver|Equal2~0_combout  & (\hyperRamDriver|toRamData[7]~35_combout ))))

	.dataa(\hyperRamDriver|Equal2~0_combout ),
	.datab(\hyperRamDriver|toRamData[7]~35_combout ),
	.datac(controlRegRamDriver[31]),
	.datad(\hyperRamDriver|toRamData[0]~28_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[7]~36 .lut_mask = 16'hE400;
defparam \hyperRamDriver|toRamData[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \controlRegRamDriver[47] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RamControlSeqFifo|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmStateTransfer.00000011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(controlRegRamDriver[47]),
	.prn(vcc));
// synopsys translate_off
defparam \controlRegRamDriver[47] .is_wysiwyg = "true";
defparam \controlRegRamDriver[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cyclone10lp_lcell_comb \hyperRamDriver|toRamData[7]~37 (
// Equation(s):
// \hyperRamDriver|toRamData[7]~37_combout  = (\hyperRamDriver|toRamData[7]~36_combout ) # ((!\hyperRamDriver|fastCountNegedge [0] & (controlRegRamDriver[47] & \hyperRamDriver|Equal0~2_combout )))

	.dataa(\hyperRamDriver|fastCountNegedge [0]),
	.datab(\hyperRamDriver|toRamData[7]~36_combout ),
	.datac(controlRegRamDriver[47]),
	.datad(\hyperRamDriver|Equal0~2_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamData[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamData[7]~37 .lut_mask = 16'hDCCC;
defparam \hyperRamDriver|toRamData[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cyclone10lp_lcell_comb \hyperRamDriver|toRamCs~1 (
// Equation(s):
// \hyperRamDriver|toRamCs~1_combout  = ((!\hyperRamDriver|LessThan0~1_combout  & (!\hyperRamDriver|LessThan0~0_combout  & !\hyperRamDriver|LessThan0~2_combout ))) # (!\hyperRamDriver|toRamCs~0_combout )

	.dataa(\hyperRamDriver|LessThan0~1_combout ),
	.datab(\hyperRamDriver|toRamCs~0_combout ),
	.datac(\hyperRamDriver|LessThan0~0_combout ),
	.datad(\hyperRamDriver|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|toRamCs~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|toRamCs~1 .lut_mask = 16'h3337;
defparam \hyperRamDriver|toRamCs~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [7] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [4] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [5])))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .lut_mask = 16'h6996;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [3] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [1] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 16'h6996;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [0] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout )

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 16'h3C3C;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[0] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[0] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7])))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .lut_mask = 16'h6996;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 16'h6996;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout )

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 16'h5A5A;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[0] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[0] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cyclone10lp_lcell_comb \numInQueuryInfo[0]~7 (
// Equation(s):
// \numInQueuryInfo[0]~7_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [0] & (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [0] $ (VCC))) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a 
// [0] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [0]) # (GND)))
// \numInQueuryInfo[0]~8  = CARRY((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [0]) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [0]))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [0]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\numInQueuryInfo[0]~7_combout ),
	.cout(\numInQueuryInfo[0]~8 ));
// synopsys translate_off
defparam \numInQueuryInfo[0]~7 .lut_mask = 16'h66DD;
defparam \numInQueuryInfo[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \numInQueuryInfo[0]~reg0 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\numInQueuryInfo[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\numInQueuryInfo[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \numInQueuryInfo[0]~reg0 .is_wysiwyg = "true";
defparam \numInQueuryInfo[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[1] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[1] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[1] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[1] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cyclone10lp_lcell_comb \numInQueuryInfo[1]~9 (
// Equation(s):
// \numInQueuryInfo[1]~9_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [1] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [1] & (!\numInQueuryInfo[0]~8 )) # 
// (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [1] & ((\numInQueuryInfo[0]~8 ) # (GND))))) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [1] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a 
// [1] & (\numInQueuryInfo[0]~8  & VCC)) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [1] & (!\numInQueuryInfo[0]~8 ))))
// \numInQueuryInfo[1]~10  = CARRY((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [1] & ((!\numInQueuryInfo[0]~8 ) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [1]))) # 
// (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [1] & (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [1] & !\numInQueuryInfo[0]~8 )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [1]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\numInQueuryInfo[0]~8 ),
	.combout(\numInQueuryInfo[1]~9_combout ),
	.cout(\numInQueuryInfo[1]~10 ));
// synopsys translate_off
defparam \numInQueuryInfo[1]~9 .lut_mask = 16'h692B;
defparam \numInQueuryInfo[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \numInQueuryInfo[1]~reg0 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\numInQueuryInfo[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\numInQueuryInfo[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \numInQueuryInfo[1]~reg0 .is_wysiwyg = "true";
defparam \numInQueuryInfo[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [2] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ))

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 16'hC33C;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[2] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[2] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ))

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 16'hC33C;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[2] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[2] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cyclone10lp_lcell_comb \numInQueuryInfo[2]~11 (
// Equation(s):
// \numInQueuryInfo[2]~11_combout  = ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [2] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [2] $ (\numInQueuryInfo[1]~10 )))) # (GND)
// \numInQueuryInfo[2]~12  = CARRY((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [2] & (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [2] & !\numInQueuryInfo[1]~10 )) # 
// (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [2] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [2]) # (!\numInQueuryInfo[1]~10 ))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [2]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\numInQueuryInfo[1]~10 ),
	.combout(\numInQueuryInfo[2]~11_combout ),
	.cout(\numInQueuryInfo[2]~12 ));
// synopsys translate_off
defparam \numInQueuryInfo[2]~11 .lut_mask = 16'h964D;
defparam \numInQueuryInfo[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \numInQueuryInfo[2]~reg0 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\numInQueuryInfo[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\numInQueuryInfo[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \numInQueuryInfo[2]~reg0 .is_wysiwyg = "true";
defparam \numInQueuryInfo[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [3] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .lut_mask = 16'h0FF0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[3] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[3] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .lut_mask = 16'h0FF0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[3] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[3] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cyclone10lp_lcell_comb \numInQueuryInfo[3]~13 (
// Equation(s):
// \numInQueuryInfo[3]~13_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [3] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [3] & (!\numInQueuryInfo[2]~12 )) # 
// (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [3] & ((\numInQueuryInfo[2]~12 ) # (GND))))) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [3] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a 
// [3] & (\numInQueuryInfo[2]~12  & VCC)) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [3] & (!\numInQueuryInfo[2]~12 ))))
// \numInQueuryInfo[3]~14  = CARRY((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [3] & ((!\numInQueuryInfo[2]~12 ) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [3]))) # 
// (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [3] & (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [3] & !\numInQueuryInfo[2]~12 )))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [3]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\numInQueuryInfo[2]~12 ),
	.combout(\numInQueuryInfo[3]~13_combout ),
	.cout(\numInQueuryInfo[3]~14 ));
// synopsys translate_off
defparam \numInQueuryInfo[3]~13 .lut_mask = 16'h692B;
defparam \numInQueuryInfo[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \numInQueuryInfo[3]~reg0 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\numInQueuryInfo[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\numInQueuryInfo[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \numInQueuryInfo[3]~reg0 .is_wysiwyg = "true";
defparam \numInQueuryInfo[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[4]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[4]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[4]~feeder .lut_mask = 16'hF0F0;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N21
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[4] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[4] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[4]~feeder (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[4]~feeder_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[4]~feeder .lut_mask = 16'hFF00;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[4] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[4] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cyclone10lp_lcell_comb \numInQueuryInfo[4]~15 (
// Equation(s):
// \numInQueuryInfo[4]~15_combout  = ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [4] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [4] $ (\numInQueuryInfo[3]~14 )))) # (GND)
// \numInQueuryInfo[4]~16  = CARRY((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [4] & (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [4] & !\numInQueuryInfo[3]~14 )) # 
// (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [4] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [4]) # (!\numInQueuryInfo[3]~14 ))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [4]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\numInQueuryInfo[3]~14 ),
	.combout(\numInQueuryInfo[4]~15_combout ),
	.cout(\numInQueuryInfo[4]~16 ));
// synopsys translate_off
defparam \numInQueuryInfo[4]~15 .lut_mask = 16'h964D;
defparam \numInQueuryInfo[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \numInQueuryInfo[4]~reg0 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\numInQueuryInfo[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\numInQueuryInfo[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \numInQueuryInfo[4]~reg0 .is_wysiwyg = "true";
defparam \numInQueuryInfo[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]))

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .lut_mask = 16'hC33C;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N3
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[5] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[5] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [7] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [5]))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(gnd),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .lut_mask = 16'hA55A;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N1
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[5] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[5] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cyclone10lp_lcell_comb \numInQueuryInfo[5]~17 (
// Equation(s):
// \numInQueuryInfo[5]~17_combout  = (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [5] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [5] & (!\numInQueuryInfo[4]~16 )) # 
// (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [5] & (\numInQueuryInfo[4]~16  & VCC)))) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [5] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [5] & 
// ((\numInQueuryInfo[4]~16 ) # (GND))) # (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [5] & (!\numInQueuryInfo[4]~16 ))))
// \numInQueuryInfo[5]~18  = CARRY((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [5] & (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [5] & !\numInQueuryInfo[4]~16 )) # 
// (!\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [5] & ((\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [5]) # (!\numInQueuryInfo[4]~16 ))))

	.dataa(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [5]),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\numInQueuryInfo[4]~16 ),
	.combout(\numInQueuryInfo[5]~17_combout ),
	.cout(\numInQueuryInfo[5]~18 ));
// synopsys translate_off
defparam \numInQueuryInfo[5]~17 .lut_mask = 16'h694D;
defparam \numInQueuryInfo[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \numInQueuryInfo[5]~reg0 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\numInQueuryInfo[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\numInQueuryInfo[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \numInQueuryInfo[5]~reg0 .is_wysiwyg = "true";
defparam \numInQueuryInfo[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [6] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [7])

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .lut_mask = 16'h3C3C;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N29
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[6] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[6] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cyclone10lp_lcell_comb \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 (
// Equation(s):
// \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.cin(gnd),
	.combout(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .lut_mask = 16'h33CC;
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N23
dffeas \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[6] (
	.clk(\clockReadFifoQueury~clkctrl_outclk ),
	.d(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[6] .is_wysiwyg = "true";
defparam \RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cyclone10lp_lcell_comb \numInQueuryInfo[6]~19 (
// Equation(s):
// \numInQueuryInfo[6]~19_combout  = \RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [6] $ (\numInQueuryInfo[5]~18  $ (\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [6]))

	.dataa(gnd),
	.datab(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_brp|dffe5a [6]),
	.datac(gnd),
	.datad(\RamControlSeqFifo|dcfifo_component|auto_generated|rs_bwp|dffe5a [6]),
	.cin(\numInQueuryInfo[5]~18 ),
	.combout(\numInQueuryInfo[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \numInQueuryInfo[6]~19 .lut_mask = 16'hC33C;
defparam \numInQueuryInfo[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \numInQueuryInfo[6]~reg0 (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\numInQueuryInfo[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\numInQueuryInfo[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \numInQueuryInfo[6]~reg0 .is_wysiwyg = "true";
defparam \numInQueuryInfo[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cyclone10lp_lcell_comb \adrWriteRamRead[0]~11 (
// Equation(s):
// \adrWriteRamRead[0]~11_combout  = adrWriteRamRead[0] $ (\always5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(adrWriteRamRead[0]),
	.datad(\always5~0_combout ),
	.cin(gnd),
	.combout(\adrWriteRamRead[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \adrWriteRamRead[0]~11 .lut_mask = 16'h0FF0;
defparam \adrWriteRamRead[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \adrWriteRamRead[0] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\adrWriteRamRead[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrWriteRamRead[0]),
	.prn(vcc));
// synopsys translate_off
defparam \adrWriteRamRead[0] .is_wysiwyg = "true";
defparam \adrWriteRamRead[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cyclone10lp_lcell_comb \adrReadInfo[0]~0 (
// Equation(s):
// \adrReadInfo[0]~0_combout  = (\fsmStateTransfer.00000100~q  & \hyperRamDriver|toRamCs~0_combout )

	.dataa(\fsmStateTransfer.00000100~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\hyperRamDriver|toRamCs~0_combout ),
	.cin(gnd),
	.combout(\adrReadInfo[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \adrReadInfo[0]~0 .lut_mask = 16'hAA00;
defparam \adrReadInfo[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \adrReadInfo[0]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(adrWriteRamRead[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adrReadInfo[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adrReadInfo[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adrReadInfo[0]~reg0 .is_wysiwyg = "true";
defparam \adrReadInfo[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cyclone10lp_lcell_comb \adrWriteRamRead[1]~12 (
// Equation(s):
// \adrWriteRamRead[1]~12_combout  = (adrWriteRamRead[0] & (adrWriteRamRead[1] $ (VCC))) # (!adrWriteRamRead[0] & (adrWriteRamRead[1] & VCC))
// \adrWriteRamRead[1]~13  = CARRY((adrWriteRamRead[0] & adrWriteRamRead[1]))

	.dataa(adrWriteRamRead[0]),
	.datab(adrWriteRamRead[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adrWriteRamRead[1]~12_combout ),
	.cout(\adrWriteRamRead[1]~13 ));
// synopsys translate_off
defparam \adrWriteRamRead[1]~12 .lut_mask = 16'h6688;
defparam \adrWriteRamRead[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \adrWriteRamRead[1] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\adrWriteRamRead[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrWriteRamRead[1]),
	.prn(vcc));
// synopsys translate_off
defparam \adrWriteRamRead[1] .is_wysiwyg = "true";
defparam \adrWriteRamRead[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \adrReadInfo[1]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(adrWriteRamRead[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adrReadInfo[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adrReadInfo[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adrReadInfo[1]~reg0 .is_wysiwyg = "true";
defparam \adrReadInfo[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cyclone10lp_lcell_comb \adrWriteRamRead[2]~14 (
// Equation(s):
// \adrWriteRamRead[2]~14_combout  = (adrWriteRamRead[2] & (!\adrWriteRamRead[1]~13 )) # (!adrWriteRamRead[2] & ((\adrWriteRamRead[1]~13 ) # (GND)))
// \adrWriteRamRead[2]~15  = CARRY((!\adrWriteRamRead[1]~13 ) # (!adrWriteRamRead[2]))

	.dataa(gnd),
	.datab(adrWriteRamRead[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\adrWriteRamRead[1]~13 ),
	.combout(\adrWriteRamRead[2]~14_combout ),
	.cout(\adrWriteRamRead[2]~15 ));
// synopsys translate_off
defparam \adrWriteRamRead[2]~14 .lut_mask = 16'h3C3F;
defparam \adrWriteRamRead[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \adrWriteRamRead[2] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\adrWriteRamRead[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrWriteRamRead[2]),
	.prn(vcc));
// synopsys translate_off
defparam \adrWriteRamRead[2] .is_wysiwyg = "true";
defparam \adrWriteRamRead[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cyclone10lp_lcell_comb \adrReadInfo[2]~reg0feeder (
// Equation(s):
// \adrReadInfo[2]~reg0feeder_combout  = adrWriteRamRead[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(adrWriteRamRead[2]),
	.cin(gnd),
	.combout(\adrReadInfo[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adrReadInfo[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \adrReadInfo[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \adrReadInfo[2]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\adrReadInfo[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adrReadInfo[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adrReadInfo[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adrReadInfo[2]~reg0 .is_wysiwyg = "true";
defparam \adrReadInfo[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cyclone10lp_lcell_comb \adrWriteRamRead[3]~16 (
// Equation(s):
// \adrWriteRamRead[3]~16_combout  = (adrWriteRamRead[3] & (\adrWriteRamRead[2]~15  $ (GND))) # (!adrWriteRamRead[3] & (!\adrWriteRamRead[2]~15  & VCC))
// \adrWriteRamRead[3]~17  = CARRY((adrWriteRamRead[3] & !\adrWriteRamRead[2]~15 ))

	.dataa(gnd),
	.datab(adrWriteRamRead[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\adrWriteRamRead[2]~15 ),
	.combout(\adrWriteRamRead[3]~16_combout ),
	.cout(\adrWriteRamRead[3]~17 ));
// synopsys translate_off
defparam \adrWriteRamRead[3]~16 .lut_mask = 16'hC30C;
defparam \adrWriteRamRead[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N9
dffeas \adrWriteRamRead[3] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\adrWriteRamRead[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrWriteRamRead[3]),
	.prn(vcc));
// synopsys translate_off
defparam \adrWriteRamRead[3] .is_wysiwyg = "true";
defparam \adrWriteRamRead[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \adrReadInfo[3]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(adrWriteRamRead[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adrReadInfo[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adrReadInfo[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adrReadInfo[3]~reg0 .is_wysiwyg = "true";
defparam \adrReadInfo[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cyclone10lp_lcell_comb \adrWriteRamRead[4]~18 (
// Equation(s):
// \adrWriteRamRead[4]~18_combout  = (adrWriteRamRead[4] & (!\adrWriteRamRead[3]~17 )) # (!adrWriteRamRead[4] & ((\adrWriteRamRead[3]~17 ) # (GND)))
// \adrWriteRamRead[4]~19  = CARRY((!\adrWriteRamRead[3]~17 ) # (!adrWriteRamRead[4]))

	.dataa(gnd),
	.datab(adrWriteRamRead[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\adrWriteRamRead[3]~17 ),
	.combout(\adrWriteRamRead[4]~18_combout ),
	.cout(\adrWriteRamRead[4]~19 ));
// synopsys translate_off
defparam \adrWriteRamRead[4]~18 .lut_mask = 16'h3C3F;
defparam \adrWriteRamRead[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \adrWriteRamRead[4] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\adrWriteRamRead[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrWriteRamRead[4]),
	.prn(vcc));
// synopsys translate_off
defparam \adrWriteRamRead[4] .is_wysiwyg = "true";
defparam \adrWriteRamRead[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cyclone10lp_lcell_comb \adrReadInfo[4]~reg0feeder (
// Equation(s):
// \adrReadInfo[4]~reg0feeder_combout  = adrWriteRamRead[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(adrWriteRamRead[4]),
	.cin(gnd),
	.combout(\adrReadInfo[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adrReadInfo[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \adrReadInfo[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \adrReadInfo[4]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\adrReadInfo[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adrReadInfo[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adrReadInfo[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adrReadInfo[4]~reg0 .is_wysiwyg = "true";
defparam \adrReadInfo[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cyclone10lp_lcell_comb \adrWriteRamRead[5]~20 (
// Equation(s):
// \adrWriteRamRead[5]~20_combout  = (adrWriteRamRead[5] & (\adrWriteRamRead[4]~19  $ (GND))) # (!adrWriteRamRead[5] & (!\adrWriteRamRead[4]~19  & VCC))
// \adrWriteRamRead[5]~21  = CARRY((adrWriteRamRead[5] & !\adrWriteRamRead[4]~19 ))

	.dataa(adrWriteRamRead[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adrWriteRamRead[4]~19 ),
	.combout(\adrWriteRamRead[5]~20_combout ),
	.cout(\adrWriteRamRead[5]~21 ));
// synopsys translate_off
defparam \adrWriteRamRead[5]~20 .lut_mask = 16'hA50A;
defparam \adrWriteRamRead[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \adrWriteRamRead[5] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\adrWriteRamRead[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrWriteRamRead[5]),
	.prn(vcc));
// synopsys translate_off
defparam \adrWriteRamRead[5] .is_wysiwyg = "true";
defparam \adrWriteRamRead[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cyclone10lp_lcell_comb \adrReadInfo[5]~reg0feeder (
// Equation(s):
// \adrReadInfo[5]~reg0feeder_combout  = adrWriteRamRead[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(adrWriteRamRead[5]),
	.cin(gnd),
	.combout(\adrReadInfo[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adrReadInfo[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \adrReadInfo[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \adrReadInfo[5]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\adrReadInfo[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adrReadInfo[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adrReadInfo[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adrReadInfo[5]~reg0 .is_wysiwyg = "true";
defparam \adrReadInfo[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cyclone10lp_lcell_comb \adrWriteRamRead[6]~22 (
// Equation(s):
// \adrWriteRamRead[6]~22_combout  = (adrWriteRamRead[6] & (!\adrWriteRamRead[5]~21 )) # (!adrWriteRamRead[6] & ((\adrWriteRamRead[5]~21 ) # (GND)))
// \adrWriteRamRead[6]~23  = CARRY((!\adrWriteRamRead[5]~21 ) # (!adrWriteRamRead[6]))

	.dataa(gnd),
	.datab(adrWriteRamRead[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\adrWriteRamRead[5]~21 ),
	.combout(\adrWriteRamRead[6]~22_combout ),
	.cout(\adrWriteRamRead[6]~23 ));
// synopsys translate_off
defparam \adrWriteRamRead[6]~22 .lut_mask = 16'h3C3F;
defparam \adrWriteRamRead[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \adrWriteRamRead[6] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\adrWriteRamRead[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrWriteRamRead[6]),
	.prn(vcc));
// synopsys translate_off
defparam \adrWriteRamRead[6] .is_wysiwyg = "true";
defparam \adrWriteRamRead[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cyclone10lp_lcell_comb \adrReadInfo[6]~reg0feeder (
// Equation(s):
// \adrReadInfo[6]~reg0feeder_combout  = adrWriteRamRead[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(adrWriteRamRead[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\adrReadInfo[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adrReadInfo[6]~reg0feeder .lut_mask = 16'hF0F0;
defparam \adrReadInfo[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \adrReadInfo[6]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\adrReadInfo[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adrReadInfo[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adrReadInfo[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adrReadInfo[6]~reg0 .is_wysiwyg = "true";
defparam \adrReadInfo[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cyclone10lp_lcell_comb \adrWriteRamRead[7]~24 (
// Equation(s):
// \adrWriteRamRead[7]~24_combout  = (adrWriteRamRead[7] & (\adrWriteRamRead[6]~23  $ (GND))) # (!adrWriteRamRead[7] & (!\adrWriteRamRead[6]~23  & VCC))
// \adrWriteRamRead[7]~25  = CARRY((adrWriteRamRead[7] & !\adrWriteRamRead[6]~23 ))

	.dataa(gnd),
	.datab(adrWriteRamRead[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\adrWriteRamRead[6]~23 ),
	.combout(\adrWriteRamRead[7]~24_combout ),
	.cout(\adrWriteRamRead[7]~25 ));
// synopsys translate_off
defparam \adrWriteRamRead[7]~24 .lut_mask = 16'hC30C;
defparam \adrWriteRamRead[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \adrWriteRamRead[7] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\adrWriteRamRead[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrWriteRamRead[7]),
	.prn(vcc));
// synopsys translate_off
defparam \adrWriteRamRead[7] .is_wysiwyg = "true";
defparam \adrWriteRamRead[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cyclone10lp_lcell_comb \adrReadInfo[7]~reg0feeder (
// Equation(s):
// \adrReadInfo[7]~reg0feeder_combout  = adrWriteRamRead[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(adrWriteRamRead[7]),
	.cin(gnd),
	.combout(\adrReadInfo[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adrReadInfo[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \adrReadInfo[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \adrReadInfo[7]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\adrReadInfo[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adrReadInfo[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adrReadInfo[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adrReadInfo[7]~reg0 .is_wysiwyg = "true";
defparam \adrReadInfo[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cyclone10lp_lcell_comb \adrWriteRamRead[8]~26 (
// Equation(s):
// \adrWriteRamRead[8]~26_combout  = (adrWriteRamRead[8] & (!\adrWriteRamRead[7]~25 )) # (!adrWriteRamRead[8] & ((\adrWriteRamRead[7]~25 ) # (GND)))
// \adrWriteRamRead[8]~27  = CARRY((!\adrWriteRamRead[7]~25 ) # (!adrWriteRamRead[8]))

	.dataa(gnd),
	.datab(adrWriteRamRead[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\adrWriteRamRead[7]~25 ),
	.combout(\adrWriteRamRead[8]~26_combout ),
	.cout(\adrWriteRamRead[8]~27 ));
// synopsys translate_off
defparam \adrWriteRamRead[8]~26 .lut_mask = 16'h3C3F;
defparam \adrWriteRamRead[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \adrWriteRamRead[8] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\adrWriteRamRead[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrWriteRamRead[8]),
	.prn(vcc));
// synopsys translate_off
defparam \adrWriteRamRead[8] .is_wysiwyg = "true";
defparam \adrWriteRamRead[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \adrReadInfo[8]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(adrWriteRamRead[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\adrReadInfo[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adrReadInfo[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adrReadInfo[8]~reg0 .is_wysiwyg = "true";
defparam \adrReadInfo[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cyclone10lp_lcell_comb \adrWriteRamRead[9]~28 (
// Equation(s):
// \adrWriteRamRead[9]~28_combout  = (adrWriteRamRead[9] & (\adrWriteRamRead[8]~27  $ (GND))) # (!adrWriteRamRead[9] & (!\adrWriteRamRead[8]~27  & VCC))
// \adrWriteRamRead[9]~29  = CARRY((adrWriteRamRead[9] & !\adrWriteRamRead[8]~27 ))

	.dataa(gnd),
	.datab(adrWriteRamRead[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\adrWriteRamRead[8]~27 ),
	.combout(\adrWriteRamRead[9]~28_combout ),
	.cout(\adrWriteRamRead[9]~29 ));
// synopsys translate_off
defparam \adrWriteRamRead[9]~28 .lut_mask = 16'hC30C;
defparam \adrWriteRamRead[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \adrWriteRamRead[9] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\adrWriteRamRead[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrWriteRamRead[9]),
	.prn(vcc));
// synopsys translate_off
defparam \adrWriteRamRead[9] .is_wysiwyg = "true";
defparam \adrWriteRamRead[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cyclone10lp_lcell_comb \adrReadInfo[9]~reg0feeder (
// Equation(s):
// \adrReadInfo[9]~reg0feeder_combout  = adrWriteRamRead[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(adrWriteRamRead[9]),
	.cin(gnd),
	.combout(\adrReadInfo[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adrReadInfo[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \adrReadInfo[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \adrReadInfo[9]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\adrReadInfo[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adrReadInfo[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adrReadInfo[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adrReadInfo[9]~reg0 .is_wysiwyg = "true";
defparam \adrReadInfo[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cyclone10lp_lcell_comb \adrWriteRamRead[10]~30 (
// Equation(s):
// \adrWriteRamRead[10]~30_combout  = (adrWriteRamRead[10] & (!\adrWriteRamRead[9]~29 )) # (!adrWriteRamRead[10] & ((\adrWriteRamRead[9]~29 ) # (GND)))
// \adrWriteRamRead[10]~31  = CARRY((!\adrWriteRamRead[9]~29 ) # (!adrWriteRamRead[10]))

	.dataa(adrWriteRamRead[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\adrWriteRamRead[9]~29 ),
	.combout(\adrWriteRamRead[10]~30_combout ),
	.cout(\adrWriteRamRead[10]~31 ));
// synopsys translate_off
defparam \adrWriteRamRead[10]~30 .lut_mask = 16'h5A5F;
defparam \adrWriteRamRead[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \adrWriteRamRead[10] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\adrWriteRamRead[10]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrWriteRamRead[10]),
	.prn(vcc));
// synopsys translate_off
defparam \adrWriteRamRead[10] .is_wysiwyg = "true";
defparam \adrWriteRamRead[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cyclone10lp_lcell_comb \adrReadInfo[10]~reg0feeder (
// Equation(s):
// \adrReadInfo[10]~reg0feeder_combout  = adrWriteRamRead[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(adrWriteRamRead[10]),
	.cin(gnd),
	.combout(\adrReadInfo[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adrReadInfo[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \adrReadInfo[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \adrReadInfo[10]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\adrReadInfo[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adrReadInfo[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adrReadInfo[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adrReadInfo[10]~reg0 .is_wysiwyg = "true";
defparam \adrReadInfo[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cyclone10lp_lcell_comb \adrWriteRamRead[11]~32 (
// Equation(s):
// \adrWriteRamRead[11]~32_combout  = adrWriteRamRead[11] $ (!\adrWriteRamRead[10]~31 )

	.dataa(gnd),
	.datab(adrWriteRamRead[11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\adrWriteRamRead[10]~31 ),
	.combout(\adrWriteRamRead[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \adrWriteRamRead[11]~32 .lut_mask = 16'hC3C3;
defparam \adrWriteRamRead[11]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \adrWriteRamRead[11] (
	.clk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\adrWriteRamRead[11]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrWriteRamRead[11]),
	.prn(vcc));
// synopsys translate_off
defparam \adrWriteRamRead[11] .is_wysiwyg = "true";
defparam \adrWriteRamRead[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cyclone10lp_lcell_comb \adrReadInfo[11]~reg0feeder (
// Equation(s):
// \adrReadInfo[11]~reg0feeder_combout  = adrWriteRamRead[11]

	.dataa(gnd),
	.datab(adrWriteRamRead[11]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\adrReadInfo[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \adrReadInfo[11]~reg0feeder .lut_mask = 16'hCCCC;
defparam \adrReadInfo[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \adrReadInfo[11]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\adrReadInfo[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\adrReadInfo[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adrReadInfo[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adrReadInfo[11]~reg0 .is_wysiwyg = "true";
defparam \adrReadInfo[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cyclone10lp_lcell_comb \WrenRamRead~feeder (
// Equation(s):
// \WrenRamRead~feeder_combout  = \rwModeRamDriver~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rwModeRamDriver~q ),
	.cin(gnd),
	.combout(\WrenRamRead~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \WrenRamRead~feeder .lut_mask = 16'hFF00;
defparam \WrenRamRead~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N21
dffeas WrenRamRead(
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\WrenRamRead~feeder_combout ),
	.asdata(vcc),
	.clrn(\hyperRamDriver|toRamCs~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmStateTransfer.00000101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\WrenRamRead~q ),
	.prn(vcc));
// synopsys translate_off
defparam WrenRamRead.is_wysiwyg = "true";
defparam WrenRamRead.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cyclone10lp_io_ibuf \dataChip[0]~input (
	.i(dataChip[0]),
	.ibar(gnd),
	.o(\dataChip[0]~input_o ));
// synopsys translate_off
defparam \dataChip[0]~input .bus_hold = "false";
defparam \dataChip[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cyclone10lp_lcell_comb \hyperRamDriver|dataToFifo[0]~0 (
// Equation(s):
// \hyperRamDriver|dataToFifo[0]~0_combout  = (\dataChip[0]~input_o  & (\hyperRamDriver|rwds~1_combout  & \rwModeRamDriver~q ))

	.dataa(\dataChip[0]~input_o ),
	.datab(gnd),
	.datac(\hyperRamDriver|rwds~1_combout ),
	.datad(\rwModeRamDriver~q ),
	.cin(gnd),
	.combout(\hyperRamDriver|dataToFifo[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|dataToFifo[0]~0 .lut_mask = 16'hA000;
defparam \hyperRamDriver|dataToFifo[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cyclone10lp_io_ibuf \adrReadRamRead[0]~input (
	.i(adrReadRamRead[0]),
	.ibar(gnd),
	.o(\adrReadRamRead[0]~input_o ));
// synopsys translate_off
defparam \adrReadRamRead[0]~input .bus_hold = "false";
defparam \adrReadRamRead[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N8
cyclone10lp_io_ibuf \adrReadRamRead[1]~input (
	.i(adrReadRamRead[1]),
	.ibar(gnd),
	.o(\adrReadRamRead[1]~input_o ));
// synopsys translate_off
defparam \adrReadRamRead[1]~input .bus_hold = "false";
defparam \adrReadRamRead[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N15
cyclone10lp_io_ibuf \adrReadRamRead[2]~input (
	.i(adrReadRamRead[2]),
	.ibar(gnd),
	.o(\adrReadRamRead[2]~input_o ));
// synopsys translate_off
defparam \adrReadRamRead[2]~input .bus_hold = "false";
defparam \adrReadRamRead[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cyclone10lp_io_ibuf \adrReadRamRead[3]~input (
	.i(adrReadRamRead[3]),
	.ibar(gnd),
	.o(\adrReadRamRead[3]~input_o ));
// synopsys translate_off
defparam \adrReadRamRead[3]~input .bus_hold = "false";
defparam \adrReadRamRead[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N22
cyclone10lp_io_ibuf \adrReadRamRead[4]~input (
	.i(adrReadRamRead[4]),
	.ibar(gnd),
	.o(\adrReadRamRead[4]~input_o ));
// synopsys translate_off
defparam \adrReadRamRead[4]~input .bus_hold = "false";
defparam \adrReadRamRead[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N15
cyclone10lp_io_ibuf \adrReadRamRead[5]~input (
	.i(adrReadRamRead[5]),
	.ibar(gnd),
	.o(\adrReadRamRead[5]~input_o ));
// synopsys translate_off
defparam \adrReadRamRead[5]~input .bus_hold = "false";
defparam \adrReadRamRead[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N8
cyclone10lp_io_ibuf \adrReadRamRead[6]~input (
	.i(adrReadRamRead[6]),
	.ibar(gnd),
	.o(\adrReadRamRead[6]~input_o ));
// synopsys translate_off
defparam \adrReadRamRead[6]~input .bus_hold = "false";
defparam \adrReadRamRead[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cyclone10lp_io_ibuf \adrReadRamRead[7]~input (
	.i(adrReadRamRead[7]),
	.ibar(gnd),
	.o(\adrReadRamRead[7]~input_o ));
// synopsys translate_off
defparam \adrReadRamRead[7]~input .bus_hold = "false";
defparam \adrReadRamRead[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y8_N22
cyclone10lp_io_ibuf \adrReadRamRead[8]~input (
	.i(adrReadRamRead[8]),
	.ibar(gnd),
	.o(\adrReadRamRead[8]~input_o ));
// synopsys translate_off
defparam \adrReadRamRead[8]~input .bus_hold = "false";
defparam \adrReadRamRead[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclone10lp_io_ibuf \adrReadRamRead[9]~input (
	.i(adrReadRamRead[9]),
	.ibar(gnd),
	.o(\adrReadRamRead[9]~input_o ));
// synopsys translate_off
defparam \adrReadRamRead[9]~input .bus_hold = "false";
defparam \adrReadRamRead[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N15
cyclone10lp_io_ibuf \adrReadRamRead[10]~input (
	.i(adrReadRamRead[10]),
	.ibar(gnd),
	.o(\adrReadRamRead[10]~input_o ));
// synopsys translate_off
defparam \adrReadRamRead[10]~input .bus_hold = "false";
defparam \adrReadRamRead[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cyclone10lp_io_ibuf \adrReadRamRead[11]~input (
	.i(adrReadRamRead[11]),
	.ibar(gnd),
	.o(\adrReadRamRead[11]~input_o ));
// synopsys translate_off
defparam \adrReadRamRead[11]~input .bus_hold = "false";
defparam \adrReadRamRead[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cyclone10lp_io_ibuf \dataChip[1]~input (
	.i(dataChip[1]),
	.ibar(gnd),
	.o(\dataChip[1]~input_o ));
// synopsys translate_off
defparam \dataChip[1]~input .bus_hold = "false";
defparam \dataChip[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cyclone10lp_lcell_comb \hyperRamDriver|dataToFifo[1]~1 (
// Equation(s):
// \hyperRamDriver|dataToFifo[1]~1_combout  = (\dataChip[1]~input_o  & (\hyperRamDriver|rwds~1_combout  & \rwModeRamDriver~q ))

	.dataa(gnd),
	.datab(\dataChip[1]~input_o ),
	.datac(\hyperRamDriver|rwds~1_combout ),
	.datad(\rwModeRamDriver~q ),
	.cin(gnd),
	.combout(\hyperRamDriver|dataToFifo[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|dataToFifo[1]~1 .lut_mask = 16'hC000;
defparam \hyperRamDriver|dataToFifo[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cyclone10lp_ram_block \ramRead|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\WrenRamRead~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\clockData~inputclkctrl_outclk ),
	.ena0(\WrenRamRead~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\hyperRamDriver|dataToFifo[1]~1_combout ,\hyperRamDriver|dataToFifo[0]~0_combout }),
	.portaaddr({adrWriteRamRead[11],adrWriteRamRead[10],adrWriteRamRead[9],adrWriteRamRead[8],adrWriteRamRead[7],adrWriteRamRead[6],adrWriteRamRead[5],adrWriteRamRead[4],adrWriteRamRead[3],adrWriteRamRead[2],adrWriteRamRead[1],adrWriteRamRead[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\adrReadRamRead[11]~input_o ,\adrReadRamRead[10]~input_o ,\adrReadRamRead[9]~input_o ,\adrReadRamRead[8]~input_o ,\adrReadRamRead[7]~input_o ,\adrReadRamRead[6]~input_o ,\adrReadRamRead[5]~input_o ,\adrReadRamRead[4]~input_o ,\adrReadRamRead[3]~input_o ,
\adrReadRamRead[2]~input_o ,\adrReadRamRead[1]~input_o ,\adrReadRamRead[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ramRead|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ramRead:ramRead|altsyncram:altsyncram_component|altsyncram_9lj1:auto_generated|ALTSYNCRAM";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N15
cyclone10lp_io_ibuf \dataChip[2]~input (
	.i(dataChip[2]),
	.ibar(gnd),
	.o(\dataChip[2]~input_o ));
// synopsys translate_off
defparam \dataChip[2]~input .bus_hold = "false";
defparam \dataChip[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cyclone10lp_lcell_comb \hyperRamDriver|dataToFifo[2]~2 (
// Equation(s):
// \hyperRamDriver|dataToFifo[2]~2_combout  = (\dataChip[2]~input_o  & (\hyperRamDriver|rwds~1_combout  & \rwModeRamDriver~q ))

	.dataa(\dataChip[2]~input_o ),
	.datab(gnd),
	.datac(\hyperRamDriver|rwds~1_combout ),
	.datad(\rwModeRamDriver~q ),
	.cin(gnd),
	.combout(\hyperRamDriver|dataToFifo[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|dataToFifo[2]~2 .lut_mask = 16'hA000;
defparam \hyperRamDriver|dataToFifo[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N8
cyclone10lp_io_ibuf \dataChip[3]~input (
	.i(dataChip[3]),
	.ibar(gnd),
	.o(\dataChip[3]~input_o ));
// synopsys translate_off
defparam \dataChip[3]~input .bus_hold = "false";
defparam \dataChip[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cyclone10lp_lcell_comb \hyperRamDriver|dataToFifo[3]~3 (
// Equation(s):
// \hyperRamDriver|dataToFifo[3]~3_combout  = (\dataChip[3]~input_o  & (\hyperRamDriver|rwds~1_combout  & \rwModeRamDriver~q ))

	.dataa(gnd),
	.datab(\dataChip[3]~input_o ),
	.datac(\hyperRamDriver|rwds~1_combout ),
	.datad(\rwModeRamDriver~q ),
	.cin(gnd),
	.combout(\hyperRamDriver|dataToFifo[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|dataToFifo[3]~3 .lut_mask = 16'hC000;
defparam \hyperRamDriver|dataToFifo[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cyclone10lp_ram_block \ramRead|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\WrenRamRead~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\clockData~inputclkctrl_outclk ),
	.ena0(\WrenRamRead~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\hyperRamDriver|dataToFifo[3]~3_combout ,\hyperRamDriver|dataToFifo[2]~2_combout }),
	.portaaddr({adrWriteRamRead[11],adrWriteRamRead[10],adrWriteRamRead[9],adrWriteRamRead[8],adrWriteRamRead[7],adrWriteRamRead[6],adrWriteRamRead[5],adrWriteRamRead[4],adrWriteRamRead[3],adrWriteRamRead[2],adrWriteRamRead[1],adrWriteRamRead[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\adrReadRamRead[11]~input_o ,\adrReadRamRead[10]~input_o ,\adrReadRamRead[9]~input_o ,\adrReadRamRead[8]~input_o ,\adrReadRamRead[7]~input_o ,\adrReadRamRead[6]~input_o ,\adrReadRamRead[5]~input_o ,\adrReadRamRead[4]~input_o ,\adrReadRamRead[3]~input_o ,
\adrReadRamRead[2]~input_o ,\adrReadRamRead[1]~input_o ,\adrReadRamRead[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ramRead|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ramRead:ramRead|altsyncram:altsyncram_component|altsyncram_9lj1:auto_generated|ALTSYNCRAM";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cyclone10lp_io_ibuf \dataChip[4]~input (
	.i(dataChip[4]),
	.ibar(gnd),
	.o(\dataChip[4]~input_o ));
// synopsys translate_off
defparam \dataChip[4]~input .bus_hold = "false";
defparam \dataChip[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N6
cyclone10lp_lcell_comb \hyperRamDriver|dataToFifo[4]~4 (
// Equation(s):
// \hyperRamDriver|dataToFifo[4]~4_combout  = (\dataChip[4]~input_o  & (\hyperRamDriver|rwds~1_combout  & \rwModeRamDriver~q ))

	.dataa(gnd),
	.datab(\dataChip[4]~input_o ),
	.datac(\hyperRamDriver|rwds~1_combout ),
	.datad(\rwModeRamDriver~q ),
	.cin(gnd),
	.combout(\hyperRamDriver|dataToFifo[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|dataToFifo[4]~4 .lut_mask = 16'hC000;
defparam \hyperRamDriver|dataToFifo[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cyclone10lp_io_ibuf \dataChip[5]~input (
	.i(dataChip[5]),
	.ibar(gnd),
	.o(\dataChip[5]~input_o ));
// synopsys translate_off
defparam \dataChip[5]~input .bus_hold = "false";
defparam \dataChip[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cyclone10lp_lcell_comb \hyperRamDriver|dataToFifo[5]~5 (
// Equation(s):
// \hyperRamDriver|dataToFifo[5]~5_combout  = (\dataChip[5]~input_o  & (\hyperRamDriver|rwds~1_combout  & \rwModeRamDriver~q ))

	.dataa(gnd),
	.datab(\dataChip[5]~input_o ),
	.datac(\hyperRamDriver|rwds~1_combout ),
	.datad(\rwModeRamDriver~q ),
	.cin(gnd),
	.combout(\hyperRamDriver|dataToFifo[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|dataToFifo[5]~5 .lut_mask = 16'hC000;
defparam \hyperRamDriver|dataToFifo[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cyclone10lp_ram_block \ramRead|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\WrenRamRead~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\clockData~inputclkctrl_outclk ),
	.ena0(\WrenRamRead~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\hyperRamDriver|dataToFifo[5]~5_combout ,\hyperRamDriver|dataToFifo[4]~4_combout }),
	.portaaddr({adrWriteRamRead[11],adrWriteRamRead[10],adrWriteRamRead[9],adrWriteRamRead[8],adrWriteRamRead[7],adrWriteRamRead[6],adrWriteRamRead[5],adrWriteRamRead[4],adrWriteRamRead[3],adrWriteRamRead[2],adrWriteRamRead[1],adrWriteRamRead[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\adrReadRamRead[11]~input_o ,\adrReadRamRead[10]~input_o ,\adrReadRamRead[9]~input_o ,\adrReadRamRead[8]~input_o ,\adrReadRamRead[7]~input_o ,\adrReadRamRead[6]~input_o ,\adrReadRamRead[5]~input_o ,\adrReadRamRead[4]~input_o ,\adrReadRamRead[3]~input_o ,
\adrReadRamRead[2]~input_o ,\adrReadRamRead[1]~input_o ,\adrReadRamRead[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ramRead|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ramRead:ramRead|altsyncram:altsyncram_component|altsyncram_9lj1:auto_generated|ALTSYNCRAM";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cyclone10lp_io_ibuf \dataChip[6]~input (
	.i(dataChip[6]),
	.ibar(gnd),
	.o(\dataChip[6]~input_o ));
// synopsys translate_off
defparam \dataChip[6]~input .bus_hold = "false";
defparam \dataChip[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cyclone10lp_lcell_comb \hyperRamDriver|dataToFifo[6]~6 (
// Equation(s):
// \hyperRamDriver|dataToFifo[6]~6_combout  = (\dataChip[6]~input_o  & (\rwModeRamDriver~q  & \hyperRamDriver|rwds~1_combout ))

	.dataa(\dataChip[6]~input_o ),
	.datab(gnd),
	.datac(\rwModeRamDriver~q ),
	.datad(\hyperRamDriver|rwds~1_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|dataToFifo[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|dataToFifo[6]~6 .lut_mask = 16'hA000;
defparam \hyperRamDriver|dataToFifo[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N8
cyclone10lp_io_ibuf \dataChip[7]~input (
	.i(dataChip[7]),
	.ibar(gnd),
	.o(\dataChip[7]~input_o ));
// synopsys translate_off
defparam \dataChip[7]~input .bus_hold = "false";
defparam \dataChip[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cyclone10lp_lcell_comb \hyperRamDriver|dataToFifo[7]~7 (
// Equation(s):
// \hyperRamDriver|dataToFifo[7]~7_combout  = (\dataChip[7]~input_o  & (\rwModeRamDriver~q  & \hyperRamDriver|rwds~1_combout ))

	.dataa(\dataChip[7]~input_o ),
	.datab(gnd),
	.datac(\rwModeRamDriver~q ),
	.datad(\hyperRamDriver|rwds~1_combout ),
	.cin(gnd),
	.combout(\hyperRamDriver|dataToFifo[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hyperRamDriver|dataToFifo[7]~7 .lut_mask = 16'hA000;
defparam \hyperRamDriver|dataToFifo[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cyclone10lp_ram_block \ramRead|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\WrenRamRead~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\clockData~inputclkctrl_outclk ),
	.ena0(\WrenRamRead~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\hyperRamDriver|dataToFifo[7]~7_combout ,\hyperRamDriver|dataToFifo[6]~6_combout }),
	.portaaddr({adrWriteRamRead[11],adrWriteRamRead[10],adrWriteRamRead[9],adrWriteRamRead[8],adrWriteRamRead[7],adrWriteRamRead[6],adrWriteRamRead[5],adrWriteRamRead[4],adrWriteRamRead[3],adrWriteRamRead[2],adrWriteRamRead[1],adrWriteRamRead[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\adrReadRamRead[11]~input_o ,\adrReadRamRead[10]~input_o ,\adrReadRamRead[9]~input_o ,\adrReadRamRead[8]~input_o ,\adrReadRamRead[7]~input_o ,\adrReadRamRead[6]~input_o ,\adrReadRamRead[5]~input_o ,\adrReadRamRead[4]~input_o ,\adrReadRamRead[3]~input_o ,
\adrReadRamRead[2]~input_o ,\adrReadRamRead[1]~input_o ,\adrReadRamRead[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ramRead|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ramRead:ramRead|altsyncram:altsyncram_component|altsyncram_9lj1:auto_generated|ALTSYNCRAM";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 4096;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \ramRead|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cyclone10lp_clkctrl \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock200 (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock200_outclk ));
// synopsys translate_off
defparam \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock200 .clock_type = "external clock output";
defparam \hyperRamPll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock200 .ena_register_mode = "double register";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cyclone10lp_io_ibuf \clkData~input (
	.i(clkData),
	.ibar(gnd),
	.o(\clkData~input_o ));
// synopsys translate_off
defparam \clkData~input .bus_hold = "false";
defparam \clkData~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N1
cyclone10lp_io_ibuf \rwdsChip~input (
	.i(rwdsChip),
	.ibar(gnd),
	.o(\rwdsChip~input_o ));
// synopsys translate_off
defparam \rwdsChip~input .bus_hold = "false";
defparam \rwdsChip~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
