# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Altera Program License
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other
# applicable license agreement, including, without limitation,
# that your use is for the sole purpose of programming logic
# devices manufactured by Altera and sold by Altera or its
# authorized distributors.  Please refer to the applicable
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
# Date created = 13:31:32  June 04, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		LimeSDR-USB_lms7_trx_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #

set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:gui.tcl"
set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE40F23C8
set_global_assignment -name TOP_LEVEL_ENTITY lms7_trx_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:20:53  APRIL 08, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION 15.1.2
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVCMOS"
set_location_assignment PIN_R22 -to FX3_DQ[15]
set_location_assignment PIN_M21 -to FX3_DQ[14]
set_location_assignment PIN_M22 -to FX3_DQ[13]
set_location_assignment PIN_U19 -to FX3_DQ[12]
set_location_assignment PIN_U20 -to FX3_DQ[11]
set_location_assignment PIN_U21 -to FX3_DQ[10]
set_location_assignment PIN_U22 -to FX3_DQ[9]
set_location_assignment PIN_V21 -to FX3_DQ[8]
set_location_assignment PIN_V22 -to FX3_DQ[7]
set_location_assignment PIN_W20 -to FX3_DQ[6]
set_location_assignment PIN_W21 -to FX3_DQ[5]
set_location_assignment PIN_W22 -to FX3_DQ[4]
set_location_assignment PIN_Y21 -to FX3_DQ[3]
set_location_assignment PIN_Y22 -to FX3_DQ[2]
set_location_assignment PIN_AA21 -to FX3_DQ[1]
set_location_assignment PIN_M19 -to FX3_DQ[0]
set_location_assignment PIN_T21 -to FX3_PCLK
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[15]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[14]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[13]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[12]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[11]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[10]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[9]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[8]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[7]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[6]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[5]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[4]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[3]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[2]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_PCLK
set_location_assignment PIN_C6 -to LMS_RESET
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_RESET
set_location_assignment PIN_C3 -to LMS_RXEN
set_location_assignment PIN_B10 -to LMS_TXEN
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF
set_global_assignment -name OPTIMIZATION_MODE "HIGH PERFORMANCE EFFORT"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_K7 -to BRDG_SPI_FPGA_SS
set_location_assignment PIN_B2 -to BRDG_SPI_SCLK
set_location_assignment PIN_B1 -to BRDG_SPI_MOSI
set_location_assignment PIN_C1 -to BRDG_SPI_MISO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to BRDG_SPI_FPGA_SS
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to BRDG_SPI_MISO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to BRDG_SPI_MOSI
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to BRDG_SPI_SCLK
set_location_assignment PIN_T2 -to SI_CLK0
set_instance_assignment -name IO_STANDARD "1.8 V" -to SI_CLK0
set_location_assignment PIN_A13 -to LMS_DIQ1_D[11]
set_location_assignment PIN_A14 -to LMS_DIQ1_D[10]
set_location_assignment PIN_A15 -to LMS_DIQ1_D[9]
set_location_assignment PIN_A16 -to LMS_DIQ1_D[8]
set_location_assignment PIN_A17 -to LMS_DIQ1_D[7]
set_location_assignment PIN_A18 -to LMS_DIQ1_D[6]
set_location_assignment PIN_C13 -to LMS_DIQ1_D[5]
set_location_assignment PIN_B13 -to LMS_DIQ1_D[4]
set_location_assignment PIN_B14 -to LMS_DIQ1_D[3]
set_location_assignment PIN_B15 -to LMS_DIQ1_D[2]
set_location_assignment PIN_B16 -to LMS_DIQ1_D[1]
set_location_assignment PIN_B17 -to LMS_DIQ1_D[0]
set_location_assignment PIN_C4 -to LMS_DIQ1_IQSEL
set_location_assignment PIN_A3 -to LMS_DIQ2_D[11]
set_location_assignment PIN_A4 -to LMS_DIQ2_D[10]
set_location_assignment PIN_A5 -to LMS_DIQ2_D[9]
set_location_assignment PIN_A6 -to LMS_DIQ2_D[8]
set_location_assignment PIN_A7 -to LMS_DIQ2_D[7]
set_location_assignment PIN_A8 -to LMS_DIQ2_D[6]
set_location_assignment PIN_A9 -to LMS_DIQ2_D[5]
set_location_assignment PIN_A10 -to LMS_DIQ2_D[4]
set_location_assignment PIN_B3 -to LMS_DIQ2_D[3]
set_location_assignment PIN_B4 -to LMS_DIQ2_D[2]
set_location_assignment PIN_B6 -to LMS_DIQ2_D[1]
set_location_assignment PIN_B7 -to LMS_DIQ2_D[0]
set_location_assignment PIN_C7 -to LMS_DIQ2_IQSEL2
set_location_assignment PIN_B20 -to LMS_FCLK1
set_location_assignment PIN_E5 -to LMS_FCLK2
set_location_assignment PIN_G21 -to LMS_MCLK1
set_location_assignment PIN_B11 -to LMS_MCLK2
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_TXEN
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_RXEN
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ1_D[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_FCLK1
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ1_D[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ1_D[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ1_D[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ1_D[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ1_D[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ1_D[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ1_D[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ1_D[8]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ1_D[9]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ1_D[10]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ1_D[11]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_FCLK2
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ2_IQSEL2
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ1_IQSEL
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_MCLK2
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ2_D[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ2_D[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ2_D[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ2_D[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ2_D[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ2_D[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ2_D[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ2_D[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ2_D[8]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ2_D[9]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ2_D[10]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_DIQ2_D[11]
set_location_assignment PIN_L6 -to FX3_CTL0
set_location_assignment PIN_L7 -to FX3_CTL1
set_location_assignment PIN_M1 -to FX3_CTL2
set_location_assignment PIN_M2 -to FX3_CTL3
set_location_assignment PIN_M3 -to FX3_CTL4
set_location_assignment PIN_M4 -to FX3_CTL5
set_location_assignment PIN_M6 -to FX3_CTL6
set_location_assignment PIN_M7 -to FX3_CTL7
set_location_assignment PIN_M8 -to FX3_CTL8
set_location_assignment PIN_N5 -to FX3_CTL11
set_location_assignment PIN_N6 -to FX3_CTL12
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_CTL0
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_CTL1
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_CTL2
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_CTL3
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_CTL4
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_CTL5
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_CTL6
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_CTL7
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_CTL8
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_CTL11
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_CTL12
set_location_assignment PIN_E1 -to FPGA_LED2_R
set_location_assignment PIN_J4 -to FPGA_LED2_G
set_location_assignment PIN_E3 -to FPGA_LED1_R
set_location_assignment PIN_D2 -to FPGA_LED1_G
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to FPGA_LED2_R
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to FPGA_LED2_G
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to FPGA_LED1_R
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to FPGA_LED1_G
set_location_assignment PIN_T17 -to EXT_GND
set_instance_assignment -name IO_STANDARD "1.8 V" -to EXT_GND
set_global_assignment -name TRI_STATE_SPI_PINS ON
set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_location_assignment PIN_J6 -to LM75_OS
set_location_assignment PIN_E4 -to FAN_CTRL
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE signal_tap/debug.stp
set_location_assignment PIN_N16 -to FX3_DQ[31]
set_location_assignment PIN_N17 -to FX3_DQ[30]
set_location_assignment PIN_N18 -to FX3_DQ[29]
set_location_assignment PIN_N19 -to FX3_DQ[28]
set_location_assignment PIN_N20 -to FX3_DQ[27]
set_location_assignment PIN_N21 -to FX3_DQ[26]
set_location_assignment PIN_N22 -to FX3_DQ[25]
set_location_assignment PIN_P15 -to FX3_DQ[24]
set_location_assignment PIN_P16 -to FX3_DQ[23]
set_location_assignment PIN_M20 -to FX3_DQ[22]
set_location_assignment PIN_P21 -to FX3_DQ[21]
set_location_assignment PIN_P22 -to FX3_DQ[20]
set_location_assignment PIN_R18 -to FX3_DQ[19]
set_location_assignment PIN_R19 -to FX3_DQ[18]
set_location_assignment PIN_R20 -to FX3_DQ[17]
set_location_assignment PIN_R21 -to FX3_DQ[16]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[31]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[30]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[29]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[28]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[27]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[26]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[25]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[24]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[23]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[22]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[21]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[20]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[19]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[18]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[17]
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_DQ[16]
set_global_assignment -name POST_FLOW_SCRIPT_FILE "quartus_sh:gen_prg_files.tcl"
set_location_assignment PIN_K8 -to FPGA_SPI1_SCLK
set_location_assignment PIN_L8 -to FPGA_SPI1_MOSI
set_location_assignment PIN_J3 -to FPGA_SPI1_DAC_SS
set_location_assignment PIN_J5 -to FPGA_SPI1_ADF_SS
set_location_assignment PIN_E6 -to FPGA_SPI0_SCLK
set_location_assignment PIN_D7 -to FPGA_SPI0_MOSI
set_location_assignment PIN_C8 -to FPGA_SPI0_MISO
set_location_assignment PIN_D10 -to FPGA_SPI0_LMS_SS
set_location_assignment PIN_J2 -to ADF_MUXOUT
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_odt[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_odt[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_clk[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_clk[0]
set_instance_assignment -name PAD_TO_CORE_DELAY 0 -to DDR2_1_clk[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_clk_n[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_clk_n[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_cs_n[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_cs_n[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_cke[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_cke[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_addr[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_addr[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_addr[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_addr[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_addr[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_addr[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_addr[3]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_addr[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_addr[4]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_addr[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_addr[5]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_addr[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_addr[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_addr[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_addr[7]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_addr[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_addr[8]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_addr[8]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_addr[9]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_addr[9]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_addr[10]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_addr[10]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_addr[11]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_addr[11]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_addr[12]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_addr[12]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_ba[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_ba[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_ba[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_ba[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_ba[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_ba[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_ras_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_ras_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_cas_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_cas_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_we_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_1_we_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[3]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[4]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[5]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[7]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[8]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[8]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[9]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[9]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[10]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[10]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[11]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[11]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[12]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[12]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[13]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[13]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[14]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[14]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dq[15]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dq[15]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dqs[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dqs[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dqs[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dqs[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dm[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dm[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_1_dm[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_1_dm[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[8]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[9]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[10]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[11]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[12]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[13]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[14]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dq[15]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[8]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[9]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[10]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[11]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[12]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[13]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[14]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dq[15]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dqs[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dqs[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dqs[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dqs[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dm[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_1_dm[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dm[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_1_dm[1]
set_instance_assignment -name CKN_CK_PAIR ON -from DDR2_1_clk_n[0] -to DDR2_1_clk[0]
set_location_assignment PIN_AA4 -to DDR2_1_dq[15]
set_location_assignment PIN_U9 -to DDR2_1_dq[14]
set_location_assignment PIN_Y7 -to DDR2_1_dq[13]
set_location_assignment PIN_W8 -to DDR2_1_dq[12]
set_location_assignment PIN_V8 -to DDR2_1_dq[11]
set_location_assignment PIN_W7 -to DDR2_1_dq[10]
set_location_assignment PIN_AA5 -to DDR2_1_dq[9]
set_location_assignment PIN_W6 -to DDR2_1_dq[8]
set_location_assignment PIN_Y10 -to DDR2_1_dq[7]
set_location_assignment PIN_AA8 -to DDR2_1_dq[6]
set_location_assignment PIN_W10 -to DDR2_1_dq[5]
set_location_assignment PIN_V11 -to DDR2_1_dq[4]
set_location_assignment PIN_AA9 -to DDR2_1_dq[3]
set_location_assignment PIN_AB7 -to DDR2_1_dq[2]
set_location_assignment PIN_AB8 -to DDR2_1_dq[1]
set_location_assignment PIN_U10 -to DDR2_1_dq[0]
set_location_assignment PIN_V10 -to DDR2_1_dqs[1]
set_location_assignment PIN_AB9 -to DDR2_1_dqs[0]
set_location_assignment PIN_V5 -to DDR2_1_dm[1]
set_location_assignment PIN_AA7 -to DDR2_1_dm[0]
set_location_assignment PIN_U7 -to DDR2_1_clk[0]
set_location_assignment PIN_U8 -to DDR2_1_clk_n[0]
set_location_assignment PIN_T8 -to DDR2_1_addr[12]
set_location_assignment PIN_W2 -to DDR2_1_addr[11]
set_location_assignment PIN_Y6 -to DDR2_1_addr[10]
set_location_assignment PIN_V7 -to DDR2_1_addr[9]
set_location_assignment PIN_Y1 -to DDR2_1_addr[8]
set_location_assignment PIN_AB5 -to DDR2_1_addr[7]
set_location_assignment PIN_Y2 -to DDR2_1_addr[6]
set_location_assignment PIN_AB3 -to DDR2_1_addr[5]
set_location_assignment PIN_AA1 -to DDR2_1_addr[4]
set_location_assignment PIN_V6 -to DDR2_1_addr[3]
set_location_assignment PIN_Y3 -to DDR2_1_addr[2]
set_location_assignment PIN_AA3 -to DDR2_1_addr[1]
set_location_assignment PIN_W1 -to DDR2_1_addr[0]
set_location_assignment PIN_V3 -to DDR2_1_ba[1]
set_location_assignment PIN_V4 -to DDR2_1_ba[0]
set_location_assignment PIN_T4 -to DDR2_1_cas_n
set_location_assignment PIN_R7 -to DDR2_1_cke[0]
set_location_assignment PIN_R6 -to DDR2_1_cs_n[0]
set_location_assignment PIN_P6 -to DDR2_1_odt[0]
set_location_assignment PIN_T5 -to DDR2_1_ras_n
set_location_assignment PIN_T7 -to DDR2_1_we_n
set_location_assignment PIN_V1 -to DDR2_1_ba[2]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to FPGA_SPI1_DAC_SS
set_global_assignment -name SEARCH_PATH "h:\\working_dir\\altera\\limesdr-usb\\lms7_trx\\symbols"
set_global_assignment -name SEARCH_PATH symbols/
set_location_assignment PIN_F16 -to TX2_2_LB_SH
set_location_assignment PIN_F11 -to TX2_2_LB_L
set_location_assignment PIN_H11 -to TX2_2_LB_H
set_location_assignment PIN_E15 -to TX2_2_LB_AT
set_location_assignment PIN_G15 -to TX1_2_LB_SH
set_location_assignment PIN_F14 -to TX1_2_LB_L
set_location_assignment PIN_F15 -to TX1_2_LB_H
set_location_assignment PIN_E16 -to TX1_2_LB_AT
set_location_assignment PIN_N7 -to FX3_LED_R_LS
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_LED_R_LS
set_location_assignment PIN_P2 -to FX3_LED_G_LS
set_instance_assignment -name IO_STANDARD "1.8 V" -to FX3_LED_G_LS
set_location_assignment PIN_G5 -to FX3_LED_G
set_location_assignment PIN_H5 -to FX3_LED_R
set_location_assignment PIN_H17 -to HW_VER[3]
set_location_assignment PIN_F20 -to HW_VER[0]
set_location_assignment PIN_F19 -to HW_VER[1]
set_location_assignment PIN_G18 -to HW_VER[2]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to HW_VER[3]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to HW_VER[0]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to HW_VER[1]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to HW_VER[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_odt[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_odt[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_clk[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_clk[0]
set_instance_assignment -name PAD_TO_CORE_DELAY 0 -to DDR2_2_clk[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_clk_n[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_clk_n[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_cs_n[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_cs_n[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_cke[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_cke[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_addr[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_addr[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_addr[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_addr[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_addr[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_addr[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_addr[3]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_addr[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_addr[4]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_addr[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_addr[5]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_addr[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_addr[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_addr[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_addr[7]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_addr[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_addr[8]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_addr[8]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_addr[9]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_addr[9]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_addr[10]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_addr[10]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_addr[11]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_addr[11]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_addr[12]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_addr[12]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_ba[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_ba[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_ba[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_ba[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_ba[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_ba[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_ras_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_ras_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_cas_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_cas_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_we_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR2_2_we_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[2]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[3]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[3]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[4]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[4]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[5]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[5]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[6]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[7]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[7]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[8]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[8]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[9]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[9]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[10]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[10]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[11]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[11]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[12]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[12]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[13]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[13]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[14]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[14]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dq[15]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dq[15]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dqs[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dqs[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dqs[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dqs[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dm[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dm[0]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to DDR2_2_dm[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR2_2_dm[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[8]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[9]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[10]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[11]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[12]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[13]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[14]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dq[15]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[8]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[9]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[10]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[11]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[12]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[13]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[14]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dq[15]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dqs[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dqs[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dqs[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dqs[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dm[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR2_2_dm[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dm[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 3078784 -to DDR2_2_dm[1]
set_instance_assignment -name CKN_CK_PAIR ON -from DDR2_2_clk_n[0] -to DDR2_2_clk[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to SI_CLK1
set_location_assignment PIN_AA12 -to SI_CLK1
set_location_assignment PIN_T9 -to DDR2_2_we_n
set_location_assignment PIN_T11 -to DDR2_2_ras_n
set_location_assignment PIN_T12 -to DDR2_2_odt[0]
set_location_assignment PIN_V13 -to DDR2_2_dqs[0]
set_location_assignment PIN_Y13 -to DDR2_2_dqs[1]
set_location_assignment PIN_W15 -to DDR2_2_dq[0]
set_location_assignment PIN_V14 -to DDR2_2_dq[1]
set_location_assignment PIN_AB20 -to DDR2_2_dq[2]
set_location_assignment PIN_AB18 -to DDR2_2_dq[3]
set_location_assignment PIN_T15 -to DDR2_2_dq[4]
set_location_assignment PIN_W17 -to DDR2_2_dq[5]
set_location_assignment PIN_AB16 -to DDR2_2_dq[6]
set_location_assignment PIN_V15 -to DDR2_2_dq[7]
set_location_assignment PIN_W13 -to DDR2_2_dq[8]
set_location_assignment PIN_AB13 -to DDR2_2_dq[9]
set_location_assignment PIN_AA15 -to DDR2_2_dq[10]
set_location_assignment PIN_AB14 -to DDR2_2_dq[11]
set_location_assignment PIN_AA14 -to DDR2_2_dq[12]
set_location_assignment PIN_AB15 -to DDR2_2_dq[13]
set_location_assignment PIN_AA13 -to DDR2_2_dq[14]
set_location_assignment PIN_U12 -to DDR2_2_dq[15]
set_location_assignment PIN_AA16 -to DDR2_2_dm[0]
set_location_assignment PIN_AA10 -to DDR2_2_dm[1]
set_location_assignment PIN_Y8 -to DDR2_2_cs_n[0]
set_location_assignment PIN_R15 -to DDR2_2_clk_n[0]
set_location_assignment PIN_R14 -to DDR2_2_clk[0]
set_location_assignment PIN_AB10 -to DDR2_2_cke[0]
set_location_assignment PIN_T10 -to DDR2_2_cas_n
set_location_assignment PIN_U13 -to DDR2_2_ba[0]
set_location_assignment PIN_T13 -to DDR2_2_ba[1]
set_location_assignment PIN_V2 -to DDR2_2_ba[2]
set_location_assignment PIN_U15 -to DDR2_2_addr[0]
set_location_assignment PIN_AA17 -to DDR2_2_addr[1]
set_location_assignment PIN_T14 -to DDR2_2_addr[2]
set_location_assignment PIN_Y17 -to DDR2_2_addr[3]
set_location_assignment PIN_T16 -to DDR2_2_addr[4]
set_location_assignment PIN_P7 -to DDR2_2_addr[5]
set_location_assignment PIN_U17 -to DDR2_2_addr[6]
set_location_assignment PIN_N8 -to DDR2_2_addr[7]
set_location_assignment PIN_R16 -to DDR2_2_addr[8]
set_location_assignment PIN_AA20 -to DDR2_2_addr[9]
set_location_assignment PIN_AB17 -to DDR2_2_addr[10]
set_location_assignment PIN_U16 -to DDR2_2_addr[11]
set_location_assignment PIN_U14 -to DDR2_2_addr[12]
set_location_assignment PIN_AB12 -to SI_CLK2
set_instance_assignment -name IO_STANDARD "1.8 V" -to SI_CLK2
set_location_assignment PIN_U1 -to BOM_VER[2]
set_location_assignment PIN_U2 -to BOM_VER[1]
set_location_assignment PIN_R2 -to BOM_VER[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to BOM_VER[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to BOM_VER[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to BOM_VER[2]
set_location_assignment PIN_B12 -to LMK_CLK
set_location_assignment PIN_T22 -to SI_CLK3
set_location_assignment PIN_G1 -to SI_CLK5
set_location_assignment PIN_AA11 -to SI_CLK6
set_location_assignment PIN_AB11 -to SI_CLK7
set_instance_assignment -name IO_STANDARD "1.8 V" -to SI_CLK3
set_instance_assignment -name IO_STANDARD "1.8 V" -to SI_CLK7
set_instance_assignment -name IO_STANDARD "1.8 V" -to SI_CLK6
set_global_assignment -name SEED 1
set_global_assignment -name SYNCHRONIZER_IDENTIFICATION AUTO
set_location_assignment PIN_B18 -to LMS_CORE_LDO_EN
set_location_assignment PIN_B9 -to LMS_TXNRX1
set_location_assignment PIN_B8 -to LMS_TXNRX2
set_location_assignment PIN_J7 -to FPGA_I2C_SDA
set_location_assignment PIN_H7 -to FPGA_I2C_SCL
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to FPGA_I2C_SDA
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to FPGA_I2C_SCL
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to FPGA_I2C_SDA
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to FPGA_I2C_SCL
set_location_assignment PIN_B22 -to PWR_SRC
set_instance_assignment -name IO_STANDARD "2.5 V" -to PWR_SRC
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_CORE_LDO_EN
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMK_CLK
set_instance_assignment -name IO_STANDARD "2.5 V" -to TX1_2_LB_AT
set_instance_assignment -name IO_STANDARD "2.5 V" -to TX1_2_LB_H
set_instance_assignment -name IO_STANDARD "2.5 V" -to TX1_2_LB_L
set_instance_assignment -name IO_STANDARD "2.5 V" -to TX1_2_LB_SH
set_instance_assignment -name IO_STANDARD "2.5 V" -to TX2_2_LB_AT
set_instance_assignment -name IO_STANDARD "2.5 V" -to TX2_2_LB_L
set_instance_assignment -name IO_STANDARD "2.5 V" -to TX2_2_LB_SH
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_TXNRX2
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_TXNRX1
set_instance_assignment -name IO_STANDARD "2.5 V" -to TX2_2_LB_H
set_instance_assignment -name IO_STANDARD "2.5 V" -to FPGA_SPI0_LMS_SS
set_instance_assignment -name IO_STANDARD "2.5 V" -to FPGA_SPI0_MISO
set_instance_assignment -name IO_STANDARD "2.5 V" -to FPGA_SPI0_MOSI
set_instance_assignment -name IO_STANDARD "2.5 V" -to FPGA_SPI0_SCLK
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to LMS_DIQ2_IQSEL2
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to LMS_DIQ2_D[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to LMS_DIQ2_D[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to LMS_DIQ2_D[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to LMS_DIQ2_D[3]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to LMS_DIQ2_D[4]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to LMS_DIQ2_D[5]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to LMS_DIQ2_D[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to LMS_DIQ2_D[7]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to LMS_DIQ2_D[8]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to LMS_DIQ2_D[9]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to LMS_DIQ2_D[10]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to LMS_DIQ2_D[11]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to LMS_MCLK2
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LMS_DIQ1_D[11]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LMS_DIQ1_D[10]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LMS_DIQ1_D[9]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LMS_DIQ1_D[8]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LMS_DIQ1_D[7]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LMS_DIQ1_D[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LMS_DIQ1_D[5]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LMS_DIQ1_D[4]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LMS_DIQ1_D[3]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LMS_DIQ1_D[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LMS_DIQ1_D[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LMS_DIQ1_D[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LMS_DIQ1_IQSEL
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LMS_FCLK1
set_instance_assignment -name IO_STANDARD "2.5 V" -to LMS_MCLK1
set_instance_assignment -name IO_STANDARD "2.5 V" -to HW_VER[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to HW_VER[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to HW_VER[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to HW_VER[3]
set_location_assignment PIN_H8 -to FPGA_GPIO[0]
set_location_assignment PIN_H6 -to FPGA_GPIO[1]
set_location_assignment PIN_H2 -to FPGA_GPIO[2]
set_location_assignment PIN_H1 -to FPGA_GPIO[3]
set_location_assignment PIN_G4 -to FPGA_GPIO[4]
set_location_assignment PIN_G3 -to FPGA_GPIO[5]
set_location_assignment PIN_F2 -to FPGA_GPIO[6]
set_location_assignment PIN_F1 -to FPGA_GPIO[7]
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 1 -to LMS_DIQ1_D[0]
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 0 -to LMS_DIQ1_D[1]
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 1 -to LMS_DIQ1_D[2]
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 1 -to LMS_DIQ1_D[3]
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 1 -to LMS_DIQ1_D[4]
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 1 -to LMS_DIQ1_D[6]
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 0 -to LMS_DIQ1_D[7]
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 0 -to LMS_DIQ1_D[8]
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 1 -to LMS_DIQ1_D[9]
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 1 -to LMS_DIQ1_D[10]
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 0 -to LMS_DIQ1_D[11]
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|clk" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[0]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[10]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[11]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[12]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[1]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[2]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[3]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[4]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[5]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[6]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[7]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[8]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[9]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[0]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[10]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[11]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[12]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[1]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[2]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[19] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[3]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[20] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[4]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[21] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[5]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[22] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[6]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[23] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[7]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[24] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[8]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[25] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[9]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[26] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|ch_en[0]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[27] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|ch_en[1]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[28] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|current_state.idle" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[29] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|current_state.rd_samples" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[30] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|current_state.wait_rd_cycles" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[31] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|ddr_en" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[32] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|en" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[33] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fidm" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[34] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[0]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[35] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[10]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[36] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[11]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[37] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[12]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[38] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[13]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[39] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[14]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[40] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[15]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[41] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[16]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[42] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[17]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[43] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[18]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[44] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[19]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[45] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[1]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[46] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[20]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[47] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[21]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[48] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[22]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[49] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[23]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[50] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[24]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[51] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[25]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[52] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[26]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[53] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[27]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[54] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[28]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[55] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[29]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[56] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[2]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[57] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[30]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[58] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[31]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[59] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[32]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[60] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[33]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[61] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[34]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[62] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[35]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[63] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[36]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[64] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[37]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[65] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[38]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[66] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[39]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[67] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[3]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[68] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[40]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[69] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[41]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[70] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[42]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[71] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[43]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[72] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[44]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[73] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[45]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[74] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[46]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[75] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[47]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[76] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[4]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[77] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[5]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[78] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[6]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[79] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[7]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[80] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[8]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[81] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[9]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[82] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_rdempty" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[83] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_rdreq" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[84] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|int_fifo_q_valid" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[85] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|int_fifo_rdreq" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[86] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|int_mode[0]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[87] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|int_mode[1]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[88] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|mimo_en" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[89] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt[0]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[90] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt[1]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[91] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt[2]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[92] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt[3]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[93] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt_max_reg[0]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[94] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt_max_reg[1]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[95] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt_max_reg[2]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[96] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt_max_reg[3]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[97] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|reset_n" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[98] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|trxiqpulse" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[0]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[10]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[11]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[12]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[1]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[2]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[3]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[4]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[5]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[6]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[7]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[8]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_h[9]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[0]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[10]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[11]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[12]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[1]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[2]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[3]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[4]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[5]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[6]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[7]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[8]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|DIQ_l[9]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|ch_en[0]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|ch_en[1]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|current_state.idle" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|current_state.rd_samples" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|current_state.wait_rd_cycles" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|ddr_en" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|en" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fidm" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[34] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[0]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[35] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[10]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[36] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[11]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[37] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[12]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[38] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[13]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[39] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[14]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[40] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[15]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[41] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[16]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[42] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[17]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[43] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[18]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[44] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[19]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[45] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[1]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[46] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[20]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[47] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[21]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[48] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[22]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[49] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[23]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[50] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[24]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[51] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[25]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[52] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[26]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[53] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[27]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[54] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[28]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[55] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[29]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[56] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[2]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[57] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[30]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[58] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[31]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[59] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[32]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[60] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[33]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[61] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[34]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[62] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[35]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[63] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[36]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[64] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[37]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[65] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[38]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[66] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[39]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[67] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[3]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[68] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[40]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[69] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[41]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[70] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[42]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[71] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[43]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[72] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[44]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[73] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[45]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[74] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[46]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[75] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[47]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[76] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[4]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[77] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[5]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[78] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[6]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[79] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[7]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[80] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[8]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[81] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_q[9]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[82] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_rdempty" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[83] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|fifo_rdreq" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[84] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|int_fifo_q_valid" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[85] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|int_fifo_rdreq" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[86] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|int_mode[0]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[87] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|int_mode[1]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[88] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|mimo_en" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[89] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt[0]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[90] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt[1]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[91] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt[2]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[92] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt[3]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[93] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt_max_reg[0]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[94] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt_max_reg[1]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[95] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt_max_reg[2]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[96] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|rd_wait_cnt_max_reg[3]" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[97] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|reset_n" -section_id tx_path_top_txiq
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[98] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq:inst1_txiq|trxiqpulse" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=99" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=99" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=99" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334552" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to tx_path_top_txiq|vcc -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to tx_path_top_txiq|vcc -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to tx_path_top_txiq|vcc -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to tx_path_top_txiq|vcc -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to tx_path_top_txiq|vcc -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to tx_path_top_txiq|vcc -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to tx_path_top_txiq|vcc -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to tx_path_top_txiq|vcc -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to tx_path_top_txiq|vcc -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to tx_path_top_txiq|vcc -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to tx_path_top_txiq|vcc -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id tx_path_top
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "tx_path_top:inst35|iq_rdclk" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334553" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to tx_path_top|gnd -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to tx_path_top|gnd -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to tx_path_top|gnd -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to tx_path_top|gnd -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to tx_path_top|gnd -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to tx_path_top|vcc -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id tx_path_top
set_global_assignment -name VHDL_FILE src/general/general_pkg.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/pulse_gen/synth/pulse_gen.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/fifo2diq/synth/txiq_ctrl.vhd
set_global_assignment -name VHDL_FILE src/tx_pll_top/synth/tx_pll_top.vhd
set_global_assignment -name VHDL_FILE src/rx_pll_top/synth/rx_pll_top.vhd
set_global_assignment -name VHDL_FILE src/altera_inst/lms7002_ddout.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/handshake_sync/synth/handshake_sync.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/tx_path/synth/tx_path_top.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/packets2data/synth/packets2data_top.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/packets2data/synth/packets2data.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/fifo2diq/synth/txiq.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/fifo2diq/synth/fifo2diq.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd
set_global_assignment -name VHDL_FILE src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd
set_global_assignment -name VHDL_FILE src/general/bus_sync_reg.vhd
set_global_assignment -name VHDL_FILE src/altera_inst/lpm_cnt_inst.vhd
set_global_assignment -name VHDL_FILE src/altera_inst/lms7002_ddin.vhd
set_global_assignment -name VHDL_FILE src/altera_inst/fifo_inst.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/rx_path/synth/rx_path_top.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/diq2fifo/synth/test_data_dd.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/diq2fifo/synth/rxiq.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/diq2fifo/synth/diq2fifo.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/data2packets/synth/data2packets_top.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/data2packets/synth/data2packets_fsm.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/data2packets/synth/data2packets.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd
set_global_assignment -name VHDL_FILE src/rx_path_top/bit_pack/synth/bit_pack.vhd
set_global_assignment -name VHDL_FILE src/general/gpio_ctrl_top.vhd
set_global_assignment -name VHDL_FILE src/txiqmux/synth/txiqmux.vhd
set_global_assignment -name VHDL_FILE src/txiqmux/synth/txiq_tst_ptrn.vhd
set_global_assignment -name VHDL_FILE src/general/busy_delay.vhd
set_global_assignment -name QIP_FILE software/lms_ctr_app/mem_init/meminit.qip
set_global_assignment -name VHDL_FILE src/nios_cpu/nios_cpu.vhd
set_global_assignment -name QIP_FILE lms_ctr/synthesis/lms_ctr.qip
set_global_assignment -name VHDL_FILE src/fx3/slaveFIFO5b/slaveFIFO5b.vhd
set_global_assignment -name VHDL_FILE src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd
set_global_assignment -name QIP_FILE ip/clkctrl/clkctrl/synthesis/clkctrl.qip
set_global_assignment -name VHDL_FILE src/general/FX3_LED_ctrl.vhd
set_global_assignment -name VHDL_FILE src/revision/revision.vhd
set_global_assignment -name QIP_FILE ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.qip
set_global_assignment -name VHDL_FILE src/general/rstn_pulse.vhd
set_global_assignment -name VHDL_FILE src/wfm_ram_buffer/wfm_wcmd_fsm.vhd
set_global_assignment -name VHDL_FILE src/wfm_ram_buffer/wfm_rcmd_fsm.vhd
set_global_assignment -name VHDL_FILE src/wfm_ram_buffer/wfm_player_top.vhd
set_global_assignment -name VHDL_FILE src/wfm_ram_buffer/wfm_player.vhd
set_global_assignment -name VHDL_FILE src/wfm_ram_buffer/wfm_pct_gen.vhd
set_global_assignment -name VHDL_FILE src/wfm_ram_buffer/pct_payload_extrct.vhd
set_global_assignment -name VHDL_FILE src/wfm_ram_buffer/ddr2_data_check.vhd
set_global_assignment -name VHDL_FILE src/wfm_ram_buffer/LFSR.vhd
set_global_assignment -name VHDL_FILE src/wfm_ram_buffer/ddr2_cmdfifo_tst.vhd
set_global_assignment -name VHDL_FILE src/wfm_ram_buffer/DDR2_ctrl_top.vhd
set_global_assignment -name VHDL_FILE src/wfm_ram_buffer/DDR2_arb.vhd
set_global_assignment -name VHDL_FILE src/spi/pllcfg.vhd
set_global_assignment -name VHDL_FILE src/testing/pkt_tester.vhd
set_global_assignment -name VHDL_FILE src/general/my_busmux.vhd
set_global_assignment -name VHDL_FILE src/reg_phase_shift/simple_reg.vhd
set_global_assignment -name VHDL_FILE src/reg_phase_shift/phase_shift.vhd
set_global_assignment -name QIP_FILE ip/pll_reconfig_module/pll_reconfig_module.qip
set_global_assignment -name VHDL_FILE src/data_manipulation/decompress.vhd
set_global_assignment -name VHDL_FILE src/wfm_ram_buffer/sl_ctrl.vhd
set_global_assignment -name SDC_FILE lms7_trx_timing.sdc
set_global_assignment -name VHDL_FILE src/dyn_ps/pll_ps_cntrl.vhd
set_global_assignment -name VHDL_FILE src/pll_reconfig_ctrl/config_ctrl.vhd
set_global_assignment -name VHDL_FILE src/spi/miso_mux.vhd
set_global_assignment -name VHDL_FILE src/spi/mem_package.vhd
set_global_assignment -name VHDL_FILE src/spi/mcfg32wm_fsm.vhd
set_global_assignment -name VHDL_FILE src/spi/mcfg_components.vhd
set_global_assignment -name VHDL_FILE src/fx3/slaveFIFO2b_stream.vhd
set_global_assignment -name VHDL_FILE src/general/alive.vhd
set_global_assignment -name BDF_FILE lms7_trx_top.bdf
set_global_assignment -name QIP_FILE ip/ddo/ddrox1.qip
set_global_assignment -name QIP_FILE ip/pll/pll.qip
set_global_assignment -name VHDL_FILE src/general/synchronizer.vhd
set_global_assignment -name QIP_FILE ip/fpga_pll/fpga_pll.qip
set_global_assignment -name VHDL_FILE src/general/capture_signal.vhd
set_global_assignment -name VHDL_FILE src/general/bus_synch.vhd
set_global_assignment -name BDF_FILE symbols/rx_synchronizers.bdf
set_global_assignment -name BDF_FILE symbols/tx_synchronizers.bdf
set_global_assignment -name VHDL_FILE src/testing/fx3_fifo_data.vhd
set_global_assignment -name VHDL_FILE src/pll_reconfig_ctrl/pll_reconfig_status.vhd
set_global_assignment -name VHDL_FILE src/spi/pllcfg_top.vhd
set_global_assignment -name VHDL_FILE src/spi/fpgacfg.vhd
set_global_assignment -name VHDL_FILE src/general/my_sw.vhd
set_global_assignment -name SIGNALTAP_FILE signal_tap/debug.stp
set_global_assignment -name VHDL_FILE src/tx_modules/rd_tx_fifo.vhd
set_global_assignment -name QIP_FILE ip/ddr2/ddr2.qip
set_global_assignment -name VHDL_FILE src/self_test/ddr2_tester.vhd
set_global_assignment -name VHDL_FILE src/self_test/tstcfg.vhd
set_global_assignment -name VHDL_FILE src/general/FPGA_LED1_cntrl.vhd
set_global_assignment -name VHDL_FILE src/general/FPGA_LED2_ctrl.vhd
set_global_assignment -name VHDL_FILE src/self_test/clock_test.vhd
set_global_assignment -name VHDL_FILE src/self_test/clk_no_ref_test.vhd
set_global_assignment -name VHDL_FILE src/self_test/clk_with_ref_test.vhd
set_global_assignment -name VHDL_FILE src/self_test/singl_clk_with_ref_test.vhd
set_global_assignment -name VHDL_FILE src/self_test/transition_count.vhd
set_global_assignment -name QIP_FILE ip/txpll/txpll.qip
set_global_assignment -name VHDL_FILE src/stream/stream_switch.vhd
set_global_assignment -name BDF_FILE symbols/pll_block_rx.bdf
set_global_assignment -name VHDL_FILE src/general/sync_reg.vhd
set_global_assignment -name VHDL_FILE src/general/gpio_ctrl.vhd
set_global_assignment -name VHDL_FILE src/spi/periphcfg.vhd
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to tx_path_top|gnd -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to tx_path_top|gnd -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to tx_path_top|vcc -section_id tx_path_top
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|clk" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[0]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[10]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[11]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[12]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[13]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[14]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[15]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[1]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[2]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[3]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[4]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[5]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[6]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[7]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[8]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[9]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[0]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[10]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[11]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[19] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[12]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[20] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[13]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[21] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[14]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[22] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[15]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[23] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[1]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[24] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[2]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[25] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[3]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[26] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[4]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[27] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[5]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[28] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[6]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[29] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[7]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[30] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[8]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[31] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[9]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[32] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|current_state.idle" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[33] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|current_state.rd_samples" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[34] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|current_state.txant_dis_wait" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[35] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|current_state.txant_enable_wait" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[36] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|current_state.wait_rd_cycles" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[37] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_buff_rdy" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[38] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_mode" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[39] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_pulse" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[40] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[0]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[41] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[10]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[42] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[11]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[43] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[12]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[44] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[13]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[45] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[14]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[46] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[15]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[47] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[1]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[48] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[2]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[49] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[3]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[50] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[4]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[51] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[5]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[52] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[6]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[53] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[7]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[54] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[8]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[55] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[9]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[56] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|reset_n" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[0]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[10]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[11]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[12]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[13]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[14]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[15]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[1]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[2]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[3]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[4]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[5]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[6]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[7]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[8]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt[9]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[0]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[10]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[11]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[12]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[13]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[14]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[15]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[1]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[2]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[3]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[4]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[5]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[6]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[7]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[8]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|cnt_max[9]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|current_state.idle" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|current_state.rd_samples" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[34] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|current_state.txant_dis_wait" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[35] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|current_state.txant_enable_wait" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[36] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|current_state.wait_rd_cycles" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[37] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_buff_rdy" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[38] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_mode" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[39] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_pulse" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[40] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[0]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[41] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[10]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[42] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[11]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[43] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[12]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[44] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[13]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[45] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[14]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[46] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[15]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[47] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[1]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[48] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[2]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[49] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[3]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[50] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[4]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[51] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[5]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[52] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[6]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[53] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[7]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[54] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[8]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[55] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|pct_sync_size[9]" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[56] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|reset_n" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334554" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=317" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=64" -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to tx_path_top_txiq|vcc -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to tx_path_top_txiq|gnd -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to tx_path_top_txiq|vcc -section_id tx_path_top_txiq
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to tx_path_top_txiq|vcc -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=64" -section_id tx_path_top_txiq
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=64" -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to tx_path_top|gnd -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to tx_path_top|vcc -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=64" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[57] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|txant_en" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[58] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|txiq_en" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[59] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|txiq_rdreq_in" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[57] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|txant_en" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[58] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|txiq_en" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[59] -to "tx_path_top:inst35|fifo2diq:diq2fifo_inst1|txiq_ctrl:txiq_ctrl_inst3|txiq_rdreq_in" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=60" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=60" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=60" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=200" -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=64" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to tx_path_top_txiq_ctrl|vcc -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to tx_path_top_txiq_ctrl|gnd -section_id tx_path_top_txiq_ctrl
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=64" -section_id tx_path_top_txiq_ctrl
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "tx_path_top:inst35|pct_sync_dis" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "tx_path_top:inst35|pct_sync_mode" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "tx_path_top:inst35|pct_sync_num_of_packets[0]" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "tx_path_top:inst35|pct_sync_num_of_packets[1]" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "tx_path_top:inst35|pct_sync_num_of_packets[2]" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "tx_path_top:inst35|pct_sync_num_of_rdy_packets[0]" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "tx_path_top:inst35|pct_sync_num_of_rdy_packets[1]" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "tx_path_top:inst35|pct_sync_num_of_rdy_packets[2]" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "tx_path_top:inst35|pct_sync_pulse" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "tx_path_top:inst35|reset_n" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "tx_path_top:inst35|txant_en" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "tx_path_top:inst35|pct_sync_dis" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "tx_path_top:inst35|pct_sync_mode" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "tx_path_top:inst35|pct_sync_num_of_packets[0]" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "tx_path_top:inst35|pct_sync_num_of_packets[1]" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "tx_path_top:inst35|pct_sync_num_of_packets[2]" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "tx_path_top:inst35|pct_sync_num_of_rdy_packets[0]" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "tx_path_top:inst35|pct_sync_num_of_rdy_packets[1]" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "tx_path_top:inst35|pct_sync_num_of_rdy_packets[2]" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "tx_path_top:inst35|pct_sync_pulse" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "tx_path_top:inst35|reset_n" -section_id tx_path_top
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "tx_path_top:inst35|txant_en" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=11" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=11" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=11" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000" -section_id tx_path_top
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=53" -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to tx_path_top|gnd -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to tx_path_top|vcc -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to tx_path_top|gnd -section_id tx_path_top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to tx_path_top|gnd -section_id tx_path_top
set_global_assignment -name SLD_FILE db/debug_auto_stripped.stp
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top