Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Kitchen_Timer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Kitchen_Timer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Kitchen_Timer"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Kitchen_Timer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\VGA_controller.v" into library work
Parsing module <vga_controller>.
Analyzing Verilog file "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\bin_to_seg.v" into library work
Parsing module <bin_to_seg>.
Analyzing Verilog file "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\VGA_display.v" into library work
Parsing module <VGA_display>.
Analyzing Verilog file "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\k_clock_delay.v" into library work
Parsing module <k_clock_delay>.
Analyzing Verilog file "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\fakecounter.v" into library work
Parsing module <fakecounter>.
Analyzing Verilog file "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\debugger.v" into library work
Parsing module <debugger>.
Analyzing Verilog file "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\clock_delay.v" into library work
Parsing module <clock_delay>.
Analyzing Verilog file "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\Alternate.v" into library work
Parsing module <alternate>.
Analyzing Verilog file "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\Kitchen_Timer.v" into library work
Parsing module <Kitchen_Timer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Kitchen_Timer>.

Elaborating module <clock_delay>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\clock_delay.v" Line 23: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\clock_delay.v" Line 32: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <k_clock_delay>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\k_clock_delay.v" Line 19: Result of 18-bit expression is truncated to fit in 17-bit target.

Elaborating module <debouncer>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\debouncer.v" Line 33: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <debugger>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\debugger.v" Line 56: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\debugger.v" Line 60: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\debugger.v" Line 73: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\debugger.v" Line 77: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\debugger.v" Line 106: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\debugger.v" Line 108: Result of 6-bit expression is truncated to fit in 4-bit target.

Elaborating module <fakecounter>.

Elaborating module <alternate>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\Alternate.v" Line 21: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <bin_to_seg>.

Elaborating module <VGA_display>.

Elaborating module <vga_controller>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Kitchen_Timer>.
    Related source file is "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\Kitchen_Timer.v".
    Summary:
	no macro.
Unit <Kitchen_Timer> synthesized.

Synthesizing Unit <clock_delay>.
    Related source file is "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\clock_delay.v".
    Found 1-bit register for signal <clock>.
    Found 27-bit register for signal <count>.
    Found 27-bit adder for signal <count[26]_GND_2_o_add_4_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <clock_delay> synthesized.

Synthesizing Unit <k_clock_delay>.
    Related source file is "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\k_clock_delay.v".
    Found 1-bit register for signal <k_clk>.
    Found 17-bit register for signal <count>.
    Found 17-bit adder for signal <count[16]_GND_3_o_add_1_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <k_clock_delay> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\debouncer.v".
    Found 1-bit register for signal <PB_sync_1>.
    Found 16-bit register for signal <PB_cnt>.
    Found 1-bit register for signal <PB_state>.
    Found 1-bit register for signal <PB_sync_0>.
    Found 16-bit adder for signal <PB_cnt[15]_GND_4_o_add_5_OUT> created at line 33.
    Found 1-bit comparator equal for signal <PB_idle> created at line 25
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debouncer> synthesized.

Synthesizing Unit <debugger>.
    Related source file is "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\debugger.v".
    Found 6-bit register for signal <sec>.
    Found 1-bit register for signal <move>.
    Found 1-bit register for signal <strt>.
    Found 1-bit register for signal <led>.
    Found 1-bit register for signal <tick>.
    Found 4-bit register for signal <sec_0>.
    Found 4-bit register for signal <sec_1>.
    Found 4-bit register for signal <min_0>.
    Found 4-bit register for signal <min_1>.
    Found 6-bit register for signal <min>.
    Found 6-bit adder for signal <sec[5]_GND_5_o_add_2_OUT> created at line 56.
    Found 6-bit adder for signal <min[5]_GND_5_o_add_5_OUT> created at line 60.
    Found 6-bit subtractor for signal <GND_5_o_GND_5_o_sub_16_OUT<5:0>> created at line 73.
    Found 6-bit subtractor for signal <GND_5_o_GND_5_o_sub_19_OUT<5:0>> created at line 77.
    Found 6-bit comparator greater for signal <sec[5]_PWR_5_o_LessThan_2_o> created at line 55
    Found 6-bit comparator greater for signal <min[5]_PWR_5_o_LessThan_5_o> created at line 58
    Found 6-bit comparator greater for signal <GND_5_o_min[5]_LessThan_18_o> created at line 75
    Found 6-bit comparator lessequal for signal <n0041> created at line 96
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <debugger> synthesized.

Synthesizing Unit <mod_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <n0165> created at line 0.
    Found 10-bit adder for signal <GND_6_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <n0169> created at line 0.
    Found 9-bit adder for signal <GND_6_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <n0173> created at line 0.
    Found 8-bit adder for signal <GND_6_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <n0177> created at line 0.
    Found 7-bit adder for signal <GND_6_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <n0181> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <n0185> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_6_o_add_11_OUT> created at line 0.
    Found 6-bit adder for signal <n0189> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_6_o_add_13_OUT> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <mod_6u_4u> synthesized.

Synthesizing Unit <div_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <n0165> created at line 0.
    Found 10-bit adder for signal <GND_7_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <n0169> created at line 0.
    Found 9-bit adder for signal <GND_7_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <n0173> created at line 0.
    Found 8-bit adder for signal <GND_7_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <n0177> created at line 0.
    Found 7-bit adder for signal <GND_7_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <n0181> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT[5:0]> created at line 0.
    Found 6-bit adder for signal <n0185> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_7_o_add_11_OUT[5:0]> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <div_6u_4u> synthesized.

Synthesizing Unit <fakecounter>.
    Related source file is "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\fakecounter.v".
    Found 16-bit register for signal <big_bin>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <fakecounter> synthesized.

Synthesizing Unit <alternate>.
    Related source file is "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\Alternate.v".
    Found 4-bit register for signal <AN>.
    Found 4-bit register for signal <small_bin>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_9_o_add_1_OUT> created at line 21.
    Found 4x4-bit Read Only RAM for signal <count[1]_GND_9_o_wide_mux_2_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <count[1]_big_bin[15]_wide_mux_3_OUT> created at line 24.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <alternate> synthesized.

Synthesizing Unit <bin_to_seg>.
    Related source file is "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\bin_to_seg.v".
    Found 16x7-bit Read Only RAM for signal <disp>
    Summary:
	inferred   1 RAM(s).
Unit <bin_to_seg> synthesized.

Synthesizing Unit <VGA_display>.
    Related source file is "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\VGA_display.v".
        N = 2
    Found 1-bit register for signal <clk_25Mhz>.
    Found 3-bit register for signal <R>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_11_o_add_1_OUT> created at line 53.
    Found 11-bit comparator lessequal for signal <n0004> created at line 70
    Found 11-bit comparator lessequal for signal <n0006> created at line 70
    Found 11-bit comparator lessequal for signal <n0009> created at line 70
    Found 11-bit comparator lessequal for signal <n0012> created at line 70
    Found 11-bit comparator lessequal for signal <n0016> created at line 71
    Found 11-bit comparator lessequal for signal <n0019> created at line 71
    Found 11-bit comparator lessequal for signal <n0022> created at line 71
    Found 11-bit comparator lessequal for signal <n0026> created at line 72
    Found 11-bit comparator lessequal for signal <n0029> created at line 72
    Found 11-bit comparator lessequal for signal <n0033> created at line 73
    Found 11-bit comparator lessequal for signal <n0036> created at line 73
    Found 11-bit comparator lessequal for signal <n0040> created at line 74
    Found 11-bit comparator lessequal for signal <n0049> created at line 76
    Found 11-bit comparator lessequal for signal <n0051> created at line 76
    Found 11-bit comparator lessequal for signal <n0054> created at line 76
    Found 11-bit comparator lessequal for signal <n0057> created at line 76
    Found 11-bit comparator lessequal for signal <n0061> created at line 78
    Found 11-bit comparator lessequal for signal <n0063> created at line 78
    Found 11-bit comparator lessequal for signal <n0069> created at line 79
    Found 11-bit comparator lessequal for signal <n0081> created at line 82
    Found 11-bit comparator lessequal for signal <n0090> created at line 84
    Found 11-bit comparator lessequal for signal <n0092> created at line 84
    Found 11-bit comparator lessequal for signal <n0098> created at line 86
    Found 11-bit comparator lessequal for signal <n0100> created at line 86
    Found 11-bit comparator lessequal for signal <n0106> created at line 87
    Found 11-bit comparator lessequal for signal <n0118> created at line 90
    Found 11-bit comparator lessequal for signal <n0127> created at line 92
    Found 11-bit comparator lessequal for signal <n0129> created at line 92
    Found 11-bit comparator lessequal for signal <n0135> created at line 94
    Found 11-bit comparator lessequal for signal <n0137> created at line 94
    Found 11-bit comparator lessequal for signal <n0143> created at line 95
    Found 11-bit comparator lessequal for signal <n0155> created at line 98
    Found 11-bit comparator lessequal for signal <n0164> created at line 100
    Found 11-bit comparator lessequal for signal <n0166> created at line 100
    Found 11-bit comparator lessequal for signal <n0172> created at line 103
    Found 11-bit comparator lessequal for signal <n0175> created at line 103
    Found 11-bit comparator lessequal for signal <n0179> created at line 104
    Found 11-bit comparator lessequal for signal <n0181> created at line 104
    Found 11-bit comparator lessequal for signal <n0184> created at line 104
    Found 11-bit comparator lessequal for signal <n0187> created at line 104
    WARNING:Xst:2404 -  FFs/Latches <G<1:3>> (without init value) have a constant value of 0 in block <VGA_display>.
    WARNING:Xst:2404 -  FFs/Latches <B<1:2>> (without init value) have a constant value of 0 in block <VGA_display>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred  40 Comparator(s).
Unit <VGA_display> synthesized.

Synthesizing Unit <vga_controller>.
    Related source file is "\\ad\eng\users\e\p\eportet\Desktop\EC311 Commented Project\VGA_controller.v".
        HMAX = 800
        VMAX = 525
        HLINES = 640
        HFP = 648
        HSP = 744
        VLINES = 480
        VFP = 482
        VSP = 484
        SPP = 0
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_12_o_add_4_OUT> created at line 48.
    Found 11-bit adder for signal <vcounter[10]_GND_12_o_add_12_OUT> created at line 56.
    Found 11-bit comparator lessequal for signal <n0014> created at line 63
    Found 11-bit comparator greater for signal <hcounter[10]_GND_12_o_LessThan_20_o> created at line 63
    Found 11-bit comparator lessequal for signal <n0020> created at line 70
    Found 11-bit comparator greater for signal <vcounter[10]_GND_12_o_LessThan_23_o> created at line 70
    Found 11-bit comparator greater for signal <hcounter[10]_GND_12_o_LessThan_24_o> created at line 75
    Found 11-bit comparator greater for signal <vcounter[10]_GND_12_o_LessThan_25_o> created at line 75
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x7-bit single-port Read Only RAM                    : 5
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 65
 10-bit adder                                          : 8
 11-bit adder                                          : 2
 16-bit adder                                          : 5
 17-bit adder                                          : 1
 2-bit adder                                           : 2
 27-bit adder                                          : 1
 6-bit adder                                           : 20
 6-bit addsub                                          : 2
 7-bit adder                                           : 8
 8-bit adder                                           : 8
 9-bit adder                                           : 8
# Registers                                            : 46
 1-bit register                                        : 25
 11-bit register                                       : 2
 16-bit register                                       : 6
 17-bit register                                       : 1
 2-bit register                                        : 2
 27-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 6
 6-bit register                                        : 2
# Comparators                                          : 83
 1-bit comparator equal                                : 5
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 42
 6-bit comparator greater                              : 3
 6-bit comparator lessequal                            : 13
 7-bit comparator lessequal                            : 4
 8-bit comparator lessequal                            : 4
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 132
 1-bit 2-to-1 multiplexer                              : 110
 11-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 17

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <R_1> in Unit <vdisplay> is equivalent to the following FF/Latch, which will be removed : <R_2> 
WARNING:Xst:1710 - FF/Latch <R_1> (without init value) has a constant value of 0 in block <vdisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <R<2:1>> (without init value) have a constant value of 0 in block <VGA_display>.

Synthesizing (advanced) Unit <VGA_display>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <VGA_display> synthesized (advanced).

Synthesizing (advanced) Unit <alternate>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram_count[1]_GND_9_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <alternate> synthesized (advanced).

Synthesizing (advanced) Unit <bin_to_seg>.
INFO:Xst:3231 - The small RAM <Mram_disp> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bin>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <disp>          |          |
    -----------------------------------------------------------------------
Unit <bin_to_seg> synthesized (advanced).

Synthesizing (advanced) Unit <clock_delay>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clock_delay> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <PB_cnt>: 1 register on signal <PB_cnt>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <k_clock_delay>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <k_clock_delay> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x7-bit single-port distributed Read Only RAM        : 5
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 28
 4-bit adder carry in                                  : 2
 6-bit adder carry in                                  : 24
 6-bit addsub                                          : 2
# Counters                                             : 11
 11-bit up counter                                     : 2
 16-bit up counter                                     : 5
 17-bit up counter                                     : 1
 2-bit up counter                                      : 2
 27-bit up counter                                     : 1
# Registers                                            : 78
 Flip-Flops                                            : 78
# Comparators                                          : 83
 1-bit comparator equal                                : 5
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 42
 6-bit comparator greater                              : 3
 6-bit comparator lessequal                            : 13
 7-bit comparator lessequal                            : 4
 8-bit comparator lessequal                            : 4
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 130
 1-bit 2-to-1 multiplexer                              : 110
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <sec_1_3> has a constant value of 0 in block <debugger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <min_1_3> has a constant value of 0 in block <debugger>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <fakecounter> ...

Optimizing unit <Kitchen_Timer> ...

Optimizing unit <debugger> ...

Optimizing unit <debouncer> ...

Optimizing unit <clock_delay> ...

Optimizing unit <VGA_display> ...

Optimizing unit <vga_controller> ...

Optimizing unit <alternate> ...
WARNING:Xst:1710 - FF/Latch <fc/big_bin_15> (without init value) has a constant value of 0 in block <Kitchen_Timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fc/big_bin_7> (without init value) has a constant value of 0 in block <Kitchen_Timer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cd1/count_0> in Unit <Kitchen_Timer> is equivalent to the following 2 FFs/Latches, which will be removed : <cd0/count_0> <vdisplay/count_0> 
INFO:Xst:2261 - The FF/Latch <cd1/count_1> in Unit <Kitchen_Timer> is equivalent to the following 2 FFs/Latches, which will be removed : <cd0/count_1> <vdisplay/count_1> 
INFO:Xst:2261 - The FF/Latch <cd1/count_2> in Unit <Kitchen_Timer> is equivalent to the following FF/Latch, which will be removed : <cd0/count_2> 
INFO:Xst:2261 - The FF/Latch <cd1/count_3> in Unit <Kitchen_Timer> is equivalent to the following FF/Latch, which will be removed : <cd0/count_3> 
INFO:Xst:2261 - The FF/Latch <cd1/count_4> in Unit <Kitchen_Timer> is equivalent to the following FF/Latch, which will be removed : <cd0/count_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Kitchen_Timer, actual ratio is 5.
FlipFlop cd0/clock has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 219
 Flip-Flops                                            : 219

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Kitchen_Timer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 727
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 118
#      LUT2                        : 25
#      LUT3                        : 50
#      LUT4                        : 35
#      LUT5                        : 50
#      LUT6                        : 151
#      MUXCY                       : 137
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 141
# FlipFlops/Latches                : 219
#      FD                          : 43
#      FDE                         : 9
#      FDR                         : 144
#      FDRE                        : 22
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 13
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             218  out of  18224     1%  
 Number of Slice LUTs:                  445  out of   9112     4%  
    Number used as Logic:               445  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    464
   Number with an unused Flip Flop:     246  out of    464    53%  
   Number with an unused LUT:            19  out of    464     4%  
   Number of fully used LUT-FF pairs:   199  out of    464    42%  
   Number of unique control sets:        37

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    232    15%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 170   |
vdisplay/clk_25Mhz                 | BUFG                   | 25    |
cd0/clock                          | NONE(fc/big_bin_14)    | 14    |
cd1/k_clk                          | NONE(alt/count_1)      | 10    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.453ns (Maximum Frequency: 183.377MHz)
   Minimum input arrival time before clock: 7.009ns
   Maximum output required time after clock: 4.821ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.453ns (frequency: 183.377MHz)
  Total number of paths / destination ports: 6000 / 319
-------------------------------------------------------------------------
Delay:               5.453ns (Levels of Logic = 6)
  Source:            d/move (FF)
  Destination:       d/min_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: d/move to d/min_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            11   0.447   0.987  d/move (d/move)
     LUT3:I1->O            1   0.203   0.580  d/Mmux_min[5]_min[5]_mux_35_OUT_rs_lut<0>1_SW0 (N73)
     LUT6:I5->O            5   0.205   0.943  d/Mmux_min[5]_min[5]_mux_35_OUT_rs_lut<0>1 (d/Mmux_min[5]_min[5]_mux_35_OUT_rs_lut<0>)
     LUT4:I1->O            1   0.205   0.000  d/Mmux_min[5]_min[5]_mux_35_OUT_rs_cy<2>11_G (N132)
     MUXF7:I1->O           3   0.140   0.651  d/Mmux_min[5]_min[5]_mux_35_OUT_rs_cy<2>11 (d/Mmux_min[5]_min[5]_mux_35_OUT_rs_cy<2>1)
     LUT6:I5->O            1   0.205   0.580  d/Mmux_min[5]_min[5]_mux_35_OUT_rs_xor<5>11 (d/min[5]_min[5]_mux_35_OUT<5>)
     LUT4:I3->O            1   0.205   0.000  d/min_5_dpot (d/min_5_dpot)
     FDRE:D                    0.102          d/min_5
    ----------------------------------------
    Total                      5.453ns (1.712ns logic, 3.741ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vdisplay/clk_25Mhz'
  Clock period: 4.718ns (frequency: 211.959MHz)
  Total number of paths / destination ports: 1859 / 36
-------------------------------------------------------------------------
Delay:               4.718ns (Levels of Logic = 14)
  Source:            vdisplay/vc/hcounter_7 (FF)
  Destination:       vdisplay/vc/hcounter_10 (FF)
  Source Clock:      vdisplay/clk_25Mhz rising
  Destination Clock: vdisplay/clk_25Mhz rising

  Data Path: vdisplay/vc/hcounter_7 to vdisplay/vc/hcounter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.447   1.300  vdisplay/vc/hcounter_7 (vdisplay/vc/hcounter_7)
     LUT6:I3->O            2   0.205   0.617  vdisplay/vc/GND_12_o_GND_12_o_equal_4_o<10>_SW0 (N48)
     LUT6:I5->O           21   0.205   1.114  vdisplay/vc/GND_12_o_GND_12_o_equal_4_o<10> (vdisplay/vc/GND_12_o_GND_12_o_equal_4_o)
     LUT3:I2->O            1   0.205   0.000  vdisplay/vc/Mcount_hcounter_lut<0> (vdisplay/vc/Mcount_hcounter_lut<0>)
     MUXCY:S->O            1   0.172   0.000  vdisplay/vc/Mcount_hcounter_cy<0> (vdisplay/vc/Mcount_hcounter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  vdisplay/vc/Mcount_hcounter_cy<1> (vdisplay/vc/Mcount_hcounter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  vdisplay/vc/Mcount_hcounter_cy<2> (vdisplay/vc/Mcount_hcounter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  vdisplay/vc/Mcount_hcounter_cy<3> (vdisplay/vc/Mcount_hcounter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  vdisplay/vc/Mcount_hcounter_cy<4> (vdisplay/vc/Mcount_hcounter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  vdisplay/vc/Mcount_hcounter_cy<5> (vdisplay/vc/Mcount_hcounter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  vdisplay/vc/Mcount_hcounter_cy<6> (vdisplay/vc/Mcount_hcounter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  vdisplay/vc/Mcount_hcounter_cy<7> (vdisplay/vc/Mcount_hcounter_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  vdisplay/vc/Mcount_hcounter_cy<8> (vdisplay/vc/Mcount_hcounter_cy<8>)
     MUXCY:CI->O           0   0.019   0.000  vdisplay/vc/Mcount_hcounter_cy<9> (vdisplay/vc/Mcount_hcounter_cy<9>)
     XORCY:CI->O           1   0.180   0.000  vdisplay/vc/Mcount_hcounter_xor<10> (vdisplay/vc/Mcount_hcounter10)
     FDR:D                     0.102          vdisplay/vc/hcounter_10
    ----------------------------------------
    Total                      4.718ns (1.687ns logic, 3.031ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cd1/k_clk'
  Clock period: 2.657ns (frequency: 376.336MHz)
  Total number of paths / destination ports: 23 / 12
-------------------------------------------------------------------------
Delay:               2.657ns (Levels of Logic = 1)
  Source:            alt/count_1 (FF)
  Destination:       alt/count_1 (FF)
  Source Clock:      cd1/k_clk rising
  Destination Clock: cd1/k_clk rising

  Data Path: alt/count_1 to alt/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.447   0.961  alt/count_1 (alt/count_1)
     LUT2:I0->O            2   0.203   0.616  alt/_n0017<1>1 (alt/_n0017)
     FDR:R                     0.430          alt/count_0
    ----------------------------------------
    Total                      2.657ns (1.080ns logic, 1.577ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 399 / 62
-------------------------------------------------------------------------
Offset:              7.009ns (Levels of Logic = 7)
  Source:            num<2> (PAD)
  Destination:       d/min_5 (FF)
  Destination Clock: clk rising

  Data Path: num<2> to d/min_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.077  num_2_IBUF (num_2_IBUF)
     LUT4:I0->O           12   0.203   1.273  d/num[5]_PWR_5_o_LessThan_28_o1 (d/num[5]_PWR_5_o_LessThan_28_o)
     LUT6:I0->O            5   0.203   0.943  d/Mmux_min[5]_min[5]_mux_35_OUT_rs_lut<0>1 (d/Mmux_min[5]_min[5]_mux_35_OUT_rs_lut<0>)
     LUT4:I1->O            1   0.205   0.000  d/Mmux_min[5]_min[5]_mux_35_OUT_rs_cy<2>11_G (N132)
     MUXF7:I1->O           3   0.140   0.651  d/Mmux_min[5]_min[5]_mux_35_OUT_rs_cy<2>11 (d/Mmux_min[5]_min[5]_mux_35_OUT_rs_cy<2>1)
     LUT6:I5->O            1   0.205   0.580  d/Mmux_min[5]_min[5]_mux_35_OUT_rs_xor<5>11 (d/min[5]_min[5]_mux_35_OUT<5>)
     LUT4:I3->O            1   0.205   0.000  d/min_5_dpot (d/min_5_dpot)
     FDRE:D                    0.102          d/min_5
    ----------------------------------------
    Total                      7.009ns (2.485ns logic, 4.524ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cd1/k_clk'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            alt/small_bin_3 (FF)
  Destination:       disp<6> (PAD)
  Source Clock:      cd1/k_clk rising

  Data Path: alt/small_bin_3 to disp<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.021  alt/small_bin_3 (alt/small_bin_3)
     LUT4:I0->O            1   0.203   0.579  bts/Mram_disp51 (disp_5_OBUF)
     OBUF:I->O                 2.571          disp_5_OBUF (disp<5>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            vdisplay/R (FF)
  Destination:       R<0> (PAD)
  Source Clock:      clk rising

  Data Path: vdisplay/R to R<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  vdisplay/R (vdisplay/R)
     OBUF:I->O                 2.571          R_0_OBUF (R<0>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vdisplay/clk_25Mhz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            vdisplay/vc/HS (FF)
  Destination:       HS (PAD)
  Source Clock:      vdisplay/clk_25Mhz rising

  Data Path: vdisplay/vc/HS to HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  vdisplay/vc/HS (vdisplay/vc/HS)
     OBUF:I->O                 2.571          HS_OBUF (HS)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock cd0/clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.128|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cd1/k_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cd0/clock      |    1.812|         |         |         |
cd1/k_clk      |    2.657|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
cd0/clock         |   11.421|         |         |         |
clk               |    5.453|         |         |         |
vdisplay/clk_25Mhz|   13.926|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock vdisplay/clk_25Mhz
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |    4.305|         |         |         |
vdisplay/clk_25Mhz|    4.718|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.91 secs
 
--> 

Total memory usage is 257452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :   10 (   0 filtered)

