Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 454c8fa22ae34267aec1b707e6ee79ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot half_adder_tb_behav xil_defaultlib.half_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2572] too many parameters for module instance DUT [C:/Users/eict/Desktop/Ankur/project_2/project_2.srcs/sim_1/new/half_adder_tb.v:28]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port a [C:/Users/eict/Desktop/Ankur/project_2/project_2.srcs/sim_1/new/half_adder_tb.v:29]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port b [C:/Users/eict/Desktop/Ankur/project_2/project_2.srcs/sim_1/new/half_adder_tb.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot half_adder_tb_behav
