#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 18 12:02:31 2023
# Process ID: 7676
# Current directory: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2656 C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.xpr
# Log file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/vivado.log
# Journal file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor\vivado.jou
# Running On: DESKTOP-BRUHM76, OS: Windows, CPU Frequency: 3912 MHz, CPU Physical cores: 2, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.xpr
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/my_cores/promedio_lineal.v
import_files -norecurse C:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/my_cores/promedio_lineal.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference promedio_lineal promedio_lineal_0
set_property location {3 948 76} [get_bd_cells promedio_lineal_0]
connect_bd_net [get_bd_pins promedio_lineal_0/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins promedio_lineal_0/reset_n] [get_bd_pins rst_ps7_0_125M/peripheral_aresetn]
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT1_tvalid]
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins promedio_lineal_0/data]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tvalid] [get_bd_pins promedio_lineal_0/data_valid]
connect_bd_net [get_bd_pins promedio_lineal_0/data_out] [get_bd_pins bram_writer_0/data]
connect_bd_net [get_bd_pins promedio_lineal_0/data_out_valid] [get_bd_pins bram_writer_0/data_valid]
update_module_reference system_promedio_lineal_0_0
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list \
  CONFIG.DIN_FROM {31} \
  CONFIG.DIN_TO {15} \
] [get_bd_cells xlslice_0]
set_property location {7 2197 715} [get_bd_cells xlslice_0]
update_module_reference system_promedio_lineal_0_0
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins axi_gpio_0/gpio_io_o]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins promedio_lineal_0/N_averaged_samples]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1
startgroup
set_property CONFIG.DIN_TO {16} [get_bd_cells xlslice_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
report_ip_status -name ip_status 
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Primitive {512x36} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Write_Depth_A {65536} \
  CONFIG.Write_Width_A {32} \
] [get_bd_cells blk_mem_gen_1]
endgroup
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd}
set_property offset 0x40000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_reader_1_reg0}]
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name axi_bram_reader_v1_0_project -directory C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.tmp/axi_bram_reader_v1_0_project c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores/axi_bram_reader_v1_0/component.xml
update_compile_order -fileset sources_1
close_project
startgroup
set_property -dict [list \
  CONFIG.BRAM_ADDR_WIDTH {20} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {20} \
] [get_bd_cells axi_bram_reader_1]
endgroup
set_property range 64K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_reader_1_reg0}]
startgroup
set_property -dict [list \
  CONFIG.BRAM_ADDR_WIDTH {16} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {16} \
] [get_bd_cells axi_bram_reader_1]
endgroup
startgroup
set_property -dict [list \
  CONFIG.ADDR_WIDTH {16} \
  CONFIG.MEMORY_SIZE {65535} \
] [get_bd_cells bram_writer_0]
endgroup
startgroup
set_property CONFIG.MEMORY_SIZE {65536} [get_bd_cells bram_writer_0]
endgroup
save_bd_design
connect_bd_net [get_bd_ports led_o] [get_bd_pins bram_writer_0/finished]
startgroup
endgroup
save_bd_design
reset_run synth_1
reset_run system_bram_writer_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
update_module_reference system_bram_writer_0_0
reset_run system_util_ds_buf_1_0_synth_1
reset_run system_util_ds_buf_2_0_synth_1
reset_run system_processing_system7_0_0_synth_1
reset_run system_axis_red_pitaya_adc_0_0_synth_1
reset_run system_signal_split_0_0_synth_1
reset_run system_clk_wiz_0_0_synth_1
reset_run system_dds_compiler_0_0_synth_1
reset_run system_axis_constant_0_0_synth_1
reset_run system_axis_red_pitaya_dac_0_0_synth_1
reset_run system_promedio_lineal_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name axi_bram_reader_v1_0_project -directory C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.tmp/axi_bram_reader_v1_0_project c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores/axi_bram_reader_v1_0/component.xml
update_compile_order -fileset sources_1
startgroup
current_project adquisidor
set_property -dict [list \
  CONFIG.BRAM_ADDR_WIDTH {13} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {13} \
] [get_bd_cells axi_bram_reader_1]
endgroup
save_bd_design
reset_run synth_1
reset_run system_axi_bram_reader_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
reset_run system_axi_bram_reader_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
set_property CONFIG.C_S00_AXI_ADDR_WIDTH {15} [get_bd_cells axi_bram_reader_1]
endgroup
save_bd_design
reset_run synth_1
reset_run system_axi_bram_reader_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
set_property -dict [list \
  CONFIG.BRAM_ADDR_WIDTH {16} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {18} \
] [get_bd_cells axi_bram_reader_1]
endgroup
save_bd_design
reset_run synth_1
reset_run system_axi_bram_reader_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
current_project axi_bram_reader_v1_0_project
current_project adquisidor
set_property range 256K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_reader_1_reg0}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
current_project axi_bram_reader_v1_0_project
close_project
