The project has been developed as the final project of the course in Digital Electronics, offered in the third year of the Bachelor's degree program in Computer Engineering at the University of Calabria. It involves the implementation of a carry-select circuit using VHDL.
