
---------- Begin Simulation Statistics ----------
final_tick                               2541856880500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188328                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   188327                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.27                       # Real time elapsed on the host
host_tick_rate                              531938943                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194296                       # Number of instructions simulated
sim_ops                                       4194296                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011847                       # Number of seconds simulated
sim_ticks                                 11847035500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.048872                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384193                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               852836                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2402                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             78210                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805693                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52762                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279064                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226302                       # Number of indirect misses.
system.cpu.branchPred.lookups                  978796                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64553                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26807                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194296                       # Number of instructions committed
system.cpu.committedOps                       4194296                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.645864                       # CPI: cycles per instruction
system.cpu.discardedOps                        191614                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606281                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451495                       # DTB hits
system.cpu.dtb.data_misses                       7699                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404929                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849076                       # DTB read hits
system.cpu.dtb.read_misses                       6828                       # DTB read misses
system.cpu.dtb.write_accesses                  201352                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602419                       # DTB write hits
system.cpu.dtb.write_misses                       871                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18042                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3381526                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031408                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661534                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16739615                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177121                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  966978                       # ITB accesses
system.cpu.itb.fetch_acv                          843                       # ITB acv
system.cpu.itb.fetch_hits                      960104                       # ITB hits
system.cpu.itb.fetch_misses                      6874                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10935937000     92.27%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9080000      0.08%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17323500      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               889154500      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11851495000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8000788000     67.51%     67.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3850707000     32.49%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23680426                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85388      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540531     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838899     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592305     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194296                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6940811                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312919                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22783456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22783456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22783456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22783456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116838.235897                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116838.235897                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116838.235897                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116838.235897                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13020490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13020490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13020490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13020490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66771.743590                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66771.743590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66771.743590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66771.743590                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22433959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22433959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116843.536458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116843.536458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12820993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12820993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66776.005208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66776.005208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.260685                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539441462000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.260685                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203793                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203793                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128166                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34849                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86597                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34189                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29015                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29015                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40874                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11118016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11118016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692017                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17821297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157491                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002826                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053081                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157046     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     445      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157491                       # Request fanout histogram
system.membus.reqLayer0.occupancy              350500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           821123037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375908750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462329500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5575808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10048320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5575808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5575808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34849                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34849                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470650063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377521617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848171680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470650063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470650063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188261105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188261105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188261105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470650063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377521617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036432785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000206554500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7328                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7328                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111814                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157005                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121225                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157005                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121225                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10218                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2158                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5734                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2013396000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4765652250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13716.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32466.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104020                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80357                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157005                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121225                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.860097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.475114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.332274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34395     42.23%     42.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24255     29.78%     72.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10014     12.30%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4670      5.73%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2376      2.92%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1391      1.71%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          922      1.13%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          591      0.73%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2828      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81442                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.030022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.408241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.822200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1279     17.45%     17.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5573     76.05%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           291      3.97%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            79      1.08%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            4      0.05%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7328                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6534     89.16%     89.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              108      1.47%     90.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              441      6.02%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              187      2.55%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               53      0.72%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7328                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9394368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  653952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7618752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10048320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7758400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11847030500                       # Total gap between requests
system.mem_ctrls.avgGap                      42579.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4953536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7618752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418124517.310680806637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374847530.422273159027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643093540.151880145073                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121225                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2519865500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2245786750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291352641750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28923.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32136.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2403403.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314609820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167196315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560454300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309050100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5171556420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        194267040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7652001435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.900102                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    455317250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10996258250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266964600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141876075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487604880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312354360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5114116950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        242637120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7500421425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.105339                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    577823250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10873752250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11839835500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1646519                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1646519                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1646519                       # number of overall hits
system.cpu.icache.overall_hits::total         1646519                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87188                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87188                       # number of overall misses
system.cpu.icache.overall_misses::total         87188                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5373421000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5373421000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5373421000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5373421000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1733707                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1733707                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1733707                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1733707                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050290                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050290                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050290                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050290                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61630.281690                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61630.281690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61630.281690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61630.281690                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86597                       # number of writebacks
system.cpu.icache.writebacks::total             86597                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87188                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5286234000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5286234000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5286234000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5286234000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050290                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050290                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050290                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050290                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60630.293160                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60630.293160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60630.293160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60630.293160                       # average overall mshr miss latency
system.cpu.icache.replacements                  86597                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1646519                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1646519                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87188                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5373421000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5373421000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1733707                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1733707                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050290                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050290                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61630.281690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61630.281690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5286234000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5286234000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050290                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050290                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60630.293160                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60630.293160                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.812835                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1668779                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.253291                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.812835                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3554601                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3554601                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312258                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312258                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312258                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312258                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105681                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105681                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105681                       # number of overall misses
system.cpu.dcache.overall_misses::total        105681                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6770664000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6770664000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6770664000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6770664000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417939                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417939                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417939                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074531                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074531                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074531                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074531                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64066.994067                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64066.994067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64066.994067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64066.994067                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34673                       # number of writebacks
system.cpu.dcache.writebacks::total             34673                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36683                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36683                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4394085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4394085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4394085000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4394085000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048661                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048661                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048661                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048661                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63684.237224                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63684.237224                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63684.237224                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63684.237224                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68859                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781685                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781685                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3296067000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3296067000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67021.838590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67021.838590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2671729000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2671729000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66845.029898                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66845.029898                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530573                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530573                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56502                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56502                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474597000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474597000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096243                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096243                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61495.115217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61495.115217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722356000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722356000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59332.253953                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59332.253953                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63939000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63939000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080830                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080830                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70728.982301                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70728.982301                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63035000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63035000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080830                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080830                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69728.982301                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69728.982301                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541856880500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.482902                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373909                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68859                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.952497                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.482902                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950365                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950365                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2739438483500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 253562                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747840                       # Number of bytes of host memory used
host_op_rate                                   253562                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   352.59                       # Real time elapsed on the host
host_tick_rate                              553956370                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89404539                       # Number of instructions simulated
sim_ops                                      89404539                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.195322                       # Number of seconds simulated
sim_ticks                                195321932000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.302439                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6042754                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9253489                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3791                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            211605                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9008112                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             383362                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2239641                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1856279                       # Number of indirect misses.
system.cpu.branchPred.lookups                10032775                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  429718                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        83584                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84469034                       # Number of instructions committed
system.cpu.committedOps                      84469034                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.618259                       # CPI: cycles per instruction
system.cpu.discardedOps                        674953                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049072                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32059858                       # DTB hits
system.cpu.dtb.data_misses                      34812                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632431                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8641816                       # DTB read hits
system.cpu.dtb.read_misses                       8664                       # DTB read misses
system.cpu.dtb.write_accesses                13416641                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23418042                       # DTB write hits
system.cpu.dtb.write_misses                     26148                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4127                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47714663                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9020249                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23806407                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286691339                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.216532                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12126112                       # ITB accesses
system.cpu.itb.fetch_acv                           89                       # ITB acv
system.cpu.itb.fetch_hits                    12125007                       # ITB hits
system.cpu.itb.fetch_misses                      1105                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54472     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1042      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8042     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63812                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88766                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      358                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29527     46.99%     46.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.20%     47.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     200      0.32%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32986     52.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62840                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28234     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      200      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28235     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56796                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179566679000     91.93%     91.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               223141500      0.11%     92.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               218562500      0.11%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15316319000      7.84%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         195324702000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956210                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.855969                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903819                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6516                      
system.cpu.kern.mode_good::user                  6516                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8171                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6516                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797454                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887315                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       116689555500     59.74%     59.74% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78635146500     40.26%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        390099884                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       358                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026401      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44675780     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61184      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8708443     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428423     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564151      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84469034                       # Class of committed instruction
system.cpu.quiesceCycles                       543980                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       103408545                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          808                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2875985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5751284                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20971106929                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20971106929                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20971106929                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20971106929                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117961.001963                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117961.001963                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117961.001963                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117961.001963                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1447                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   31                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    46.677419                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12072135986                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12072135986                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12072135986                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12072135986                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67904.916110                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67904.916110                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67904.916110                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67904.916110                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43952128                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43952128                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118150.881720                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118150.881720                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25352128                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25352128                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68150.881720                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68150.881720                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20927154801                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20927154801                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117960.603812                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117960.603812                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12046783858                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12046783858                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67904.400354                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67904.400354                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1518                       # Transaction distribution
system.membus.trans_dist::ReadResp            1016980                       # Transaction distribution
system.membus.trans_dist::WriteReq               2378                       # Transaction distribution
system.membus.trans_dist::WriteResp              2378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893650                       # Transaction distribution
system.membus.trans_dist::WritebackClean       412768                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568876                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682425                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682425                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         412769                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602695                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1238306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1238306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6854252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6862048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8455922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52834368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     52834368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8691                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256062208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256070899                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               320259891                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2879223                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000279                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016708                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2878419     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     804      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2879223                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15486135676                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1985629                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12073870500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2173015000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26417216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146222720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172640448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26417216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26417216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121193600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121193600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          412769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2697507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893650                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893650                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135249614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         748624174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             883876410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135249614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135249614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      620481268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            620481268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      620481268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135249614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        748624174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1504357678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2303155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    324390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000152354500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142611                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142612                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7232613                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2167447                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2697507                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2306245                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2697507                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2306245                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95446                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3090                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            168007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           179982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            191134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           143722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           150950                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25520441250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13010305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74309085000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9807.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28557.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       663                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2272979                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2002174                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2697507                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2306245                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2551512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 140822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 142821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 143770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2201                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       630060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    498.262845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   302.478314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.591274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       149472     23.72%     23.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115541     18.34%     42.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57122      9.07%     51.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38424      6.10%     57.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22426      3.56%     60.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18112      2.87%     63.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14913      2.37%     66.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12433      1.97%     68.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201617     32.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       630060                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.245744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.071990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129034     90.48%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11104      7.79%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1212      0.85%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          649      0.46%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          533      0.37%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           47      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142612                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.149799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.674211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           132548     92.94%     92.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3557      2.49%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3352      2.35%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2151      1.51%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              858      0.60%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               59      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142611                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166531904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6108544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147401408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172640448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147599680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       852.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       754.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    883.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    755.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  195321932000                       # Total gap between requests
system.mem_ctrls.avgGap                      39035.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20760960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145770432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147401408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 106290982.212893530726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 746308571.225887775421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2621.313411952120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 754658765.099661231041                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       412769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284730                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2306245                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11109043000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63199011500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1030500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4853085859250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26913.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27661.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    128812.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2104323.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2262865920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1202715195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9251462220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5904018360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15418859040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76729117590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10391753280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121160791605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.313297                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25841948500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6522360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 162963157500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2236048080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1188464970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9327788820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6118795260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15418859040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77476062690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9762746880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121528765740                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.197234                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24134936250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6522360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 164670169750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1890                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1890                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179786                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179786                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7792                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365779                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1126000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5414000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926557929                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5553000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              518500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 716                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797765.363128                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283733.918290                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          358    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       355000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    197296003000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24268573                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24268573                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24268573                       # number of overall hits
system.cpu.icache.overall_hits::total        24268573                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       412769                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         412769                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       412769                       # number of overall misses
system.cpu.icache.overall_misses::total        412769                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24225096000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24225096000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24225096000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24225096000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24681342                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24681342                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24681342                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24681342                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016724                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016724                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016724                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016724                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58689.232961                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58689.232961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58689.232961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58689.232961                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       412768                       # number of writebacks
system.cpu.icache.writebacks::total            412768                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       412769                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       412769                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       412769                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       412769                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23812327000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23812327000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23812327000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23812327000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016724                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016724                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016724                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016724                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57689.232961                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57689.232961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57689.232961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57689.232961                       # average overall mshr miss latency
system.cpu.icache.replacements                 412768                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24268573                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24268573                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       412769                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        412769                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24225096000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24225096000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24681342                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24681342                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58689.232961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58689.232961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       412769                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       412769                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23812327000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23812327000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57689.232961                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57689.232961                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24514370                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            412768                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.390190                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49775453                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49775453                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27598485                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27598485                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27598485                       # number of overall hits
system.cpu.dcache.overall_hits::total        27598485                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4145276                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4145276                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4145276                       # number of overall misses
system.cpu.dcache.overall_misses::total       4145276                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254775989000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254775989000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254775989000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254775989000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31743761                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31743761                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31743761                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31743761                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130586                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130586                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130586                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61461.767323                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61461.767323                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61461.767323                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61461.767323                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716242                       # number of writebacks
system.cpu.dcache.writebacks::total           1716242                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865734                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865734                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865734                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865734                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2279542                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2279542                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2279542                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2279542                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3896                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3896                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134763892000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134763892000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134763892000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134763892000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    255083500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    255083500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071811                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071811                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071811                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071811                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59118.845803                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59118.845803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59118.845803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59118.845803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65473.177618                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65473.177618                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2284746                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7663631                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7663631                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48675729500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48675729500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8462604                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8462604                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60922.871611                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60922.871611                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201884                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201884                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       597089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       597089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35641623000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35641623000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    255083500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    255083500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59692.312201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59692.312201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168039.196311                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168039.196311                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206100259500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206100259500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281157                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281157                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61590.435624                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61590.435624                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663850                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663850                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682453                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682453                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99122269000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99122269000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58915.327204                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58915.327204                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103255                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103255                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5246                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5246                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    396931500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    396931500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048350                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048350                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75663.648494                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75663.648494                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5236                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5236                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    391064000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    391064000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048258                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048258                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74687.547746                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74687.547746                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108404                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108404                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108404                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108404                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197581603000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29705152                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2284746                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.001512                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          731                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66206078                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66206078                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3048368186500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 488568                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748864                       # Number of bytes of host memory used
host_op_rate                                   488568                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1418.81                       # Real time elapsed on the host
host_tick_rate                              217738272                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   693185959                       # Number of instructions simulated
sim_ops                                     693185959                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.308930                       # Number of seconds simulated
sim_ticks                                308929703000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.678543                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17387631                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22384085                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              18436                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1978399                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          34639329                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             233014                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1221213                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           988199                       # Number of indirect misses.
system.cpu.branchPred.lookups                36985243                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  565729                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        65756                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   603781420                       # Number of instructions committed
system.cpu.committedOps                     603781420                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.023316                       # CPI: cycles per instruction
system.cpu.discardedOps                       5164158                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106566936                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    109243244                       # DTB hits
system.cpu.dtb.data_misses                      38868                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 85241327                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     86082567                       # DTB read hits
system.cpu.dtb.read_misses                      30464                       # DTB read misses
system.cpu.dtb.write_accesses                21325609                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    23160677                       # DTB write hits
system.cpu.dtb.write_misses                      8404                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              151607                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          489809514                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          89745734                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         24166029                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       171712020                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.977215                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                85994252                       # ITB accesses
system.cpu.itb.fetch_acv                         4770                       # ITB acv
system.cpu.itb.fetch_hits                    85970091                       # ITB hits
system.cpu.itb.fetch_misses                     24161                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   852      2.02%      2.02% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.01%      2.03% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15399     36.52%     38.56% # number of callpals executed
system.cpu.kern.callpal::rdps                    1332      3.16%     41.72% # number of callpals executed
system.cpu.kern.callpal::rti                     2551      6.05%     47.77% # number of callpals executed
system.cpu.kern.callpal::callsys                  931      2.21%     49.97% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.01%     49.99% # number of callpals executed
system.cpu.kern.callpal::rdunique               21087     50.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  42164                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      82453                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7460     40.84%     40.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     316      1.73%     42.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10490     57.43%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18266                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7460     48.96%     48.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      316      2.07%     51.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7460     48.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15236                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             302046337000     97.80%     97.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               448840000      0.15%     97.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6330304500      2.05%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         308825481500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711153                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.834118                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2525                      
system.cpu.kern.mode_good::user                  2525                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3403                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2525                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.741992                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.851889                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        28715590000      9.30%      9.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         280109891500     90.70%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      852                       # number of times the context was actually changed
system.cpu.numCycles                        617859406                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            21697491      3.59%      3.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               473231423     78.38%     81.97% # Class of committed instruction
system.cpu.op_class_0::IntMult                  76533      0.01%     81.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 70924      0.01%     82.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 18192      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  6064      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::MemRead               85027377     14.08%     96.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23123717      3.83%     99.91% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             23274      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            23144      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::IprAccess               483281      0.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                603781420                       # Class of committed instruction
system.cpu.tickCycles                       446147386                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1613625                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3227250                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1193405                       # Transaction distribution
system.membus.trans_dist::WriteReq                316                       # Transaction distribution
system.membus.trans_dist::WriteResp               316                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       643920                       # Transaction distribution
system.membus.trans_dist::WritebackClean       533039                       # Transaction distribution
system.membus.trans_dist::CleanEvict           436666                       # Transaction distribution
system.membus.trans_dist::ReadExReq            420220                       # Transaction distribution
system.membus.trans_dist::ReadExResp           420220                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         533039                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        660366                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1599117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1599117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3241758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3242390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4841507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     68228992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     68228992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    110368384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    110370912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               178599904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1613941                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000024                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004852                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1613903    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      38      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1613941                       # Request fanout histogram
system.membus.reqLayer0.occupancy              790000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8256932500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy         5753030750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2821935499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       34114496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       69157504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          103272000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     34114496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      34114496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41210880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41210880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          533039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1080586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1613625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       643920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             643920                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         110428022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         223861621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             334289643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    110428022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110428022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      133398892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            133398892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      133398892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        110428022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        223861621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            467688534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1161730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    474554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1053294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000415470500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        69940                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        69939                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4229368                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1092852                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1613625                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1176942                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1613625                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1176942                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  85777                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15212                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             85578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            159205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            105373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             70361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            104702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            149694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             95355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             80534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             86783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             91751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            73095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            69293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            80052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           115686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            81255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            79131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             66892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            128011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            126244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             64447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            62701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            59291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            57073                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17321355500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7639240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             45968505500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11337.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30087.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1162800                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  889679                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1613625                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1176942                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1442167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   82981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  71192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  69963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  69946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  69942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       637112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.177576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.557257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.728670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       222964     35.00%     35.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       176218     27.66%     62.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        84554     13.27%     75.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        42000      6.59%     82.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25821      4.05%     86.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18146      2.85%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18267      2.87%     92.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12139      1.91%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37003      5.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       637112                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        69939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.845394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.971955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.930099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             138      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           8266     11.82%     12.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         47201     67.49%     79.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          7046     10.07%     89.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2972      4.25%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1479      2.11%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           826      1.18%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           561      0.80%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           419      0.60%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           287      0.41%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           189      0.27%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           146      0.21%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           96      0.14%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           86      0.12%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           56      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           49      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           36      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           42      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           13      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            8      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         69939                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        69940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.610609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.583277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.973647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            49142     70.26%     70.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1184      1.69%     71.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17863     25.54%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1289      1.84%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              390      0.56%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               64      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         69940                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               97782272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5489728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74351232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               103272000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75324288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       316.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       240.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    334.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    243.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  308929686000                       # Total gap between requests
system.mem_ctrls.avgGap                     110704.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30371456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     67410816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     74351232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 98311867.408877804875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 218207622.463547974825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 240673626.647030442953                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       533039                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1080586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1176942                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15092578000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  30875927500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7394737907500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28314.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28573.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6283009.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2103351180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1117976640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4834108440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2435719860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24386456640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     104909029530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30284560320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       170071202610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        550.517483                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77769502250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10315760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 220844440750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2445599940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1299882375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6074726280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3628583820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24386456640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     109428547560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      26478650400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       173742447015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.401237                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  67826793750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10315760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 230787149250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 316                       # Transaction distribution
system.iobus.trans_dist::WriteResp                316                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               790000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    308929703000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     87125739                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         87125739                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     87125739                       # number of overall hits
system.cpu.icache.overall_hits::total        87125739                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       533038                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         533038                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       533038                       # number of overall misses
system.cpu.icache.overall_misses::total        533038                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  32604279500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  32604279500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  32604279500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  32604279500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     87658777                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     87658777                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     87658777                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     87658777                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006081                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006081                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006081                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006081                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61166.895231                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61166.895231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61166.895231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61166.895231                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       533039                       # number of writebacks
system.cpu.icache.writebacks::total            533039                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       533038                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       533038                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       533038                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       533038                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  32071240500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  32071240500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  32071240500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  32071240500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006081                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006081                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006081                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006081                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60166.893355                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60166.893355                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60166.893355                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60166.893355                       # average overall mshr miss latency
system.cpu.icache.replacements                 533039                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     87125739                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        87125739                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       533038                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        533038                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  32604279500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  32604279500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     87658777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     87658777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61166.895231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61166.895231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       533038                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       533038                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  32071240500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  32071240500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60166.893355                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60166.893355                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            87856732                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            533551                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            164.664169                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         175850593                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        175850593                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    106777605                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        106777605                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    106777605                       # number of overall hits
system.cpu.dcache.overall_hits::total       106777605                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1575076                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1575076                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1575076                       # number of overall misses
system.cpu.dcache.overall_misses::total       1575076                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  95912657000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  95912657000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  95912657000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  95912657000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108352681                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108352681                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108352681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108352681                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014537                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014537                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014537                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014537                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60893.986703                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60893.986703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60893.986703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60893.986703                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       643920                       # number of writebacks
system.cpu.dcache.writebacks::total            643920                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       499550                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       499550                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       499550                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       499550                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1075526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1075526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1075526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1075526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          316                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          316                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  64448405500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  64448405500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  64448405500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  64448405500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009926                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009926                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009926                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009926                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59922.684807                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59922.684807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59922.684807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59922.684807                       # average overall mshr miss latency
system.cpu.dcache.replacements                1080586                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     84538711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        84538711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       749672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        749672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  46526386000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46526386000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     85288383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     85288383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62062.323256                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62062.323256                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        94349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        94349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       655323                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       655323                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  40108591000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  40108591000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61204.308410                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61204.308410                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     22238894                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       22238894                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       825404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       825404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  49386271000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49386271000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23064298                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23064298                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59832.846703                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59832.846703                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       405201                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       405201                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       420203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       420203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          316                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          316                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24339814500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24339814500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018219                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018219                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57923.942713                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57923.942713                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        65933                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        65933                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5060                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5060                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    346422000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    346422000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        70993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        70993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071275                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071275                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 68462.845850                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68462.845850                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5060                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5060                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    341362000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    341362000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071275                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071275                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 67462.845850                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67462.845850                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        70950                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        70950                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        70950                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        70950                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 308929703000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           108414468                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1081610                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.234343                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          758                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218069834                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218069834                       # Number of data accesses

---------- End Simulation Statistics   ----------
