// Seed: 150329407
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output id_3
);
  assign id_3 = 1'b0;
endmodule
