<?xml version="1.0" encoding="UTF-8" standalone="no"?>
 
<!-- Copyright (C) 2019, Xilinx Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->
<board schema_version="2.2" vendor="xilinx.com" name="zcu216_es" display_name="Zynq UltraScale+ ZCU216-ES Evaluation Platform" url="www.xilinx.com/zcu216" preset_file="preset.xml">
<images>
    <image name="zcu216_board.jpeg" display_name="ZCU216 BOARD" sub_type="board">
      <description>ZCU216 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
	<revision id="0">Rev A</revision>
	<!-- <revision id="1">Rev B</revision> -->
	<!-- <revision id="1">Rev 1.0</revision> -->
  </compatible_board_revisions>
  <file_version>1.2</file_version>
  <description>Zynq UltraScale+ ZCU216-ES Evaluation Platform</description>
  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>
  <jumpers>
  </jumpers>
  <components>   
  
     <component name="part0" display_name="Zynq UltraScale+ ZCU216-ES Evaluation Platform" type="fpga" part_name="xczu49dr-ffvf1760-2-e-es1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com/zcu216">
	 
      <description>FPGA part on the board</description>
	  
      <interfaces>
      
	    <interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="zynq_ultra_ps_e_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0"/>
          </preferred_ips>
        </interface>
		
	    <interface mode="slave" name="default_sysclk_c0_300mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_sysclk_c0_300mhz">
          <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="user_si570_c0_sysclk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_si570_c0_sysclk_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="user_si570_c0_sysclk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_si570_c0_sysclk_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="slave" name="default_sysclk_c1_300mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_sysclk_c1_300mhz">
          <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="user_si570_c1_sysclk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_si570_c1_sysclk_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="user_si570_c1_sysclk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_si570_c1_sysclk_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
 	    <!-- <interface mode="slave" name="default_sysclk2_125mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_sysclk2_125mhz"> -->
          <!-- <parameters> -->
            <!-- <parameter name="frequency" value="125000000"/> -->
          <!-- </parameters> -->
          <!-- <preferred_ips> -->
            <!-- <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/> -->
          <!-- </preferred_ips> -->
          <!-- <port_maps> -->
            <!-- <port_map logical_port="CLK_P" physical_port="clk_125_p" dir="in"> -->
              <!-- <pin_maps> -->
                <!-- <pin_map port_index="0" component_pin="clk_125_p"/> -->
              <!-- </pin_maps> -->
            <!-- </port_map> -->
            <!-- <port_map logical_port="CLK_N" physical_port="clk_125_n" dir="in"> -->
              <!-- <pin_maps> -->
                <!-- <pin_map port_index="0" component_pin="clk_125_n"/> -->
              <!-- </pin_maps> -->
            <!-- </port_map> -->
          <!-- </port_maps> -->
        <!-- </interface> -->

		
	    <!-- <interface mode="slave" name="default_sysclk3_100mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_sysclk3_100mhz"> -->
          <!-- <parameters> -->
            <!-- <parameter name="frequency" value="100000000"/> -->
          <!-- </parameters> -->
          <!-- <preferred_ips> -->
            <!-- <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/> -->
          <!-- </preferred_ips> -->
          <!-- <port_maps> -->
            <!-- <port_map logical_port="CLK_P" physical_port="clk_100_p" dir="in"> -->
              <!-- <pin_maps> -->
                <!-- <pin_map port_index="0" component_pin="clk_100_p"/> -->
              <!-- </pin_maps> -->
            <!-- </port_map> -->
            <!-- <port_map logical_port="CLK_N" physical_port="clk_100_n" dir="in"> -->
              <!-- <pin_maps> -->
                <!-- <pin_map port_index="0" component_pin="clk_100_n"/> -->
              <!-- </pin_maps> -->
            <!-- </port_map> -->
          <!-- </port_maps> -->
        <!-- </interface>		  -->


<!-- 	    <interface mode="slave" name="user_mgt_si570" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="user_mgt_si570">
          <parameters>
            <parameter name="frequency" value="156250000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="user_mgt_si570_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_mgt_si570_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="user_mgt_si570_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_mgt_si570_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> -->			
		

		
	    <interface mode="master" name="uart2_pl" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart2_pl" preset_proc="uart2_PL_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="uart2_PL_TX"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="uart2_PL_RX"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
	    <interface mode="master" name="iic0_pl" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic0_pl">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic0_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC0_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic0_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC0_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic0_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC0_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic0_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC0_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic0_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC0_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic0_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC0_SCL_MAIN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="master" name="iic1_pl" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic1_pl">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic1_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC1_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic1_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC1_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic1_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC1_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic1_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC1_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic1_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC1_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic1_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC1_SCL_MAIN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="master" name="ddr4_sdram_c0" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c0" preset_proc="ddr4_sdram_c0_preset">
          <description>DDR4 board interface, it can use DDR4 controller IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="PAR" physical_port="c0_ddr4_parity" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_parity"/>
              </pin_maps>
            </port_map>			
            <port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_adr13"/>
				<pin_map port_index="14" component_pin="c0_ddr4_adr14"/>
				<pin_map port_index="15" component_pin="c0_ddr4_adr15"/>
				<pin_map port_index="16" component_pin="c0_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_bg0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_bg1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cke"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cs_n0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_cs_n1"/>
				
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1"/>
				<pin_map port_index="2" component_pin="c0_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dm_dbi_n3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="31" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_dq15"/>
				
                <pin_map port_index="16" component_pin="c0_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c0_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c0_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c0_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c0_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c0_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c0_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c0_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c0_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c0_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c0_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c0_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c0_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c0_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c0_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c0_ddr4_dq31"/>				
              </pin_maps>
            </port_map>
			
            <port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs0_c"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs1_c"/>
				<pin_map port_index="2" component_pin="c0_ddr4_dqs2_c"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dqs3_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs0_t"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs1_t"/>
				<pin_map port_index="2" component_pin="c0_ddr4_dqs2_t"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dqs3_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_odt"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		<interface mode="master" name="ddr4_sdram_c1" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c1" preset_proc="ddr4_sdram_c1_preset">
          <description>DDR4 board interface, it can use DDR4 controller IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c1_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="PAR" physical_port="c1_ddr4_parity" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_parity"/>
              </pin_maps>
            </port_map>	
            <port_map logical_port="ADR" physical_port="c1_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_adr13"/>
				<pin_map port_index="14" component_pin="c1_ddr4_adr14"/>
				<pin_map port_index="15" component_pin="c1_ddr4_adr15"/>
				<pin_map port_index="16" component_pin="c1_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c1_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c1_ddr4_bg" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_bg0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_bg1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c1_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c1_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c1_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cke"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c1_ddr4_cs_n" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cs_n0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_cs_n1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c1_ddr4_dm_dbi_n" dir="inout" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dm_dbi_n1"/>
				<pin_map port_index="2" component_pin="c1_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dm_dbi_n3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c1_ddr4_dq" dir="inout" left="31" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_dq15"/>
				
                <pin_map port_index="16" component_pin="c1_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c1_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c1_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c1_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c1_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c1_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c1_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c1_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c1_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c1_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c1_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c1_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c1_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c1_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c1_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c1_ddr4_dq31"/>				
              </pin_maps>
            </port_map>
			
            <port_map logical_port="DQS_C" physical_port="c1_ddr4_dqs_c" dir="inout" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs0_c"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs1_c"/>
				<pin_map port_index="2" component_pin="c1_ddr4_dqs2_c"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs3_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c1_ddr4_dqs_t" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs0_t"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs1_t"/>
				<pin_map port_index="2" component_pin="c1_ddr4_dqs2_t"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs3_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c1_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_odt"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c1_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
	    <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <parameters>
            <parameter name="rst_polarity" value="1"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="reset" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CPU_RESET"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
	    <interface mode="master" name="dip_switches_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_8bits" preset_proc="dip_switches_8bits_preset">
          <description>8-position user DIP Switch</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="dip_switches_tri_i" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_DIP_SW0"/>
                <pin_map port_index="1" component_pin="GPIO_DIP_SW1"/>
                <pin_map port_index="2" component_pin="GPIO_DIP_SW2"/>
                <pin_map port_index="3" component_pin="GPIO_DIP_SW3"/>
				<pin_map port_index="4" component_pin="GPIO_DIP_SW4"/>
                <pin_map port_index="5" component_pin="GPIO_DIP_SW5"/>
                <pin_map port_index="6" component_pin="GPIO_DIP_SW6"/>
                <pin_map port_index="7" component_pin="GPIO_DIP_SW7"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="master" name="led_r_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_r_8bits" preset_proc="led_r_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_r_8bits_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="RGB_R_LED_0"/>
                <pin_map port_index="1" component_pin="RGB_R_LED_1"/>
                <pin_map port_index="2" component_pin="RGB_R_LED_2"/>
                <pin_map port_index="3" component_pin="RGB_R_LED_3"/>
				<pin_map port_index="4" component_pin="RGB_R_LED_4"/>
                <pin_map port_index="5" component_pin="RGB_R_LED_5"/>
                <pin_map port_index="6" component_pin="RGB_R_LED_6"/>
                <pin_map port_index="7" component_pin="RGB_R_LED_7"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="master" name="led_g_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_g_8bits" preset_proc="led_g_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_g_8bits_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="RGB_G_LED_0"/>
                <pin_map port_index="1" component_pin="RGB_G_LED_1"/>
                <pin_map port_index="2" component_pin="RGB_G_LED_2"/>
                <pin_map port_index="3" component_pin="RGB_G_LED_3"/>
				<pin_map port_index="4" component_pin="RGB_G_LED_4"/>
                <pin_map port_index="5" component_pin="RGB_G_LED_5"/>
                <pin_map port_index="6" component_pin="RGB_G_LED_6"/>
                <pin_map port_index="7" component_pin="RGB_G_LED_7"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="master" name="led_b_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_b_8bits" preset_proc="led_b_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_b_8bits_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="RGB_B_LED_0"/>
                <pin_map port_index="1" component_pin="RGB_B_LED_1"/>
                <pin_map port_index="2" component_pin="RGB_B_LED_2"/>
                <pin_map port_index="3" component_pin="RGB_B_LED_3"/>
				<pin_map port_index="4" component_pin="RGB_B_LED_4"/>
                <pin_map port_index="5" component_pin="RGB_B_LED_5"/>
                <pin_map port_index="6" component_pin="RGB_B_LED_6"/>
                <pin_map port_index="7" component_pin="RGB_B_LED_7"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits" preset_proc="push_buttons_5bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri" dir="in" left="4" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_SW_C"/>
                <pin_map port_index="1" component_pin="GPIO_SW_W"/>
                <pin_map port_index="2" component_pin="GPIO_SW_S"/>
                <pin_map port_index="3" component_pin="GPIO_SW_E"/>
                <pin_map port_index="4" component_pin="GPIO_SW_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

	   
	<!-- SFP interface	 -->
		
	<!-- <interface mode="master" name="sfp0_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="sfp" preset_proc="sfp0_1x_preset"> -->
		<!-- <description>1-lane GT interface over SFP</description> -->
		<!-- <preferred_ips> -->
			<!-- <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/> -->
		<!-- </preferred_ips> -->
			<!-- <port_maps> -->
				<!-- <port_map logical_port="GTX_N" physical_port="sfp0_txn1" dir="out"> -->
					<!-- <pin_maps> -->
						<!-- <pin_map port_index="0" component_pin="sfp0_TX_N0"/> -->
					<!-- </pin_maps> -->
				<!-- </port_map> -->
				<!-- <port_map logical_port="GTX_P" physical_port="sfp0_txp1" dir="out"> -->
					<!-- <pin_maps> -->
						<!-- <pin_map port_index="0" component_pin="sfp0_TX_P0"/> -->
					<!-- </pin_maps> -->
				<!-- </port_map> -->
				<!-- <port_map logical_port="GRX_N" physical_port="sfp0_rxn1" dir="in"> -->
					<!-- <pin_maps> -->
						<!-- <pin_map port_index="0" component_pin="sfp0_RX_N0"/> -->
					<!-- </pin_maps> -->
				<!-- </port_map> -->
				<!-- <port_map logical_port="GRX_P" physical_port="sfp0_rxp1" dir="in"> -->
					<!-- <pin_maps> -->
						<!-- <pin_map port_index="0" component_pin="sfp0_RX_P0"/> -->
					<!-- </pin_maps> -->
				<!-- </port_map>  -->
			<!-- </port_maps> -->
          <!-- <parameters> -->
				<!-- <parameter name="gt_loc" value="" /> -->
          <!-- </parameters> -->
        <!-- </interface> -->
		
	<!-- <interface mode="master" name="sfp1_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="sfp" preset_proc="sfp1_1x_preset"> -->
		<!-- <description>1-lane GT interface over SFP</description> -->
		<!-- <preferred_ips> -->
			<!-- <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/> -->
		<!-- </preferred_ips> -->
			<!-- <port_maps> -->
				<!-- <port_map logical_port="GTX_N" physical_port="sfp1_txn1" dir="out"> -->
					<!-- <pin_maps> -->
						<!-- <pin_map port_index="0" component_pin="sfp1_TX_N0"/> -->
					<!-- </pin_maps> -->
				<!-- </port_map> -->
				<!-- <port_map logical_port="GTX_P" physical_port="sfp1_txp1" dir="out"> -->
					<!-- <pin_maps> -->
						<!-- <pin_map port_index="0" component_pin="sfp1_TX_P0"/> -->
					<!-- </pin_maps> -->
				<!-- </port_map> -->
				<!-- <port_map logical_port="GRX_N" physical_port="sfp1_rxn1" dir="in"> -->
					<!-- <pin_maps> -->
						<!-- <pin_map port_index="0" component_pin="sfp1_RX_N0"/> -->
					<!-- </pin_maps> -->
				<!-- </port_map> -->
				<!-- <port_map logical_port="GRX_P" physical_port="sfp1_rxp1" dir="in"> -->
					<!-- <pin_maps> -->
						<!-- <pin_map port_index="0" component_pin="sfp1_RX_P0"/> -->
					<!-- </pin_maps> -->
				<!-- </port_map>  -->
			<!-- </port_maps> -->
          <!-- <parameters> -->
				<!-- <parameter name="gt_loc" value="" /> -->
          <!-- </parameters> -->
        <!-- </interface>	 -->

	<interface mode="master" name="sfp2_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="sfp" preset_proc="sfp2_1x_preset">
		<description>1-lane GT interface over SFP</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		</preferred_ips>
			<port_maps>
				<port_map logical_port="GTX_N" physical_port="sfp2_txn1" dir="out">
					<pin_maps>
						<pin_map port_index="0" component_pin="sfp2_TX_N0"/>
					</pin_maps>
				</port_map>
				<port_map logical_port="GTX_P" physical_port="sfp2_txp1" dir="out">
					<pin_maps>
						<pin_map port_index="0" component_pin="sfp2_TX_P0"/>
					</pin_maps>
				</port_map>
				<port_map logical_port="GRX_N" physical_port="sfp2_rxn1" dir="in">
					<pin_maps>
						<pin_map port_index="0" component_pin="sfp2_RX_N0"/>
					</pin_maps>
				</port_map>
				<port_map logical_port="GRX_P" physical_port="sfp2_rxp1" dir="in">
					<pin_maps>
						<pin_map port_index="0" component_pin="sfp2_RX_P0"/>
					</pin_maps>
				</port_map> 
			</port_maps>
          <parameters>
				<parameter name="gt_loc" value="" />
          </parameters>
        </interface>	

	<interface mode="master" name="sfp3_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="sfp" preset_proc="sfp3_1x_preset">
		<description>1-lane GT interface over SFP</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
		</preferred_ips>
			<port_maps>
				<port_map logical_port="GTX_N" physical_port="sfp3_txn1" dir="out">
					<pin_maps>
						<pin_map port_index="0" component_pin="sfp3_TX_N0"/>
					</pin_maps>
				</port_map>
				<port_map logical_port="GTX_P" physical_port="sfp3_txp1" dir="out">
					<pin_maps>
						<pin_map port_index="0" component_pin="sfp3_TX_P0"/>
					</pin_maps>
				</port_map>
				<port_map logical_port="GRX_N" physical_port="sfp3_rxn1" dir="in">
					<pin_maps>
						<pin_map port_index="0" component_pin="sfp3_RX_N0"/>
					</pin_maps>
				</port_map>
				<port_map logical_port="GRX_P" physical_port="sfp3_rxp1" dir="in">
					<pin_maps>
						<pin_map port_index="0" component_pin="sfp3_RX_P0"/>
					</pin_maps>
				</port_map> 
			</port_maps>
          <parameters>
				<parameter name="gt_loc" value="" />
          </parameters>
        </interface>	

	    <interface mode="slave" name="user_mgt_si570_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sfp">
          <parameters>
            <parameter name="frequency" value="156250000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<!-- <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/> -->
			<!-- <preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/> -->
			<!-- <preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/> -->
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="user_mgt_si570_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_mgt_si570_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="user_mgt_si570_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_mgt_si570_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>	   

    </interfaces>	
	
    </component>
	
    <component name="ps8_fixedio" display_name="PS8 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>

	<component name="default_sysclk_c0_300mhz" display_name="300 MHZ sysclk C0" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI570" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>SI570 based User programmable differential 300 MHz Clock. Can be used for DDR4 input system clock</description>
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
    </component>

	<component name="default_sysclk_c1_300mhz" display_name="300 MHZ sysclk C1" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI570" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>SI570 based User programmable differential 300 MHz Clock. Can be used for DDR4 input system clock</description>
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
    </component>	
	
 	<!-- <component name="default_sysclk2_125mhz" display_name="125 MHZ LVDS clk" type="chip"  sub_type="system_clock"  major_group="Clock Sources" part_name="SI5341B" vendor="Silicon Labs" spec_url="www.silabs.com"> -->
      <!-- <description>PL HP Bank GC input with external termination</description> -->
      <!-- <parameters> -->
        <!-- <parameter name="frequency" value="125000000"/> -->
      <!-- </parameters> -->
    <!-- </component> -->

	<!-- <component name="default_sysclk3_100mhz" display_name="100 MHZ LVDS clk" type="chip"  sub_type="system_clock"  major_group="Clock Sources" part_name="SI5341B" vendor="Silicon Labs" spec_url="www.silabs.com"> -->
      <!-- <description>PL HP Bank GC input with external termination</description> -->
      <!-- <parameters> -->
        <!-- <parameter name="frequency" value="100000000"/> -->
      <!-- </parameters> -->
    <!-- </component>  -->


<!-- 	<component name="user_mgt_si570" display_name="156.25 MHZ MGT clk" type="chip" sub_type="mgt_clock"  major_group="Clock Sources" part_name="SI5341B" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>Programmable GTY REF CLOCK with 156.25MHz default frequency</description>
      <parameters>
        <parameter name="frequency" value="156250000"/>
      </parameters>
    </component> -->	
		

    <component name="uart2_pl" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="FT4232HL_LQFP64" vendor="FTDI">
      <description>PL UART </description>
      <pins>
        <pin index="0" name="rs232_uart_USB_TX" iostandard="LVCMOS18"/>
        <pin index="1" name="rs232_uart_USB_RX" iostandard="LVCMOS18"/>
      </pins>
    </component>
	
	<component name="iic0_pl" display_name="PL IIC0" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>PL I2C0</description>
    </component>
	
    <component name="iic1_pl" display_name="PL IIC1" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>PL I2C1</description>
    </component>
	
    <component name="ddr4_sdram_c0" display_name="DDR4 SDRAM C0" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A1G8WE-075E" vendor="Micron" spec_url="https://www.micron.com/parts/dram/ddr4-sdram/mt40a512m16jy-075e-ait">
      <description>8Gb DDR4 SDRAM memory SODIMM</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="8Gb"/>
      </parameters>
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram_c0" display_name="ddr4_sdram_c0">
          <interfaces>
            <interface name="ddr4_sdram_c0"/>
			<interface name="default_sysclk_c0_300mhz" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
	  
    </component>
	
    <component name="ddr4_sdram_c1" display_name="DDR4 SDRAM C1" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A1G8WE-075E" vendor="Micron" spec_url="https://www.micron.com/parts/dram/ddr4-sdram/mt40a512m16jy-075e-ait">
      <description>8Gb DDR4 SDRAM memory SODIMM</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="8Gb"/>
      </parameters>
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram_c1" display_name="ddr4_sdram_c1">
          <interfaces>
            <interface name="ddr4_sdram_c1"/>
			<interface name="default_sysclk_c1_300mhz" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
	  
    </component>
	
    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset" part_name="TCA9548APWR" vendor="TI">
      <description>CPU Reset Push Button, Active High</description>
    </component>
	
    <component name="dip_switches_8bits" display_name="DIP switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="SDA08H1SBD" vendor="CandK" spec_url="www.ck-components.com">
      <description>DIP Switches 7 to 0</description>
    </component>

    <component name="led_r_8bits" display_name="LED_R" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>RGB_R LEDs, 7 to 0, Active High</description>
    </component>
	
    <component name="led_g_8bits" display_name="LED_G" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>RGB_G LEDs, 7 to 0, Active High</description>
    </component>	

    <component name="led_b_8bits" display_name="LED_B" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>RGB_B LEDs, 7 to 0, Active High</description>
    </component>

    <component name="push_buttons_5bits" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output" part_name="TL3301EF100QG" vendor="ESwitch">
      <description>Push Buttons, C W E S N, Active High</description>
    </component>
	
	<component name="sfp" display_name="SFP Connector" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
       <description>SFP Connector</description>
      
		<component_modes>
			<!-- <component_mode name="sfp0_1x" display_name="sfp0_1x"> -->
			<!-- <interfaces> -->
				<!-- <interface name="sfp0_1x"/> -->
				<!-- <interface name="user_mgt_si570_clock" optional="true"/> -->
			<!-- </interfaces> -->
			<!-- <preferred_ips> -->
				<!-- <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/> -->
			<!-- </preferred_ips> -->
			<!-- </component_mode> -->
			<!-- <component_mode name="sfp1_1x" display_name="sfp1_1x"> -->
			<!-- <interfaces> -->
				<!-- <interface name="sfp1_1x"/> -->
				<!-- <interface name="user_mgt_si570_clock" optional="true"/> -->
			<!-- </interfaces> -->
			<!-- <preferred_ips> -->
				<!-- <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/> -->
			<!-- </preferred_ips> -->
			<!-- </component_mode> -->
			<component_mode name="sfp2_1x" display_name="sfp2_1x">
			<interfaces>
				<interface name="sfp2_1x"/>
				<interface name="user_mgt_si570_clock" optional="true"/>
			</interfaces>
			<preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			</preferred_ips>
			</component_mode>
			<component_mode name="sfp3_1x" display_name="sfp3_1x">
			<interfaces>
				<interface name="sfp3_1x"/>
				<interface name="user_mgt_si570_clock" optional="true"/>
			</interfaces>
			<preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			</preferred_ips>
			</component_mode>			
			
		</component_modes>
	</component> 	
	
    </components>
	
  <jtag_chains>
  
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  
  <connections>
  
	<connection name="part0_uart2_pl" component1="part0" component2="uart2_pl">
      <connection_map name="part0_rs232_uart_1" typical_delay="5" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	<connection name="part0_iic0_pl" component1="part0" component2="iic0_pl">
      <connection_map name="part0_iic0_pl" typical_delay="5" c1_st_index="2" c1_end_index="3" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	<connection name="part0_iic1_pl" component1="part0" component2="iic1_pl">
      <connection_map name="part0_iic1_pl" typical_delay="5" c1_st_index="4" c1_end_index="5" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
    <connection name="part0_c0_ddr_sdram" component1="part0" component2="ddr4_sdram_c0">
      <connection_map name="part0_c0_ddr_sdram_pl" typical_delay="5" c1_st_index="6" c1_end_index="79" c2_st_index="0" c2_end_index="73"/>
    </connection>

    <connection name="part0_c1_ddr_sdram" component1="part0" component2="ddr4_sdram_c1">
      <connection_map name="part0_c1_ddr_sdram_pl" typical_delay="5" c1_st_index="80" c1_end_index="153" c2_st_index="0" c2_end_index="73"/>
    </connection>	

    <connection name="part0_dip_switches_8bits" component1="part0" component2="dip_switches_8bits">
      <connection_map name="part0_dip_switches_8bits_1" typical_delay="5" c1_st_index="170" c1_end_index="177" c2_st_index="0" c2_end_index="7"/>
    </connection>
	
    <connection name="part0_led_r_8bits" component1="part0" component2="led_r_8bits">
      <connection_map name="part0_led_r_8bits_1" typical_delay="5" c1_st_index="220" c1_end_index="227" c2_st_index="0" c2_end_index="7"/>
    </connection>

    <connection name="part0_led_g_8bits" component1="part0" component2="led_g_8bits">
      <connection_map name="part0_led_g_8bits_1" typical_delay="5" c1_st_index="228" c1_end_index="235" c2_st_index="0" c2_end_index="7"/>
    </connection>
	
    <connection name="part0_led_b_8bits" component1="part0" component2="led_b_8bits">
      <connection_map name="part0_led_b_8bits_1" typical_delay="5" c1_st_index="236" c1_end_index="243" c2_st_index="0" c2_end_index="7"/>
    </connection>
	
    <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
      <connection_map name="part0_push_buttons_5bits_1" typical_delay="5" c1_st_index="190" c1_end_index="194" c2_st_index="0" c2_end_index="4"/>
    </connection>
	

    <connection name="part0_reset" component1="part0" component2="reset">
      <connection_map name="part0_reset_1" typical_delay="5" c1_st_index="200" c1_end_index="200" component2="reset" c2_st_index="0" c2_end_index="0"/>
    </connection>
	
    <connection name="part0_default_sysclk_c0_300mhz" component1="part0" component2="default_sysclk_c0_300mhz">
      <connection_map name="part0_default_sysclk_c0_300mhz_1" typical_delay="5" c1_st_index="201" c1_end_index="202" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_default_sysclk_c1_300mhz" component1="part0" component2="default_sysclk_c1_300mhz">
      <connection_map name="part0_default_sysclk_c1_300mhz_1" typical_delay="5" c1_st_index="203" c1_end_index="204" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	<connection name="part0_sfp_gt" component1="part0" component2="sfp">
		<connection_map name="part0_sfp" typical_delay="5" c1_st_index="275" c1_end_index="292" c2_st_index="0" c2_end_index="17"/>
	</connection>	
	
	<!-- <connection name="part0_default_sysclk2_125mhz" component1="part0" component2="default_sysclk2_125mhz"> -->
      <!-- <connection_map name="part0_default_sysclk2_125mhz_1" typical_delay="5" c1_st_index="205" c1_end_index="206" c2_st_index="0" c2_end_index="1"/> -->
    <!-- </connection> -->
	
	<!-- <connection name="part0_default_sysclk3_100mhz" component1="part0" component2="default_sysclk3_100mhz"> -->
      <!-- <connection_map name="part0_default_sysclk3_100mhz_1" typical_delay="5" c1_st_index="207" c1_end_index="208" c2_st_index="0" c2_end_index="1"/> -->
    <!-- </connection> -->
	
<!-- 	<connection name="part0_user_mgt_si570" component1="part0" component2="user_mgt_si570">
      <connection_map name="part0_user_mgt_si570_1" typical_delay="5" c1_st_index="167" c1_end_index="168" c2_st_index="0" c2_end_index="1"/>
    </connection>  -->   	
		
	
  </connections>
  
<ip_associated_rules>
  <ip_associated_rule name="default">
  
    <ip vendor="xilinx.com" library="ip" name="ddr4" version="*" ip_interface="C0_SYS_CLK">
      <associated_board_interfaces>
			<associated_board_interface name="default_sysclk_c0_300mhz" order="0"/>
			<associated_board_interface name="default_sysclk_c1_300mhz" order="1"/> 
      </associated_board_interfaces>
    </ip>
	<ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_serial_port">
        <associated_board_interfaces>
		  <!-- <associated_board_interface name="sfp0_1x" order="0"/>  -->
          <!-- <associated_board_interface name="sfp1_1x" order="1"/>  -->
          <associated_board_interface name="sfp2_1x" order="0"/> 
          <associated_board_interface name="sfp3_1x" order="1"/> 
        </associated_board_interfaces>
     </ip>	
	<ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_ref_clk">
        <associated_board_interfaces>
          <associated_board_interface name="user_mgt_si570_clock" order="0"/> 
        </associated_board_interfaces>
    </ip>

  </ip_associated_rule>
</ip_associated_rules>
</board>

