entity CKT1 is
  port(A: in bit_vector(3 downto 0);
       S: out bit_vector(1 downto 0));
end CKT1;

architecture circuit of CKT1 is
  begin
    S <= ((A[3] OR A[2]) XOR (A[3] OR (A[2] XOR A[1])));
    S <= ((A[0] AND (A[2] XOR A[1])) OR (A[3] OR (A[2] XOR A[1]))); 
end circuit;

