// Seed: 3312677579
module module_0 (
    output uwire id_0,
    input  tri0  id_1,
    output wor   id_2
);
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    output wor   id_2
);
  logic [7:0] id_4;
  logic [7:0] id_5, id_6, id_7;
  id_8(
      id_4, id_5
  );
  assign id_6 = id_6;
  wire id_9;
  always id_2 -= id_4[1];
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1
  );
endmodule
module module_2 (
    input  supply0 id_0,
    output supply1 id_1
);
  wire id_3, id_4, id_5, id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
