<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2022.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>7.122</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>7.122</CP_FINAL>
  <CP_ROUTE>7.122</CP_ROUTE>
  <CP_SYNTH>5.046</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>2.878</SLACK_FINAL>
  <SLACK_ROUTE>2.878</SLACK_ROUTE>
  <SLACK_SYNTH>4.954</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>2.878</WNS_FINAL>
  <WNS_ROUTE>2.878</WNS_ROUTE>
  <WNS_SYNTH>4.954</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>251</BRAM>
    <CLB>3172</CLB>
    <DSP>64</DSP>
    <FF>13467</FF>
    <LATCH>0</LATCH>
    <LUT>15822</LUT>
    <SRL>1025</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>288</BRAM>
    <CLB>14640</CLB>
    <DSP>1248</DSP>
    <FF>234240</FF>
    <LUT>117120</LUT>
    <URAM>64</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="activation_accelerator" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="15">compute_rows_U0 config_r_c_U control_s_axi_U entry_proc_U0 gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U load_rows_U0 out_r_c_U s_in0_U s_in1_U s_out_U start_for_compute_rows_U0_U start_for_store_rows_U0_U store_rows_U0</SubModules>
    <Resources BRAM="251" DSP="64" FF="13467" LUT="15822" LogicLUT="14797" RAMB18="165" RAMB36="43" SRL="1025"/>
    <LocalResources FF="2" LUT="2" SRL="2"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_compute_rows">
    <SubModules count="183">fadd_32ns_32ns_32_4_no_dsp_1_U1276 faddfsub_32ns_32ns_32_4_full_dsp_1_U1268 faddfsub_32ns_32ns_32_4_full_dsp_1_U1272 faddfsub_32ns_32ns_32_4_full_dsp_1_U1273 faddfsub_32ns_32ns_32_4_full_dsp_1_U1274 faddfsub_32ns_32ns_32_4_full_dsp_1_U1275 fdiv_32ns_32ns_32_9_no_dsp_1_U1270 fexp_32ns_32ns_32_8_full_dsp_1_U1271 fmul_32ns_32ns_32_3_max_dsp_1_U1269 grp_compute_rows_Pipeline_PK_W_fu_1713 grp_compute_rows_Pipeline_UNPK_W_fu_787 grp_compute_rows_Pipeline_add_loop3_fu_1513 grp_compute_rows_Pipeline_add_loop4_fu_1613 grp_compute_rows_Pipeline_add_loop_fu_1413 grp_compute_rows_Pipeline_convert_loop1_fu_927 grp_compute_rows_Pipeline_convert_loop_fu_859 grp_compute_rows_Pipeline_silu_loop2_fu_995 grp_compute_rows_Pipeline_silu_loop_fu_1345 grp_compute_rows_Pipeline_smx_0_fu_1063 grp_compute_rows_Pipeline_smx_1_fu_1101 grp_compute_rows_Pipeline_smx_2_fu_1139 grp_float_layernorm_fu_1277 grp_float_rmsnorm_fu_1209 tile0_V_32_U tile0_V_33_U tile0_V_34_U tile0_V_35_U tile0_V_36_U tile0_V_37_U tile0_V_38_U tile0_V_39_U tile0_V_40_U tile0_V_41_U tile0_V_42_U tile0_V_43_U tile0_V_44_U tile0_V_45_U tile0_V_46_U tile0_V_47_U tile0_V_48_U tile0_V_49_U tile0_V_50_U tile0_V_51_U tile0_V_52_U tile0_V_53_U tile0_V_54_U tile0_V_55_U tile0_V_56_U tile0_V_57_U tile0_V_58_U tile0_V_59_U tile0_V_60_U tile0_V_61_U tile0_V_62_U tile0_V_U tile1_V_32_U tile1_V_33_U tile1_V_34_U tile1_V_35_U tile1_V_36_U tile1_V_37_U tile1_V_38_U tile1_V_39_U tile1_V_40_U tile1_V_41_U tile1_V_42_U tile1_V_43_U tile1_V_44_U tile1_V_45_U tile1_V_46_U tile1_V_47_U tile1_V_48_U tile1_V_49_U tile1_V_50_U tile1_V_51_U tile1_V_52_U tile1_V_53_U tile1_V_54_U tile1_V_55_U tile1_V_56_U tile1_V_57_U tile1_V_58_U tile1_V_59_U tile1_V_60_U tile1_V_61_U tile1_V_62_U tile1_V_U tile2_V_32_U tile2_V_33_U tile2_V_34_U tile2_V_35_U tile2_V_36_U tile2_V_37_U tile2_V_38_U tile2_V_39_U tile2_V_40_U tile2_V_41_U tile2_V_42_U tile2_V_43_U tile2_V_44_U tile2_V_45_U tile2_V_46_U tile2_V_47_U tile2_V_48_U tile2_V_49_U tile2_V_50_U tile2_V_51_U tile2_V_52_U tile2_V_53_U tile2_V_54_U tile2_V_55_U tile2_V_56_U tile2_V_57_U tile2_V_58_U tile2_V_59_U tile2_V_60_U tile2_V_61_U tile2_V_62_U tile2_V_U xt_32_U xt_33_U xt_34_U xt_35_U xt_36_U xt_37_U xt_38_U xt_39_U xt_40_U xt_41_U xt_42_U xt_43_U xt_44_U xt_45_U xt_46_U xt_47_U xt_48_U xt_49_U xt_50_U xt_51_U xt_52_U xt_53_U xt_54_U xt_55_U xt_56_U xt_57_U xt_58_U xt_59_U xt_60_U xt_61_U xt_62_U xt_U yt_32_U yt_33_U yt_34_U yt_35_U yt_36_U yt_37_U yt_38_U yt_39_U yt_40_U yt_41_U yt_42_U yt_43_U yt_44_U yt_45_U yt_46_U yt_47_U yt_48_U yt_49_U yt_50_U yt_51_U yt_52_U yt_53_U yt_54_U yt_55_U yt_56_U yt_57_U yt_58_U yt_59_U yt_60_U yt_61_U yt_62_U yt_U</SubModules>
    <Resources BRAM="160" DSP="64" FF="8108" LUT="12233" LogicLUT="11976" RAMB18="160" SRL="257"/>
    <LocalResources FF="147" LUT="27" LogicLUT="27"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/fadd_32ns_32ns_32_4_no_dsp_1_U1276" BINDMODULE="activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1">
    <Resources FF="136" LUT="334" LogicLUT="334"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1268" BINDMODULE="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="200" LUT="177" LogicLUT="177"/>
    <LocalResources FF="65" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1272" BINDMODULE="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="200" LUT="174" LogicLUT="174"/>
    <LocalResources FF="65"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1273" BINDMODULE="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="199" LUT="174" LogicLUT="174"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1274" BINDMODULE="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="200" LUT="174" LogicLUT="174"/>
    <LocalResources FF="65"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1275" BINDMODULE="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="199" LUT="174" LogicLUT="174"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1270" BINDMODULE="activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1">
    <Resources FF="382" LUT="779" LogicLUT="748" SRL="31"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1271" BINDMODULE="activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1">
    <Resources DSP="7" FF="238" LUT="690" LogicLUT="678" SRL="12"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1269" BINDMODULE="activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="96" LUT="77" LogicLUT="77"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_PK_W_fu_1713" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_Pipeline_PK_W">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="8" LUT="21" LogicLUT="21"/>
    <LocalResources FF="6" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_PK_W_fu_1713/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_PK_W.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_UNPK_W_fu_787" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_Pipeline_UNPK_W">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="18" LUT="17" LogicLUT="17"/>
    <LocalResources FF="16" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_UNPK_W_fu_787/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_UNPK_W.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_add_loop3_fu_1513" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_Pipeline_add_loop3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="71" LUT="367" LogicLUT="355" SRL="12"/>
    <LocalResources FF="69" LUT="342" LogicLUT="330" SRL="12"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_add_loop3_fu_1513/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_add_loop3.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="25" LogicLUT="25"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_add_loop4_fu_1613" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_Pipeline_add_loop4">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="85" LUT="499" LogicLUT="487" SRL="12"/>
    <LocalResources FF="83" LUT="464" LogicLUT="452" SRL="12"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_add_loop4_fu_1613/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_add_loop4.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="35" LogicLUT="35"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_add_loop_fu_1413" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_Pipeline_add_loop">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="70" LUT="402" LogicLUT="390" SRL="12"/>
    <LocalResources FF="68" LUT="382" LogicLUT="370" SRL="12"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_add_loop_fu_1413/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_add_loop.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_927" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_Pipeline_convert_loop1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="23" LUT="185" LogicLUT="185"/>
    <LocalResources FF="21" LUT="169" LogicLUT="169"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop1_fu_927/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_convert_loop1.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_Pipeline_convert_loop">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="23" LUT="185" LogicLUT="185"/>
    <LocalResources FF="21" LUT="165" LogicLUT="165"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_convert_loop.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop2_fu_995" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_Pipeline_silu_loop2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="92" LUT="267" LogicLUT="239" SRL="28"/>
    <LocalResources FF="90" LUT="239" LogicLUT="211" SRL="28"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop2_fu_995/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_silu_loop2.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="28" LogicLUT="28"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop_fu_1345" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_Pipeline_silu_loop">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="52" LUT="337" LogicLUT="309" SRL="28"/>
    <LocalResources FF="50" LUT="300" LogicLUT="272" SRL="28"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_silu_loop_fu_1345/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_silu_loop.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="37" LogicLUT="37"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_0_fu_1063" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_Pipeline_smx_0">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="34" LUT="210" LogicLUT="210"/>
    <LocalResources FF="32" LUT="173" LogicLUT="173"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_0_fu_1063/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_smx_0.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="37" LogicLUT="37"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1101" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_Pipeline_smx_1">
    <SubModules count="11">fexp_32ns_32ns_32_8_full_dsp_1_U267 fexp_32ns_32ns_32_8_full_dsp_1_U268 flow_control_loop_pipe_sequential_init_U mux_255_32_1_1_U269 mux_255_32_1_1_U270 mux_255_32_1_1_U271 mux_255_32_1_1_U272 mux_255_32_1_1_U273 mux_255_32_1_1_U274 mux_255_32_1_1_U275 mux_255_32_1_1_U276</SubModules>
    <Resources DSP="14" FF="1424" LUT="2014" LogicLUT="1989" SRL="25"/>
    <LocalResources FF="946" LUT="440" LogicLUT="439" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1101/fexp_32ns_32ns_32_8_full_dsp_1_U267" BINDMODULE="activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_smx_1.v" ORIG_REF_NAME="activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1">
    <Resources DSP="7" FF="238" LUT="722" LogicLUT="710" SRL="12"/>
    <LocalResources FF="32" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1101/fexp_32ns_32ns_32_8_full_dsp_1_U268" BINDMODULE="activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_smx_1.v" ORIG_REF_NAME="activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1">
    <Resources DSP="7" FF="238" LUT="706" LogicLUT="694" SRL="12"/>
    <LocalResources FF="32" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1101/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_smx_1.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1101/mux_255_32_1_1_U269" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_smx_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1101/mux_255_32_1_1_U270" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_smx_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1101/mux_255_32_1_1_U271" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_smx_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1101/mux_255_32_1_1_U272" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_smx_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1101/mux_255_32_1_1_U273" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_smx_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1101/mux_255_32_1_1_U274" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_smx_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1101/mux_255_32_1_1_U275" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_smx_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_1_fu_1101/mux_255_32_1_1_U276" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_smx_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1139" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_Pipeline_smx_2">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_325_32_1_1_U315</SubModules>
    <Resources FF="99" LUT="347" LogicLUT="335" SRL="12"/>
    <LocalResources FF="97" LUT="179" LogicLUT="167" SRL="12"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1139/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_smx_2.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_2_fu_1139/mux_325_32_1_1_U315" BINDMODULE="activation_accelerator_mux_325_32_1_1" DEPTH="3" FILE_NAME="activation_accelerator_compute_rows_Pipeline_smx_2.v" ORIG_REF_NAME="activation_accelerator_mux_325_32_1_1">
    <Resources LUT="144" LogicLUT="144"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_float_layernorm">
    <SubModules count="4">frsqrt_32ns_32ns_32_10_full_dsp_1_U732 grp_float_layernorm_Pipeline_layer_loop_0_fu_160 grp_float_layernorm_Pipeline_layer_loop_1_fu_229 grp_float_layernorm_Pipeline_ln_2_fu_299</SubModules>
    <Resources DSP="15" FF="2001" LUT="1952" LogicLUT="1911" SRL="41"/>
    <LocalResources FF="170" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/frsqrt_32ns_32ns_32_10_full_dsp_1_U732" BINDMODULE="activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1" DEPTH="3" FILE_NAME="activation_accelerator_float_layernorm.v" ORIG_REF_NAME="activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1">
    <Resources DSP="9" FF="268" LUT="308" LogicLUT="281" SRL="27"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_0_fu_160" DEPTH="3" FILE_NAME="activation_accelerator_float_layernorm.v" ORIG_REF_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_0">
    <SubModules count="9">flow_control_loop_pipe_sequential_init_U mux_255_32_1_1_U569 mux_255_32_1_1_U570 mux_255_32_1_1_U571 mux_255_32_1_1_U572 mux_255_32_1_1_U573 mux_255_32_1_1_U574 mux_255_32_1_1_U575 mux_255_32_1_1_U576</SubModules>
    <Resources FF="412" LUT="352" LogicLUT="351" SRL="1"/>
    <LocalResources FF="410" LUT="208" LogicLUT="207" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_0_fu_160/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_0.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_0_fu_160/mux_255_32_1_1_U569" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_0_fu_160/mux_255_32_1_1_U570" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_0_fu_160/mux_255_32_1_1_U571" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_0_fu_160/mux_255_32_1_1_U572" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_0_fu_160/mux_255_32_1_1_U573" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_0_fu_160/mux_255_32_1_1_U574" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_0_fu_160/mux_255_32_1_1_U575" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_0_fu_160/mux_255_32_1_1_U576" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229" DEPTH="3" FILE_NAME="activation_accelerator_float_layernorm.v" ORIG_REF_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_1">
    <SubModules count="11">flow_control_loop_pipe_sequential_init_U fmul_32ns_32ns_32_3_max_dsp_1_U617 fmul_32ns_32ns_32_3_max_dsp_1_U618 mux_255_32_1_1_U619 mux_255_32_1_1_U620 mux_255_32_1_1_U621 mux_255_32_1_1_U622 mux_255_32_1_1_U623 mux_255_32_1_1_U624 mux_255_32_1_1_U625 mux_255_32_1_1_U626</SubModules>
    <Resources DSP="6" FF="1068" LUT="857" LogicLUT="856" SRL="1"/>
    <LocalResources FF="942" LUT="566" LogicLUT="565" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_1.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U617" BINDMODULE="activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_1.v" ORIG_REF_NAME="activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="62" LUT="81" LogicLUT="81"/>
    <LocalResources FF="31" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/fmul_32ns_32ns_32_3_max_dsp_1_U618" BINDMODULE="activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_1.v" ORIG_REF_NAME="activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="62" LUT="66" LogicLUT="66"/>
    <LocalResources FF="31" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/mux_255_32_1_1_U619" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/mux_255_32_1_1_U620" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/mux_255_32_1_1_U621" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/mux_255_32_1_1_U622" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/mux_255_32_1_1_U623" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/mux_255_32_1_1_U624" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/mux_255_32_1_1_U625" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_layer_loop_1_fu_229/mux_255_32_1_1_U626" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_layer_loop_1.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_ln_2_fu_299" DEPTH="3" FILE_NAME="activation_accelerator_float_layernorm.v" ORIG_REF_NAME="activation_accelerator_float_layernorm_Pipeline_ln_2">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_325_32_1_1_U663</SubModules>
    <Resources FF="83" LUT="425" LogicLUT="413" SRL="12"/>
    <LocalResources FF="81" LUT="255" LogicLUT="243" SRL="12"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_ln_2_fu_299/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_ln_2.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="26" LogicLUT="26"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_layernorm_fu_1277/grp_float_layernorm_Pipeline_ln_2_fu_299/mux_325_32_1_1_U663" BINDMODULE="activation_accelerator_mux_325_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_layernorm_Pipeline_ln_2.v" ORIG_REF_NAME="activation_accelerator_mux_325_32_1_1">
    <Resources LUT="144" LogicLUT="144"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_float_rmsnorm">
    <SubModules count="5">faddfsub_32ns_32ns_32_4_full_dsp_1_U498 fdiv_32ns_32ns_32_9_no_dsp_1_U500 fmul_32ns_32ns_32_3_max_dsp_1_U499 grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164 grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233</SubModules>
    <Resources DSP="15" FF="2111" LUT="2544" LogicLUT="2500" SRL="44"/>
    <LocalResources FF="226" LUT="39" LogicLUT="39"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/faddfsub_32ns_32ns_32_4_full_dsp_1_U498" BINDMODULE="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1" DEPTH="3" FILE_NAME="activation_accelerator_float_rmsnorm.v" ORIG_REF_NAME="activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="200" LUT="175" LogicLUT="175"/>
    <LocalResources FF="65" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fdiv_32ns_32ns_32_9_no_dsp_1_U500" BINDMODULE="activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1" DEPTH="3" FILE_NAME="activation_accelerator_float_rmsnorm.v" ORIG_REF_NAME="activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1">
    <Resources FF="235" LUT="696" LogicLUT="665" SRL="31"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/fmul_32ns_32ns_32_3_max_dsp_1_U499" BINDMODULE="activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" FILE_NAME="activation_accelerator_float_rmsnorm.v" ORIG_REF_NAME="activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="96" LUT="161" LogicLUT="161"/>
    <LocalResources FF="64" LUT="84" LogicLUT="84"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164" DEPTH="3" FILE_NAME="activation_accelerator_float_rmsnorm.v" ORIG_REF_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0">
    <SubModules count="14">fadd_32ns_32ns_32_4_full_dsp_1_U383 fadd_32ns_32ns_32_4_full_dsp_1_U384 fadd_32ns_32ns_32_4_no_dsp_1_U385 flow_control_loop_pipe_sequential_init_U fmul_32ns_32ns_32_3_max_dsp_1_U387 fmul_32ns_32ns_32_3_max_dsp_1_U388 mux_255_32_1_1_U389 mux_255_32_1_1_U390 mux_255_32_1_1_U391 mux_255_32_1_1_U392 mux_255_32_1_1_U393 mux_255_32_1_1_U394 mux_255_32_1_1_U395 mux_255_32_1_1_U396</SubModules>
    <Resources DSP="10" FF="1286" LUT="1236" LogicLUT="1235" SRL="1"/>
    <LocalResources FF="658" LUT="199" LogicLUT="198" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fadd_32ns_32ns_32_4_full_dsp_1_U383" BINDMODULE="activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0.v" ORIG_REF_NAME="activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="199" LUT="237" LogicLUT="237"/>
    <LocalResources FF="64" LUT="64" LogicLUT="64"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fadd_32ns_32ns_32_4_full_dsp_1_U384" BINDMODULE="activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0.v" ORIG_REF_NAME="activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1">
    <Resources DSP="2" FF="199" LUT="173" LogicLUT="173"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fadd_32ns_32ns_32_4_no_dsp_1_U385" BINDMODULE="activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0.v" ORIG_REF_NAME="activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1">
    <Resources FF="136" LUT="364" LogicLUT="364"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U387" BINDMODULE="activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0.v" ORIG_REF_NAME="activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="46" LUT="61" LogicLUT="61"/>
    <LocalResources FF="15" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/fmul_32ns_32ns_32_3_max_dsp_1_U388" BINDMODULE="activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0.v" ORIG_REF_NAME="activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1">
    <Resources DSP="3" FF="46" LUT="61" LogicLUT="61"/>
    <LocalResources FF="15" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/mux_255_32_1_1_U389" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/mux_255_32_1_1_U390" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/mux_255_32_1_1_U391" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/mux_255_32_1_1_U392" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/mux_255_32_1_1_U393" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/mux_255_32_1_1_U394" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/mux_255_32_1_1_U395" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164/mux_255_32_1_1_U396" BINDMODULE="activation_accelerator_mux_255_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0.v" ORIG_REF_NAME="activation_accelerator_mux_255_32_1_1">
    <Resources LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233" DEPTH="3" FILE_NAME="activation_accelerator_float_rmsnorm.v" ORIG_REF_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_1">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_325_32_1_1_U432</SubModules>
    <Resources FF="68" LUT="237" LogicLUT="225" SRL="12"/>
    <LocalResources FF="66" LUT="72" LogicLUT="60" SRL="12"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_1.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="21" LogicLUT="21"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/grp_float_rmsnorm_fu_1209/grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233/mux_325_32_1_1_U432" BINDMODULE="activation_accelerator_mux_325_32_1_1" DEPTH="4" FILE_NAME="activation_accelerator_float_rmsnorm_Pipeline_rms_loop_1.v" ORIG_REF_NAME="activation_accelerator_mux_325_32_1_1">
    <Resources LUT="144" LogicLUT="144"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_32_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_33_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_34_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_35_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_36_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_37_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_38_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_39_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_40_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_41_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_42_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_43_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_44_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_45_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_46_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_47_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_48_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_49_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_50_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_51_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_52_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_53_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_54_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_55_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_56_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_57_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_58_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_59_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_60_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_61_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_62_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile0_V_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_32_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_33_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_34_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_35_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_36_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_37_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_38_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_39_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_40_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_41_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_42_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_43_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_44_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_45_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_46_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_47_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_48_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_49_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_50_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_51_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_52_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_53_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_54_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_55_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_56_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_57_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_58_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_59_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_60_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_61_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_62_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile1_V_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_32_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_33_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="2" LogicLUT="2" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_34_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_35_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_36_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_37_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="2" LogicLUT="2" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_38_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_39_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_40_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_41_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_42_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_43_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_44_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_45_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_46_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_47_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_48_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_49_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_50_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_51_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_52_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_53_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_54_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_55_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_56_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_57_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_58_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_59_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_60_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="4" LogicLUT="4" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_61_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="5" LogicLUT="5" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_62_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/tile2_V_U" BINDMODULE="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="14" LogicLUT="14" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_32_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_33_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_34_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_35_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_36_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_37_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_38_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_39_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_40_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_41_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_42_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_43_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_44_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_45_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_46_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_47_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="2" LogicLUT="2" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_48_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_49_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_50_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_51_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_52_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_53_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_54_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_55_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_56_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_57_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_58_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_59_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_60_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_61_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="3" LogicLUT="3" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_62_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="15" LogicLUT="15" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/xt_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="5" LogicLUT="5" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_32_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_33_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_34_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_35_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_36_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_37_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_38_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_39_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_40_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_41_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_42_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_43_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_44_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_45_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_46_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_47_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_48_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_49_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_50_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_51_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_52_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_53_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_54_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_55_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_56_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_57_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_58_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_59_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="2" LogicLUT="2" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_60_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_61_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_62_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="2" LogicLUT="2" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/compute_rows_U0/yt_U" BINDMODULE="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W" DEPTH="2" FILE_NAME="activation_accelerator_compute_rows.v" ORIG_REF_NAME="activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/config_r_c_U" BINDMODULE="activation_accelerator_fifo_w32_d3_S" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_fifo_w32_d3_S">
    <Resources FF="5" LUT="30" LogicLUT="14" SRL="16"/>
    <LocalResources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="activation_accelerator_control_s_axi" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_control_s_axi">
    <Resources FF="312" LUT="410" LogicLUT="410"/>
  </RtlModule>
  <RtlModule CELL="inst/entry_proc_U0" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_entry_proc">
    <Resources FF="1" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/gmem0_m_axi_U" BINDMODULE="activation_accelerator_gmem0_m_axi" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_gmem0_m_axi">
    <Resources BRAM="15" FF="1668" LUT="888" LogicLUT="854" RAMB18="1" RAMB36="7" SRL="34"/>
  </RtlModule>
  <RtlModule CELL="inst/gmem1_m_axi_U" BINDMODULE="activation_accelerator_gmem1_m_axi" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_gmem1_m_axi">
    <Resources BRAM="15" FF="1669" LUT="889" LogicLUT="855" RAMB18="1" RAMB36="7" SRL="34"/>
  </RtlModule>
  <RtlModule CELL="inst/gmem2_m_axi_U" BINDMODULE="activation_accelerator_gmem2_m_axi" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_gmem2_m_axi">
    <Resources BRAM="16" FF="1476" LUT="1141" LogicLUT="491" RAMB36="8" SRL="650"/>
  </RtlModule>
  <RtlModule CELL="inst/load_rows_U0" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_load_rows">
    <SubModules count="1">load_rows_Loop_LOAD_ROW_proc1_U0</SubModules>
    <Resources FF="43" LUT="41" LogicLUT="41"/>
  </RtlModule>
  <RtlModule CELL="inst/load_rows_U0/load_rows_Loop_LOAD_ROW_proc1_U0" DEPTH="2" FILE_NAME="activation_accelerator_load_rows.v" ORIG_REF_NAME="activation_accelerator_load_rows_Loop_LOAD_ROW_proc1">
    <SubModules count="1">grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76</SubModules>
    <Resources FF="43" LUT="41" LogicLUT="41"/>
    <LocalResources FF="10" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/load_rows_U0/load_rows_Loop_LOAD_ROW_proc1_U0/grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76" DEPTH="3" FILE_NAME="activation_accelerator_load_rows_Loop_LOAD_ROW_proc1.v" ORIG_REF_NAME="activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="33" LUT="39" LogicLUT="39"/>
    <LocalResources FF="31" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/load_rows_U0/load_rows_Loop_LOAD_ROW_proc1_U0/grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="inst/out_r_c_U" BINDMODULE="activation_accelerator_fifo_w64_d4_S" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_fifo_w64_d4_S">
    <Resources FF="5" LUT="37" LogicLUT="5" SRL="32"/>
    <LocalResources FF="5" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/s_in0_U" BINDMODULE="activation_accelerator_fifo_w512_d64_A" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_fifo_w512_d64_A">
    <Resources BRAM="15" FF="28" LUT="27" LogicLUT="27" RAMB18="1" RAMB36="7"/>
    <LocalResources FF="22" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/s_in1_U" BINDMODULE="activation_accelerator_fifo_w512_d64_A" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_fifo_w512_d64_A">
    <Resources BRAM="15" FF="28" LUT="27" LogicLUT="27" RAMB18="1" RAMB36="7"/>
    <LocalResources FF="22" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/s_out_U" BINDMODULE="activation_accelerator_fifo_w512_d64_A" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_fifo_w512_d64_A">
    <Resources BRAM="15" FF="28" LUT="27" LogicLUT="27" RAMB18="1" RAMB36="7"/>
    <LocalResources FF="22" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="inst/start_for_compute_rows_U0_U" BINDMODULE="activation_accelerator_start_for_compute_rows_U0" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_start_for_compute_rows_U0">
    <Resources FF="4" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/start_for_store_rows_U0_U" BINDMODULE="activation_accelerator_start_for_store_rows_U0" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_start_for_store_rows_U0">
    <Resources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/store_rows_U0" DEPTH="1" FILE_NAME="activation_accelerator.v" ORIG_REF_NAME="activation_accelerator_store_rows">
    <SubModules count="1">grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66</SubModules>
    <Resources FF="85" LUT="62" LogicLUT="62"/>
    <LocalResources FF="68" LUT="34" LogicLUT="34"/>
  </RtlModule>
  <RtlModule CELL="inst/store_rows_U0/grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66" DEPTH="2" FILE_NAME="activation_accelerator_store_rows.v" ORIG_REF_NAME="activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="17" LUT="28" LogicLUT="28"/>
    <LocalResources FF="15" LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/store_rows_U0/grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66/flow_control_loop_pipe_sequential_init_U" BINDMODULE="activation_accelerator_flow_control_loop_pipe_sequential_init" DEPTH="3" FILE_NAME="activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W.v" ORIG_REF_NAME="activation_accelerator_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="17" LogicLUT="17"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="6.666" DATAPATH_LOGIC_DELAY="0.462" DATAPATH_NET_DELAY="6.204" ENDPOINT_PIN="bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0/DINBDIN[15]" LOGIC_LEVELS="3" MAX_FANOUT="160" SLACK="2.878" STARTPOINT_PIN="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="685"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_116" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="143"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_34" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER="153"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_8" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="163"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" LINE_NUMBER="47"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.666" DATAPATH_LOGIC_DELAY="0.462" DATAPATH_NET_DELAY="6.204" ENDPOINT_PIN="bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0/DINBDIN[15]" LOGIC_LEVELS="3" MAX_FANOUT="160" SLACK="2.878" STARTPOINT_PIN="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="685"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_116" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="143"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_34" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER="153"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_8" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="163"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/xt_60_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" LINE_NUMBER="47"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.592" DATAPATH_LOGIC_DELAY="1.791" DATAPATH_NET_DELAY="4.801" ENDPOINT_PIN="bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0/DINBDIN[3]" LOGIC_LEVELS="3" MAX_FANOUT="32" SLACK="2.910" STARTPOINT_PIN="bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" LINE_NUMBER="47"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_211" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="143"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_82" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER="153"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_20" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="163"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/xt_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" LINE_NUMBER="47"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.570" DATAPATH_LOGIC_DELAY="0.462" DATAPATH_NET_DELAY="6.108" ENDPOINT_PIN="bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ram_reg_bram_0/DINBDIN[15]" LOGIC_LEVELS="3" MAX_FANOUT="160" SLACK="2.914" STARTPOINT_PIN="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/trunc_ln212_reg_1594_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="685"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_116" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="143"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_34" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER="153"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_8" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="163"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/xt_44_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" LINE_NUMBER="47"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.492" DATAPATH_LOGIC_DELAY="1.791" DATAPATH_NET_DELAY="4.701" ENDPOINT_PIN="bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0/DINBDIN[3]" LOGIC_LEVELS="3" MAX_FANOUT="32" SLACK="2.963" STARTPOINT_PIN="bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/tile0_V_40_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" LINE_NUMBER="47"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_211" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="143"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_82" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER="153"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_convert_loop_fu_859/ram_reg_bram_0_i_20" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="163"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/compute_rows_U0/xt_57_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" LINE_NUMBER="47"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/activation_accelerator_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/activation_accelerator_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/activation_accelerator_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/activation_accelerator_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/activation_accelerator_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/activation_accelerator_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/activation_accelerator_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
