`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_5(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b111111111100111111111110101101011111111101111101100111111111111100111111111111001011111111111111111010000000100011001000000001001111100000000000011000010;
		2'd1: data <= 153'b111111111111101011111110111111000011111110010111011111111011100011001111111010001100111111111101011011000000011100000110000001100000101000000010111001111;
		2'd2: data <= 153'b000000000010101000000000000010101100000000000010010000000000001110010000000000011100100000000001000000000000000010110110000000000111111000000000001011010;
		2'd3: data <= 153'b000000000000110010000000001101010000000000011101011111111111110010100000000000111001000000000010001100111111111010001011111111111011000111111111111100010;
		endcase
		end
	end
	assign dout = data;
endmodule
