;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* CLOCK */
CLOCK_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
CLOCK_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
CLOCK_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
CLOCK_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
CLOCK_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
CLOCK_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
CLOCK_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
CLOCK_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
CLOCK_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
CLOCK_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
CLOCK_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
CLOCK_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
CLOCK_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
CLOCK_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
CLOCK_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
CLOCK_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
CLOCK_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
CLOCK_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
CLOCK_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
CLOCK_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
CLOCK_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
CLOCK_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
CLOCK_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
CLOCK_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
CLOCK_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
CLOCK_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
CLOCK_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
CLOCK_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
CLOCK_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
CLOCK_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
CLOCK_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
CLOCK_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
CLOCK_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
CLOCK_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
CLOCK_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
CLOCK_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
CLOCK_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
CLOCK_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
CLOCK_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Pin_in_clk */
Pin_in_clk__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_in_clk__0__MASK EQU 0x04
Pin_in_clk__0__PC EQU CYREG_PRT3_PC2
Pin_in_clk__0__PORT EQU 3
Pin_in_clk__0__SHIFT EQU 2
Pin_in_clk__AG EQU CYREG_PRT3_AG
Pin_in_clk__AMUX EQU CYREG_PRT3_AMUX
Pin_in_clk__BIE EQU CYREG_PRT3_BIE
Pin_in_clk__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_in_clk__BYP EQU CYREG_PRT3_BYP
Pin_in_clk__CTL EQU CYREG_PRT3_CTL
Pin_in_clk__DM0 EQU CYREG_PRT3_DM0
Pin_in_clk__DM1 EQU CYREG_PRT3_DM1
Pin_in_clk__DM2 EQU CYREG_PRT3_DM2
Pin_in_clk__DR EQU CYREG_PRT3_DR
Pin_in_clk__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_in_clk__INTSTAT EQU CYREG_PICU3_INTSTAT
Pin_in_clk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_in_clk__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_in_clk__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_in_clk__MASK EQU 0x04
Pin_in_clk__PORT EQU 3
Pin_in_clk__PRT EQU CYREG_PRT3_PRT
Pin_in_clk__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_in_clk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_in_clk__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_in_clk__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_in_clk__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_in_clk__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_in_clk__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_in_clk__PS EQU CYREG_PRT3_PS
Pin_in_clk__SHIFT EQU 2
Pin_in_clk__SLW EQU CYREG_PRT3_SLW
Pin_in_clk__SNAP EQU CYREG_PICU3_SNAP

/* Pin_out_clk1 */
Pin_out_clk1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_out_clk1__0__MASK EQU 0x01
Pin_out_clk1__0__PC EQU CYREG_PRT3_PC0
Pin_out_clk1__0__PORT EQU 3
Pin_out_clk1__0__SHIFT EQU 0
Pin_out_clk1__AG EQU CYREG_PRT3_AG
Pin_out_clk1__AMUX EQU CYREG_PRT3_AMUX
Pin_out_clk1__BIE EQU CYREG_PRT3_BIE
Pin_out_clk1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_out_clk1__BYP EQU CYREG_PRT3_BYP
Pin_out_clk1__CTL EQU CYREG_PRT3_CTL
Pin_out_clk1__DM0 EQU CYREG_PRT3_DM0
Pin_out_clk1__DM1 EQU CYREG_PRT3_DM1
Pin_out_clk1__DM2 EQU CYREG_PRT3_DM2
Pin_out_clk1__DR EQU CYREG_PRT3_DR
Pin_out_clk1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_out_clk1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_out_clk1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_out_clk1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_out_clk1__MASK EQU 0x01
Pin_out_clk1__PORT EQU 3
Pin_out_clk1__PRT EQU CYREG_PRT3_PRT
Pin_out_clk1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_out_clk1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_out_clk1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_out_clk1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_out_clk1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_out_clk1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_out_clk1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_out_clk1__PS EQU CYREG_PRT3_PS
Pin_out_clk1__SHIFT EQU 0
Pin_out_clk1__SLW EQU CYREG_PRT3_SLW

/* Pin_out_clk2 */
Pin_out_clk2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_out_clk2__0__MASK EQU 0x02
Pin_out_clk2__0__PC EQU CYREG_PRT3_PC1
Pin_out_clk2__0__PORT EQU 3
Pin_out_clk2__0__SHIFT EQU 1
Pin_out_clk2__AG EQU CYREG_PRT3_AG
Pin_out_clk2__AMUX EQU CYREG_PRT3_AMUX
Pin_out_clk2__BIE EQU CYREG_PRT3_BIE
Pin_out_clk2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_out_clk2__BYP EQU CYREG_PRT3_BYP
Pin_out_clk2__CTL EQU CYREG_PRT3_CTL
Pin_out_clk2__DM0 EQU CYREG_PRT3_DM0
Pin_out_clk2__DM1 EQU CYREG_PRT3_DM1
Pin_out_clk2__DM2 EQU CYREG_PRT3_DM2
Pin_out_clk2__DR EQU CYREG_PRT3_DR
Pin_out_clk2__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_out_clk2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_out_clk2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_out_clk2__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_out_clk2__MASK EQU 0x02
Pin_out_clk2__PORT EQU 3
Pin_out_clk2__PRT EQU CYREG_PRT3_PRT
Pin_out_clk2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_out_clk2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_out_clk2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_out_clk2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_out_clk2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_out_clk2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_out_clk2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_out_clk2__PS EQU CYREG_PRT3_PS
Pin_out_clk2__SHIFT EQU 1
Pin_out_clk2__SLW EQU CYREG_PRT3_SLW

/* Pin_x */
Pin_x__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_x__0__MASK EQU 0x80
Pin_x__0__PC EQU CYREG_PRT0_PC7
Pin_x__0__PORT EQU 0
Pin_x__0__SHIFT EQU 7
Pin_x__AG EQU CYREG_PRT0_AG
Pin_x__AMUX EQU CYREG_PRT0_AMUX
Pin_x__BIE EQU CYREG_PRT0_BIE
Pin_x__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_x__BYP EQU CYREG_PRT0_BYP
Pin_x__CTL EQU CYREG_PRT0_CTL
Pin_x__DM0 EQU CYREG_PRT0_DM0
Pin_x__DM1 EQU CYREG_PRT0_DM1
Pin_x__DM2 EQU CYREG_PRT0_DM2
Pin_x__DR EQU CYREG_PRT0_DR
Pin_x__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_x__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_x__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_x__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_x__MASK EQU 0x80
Pin_x__PORT EQU 0
Pin_x__PRT EQU CYREG_PRT0_PRT
Pin_x__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_x__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_x__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_x__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_x__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_x__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_x__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_x__PS EQU CYREG_PRT0_PS
Pin_x__SHIFT EQU 7
Pin_x__SLW EQU CYREG_PRT0_SLW

/* Pin_y */
Pin_y__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_y__0__MASK EQU 0x01
Pin_y__0__PC EQU CYREG_PRT2_PC0
Pin_y__0__PORT EQU 2
Pin_y__0__SHIFT EQU 0
Pin_y__AG EQU CYREG_PRT2_AG
Pin_y__AMUX EQU CYREG_PRT2_AMUX
Pin_y__BIE EQU CYREG_PRT2_BIE
Pin_y__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_y__BYP EQU CYREG_PRT2_BYP
Pin_y__CTL EQU CYREG_PRT2_CTL
Pin_y__DM0 EQU CYREG_PRT2_DM0
Pin_y__DM1 EQU CYREG_PRT2_DM1
Pin_y__DM2 EQU CYREG_PRT2_DM2
Pin_y__DR EQU CYREG_PRT2_DR
Pin_y__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_y__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_y__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_y__MASK EQU 0x01
Pin_y__PORT EQU 2
Pin_y__PRT EQU CYREG_PRT2_PRT
Pin_y__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_y__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_y__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_y__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_y__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_y__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_y__PS EQU CYREG_PRT2_PS
Pin_y__SHIFT EQU 0
Pin_y__SLW EQU CYREG_PRT2_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_IO_PC_PRT15_PC0
Rx_1__0__PORT EQU 15
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT15_AG
Rx_1__AMUX EQU CYREG_PRT15_AMUX
Rx_1__BIE EQU CYREG_PRT15_BIE
Rx_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rx_1__BYP EQU CYREG_PRT15_BYP
Rx_1__CTL EQU CYREG_PRT15_CTL
Rx_1__DM0 EQU CYREG_PRT15_DM0
Rx_1__DM1 EQU CYREG_PRT15_DM1
Rx_1__DM2 EQU CYREG_PRT15_DM2
Rx_1__DR EQU CYREG_PRT15_DR
Rx_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 15
Rx_1__PRT EQU CYREG_PRT15_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rx_1__PS EQU CYREG_PRT15_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT15_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Tx_1__0__MASK EQU 0x04
Tx_1__0__PC EQU CYREG_PRT12_PC2
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 2
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x04
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 2
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART_BUART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST

/* UART_IntClock */
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01

/* UART_RXInternalInterrupt */
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* X */
X_viDAC8__CR0 EQU CYREG_DAC2_CR0
X_viDAC8__CR1 EQU CYREG_DAC2_CR1
X_viDAC8__D EQU CYREG_DAC2_D
X_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
X_viDAC8__PM_ACT_MSK EQU 0x04
X_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
X_viDAC8__PM_STBY_MSK EQU 0x04
X_viDAC8__STROBE EQU CYREG_DAC2_STROBE
X_viDAC8__SW0 EQU CYREG_DAC2_SW0
X_viDAC8__SW2 EQU CYREG_DAC2_SW2
X_viDAC8__SW3 EQU CYREG_DAC2_SW3
X_viDAC8__SW4 EQU CYREG_DAC2_SW4
X_viDAC8__TR EQU CYREG_DAC2_TR
X_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
X_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
X_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
X_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
X_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
X_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
X_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
X_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
X_viDAC8__TST EQU CYREG_DAC2_TST

/* Y */
Y_viDAC8__CR0 EQU CYREG_DAC0_CR0
Y_viDAC8__CR1 EQU CYREG_DAC0_CR1
Y_viDAC8__D EQU CYREG_DAC0_D
Y_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Y_viDAC8__PM_ACT_MSK EQU 0x01
Y_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Y_viDAC8__PM_STBY_MSK EQU 0x01
Y_viDAC8__STROBE EQU CYREG_DAC0_STROBE
Y_viDAC8__SW0 EQU CYREG_DAC0_SW0
Y_viDAC8__SW2 EQU CYREG_DAC0_SW2
Y_viDAC8__SW3 EQU CYREG_DAC0_SW3
Y_viDAC8__SW4 EQU CYREG_DAC0_SW4
Y_viDAC8__TR EQU CYREG_DAC0_TR
Y_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
Y_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
Y_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
Y_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
Y_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
Y_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
Y_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
Y_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
Y_viDAC8__TST EQU CYREG_DAC0_TST

/* data_out */
data_out__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
data_out__0__MASK EQU 0x20
data_out__0__PC EQU CYREG_PRT3_PC5
data_out__0__PORT EQU 3
data_out__0__SHIFT EQU 5
data_out__AG EQU CYREG_PRT3_AG
data_out__AMUX EQU CYREG_PRT3_AMUX
data_out__BIE EQU CYREG_PRT3_BIE
data_out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
data_out__BYP EQU CYREG_PRT3_BYP
data_out__CTL EQU CYREG_PRT3_CTL
data_out__DM0 EQU CYREG_PRT3_DM0
data_out__DM1 EQU CYREG_PRT3_DM1
data_out__DM2 EQU CYREG_PRT3_DM2
data_out__DR EQU CYREG_PRT3_DR
data_out__INP_DIS EQU CYREG_PRT3_INP_DIS
data_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
data_out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
data_out__LCD_EN EQU CYREG_PRT3_LCD_EN
data_out__MASK EQU 0x20
data_out__PORT EQU 3
data_out__PRT EQU CYREG_PRT3_PRT
data_out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
data_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
data_out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
data_out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
data_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
data_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
data_out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
data_out__PS EQU CYREG_PRT3_PS
data_out__SHIFT EQU 5
data_out__SLW EQU CYREG_PRT3_SLW

/* isr_bluetooth */
isr_bluetooth__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_bluetooth__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_bluetooth__INTC_MASK EQU 0x02
isr_bluetooth__INTC_NUMBER EQU 1
isr_bluetooth__INTC_PRIOR_NUM EQU 7
isr_bluetooth__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_bluetooth__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_bluetooth__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_clk */
isr_clk__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_clk__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_clk__INTC_MASK EQU 0x80
isr_clk__INTC_NUMBER EQU 7
isr_clk__INTC_PRIOR_NUM EQU 7
isr_clk__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_clk__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_clk__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* signX */
signX__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
signX__0__MASK EQU 0x04
signX__0__PC EQU CYREG_PRT0_PC2
signX__0__PORT EQU 0
signX__0__SHIFT EQU 2
signX__AG EQU CYREG_PRT0_AG
signX__AMUX EQU CYREG_PRT0_AMUX
signX__BIE EQU CYREG_PRT0_BIE
signX__BIT_MASK EQU CYREG_PRT0_BIT_MASK
signX__BYP EQU CYREG_PRT0_BYP
signX__CTL EQU CYREG_PRT0_CTL
signX__DM0 EQU CYREG_PRT0_DM0
signX__DM1 EQU CYREG_PRT0_DM1
signX__DM2 EQU CYREG_PRT0_DM2
signX__DR EQU CYREG_PRT0_DR
signX__INP_DIS EQU CYREG_PRT0_INP_DIS
signX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
signX__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
signX__LCD_EN EQU CYREG_PRT0_LCD_EN
signX__MASK EQU 0x04
signX__PORT EQU 0
signX__PRT EQU CYREG_PRT0_PRT
signX__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
signX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
signX__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
signX__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
signX__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
signX__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
signX__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
signX__PS EQU CYREG_PRT0_PS
signX__SHIFT EQU 2
signX__SLW EQU CYREG_PRT0_SLW

/* signY */
signY__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
signY__0__MASK EQU 0x08
signY__0__PC EQU CYREG_PRT0_PC3
signY__0__PORT EQU 0
signY__0__SHIFT EQU 3
signY__AG EQU CYREG_PRT0_AG
signY__AMUX EQU CYREG_PRT0_AMUX
signY__BIE EQU CYREG_PRT0_BIE
signY__BIT_MASK EQU CYREG_PRT0_BIT_MASK
signY__BYP EQU CYREG_PRT0_BYP
signY__CTL EQU CYREG_PRT0_CTL
signY__DM0 EQU CYREG_PRT0_DM0
signY__DM1 EQU CYREG_PRT0_DM1
signY__DM2 EQU CYREG_PRT0_DM2
signY__DR EQU CYREG_PRT0_DR
signY__INP_DIS EQU CYREG_PRT0_INP_DIS
signY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
signY__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
signY__LCD_EN EQU CYREG_PRT0_LCD_EN
signY__MASK EQU 0x08
signY__PORT EQU 0
signY__PRT EQU CYREG_PRT0_PRT
signY__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
signY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
signY__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
signY__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
signY__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
signY__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
signY__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
signY__PS EQU CYREG_PRT0_PS
signY__SHIFT EQU 3
signY__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
