# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART_Demo.srcs/sources_1/imports/new/uart_module/tiny_uart_baud_bit_gen.vhd" \
"../../../../UART_Demo.srcs/sources_1/imports/new/uart_module/tiny_uart_inp_filter.vhd" \
"../../../../UART_Demo.srcs/sources_1/imports/new/uart_module/tiny_uart.vhd" \

# Do not sort compile order
nosort
