Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1509cae2ce242f39dd5a8d7afaa5240 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot EE214_Proj8Req5_TB_behav xil_defaultlib.EE214_Proj8Req5_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'o_segAn' [C:/EE214_Projects/EE214_Proj8/EE214_Proj8.srcs/sources_1/new/EE214_Proj8Req5.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkDivider_1kHz
Compiling module xil_defaultlib.clkDiv_1kHz_to_1Hz
Compiling module xil_defaultlib.BCDcounter
Compiling module xil_defaultlib.counter_2bit
Compiling module xil_defaultlib.mux_4bit_4_1
Compiling module xil_defaultlib.SSD_Decoder1
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.displayController
Compiling module xil_defaultlib.EE214_Proj8Req5
Compiling module xil_defaultlib.EE214_Proj8Req5_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot EE214_Proj8Req5_TB_behav
