<?xml version="1.0" encoding="UTF-8"?>
<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/usr/diag/prdf/data/chip_data/p10/node_tp_lfir.xml $       -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2020                             -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attn_node model_ec="P10_10" name="TP_LFIR" reg_type="SCOM">
    <local_fir config="W2" name="TP_LFIR">
        <instance addr="0x01040100" reg_inst="0"/>
        <action attn_type="CS" config="000"/>
        <action attn_type="RE" config="010"/>
        <action attn_type="SPA" config="100"/>
        <action attn_type="UCS" config="110"/>
        <action attn_type="HA" config="001"/>
    </local_fir>
    <bit pos="0">CFIR - Parity or PCB access error</bit>
    <bit pos="1">CPLT_CTRL - PCB access error</bit>
    <bit pos="2">CC - PCB access error - read and clear nn03000F</bit>
    <bit pos="3">CC - Clock Control Error - read and clear nn03000F</bit>
    <bit pos="4">PSC - PSCOM access error - read and clear nn01001</bit>
    <bit pos="5">PSC - internal or ring interface error - read and clear nn01001</bit>
    <bit pos="6">THERM - pwr_comp_err, skitter_comp_err, scan_init_version_reg_parity_err_out , count_state_err_out check ERR_STATUS_REG 0xnn050013</bit>
    <bit pos="7">THERM - pcb error</bit>
    <bit pos="8">THERMTRIP - Critical temperature indicator</bit>
    <bit pos="9">THERMTRIP - Fatal temperature indicator</bit>
    <bit pos="10">VOLTTRIP - Voltage sense error</bit>
    <bit pos="11">DBG - scom parity fail</bit>
    <bit pos="12">reserved</bit>
    <bit pos="13">reserved</bit>
    <bit pos="14">reserved</bit>
    <bit pos="15">reserved</bit>
    <bit pos="16">reserved</bit>
    <bit pos="17">reserved</bit>
    <bit pos="18">reserved</bit>
    <bit pos="19">reserved</bit>
    <bit pos="20">Trace00 - scom parity err</bit>
    <bit pos="21">ITR - FMU error</bit>
    <bit pos="22">ITR - PCB error</bit>
    <bit pos="23">PCB Master - timeout - read and clear 000F001F - RECOV</bit>
    <bit pos="24">I2CM - Parity errors, Can be considered as recoverable error</bit>
    <bit pos="25">TOD - any error</bit>
    <bit pos="26">TOD - access error PIB</bit>
    <bit pos="27">TOD - unused tie0</bit>
    <bit pos="28">PCB Slave - read and clear nn0F001F RECOV</bit>
    <bit pos="29">SBE - PPE int hardware error</bit>
    <bit pos="30">SBE - PPE ext hardware error</bit>
    <bit pos="31">SBE- PPE code error</bit>
    <bit pos="32">SBE - PPE debug code breakpoint</bit>
    <bit pos="33">SBE - PPE in halted state</bit>
    <bit pos="34">SBE - PPE watchdog timeout</bit>
    <bit pos="35">SBE - unused tie0</bit>
    <bit pos="36">SBE - unused tie0</bit>
    <bit pos="37">SBE - PPE triggers DBG</bit>
    <bit pos="38">OTP - SCOM access errors &amp; single ecc correctable errors. Can be considered as Recoverable type.</bit>
    <bit pos="39">TPIO External Trigger</bit>
    <bit pos="40">PCB Master - DECMCAST_GRP_ERR - read and clear 000F001F - RECOV</bit>
    <bit pos="41">PCB Master - Parity ERR - read and clear 000F001F - RECOV</bit>
    <bit pos="42">RCS - OSC0 Error</bit>
    <bit pos="43">RCS - OSC1 Error</bit>
    <bit pos="44">RCS - Delay line 0 unlock</bit>
    <bit pos="45">RCS - Delay line 1 unlock</bit>
    <bit pos="46">PIBMEM</bit>
    <bit pos="47">PIBMEM</bit>
    <bit pos="48">OTP - Combination of ecc uncorrectable error and correctable error counter overflow - Can be considered as checkstop</bit>
    <bit pos="49">DPLL_FIR_NEST_DCO_EMPTY</bit>
    <bit pos="50">DPLL_FIR_NEST_DCO_FULL</bit>
    <bit pos="51">DPLL_FIR_NEST_INT_ERROR</bit>
    <bit pos="52">DPLL_FIR_PAU_DCO_EMPTY</bit>
    <bit pos="53">DPLL_FIR_PAU_DCO_FULL</bit>
    <bit pos="54">DPLL_FIR_PAU_INT_ERROR</bit>
    <bit pos="55">SPI Master 0 Err</bit>
    <bit pos="56">SPI Master 1 Err</bit>
    <bit pos="57">SPI Master 2 Err</bit>
    <bit pos="58">SPI Master 3 Err</bit>
    <bit pos="59">SPI Master 4 Err</bit>
    <bit pos="60">unused</bit>
    <bit pos="61">unused</bit>
    <bit pos="62">unused</bit>
    <bit pos="63">ext_local_xstop</bit>
</attn_node>
