
Loading design for application trce from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
WARNING - trce: blank_trb3_periph_blank.prf(1700): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Thu Jun 04 11:49:19 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset C:/Users/ishra/MUSE_Triggers_FPGA/MUSEtrigger__VetoBM_Shraddha/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.097ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_1[4]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.842ns  (27.2% logic, 72.8% route), 14 logic levels.

 Constraint Details:

      8.842ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.097ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R90C93A.CLK to     R90C93A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 (from clk_100_i)
ROUTE        16     1.013     R90C93A.Q0 to    R91C105A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_1[4]
CTOOFX_DEL  ---     0.281    R91C105A.B0 to  R91C105A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_3/SLICE_5960
ROUTE         1     0.931  R91C105A.OFX0 to     R91C93D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1845
CTOOFX_DEL  ---     0.281     R91C93D.D0 to   R91C93D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_15/SLICE_5744
ROUTE         1     0.000   R91C93D.OFX0 to    R91C93C.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1857
FXTOOFX_DE  ---     0.129    R91C93C.FXA to   R91C93C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_30/SLICE_5745
ROUTE         1     0.898   R91C93C.OFX1 to     R85C95C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un127_t
CTOF_DEL    ---     0.147     R85C95C.C0 to     R85C95C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4685
ROUTE         1     0.655     R85C95C.F0 to     R83C97A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un122_t
CTOF_DEL    ---     0.147     R83C97A.C1 to     R83C97A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.306     R83C97A.F1 to     R83C97A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R83C97A.D0 to     R83C97A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.341     R83C97A.F0 to     R83C95D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_11
CTOF_DEL    ---     0.147     R83C95D.D0 to     R83C95D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6433
ROUTE         4     0.347     R83C95D.F0 to     R83C96A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R83C96A.D0 to     R83C96A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6429
ROUTE         1     0.663     R83C96A.F0 to     R81C93D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_26[1]
CTOF_DEL    ---     0.147     R81C93D.C0 to     R81C93D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6482
ROUTE         1     0.255     R81C93D.F0 to     R81C93C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_29[1]
CTOF_DEL    ---     0.147     R81C93C.C0 to     R81C93C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6425
ROUTE         1     0.319     R81C93C.F0 to     R81C94A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_31[1]
CTOF_DEL    ---     0.147     R81C94A.D1 to     R81C94A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4948
ROUTE         4     0.384     R81C94A.F1 to     R82C94C.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R82C94C.D1 to     R82C94C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4450
ROUTE         2     0.326     R82C94C.F1 to     R82C94B.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R82C94B.D1 to     R82C94B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411
ROUTE         1     0.000     R82C94B.F1 to    R82C94B.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.842   (27.2% logic, 72.8% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R90C93A.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R82C94B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_1[4]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[32]  (to clk_100_i +)

   Delay:               8.798ns  (27.3% logic, 72.7% route), 14 logic levels.

 Constraint Details:

      8.798ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.141ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R90C93A.CLK to     R90C93A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 (from clk_100_i)
ROUTE        16     1.013     R90C93A.Q0 to    R91C105A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_1[4]
CTOOFX_DEL  ---     0.281    R91C105A.B0 to  R91C105A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_3/SLICE_5960
ROUTE         1     0.931  R91C105A.OFX0 to     R91C93D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1845
CTOOFX_DEL  ---     0.281     R91C93D.D0 to   R91C93D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_15/SLICE_5744
ROUTE         1     0.000   R91C93D.OFX0 to    R91C93C.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1857
FXTOOFX_DE  ---     0.129    R91C93C.FXA to   R91C93C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_30/SLICE_5745
ROUTE         1     0.898   R91C93C.OFX1 to     R85C95C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un127_t
CTOF_DEL    ---     0.147     R85C95C.C0 to     R85C95C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4685
ROUTE         1     0.655     R85C95C.F0 to     R83C97A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un122_t
CTOF_DEL    ---     0.147     R83C97A.C1 to     R83C97A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.306     R83C97A.F1 to     R83C97A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R83C97A.D0 to     R83C97A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.341     R83C97A.F0 to     R83C95D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_11
CTOF_DEL    ---     0.147     R83C95D.D0 to     R83C95D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6433
ROUTE         4     0.347     R83C95D.F0 to     R83C96B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R83C96B.D0 to     R83C96B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6432
ROUTE         1     0.457     R83C96B.F0 to     R81C96D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_26[0]
CTOF_DEL    ---     0.147     R81C96D.C0 to     R81C96D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6479
ROUTE         1     0.365     R81C96D.F0 to     R81C95D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_29[0]
CTOF_DEL    ---     0.147     R81C95D.D0 to     R81C95D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6428
ROUTE         1     0.365     R81C95D.F0 to     R81C94A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_31[0]
CTOF_DEL    ---     0.147     R81C94A.D0 to     R81C94A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4948
ROUTE         4     0.454     R81C94A.F0 to     R82C94C.C0 FPGA5_COMM_c[7]
CTOF_DEL    ---     0.147     R82C94C.C0 to     R82C94C.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4450
ROUTE         2     0.262     R82C94C.F0 to     R82C94B.C0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[32]
CTOF_DEL    ---     0.147     R82C94B.C0 to     R82C94B.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411
ROUTE         1     0.000     R82C94B.F0 to    R82C94B.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[32] (to clk_100_i)
                  --------
                    8.798   (27.3% logic, 72.7% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R90C93A.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R82C94B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_1[4]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.746ns  (27.5% logic, 72.5% route), 14 logic levels.

 Constraint Details:

      8.746ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.193ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R90C93A.CLK to     R90C93A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 (from clk_100_i)
ROUTE        16     0.932     R90C93A.Q0 to    R91C105D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_1[4]
CTOOFX_DEL  ---     0.281    R91C105D.C1 to  R91C105D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_18/SLICE_5843
ROUTE         1     0.916  R91C105D.OFX0 to     R91C93C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1860
CTOOFX_DEL  ---     0.281     R91C93C.D0 to   R91C93C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_30/SLICE_5745
ROUTE         1     0.000   R91C93C.OFX0 to    R91C93C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1872
FXTOOFX_DE  ---     0.129    R91C93C.FXB to   R91C93C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_30/SLICE_5745
ROUTE         1     0.898   R91C93C.OFX1 to     R85C95C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un127_t
CTOF_DEL    ---     0.147     R85C95C.C0 to     R85C95C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4685
ROUTE         1     0.655     R85C95C.F0 to     R83C97A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un122_t
CTOF_DEL    ---     0.147     R83C97A.C1 to     R83C97A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.306     R83C97A.F1 to     R83C97A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R83C97A.D0 to     R83C97A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.341     R83C97A.F0 to     R83C95D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_11
CTOF_DEL    ---     0.147     R83C95D.D0 to     R83C95D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6433
ROUTE         4     0.347     R83C95D.F0 to     R83C96A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R83C96A.D0 to     R83C96A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6429
ROUTE         1     0.663     R83C96A.F0 to     R81C93D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_26[1]
CTOF_DEL    ---     0.147     R81C93D.C0 to     R81C93D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6482
ROUTE         1     0.255     R81C93D.F0 to     R81C93C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_29[1]
CTOF_DEL    ---     0.147     R81C93C.C0 to     R81C93C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6425
ROUTE         1     0.319     R81C93C.F0 to     R81C94A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_31[1]
CTOF_DEL    ---     0.147     R81C94A.D1 to     R81C94A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4948
ROUTE         4     0.384     R81C94A.F1 to     R82C94C.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R82C94C.D1 to     R82C94C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4450
ROUTE         2     0.326     R82C94C.F1 to     R82C94B.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R82C94B.D1 to     R82C94B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411
ROUTE         1     0.000     R82C94B.F1 to    R82C94B.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.746   (27.5% logic, 72.5% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R90C93A.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R82C94B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_1[4]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.746ns  (27.5% logic, 72.5% route), 14 logic levels.

 Constraint Details:

      8.746ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4412 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.193ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R90C93A.CLK to     R90C93A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 (from clk_100_i)
ROUTE        16     1.013     R90C93A.Q0 to    R91C105A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_1[4]
CTOOFX_DEL  ---     0.281    R91C105A.B0 to  R91C105A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_3/SLICE_5960
ROUTE         1     0.931  R91C105A.OFX0 to     R91C93D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1845
CTOOFX_DEL  ---     0.281     R91C93D.D0 to   R91C93D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_15/SLICE_5744
ROUTE         1     0.000   R91C93D.OFX0 to    R91C93C.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1857
FXTOOFX_DE  ---     0.129    R91C93C.FXA to   R91C93C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_30/SLICE_5745
ROUTE         1     0.898   R91C93C.OFX1 to     R85C95C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un127_t
CTOF_DEL    ---     0.147     R85C95C.C0 to     R85C95C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4685
ROUTE         1     0.655     R85C95C.F0 to     R83C97A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un122_t
CTOF_DEL    ---     0.147     R83C97A.C1 to     R83C97A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.306     R83C97A.F1 to     R83C97A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R83C97A.D0 to     R83C97A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.341     R83C97A.F0 to     R83C95D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_11
CTOF_DEL    ---     0.147     R83C95D.D0 to     R83C95D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6433
ROUTE         4     0.268     R83C95D.F0 to     R83C95B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R83C95B.C0 to     R83C95B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6431
ROUTE         1     0.532     R83C95B.F0 to     R83C90D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_26[3]
CTOF_DEL    ---     0.147     R83C90D.D0 to     R83C90D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6480
ROUTE         1     0.255     R83C90D.F0 to     R83C90B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_29[3]
CTOF_DEL    ---     0.147     R83C90B.C0 to     R83C90B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6427
ROUTE         1     0.457     R83C90B.F0 to     R81C90C.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_31[3]
CTOF_DEL    ---     0.147     R81C90C.C1 to     R81C90C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4949
ROUTE         4     0.332     R81C90C.F1 to     R81C90A.D1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R81C90A.D1 to     R81C90A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4451
ROUTE         2     0.354     R81C90A.F1 to     R81C90B.B1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R81C90B.B1 to     R81C90B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4412
ROUTE         1     0.000     R81C90B.F1 to    R81C90B.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.746   (27.5% logic, 72.5% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R90C93A.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4412:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R81C90B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_1[4]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.746ns  (27.5% logic, 72.5% route), 14 logic levels.

 Constraint Details:

      8.746ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.193ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R90C93A.CLK to     R90C93A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 (from clk_100_i)
ROUTE        16     0.932     R90C93A.Q0 to    R91C105D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_1[4]
CTOOFX_DEL  ---     0.281    R91C105D.C0 to  R91C105D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_18/SLICE_5843
ROUTE         1     0.916  R91C105D.OFX0 to     R91C93C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1860
CTOOFX_DEL  ---     0.281     R91C93C.D0 to   R91C93C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_30/SLICE_5745
ROUTE         1     0.000   R91C93C.OFX0 to    R91C93C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1872
FXTOOFX_DE  ---     0.129    R91C93C.FXB to   R91C93C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_30/SLICE_5745
ROUTE         1     0.898   R91C93C.OFX1 to     R85C95C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un127_t
CTOF_DEL    ---     0.147     R85C95C.C0 to     R85C95C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4685
ROUTE         1     0.655     R85C95C.F0 to     R83C97A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un122_t
CTOF_DEL    ---     0.147     R83C97A.C1 to     R83C97A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.306     R83C97A.F1 to     R83C97A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R83C97A.D0 to     R83C97A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.341     R83C97A.F0 to     R83C95D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_11
CTOF_DEL    ---     0.147     R83C95D.D0 to     R83C95D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6433
ROUTE         4     0.347     R83C95D.F0 to     R83C96A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R83C96A.D0 to     R83C96A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6429
ROUTE         1     0.663     R83C96A.F0 to     R81C93D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_26[1]
CTOF_DEL    ---     0.147     R81C93D.C0 to     R81C93D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6482
ROUTE         1     0.255     R81C93D.F0 to     R81C93C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_29[1]
CTOF_DEL    ---     0.147     R81C93C.C0 to     R81C93C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6425
ROUTE         1     0.319     R81C93C.F0 to     R81C94A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_31[1]
CTOF_DEL    ---     0.147     R81C94A.D1 to     R81C94A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4948
ROUTE         4     0.384     R81C94A.F1 to     R82C94C.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R82C94C.D1 to     R82C94C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4450
ROUTE         2     0.326     R82C94C.F1 to     R82C94B.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R82C94B.D1 to     R82C94B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411
ROUTE         1     0.000     R82C94B.F1 to    R82C94B.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.746   (27.5% logic, 72.5% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R90C93A.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R82C94B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[29]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.742ns  (27.2% logic, 72.8% route), 15 logic levels.

 Constraint Details:

      8.742ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4907 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.197ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4907 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R90C104B.CLK to    R90C104B.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4907 (from clk_100_i)
ROUTE        35     1.467    R90C104B.Q1 to     R87C90C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[29]
CTOOFX_DEL  ---     0.281     R87C90C.D1 to   R87C90C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop7.un575_t_21/SLICE_5858
ROUTE         1     0.000   R87C90C.OFX0 to    R87C90C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1584
FXTOOFX_DE  ---     0.129    R87C90C.FXB to   R87C90C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop7.un575_t_21/SLICE_5858
ROUTE         1     0.000   R87C90C.OFX1 to    R87C90B.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1585
FXTOOFX_DE  ---     0.129    R87C90B.FXA to   R87C90B.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop7.un575_t_25/SLICE_5857
ROUTE         1     0.000   R87C90B.OFX1 to    R87C90D.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1593
FXTOOFX_DE  ---     0.129    R87C90D.FXB to   R87C90D.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop7.un575_t_18/SLICE_5859
ROUTE         1     1.093   R87C90D.OFX1 to     R83C93A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un575_t
CTOF_DEL    ---     0.147     R83C93A.C1 to     R83C93A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6438
ROUTE         1     0.422     R83C93A.F1 to     R83C93A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un608_t
CTOF_DEL    ---     0.147     R83C93A.C0 to     R83C93A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6438
ROUTE         1     0.725     R83C93A.F0 to     R83C95D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_3
CTOF_DEL    ---     0.147     R83C95D.A1 to     R83C95D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6433
ROUTE         1     0.360     R83C95D.F1 to     R83C95D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R83C95D.A0 to     R83C95D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6433
ROUTE         4     0.347     R83C95D.F0 to     R83C96A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R83C96A.D0 to     R83C96A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6429
ROUTE         1     0.663     R83C96A.F0 to     R81C93D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_26[1]
CTOF_DEL    ---     0.147     R81C93D.C0 to     R81C93D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6482
ROUTE         1     0.255     R81C93D.F0 to     R81C93C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_29[1]
CTOF_DEL    ---     0.147     R81C93C.C0 to     R81C93C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6425
ROUTE         1     0.319     R81C93C.F0 to     R81C94A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_31[1]
CTOF_DEL    ---     0.147     R81C94A.D1 to     R81C94A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4948
ROUTE         4     0.384     R81C94A.F1 to     R82C94C.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R82C94C.D1 to     R82C94C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4450
ROUTE         2     0.326     R82C94C.F1 to     R82C94B.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R82C94B.D1 to     R82C94B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411
ROUTE         1     0.000     R82C94B.F1 to    R82C94B.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.742   (27.2% logic, 72.8% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4907:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to   R90C104B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R82C94B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.716ns  (27.6% logic, 72.4% route), 14 logic levels.

 Constraint Details:

      8.716ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4903 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.223ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4903 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R90C102C.CLK to    R90C102C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4903 (from clk_100_i)
ROUTE        35     0.993    R90C102C.Q0 to    R90C100C.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[20]
CTOOFX_DEL  ---     0.281    R90C100C.A0 to  R90C100C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_6/SLICE_5961
ROUTE         1     0.825  R90C100C.OFX0 to     R91C93D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1848
CTOOFX_DEL  ---     0.281     R91C93D.C0 to   R91C93D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_15/SLICE_5744
ROUTE         1     0.000   R91C93D.OFX0 to    R91C93C.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1857
FXTOOFX_DE  ---     0.129    R91C93C.FXA to   R91C93C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_30/SLICE_5745
ROUTE         1     0.898   R91C93C.OFX1 to     R85C95C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un127_t
CTOF_DEL    ---     0.147     R85C95C.C0 to     R85C95C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4685
ROUTE         1     0.655     R85C95C.F0 to     R83C97A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un122_t
CTOF_DEL    ---     0.147     R83C97A.C1 to     R83C97A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.306     R83C97A.F1 to     R83C97A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R83C97A.D0 to     R83C97A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.341     R83C97A.F0 to     R83C95D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_11
CTOF_DEL    ---     0.147     R83C95D.D0 to     R83C95D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6433
ROUTE         4     0.347     R83C95D.F0 to     R83C96A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R83C96A.D0 to     R83C96A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6429
ROUTE         1     0.663     R83C96A.F0 to     R81C93D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_26[1]
CTOF_DEL    ---     0.147     R81C93D.C0 to     R81C93D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6482
ROUTE         1     0.255     R81C93D.F0 to     R81C93C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_29[1]
CTOF_DEL    ---     0.147     R81C93C.C0 to     R81C93C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6425
ROUTE         1     0.319     R81C93C.F0 to     R81C94A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_31[1]
CTOF_DEL    ---     0.147     R81C94A.D1 to     R81C94A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4948
ROUTE         4     0.384     R81C94A.F1 to     R82C94C.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R82C94C.D1 to     R82C94C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4450
ROUTE         2     0.326     R82C94C.F1 to     R82C94B.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R82C94B.D1 to     R82C94B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411
ROUTE         1     0.000     R82C94B.F1 to    R82C94B.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.716   (27.6% logic, 72.4% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4903:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to   R90C102C.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R82C94B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[22]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.704ns  (27.4% logic, 72.6% route), 15 logic levels.

 Constraint Details:

      8.704ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4904 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.235ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4904 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R87C101B.CLK to    R87C101B.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4904 (from clk_100_i)
ROUTE        35     1.429    R87C101B.Q0 to     R87C91A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[22]
CTOOFX_DEL  ---     0.281     R87C91A.D0 to   R87C91A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop7.un575_t_13/SLICE_5860
ROUTE         1     0.000   R87C91A.OFX0 to    R87C91A.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1576
FXTOOFX_DE  ---     0.129    R87C91A.FXB to   R87C91A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop7.un575_t_13/SLICE_5860
ROUTE         1     0.000   R87C91A.OFX1 to    R87C91B.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1577
FXTOOFX_DE  ---     0.129    R87C91B.FXB to   R87C91B.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop7.un575_t_10/SLICE_5861
ROUTE         1     0.000   R87C91B.OFX1 to    R87C90D.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1578
FXTOOFX_DE  ---     0.129    R87C90D.FXA to   R87C90D.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop7.un575_t_18/SLICE_5859
ROUTE         1     1.093   R87C90D.OFX1 to     R83C93A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un575_t
CTOF_DEL    ---     0.147     R83C93A.C1 to     R83C93A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6438
ROUTE         1     0.422     R83C93A.F1 to     R83C93A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un608_t
CTOF_DEL    ---     0.147     R83C93A.C0 to     R83C93A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6438
ROUTE         1     0.725     R83C93A.F0 to     R83C95D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_3
CTOF_DEL    ---     0.147     R83C95D.A1 to     R83C95D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6433
ROUTE         1     0.360     R83C95D.F1 to     R83C95D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R83C95D.A0 to     R83C95D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6433
ROUTE         4     0.347     R83C95D.F0 to     R83C96A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R83C96A.D0 to     R83C96A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6429
ROUTE         1     0.663     R83C96A.F0 to     R81C93D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_26[1]
CTOF_DEL    ---     0.147     R81C93D.C0 to     R81C93D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6482
ROUTE         1     0.255     R81C93D.F0 to     R81C93C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_29[1]
CTOF_DEL    ---     0.147     R81C93C.C0 to     R81C93C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6425
ROUTE         1     0.319     R81C93C.F0 to     R81C94A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_31[1]
CTOF_DEL    ---     0.147     R81C94A.D1 to     R81C94A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4948
ROUTE         4     0.384     R81C94A.F1 to     R82C94C.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R82C94C.D1 to     R82C94C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4450
ROUTE         2     0.326     R82C94C.F1 to     R82C94B.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R82C94B.D1 to     R82C94B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411
ROUTE         1     0.000     R82C94B.F1 to    R82C94B.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.704   (27.4% logic, 72.6% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4904:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to   R87C101B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R82C94B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_1[4]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[32]  (to clk_100_i +)

   Delay:               8.702ns  (27.6% logic, 72.4% route), 14 logic levels.

 Constraint Details:

      8.702ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.237ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R90C93A.CLK to     R90C93A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 (from clk_100_i)
ROUTE        16     0.932     R90C93A.Q0 to    R91C105D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_1[4]
CTOOFX_DEL  ---     0.281    R91C105D.C0 to  R91C105D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_18/SLICE_5843
ROUTE         1     0.916  R91C105D.OFX0 to     R91C93C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1860
CTOOFX_DEL  ---     0.281     R91C93C.D0 to   R91C93C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_30/SLICE_5745
ROUTE         1     0.000   R91C93C.OFX0 to    R91C93C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1872
FXTOOFX_DE  ---     0.129    R91C93C.FXB to   R91C93C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_30/SLICE_5745
ROUTE         1     0.898   R91C93C.OFX1 to     R85C95C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un127_t
CTOF_DEL    ---     0.147     R85C95C.C0 to     R85C95C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4685
ROUTE         1     0.655     R85C95C.F0 to     R83C97A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un122_t
CTOF_DEL    ---     0.147     R83C97A.C1 to     R83C97A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.306     R83C97A.F1 to     R83C97A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R83C97A.D0 to     R83C97A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.341     R83C97A.F0 to     R83C95D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_11
CTOF_DEL    ---     0.147     R83C95D.D0 to     R83C95D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6433
ROUTE         4     0.347     R83C95D.F0 to     R83C96B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R83C96B.D0 to     R83C96B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6432
ROUTE         1     0.457     R83C96B.F0 to     R81C96D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_26[0]
CTOF_DEL    ---     0.147     R81C96D.C0 to     R81C96D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6479
ROUTE         1     0.365     R81C96D.F0 to     R81C95D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_29[0]
CTOF_DEL    ---     0.147     R81C95D.D0 to     R81C95D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6428
ROUTE         1     0.365     R81C95D.F0 to     R81C94A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_31[0]
CTOF_DEL    ---     0.147     R81C94A.D0 to     R81C94A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4948
ROUTE         4     0.454     R81C94A.F0 to     R82C94C.C0 FPGA5_COMM_c[7]
CTOF_DEL    ---     0.147     R82C94C.C0 to     R82C94C.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4450
ROUTE         2     0.262     R82C94C.F0 to     R82C94B.C0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[32]
CTOF_DEL    ---     0.147     R82C94B.C0 to     R82C94B.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411
ROUTE         1     0.000     R82C94B.F0 to    R82C94B.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[32] (to clk_100_i)
                  --------
                    8.702   (27.6% logic, 72.4% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R90C93A.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R82C94B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_1[4]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[32]  (to clk_100_i +)

   Delay:               8.702ns  (27.6% logic, 72.4% route), 14 logic levels.

 Constraint Details:

      8.702ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.237ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R90C93A.CLK to     R90C93A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659 (from clk_100_i)
ROUTE        16     0.932     R90C93A.Q0 to    R91C105D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_1[4]
CTOOFX_DEL  ---     0.281    R91C105D.C1 to  R91C105D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_18/SLICE_5843
ROUTE         1     0.916  R91C105D.OFX0 to     R91C93C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1860
CTOOFX_DEL  ---     0.281     R91C93C.D0 to   R91C93C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_30/SLICE_5745
ROUTE         1     0.000   R91C93C.OFX0 to    R91C93C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1872
FXTOOFX_DE  ---     0.129    R91C93C.FXB to   R91C93C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_30/SLICE_5745
ROUTE         1     0.898   R91C93C.OFX1 to     R85C95C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un127_t
CTOF_DEL    ---     0.147     R85C95C.C0 to     R85C95C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4685
ROUTE         1     0.655     R85C95C.F0 to     R83C97A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un122_t
CTOF_DEL    ---     0.147     R83C97A.C1 to     R83C97A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.306     R83C97A.F1 to     R83C97A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R83C97A.D0 to     R83C97A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6434
ROUTE         1     0.341     R83C97A.F0 to     R83C95D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_11
CTOF_DEL    ---     0.147     R83C95D.D0 to     R83C95D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6433
ROUTE         4     0.347     R83C95D.F0 to     R83C96B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R83C96B.D0 to     R83C96B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6432
ROUTE         1     0.457     R83C96B.F0 to     R81C96D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_26[0]
CTOF_DEL    ---     0.147     R81C96D.C0 to     R81C96D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6479
ROUTE         1     0.365     R81C96D.F0 to     R81C95D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_29[0]
CTOF_DEL    ---     0.147     R81C95D.D0 to     R81C95D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6428
ROUTE         1     0.365     R81C95D.F0 to     R81C94A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i_31[0]
CTOF_DEL    ---     0.147     R81C94A.D0 to     R81C94A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4948
ROUTE         4     0.454     R81C94A.F0 to     R82C94C.C0 FPGA5_COMM_c[7]
CTOF_DEL    ---     0.147     R82C94C.C0 to     R82C94C.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4450
ROUTE         2     0.262     R82C94C.F0 to     R82C94B.C0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[32]
CTOF_DEL    ---     0.147     R82C94B.C0 to     R82C94B.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411
ROUTE         1     0.000     R82C94B.F0 to    R82C94B.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[32] (to clk_100_i)
                  --------
                    8.702   (27.6% logic, 72.4% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R90C93A.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4411:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R82C94B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:  112.322MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 6.538ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               3.076ns  (17.5% logic, 82.5% route), 3 logic levels.

 Constraint Details:

      3.076ns physical path delay THE_MEDIA_UPLINK/SLICE_3542 to THE_MEDIA_UPLINK/SLICE_3582 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.538ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3542 to THE_MEDIA_UPLINK/SLICE_3582:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R107C105C.CLK to   R107C105C.Q1 THE_MEDIA_UPLINK/SLICE_3542 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.372   R107C105C.Q1 to   R107C102B.C1 THE_MEDIA_UPLINK/fifo_rx_din[11]
CTOF_DEL    ---     0.147   R107C102B.C1 to   R107C102B.F1 THE_MEDIA_UPLINK/SLICE_6818
ROUTE         2     0.556   R107C102B.F1 to   R107C104B.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R107C104B.B0 to   R107C104B.F0 THE_MEDIA_UPLINK/SLICE_6531
ROUTE         3     0.611   R107C104B.F0 to  R110C106C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.076   (17.5% logic, 82.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3542:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R107C105C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3582:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R110C106C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.538ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               3.076ns  (17.5% logic, 82.5% route), 3 logic levels.

 Constraint Details:

      3.076ns physical path delay THE_MEDIA_UPLINK/SLICE_3542 to THE_MEDIA_UPLINK/SLICE_3581 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.538ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3542 to THE_MEDIA_UPLINK/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R107C105C.CLK to   R107C105C.Q1 THE_MEDIA_UPLINK/SLICE_3542 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.372   R107C105C.Q1 to   R107C102B.C1 THE_MEDIA_UPLINK/fifo_rx_din[11]
CTOF_DEL    ---     0.147   R107C102B.C1 to   R107C102B.F1 THE_MEDIA_UPLINK/SLICE_6818
ROUTE         2     0.556   R107C102B.F1 to   R107C104B.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R107C104B.B0 to   R107C104B.F0 THE_MEDIA_UPLINK/SLICE_6531
ROUTE         3     0.611   R107C104B.F0 to  R110C106B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.076   (17.5% logic, 82.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3542:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R107C105C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R110C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.589ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               3.076ns  (17.5% logic, 82.5% route), 3 logic levels.

 Constraint Details:

      3.076ns physical path delay THE_MEDIA_UPLINK/SLICE_3542 to THE_MEDIA_UPLINK/SLICE_3583 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 6.589ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3542 to THE_MEDIA_UPLINK/SLICE_3583:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R107C105C.CLK to   R107C105C.Q1 THE_MEDIA_UPLINK/SLICE_3542 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.372   R107C105C.Q1 to   R107C102B.C1 THE_MEDIA_UPLINK/fifo_rx_din[11]
CTOF_DEL    ---     0.147   R107C102B.C1 to   R107C102B.F1 THE_MEDIA_UPLINK/SLICE_6818
ROUTE         2     0.556   R107C102B.F1 to   R107C104B.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R107C104B.B0 to   R107C104B.F0 THE_MEDIA_UPLINK/SLICE_6531
ROUTE         3     0.611   R107C104B.F0 to  R110C106A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.076   (17.5% logic, 82.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3542:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R107C105C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3583:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R110C106A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.784ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.make_trbnet_reset  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               3.155ns  (21.7% logic, 78.3% route), 4 logic levels.

 Constraint Details:

      3.155ns physical path delay THE_MEDIA_UPLINK/SLICE_3542 to THE_MEDIA_UPLINK/SLICE_3577 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 6.784ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3542 to THE_MEDIA_UPLINK/SLICE_3577:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R107C105C.CLK to   R107C105C.Q1 THE_MEDIA_UPLINK/SLICE_3542 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.372   R107C105C.Q1 to   R107C102B.C1 THE_MEDIA_UPLINK/fifo_rx_din[11]
CTOF_DEL    ---     0.147   R107C102B.C1 to   R107C102B.F1 THE_MEDIA_UPLINK/SLICE_6818
ROUTE         2     0.354   R107C102B.F1 to   R107C102B.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R107C102B.B0 to   R107C102B.F0 THE_MEDIA_UPLINK/SLICE_6818
ROUTE         2     0.745   R107C102B.F0 to   R107C102A.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_0
CTOF_DEL    ---     0.147   R107C102A.A0 to   R107C102A.F0 THE_MEDIA_UPLINK/SLICE_3577
ROUTE         1     0.000   R107C102A.F0 to  R107C102A.DI0 THE_MEDIA_UPLINK/make_trbnet_reset_3 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.155   (21.7% logic, 78.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3542:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R107C105C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3577:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R107C102A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.801ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[14]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.813ns  (19.1% logic, 80.9% route), 3 logic levels.

 Constraint Details:

      2.813ns physical path delay THE_MEDIA_UPLINK/SLICE_3544 to THE_MEDIA_UPLINK/SLICE_3582 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.801ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3544 to THE_MEDIA_UPLINK/SLICE_3582:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C104B.CLK to   R108C104B.Q0 THE_MEDIA_UPLINK/SLICE_3544 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.090   R108C104B.Q0 to   R107C102A.C1 THE_MEDIA_UPLINK/fifo_rx_din[14]
CTOF_DEL    ---     0.147   R107C102A.C1 to   R107C102A.F1 THE_MEDIA_UPLINK/SLICE_3577
ROUTE         3     0.575   R107C102A.F1 to   R107C104B.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R107C104B.A0 to   R107C104B.F0 THE_MEDIA_UPLINK/SLICE_6531
ROUTE         3     0.611   R107C104B.F0 to  R110C106C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.813   (19.1% logic, 80.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3544:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R108C104B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3582:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R110C106C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.801ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[14]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.813ns  (19.1% logic, 80.9% route), 3 logic levels.

 Constraint Details:

      2.813ns physical path delay THE_MEDIA_UPLINK/SLICE_3544 to THE_MEDIA_UPLINK/SLICE_3581 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.801ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3544 to THE_MEDIA_UPLINK/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C104B.CLK to   R108C104B.Q0 THE_MEDIA_UPLINK/SLICE_3544 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.090   R108C104B.Q0 to   R107C102A.C1 THE_MEDIA_UPLINK/fifo_rx_din[14]
CTOF_DEL    ---     0.147   R107C102A.C1 to   R107C102A.F1 THE_MEDIA_UPLINK/SLICE_3577
ROUTE         3     0.575   R107C102A.F1 to   R107C104B.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R107C104B.A0 to   R107C104B.F0 THE_MEDIA_UPLINK/SLICE_6531
ROUTE         3     0.611   R107C104B.F0 to  R110C106B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.813   (19.1% logic, 80.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3544:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R108C104B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R110C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.852ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[14]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.813ns  (19.1% logic, 80.9% route), 3 logic levels.

 Constraint Details:

      2.813ns physical path delay THE_MEDIA_UPLINK/SLICE_3544 to THE_MEDIA_UPLINK/SLICE_3583 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 6.852ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3544 to THE_MEDIA_UPLINK/SLICE_3583:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C104B.CLK to   R108C104B.Q0 THE_MEDIA_UPLINK/SLICE_3544 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.090   R108C104B.Q0 to   R107C102A.C1 THE_MEDIA_UPLINK/fifo_rx_din[14]
CTOF_DEL    ---     0.147   R107C102A.C1 to   R107C102A.F1 THE_MEDIA_UPLINK/SLICE_3577
ROUTE         3     0.575   R107C102A.F1 to   R107C104B.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R107C104B.A0 to   R107C104B.F0 THE_MEDIA_UPLINK/SLICE_6531
ROUTE         3     0.611   R107C104B.F0 to  R110C106A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.813   (19.1% logic, 80.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3544:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R108C104B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3583:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R110C106A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[4]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.send_reset_words  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               3.031ns  (27.4% logic, 72.6% route), 5 logic levels.

 Constraint Details:

      3.031ns physical path delay THE_MEDIA_UPLINK/SLICE_3539 to THE_MEDIA_UPLINK/SLICE_3599 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 6.908ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3539 to THE_MEDIA_UPLINK/SLICE_3599:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C106B.CLK to   R108C106B.Q0 THE_MEDIA_UPLINK/SLICE_3539 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     1.051   R108C106B.Q0 to   R107C101D.C0 THE_MEDIA_UPLINK/fifo_rx_din[4]
CTOF_DEL    ---     0.147   R107C101D.C0 to   R107C101D.F0 THE_MEDIA_UPLINK/SLICE_7584
ROUTE         1     0.527   R107C101D.F0 to   R107C102D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_14_3
CTOF_DEL    ---     0.147   R107C102D.B0 to   R107C102D.F0 THE_MEDIA_UPLINK/SLICE_6530
ROUTE         2     0.262   R107C102D.F0 to   R107C102C.C1 THE_MEDIA_UPLINK/un40_fifo_rx_din_14
CTOF_DEL    ---     0.147   R107C102C.C1 to   R107C102C.F1 THE_MEDIA_UPLINK/SLICE_3599
ROUTE         1     0.360   R107C102C.F1 to   R107C102C.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_1
CTOF_DEL    ---     0.147   R107C102C.A0 to   R107C102C.F0 THE_MEDIA_UPLINK/SLICE_3599
ROUTE         1     0.000   R107C102C.F0 to  R107C102C.DI0 THE_MEDIA_UPLINK/reset_word_cnt_1_sqmuxa (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.031   (27.4% logic, 72.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R108C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R107C102C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.965ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[16]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.649ns  (20.3% logic, 79.7% route), 3 logic levels.

 Constraint Details:

      2.649ns physical path delay THE_MEDIA_UPLINK/SLICE_3545 to THE_MEDIA_UPLINK/SLICE_3582 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.965ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3545 to THE_MEDIA_UPLINK/SLICE_3582:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R113C101C.CLK to   R113C101C.Q0 THE_MEDIA_UPLINK/SLICE_3545 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.926   R113C101C.Q0 to   R107C102A.B1 THE_MEDIA_UPLINK/fifo_rx_din[16]
CTOF_DEL    ---     0.147   R107C102A.B1 to   R107C102A.F1 THE_MEDIA_UPLINK/SLICE_3577
ROUTE         3     0.575   R107C102A.F1 to   R107C104B.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R107C104B.A0 to   R107C104B.F0 THE_MEDIA_UPLINK/SLICE_6531
ROUTE         3     0.611   R107C104B.F0 to  R110C106C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.649   (20.3% logic, 79.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3545:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R113C101C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3582:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R110C106C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.965ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[16]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.649ns  (20.3% logic, 79.7% route), 3 logic levels.

 Constraint Details:

      2.649ns physical path delay THE_MEDIA_UPLINK/SLICE_3545 to THE_MEDIA_UPLINK/SLICE_3581 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.965ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3545 to THE_MEDIA_UPLINK/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R113C101C.CLK to   R113C101C.Q0 THE_MEDIA_UPLINK/SLICE_3545 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.926   R113C101C.Q0 to   R107C102A.B1 THE_MEDIA_UPLINK/fifo_rx_din[16]
CTOF_DEL    ---     0.147   R107C102A.B1 to   R107C102A.F1 THE_MEDIA_UPLINK/SLICE_3577
ROUTE         3     0.575   R107C102A.F1 to   R107C104B.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R107C104B.A0 to   R107C104B.F0 THE_MEDIA_UPLINK/SLICE_6531
ROUTE         3     0.611   R107C104B.F0 to  R110C106B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.649   (20.3% logic, 79.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3545:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R113C101C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R110C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

Report:  288.850MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.054ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[14]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[13]

   Delay:               2.560ns  (15.2% logic, 84.8% route), 2 logic levels.

 Constraint Details:

      2.560ns physical path delay THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1718 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.054ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1718:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C53A.CLK to     R66C53A.Q0 THE_RESET_HANDLER/SLICE_3647 (from clk_200_i_0)
ROUTE         2     1.348     R66C53A.Q0 to     R54C63C.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R54C63C.C0 to     R54C63C.F0 THE_RESET_HANDLER/SLICE_3655
ROUTE         9     0.822     R54C63C.F0 to    R53C64B.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.560   (15.2% logic, 84.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R66C53A.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1718:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R53C64B.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.054ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[12]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[11]

   Delay:               2.560ns  (15.2% logic, 84.8% route), 2 logic levels.

 Constraint Details:

      2.560ns physical path delay THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1717 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.054ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1717:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C53A.CLK to     R66C53A.Q0 THE_RESET_HANDLER/SLICE_3647 (from clk_200_i_0)
ROUTE         2     1.348     R66C53A.Q0 to     R54C63C.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R54C63C.C0 to     R54C63C.F0 THE_RESET_HANDLER/SLICE_3655
ROUTE         9     0.822     R54C63C.F0 to    R53C64A.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.560   (15.2% logic, 84.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R66C53A.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R53C64A.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.066ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[2]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[1]

   Delay:               2.548ns  (15.3% logic, 84.7% route), 2 logic levels.

 Constraint Details:

      2.548ns physical path delay THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1712 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.066ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1712:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C53A.CLK to     R66C53A.Q0 THE_RESET_HANDLER/SLICE_3647 (from clk_200_i_0)
ROUTE         2     1.348     R66C53A.Q0 to     R54C63C.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R54C63C.C0 to     R54C63C.F0 THE_RESET_HANDLER/SLICE_3655
ROUTE         9     0.810     R54C63C.F0 to    R53C62B.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.548   (15.3% logic, 84.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R66C53A.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1712:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R53C62B.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.066ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[4]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[3]

   Delay:               2.548ns  (15.3% logic, 84.7% route), 2 logic levels.

 Constraint Details:

      2.548ns physical path delay THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1713 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.066ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1713:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C53A.CLK to     R66C53A.Q0 THE_RESET_HANDLER/SLICE_3647 (from clk_200_i_0)
ROUTE         2     1.348     R66C53A.Q0 to     R54C63C.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R54C63C.C0 to     R54C63C.F0 THE_RESET_HANDLER/SLICE_3655
ROUTE         9     0.810     R54C63C.F0 to    R53C62C.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.548   (15.3% logic, 84.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R66C53A.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R53C62C.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[15]  (to clk_200_i_0 +)

   Delay:               2.560ns  (15.2% logic, 84.8% route), 2 logic levels.

 Constraint Details:

      2.560ns physical path delay THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1719 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 4.665ns) by 2.105ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1719:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C53A.CLK to     R66C53A.Q0 THE_RESET_HANDLER/SLICE_3647 (from clk_200_i_0)
ROUTE         2     1.348     R66C53A.Q0 to     R54C63C.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R54C63C.C0 to     R54C63C.F0 THE_RESET_HANDLER/SLICE_3655
ROUTE         9     0.822     R54C63C.F0 to    R53C64C.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.560   (15.2% logic, 84.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R66C53A.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R53C64C.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[6]  (to clk_200_i_0 +)
                   FF                        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[5]

   Delay:               2.372ns  (16.4% logic, 83.6% route), 2 logic levels.

 Constraint Details:

      2.372ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3569 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1680 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.242ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3569 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1680:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C104C.CLK to   R110C104C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3569 (from clk_200_i_0)
ROUTE         2     0.626   R110C104C.Q0 to   R112C104C.C1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast[0]
CTOF_DEL    ---     0.147   R112C104C.C1 to   R112C104C.F1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3549
ROUTE        10     1.356   R112C104C.F1 to   R114C97A.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast_RNI47AI[0] (to clk_200_i_0)
                  --------
                    2.372   (16.4% logic, 83.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R110C104C.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1680:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to   R114C97A.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[10]  (to clk_200_i_0 +)
                   FF                        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[9]

   Delay:               2.372ns  (16.4% logic, 83.6% route), 2 logic levels.

 Constraint Details:

      2.372ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3569 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1682 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.242ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3569 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C104C.CLK to   R110C104C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3569 (from clk_200_i_0)
ROUTE         2     0.626   R110C104C.Q0 to   R112C104C.C1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast[0]
CTOF_DEL    ---     0.147   R112C104C.C1 to   R112C104C.F1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3549
ROUTE        10     1.356   R112C104C.F1 to   R114C97C.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast_RNI47AI[0] (to clk_200_i_0)
                  --------
                    2.372   (16.4% logic, 83.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to  R110C104C.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to   R114C97C.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[8]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[7]

   Delay:               2.362ns  (16.5% logic, 83.5% route), 2 logic levels.

 Constraint Details:

      2.362ns physical path delay THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1715 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.252ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1715:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C53A.CLK to     R66C53A.Q0 THE_RESET_HANDLER/SLICE_3647 (from clk_200_i_0)
ROUTE         2     1.348     R66C53A.Q0 to     R54C63C.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R54C63C.C0 to     R54C63C.F0 THE_RESET_HANDLER/SLICE_3655
ROUTE         9     0.624     R54C63C.F0 to    R53C63B.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.362   (16.5% logic, 83.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R66C53A.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1715:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R53C63B.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[10]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[9]

   Delay:               2.362ns  (16.5% logic, 83.5% route), 2 logic levels.

 Constraint Details:

      2.362ns physical path delay THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1716 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.252ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1716:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C53A.CLK to     R66C53A.Q0 THE_RESET_HANDLER/SLICE_3647 (from clk_200_i_0)
ROUTE         2     1.348     R66C53A.Q0 to     R54C63C.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R54C63C.C0 to     R54C63C.F0 THE_RESET_HANDLER/SLICE_3655
ROUTE         9     0.624     R54C63C.F0 to    R53C63C.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.362   (16.5% logic, 83.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R66C53A.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1716:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R53C63C.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[6]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[5]

   Delay:               2.362ns  (16.5% logic, 83.5% route), 2 logic levels.

 Constraint Details:

      2.362ns physical path delay THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1714 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.614ns) by 2.252ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3647 to THE_RESET_HANDLER/SLICE_1714:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C53A.CLK to     R66C53A.Q0 THE_RESET_HANDLER/SLICE_3647 (from clk_200_i_0)
ROUTE         2     1.348     R66C53A.Q0 to     R54C63C.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R54C63C.C0 to     R54C63C.F0 THE_RESET_HANDLER/SLICE_3655
ROUTE         9     0.624     R54C63C.F0 to    R53C63A.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.362   (16.5% logic, 83.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R66C53A.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1714:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R53C63A.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

Report:  339.443MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;
            80 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.262ns (weighted slack = 2.524ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[6].Dline/res[4]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/ireg/input_reg[6].rst1[6]  (to CLK_PCLK_RIGHT_c -)

   Delay:               1.222ns  (31.9% logic, 68.1% route), 2 logic levels.

 Constraint Details:

      1.222ns physical path delay BM_VetoTriggeringing/Str_40ns/SLICE_1891 to BM_VetoTriggeringing/Str_40ns/SLICE_1856 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.262ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/SLICE_1891 to BM_VetoTriggeringing/Str_40ns/SLICE_1856:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R74C108A.CLK to    R74C108A.Q0 BM_VetoTriggeringing/Str_40ns/SLICE_1891 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.832    R74C108A.Q0 to    R81C108C.A0 BM_VetoTriggeringing/Str_40ns/res[6]
CTOF_DEL    ---     0.147    R81C108C.A0 to    R81C108C.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1856
ROUTE         1     0.000    R81C108C.F0 to   R81C108C.DI0 BM_VetoTriggeringing/Str_40ns/res_i[6] (to CLK_PCLK_RIGHT_c)
                  --------
                    1.222   (31.9% logic, 68.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str_40ns/SLICE_1891:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.094      U20.PADDI to   R74C108A.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str_40ns/SLICE_1856:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.094      U20.PADDI to   R81C108C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.350ns (weighted slack = 2.700ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[6].Dline/res[4]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/ireg/input_reg[6].rst1[6]  (to CLK_PCLK_RIGHT_c -)

   Delay:               1.134ns  (34.4% logic, 65.6% route), 2 logic levels.

 Constraint Details:

      1.134ns physical path delay BM_VetoTriggeringing/Str1_40ns/SLICE_1843 to BM_VetoTriggeringing/Str1_40ns/SLICE_1808 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.350ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/SLICE_1843 to BM_VetoTriggeringing/Str1_40ns/SLICE_1808:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C95C.CLK to     R67C95C.Q0 BM_VetoTriggeringing/Str1_40ns/SLICE_1843 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.744     R67C95C.Q0 to     R69C94C.A0 BM_VetoTriggeringing/Str1_40ns/res[6]
CTOF_DEL    ---     0.147     R69C94C.A0 to     R69C94C.F0 BM_VetoTriggeringing/Str1_40ns/SLICE_1808
ROUTE         1     0.000     R69C94C.F0 to    R69C94C.DI0 BM_VetoTriggeringing/Str1_40ns/res_i[6] (to CLK_PCLK_RIGHT_c)
                  --------
                    1.134   (34.4% logic, 65.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/SLICE_1843:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.090      U20.PADDI to    R67C95C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.090   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/SLICE_1808:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.090      U20.PADDI to    R69C94C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.090   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.363ns (weighted slack = 2.726ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[7].Dline/res[4]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/ireg/input_reg[7].rst1[7]  (to CLK_PCLK_RIGHT_c -)

   Delay:               1.117ns  (34.9% logic, 65.1% route), 2 logic levels.

 Constraint Details:

      1.117ns physical path delay BM_VetoTriggeringing/Str1_40ns/SLICE_1844 to BM_VetoTriggeringing/Str1_40ns/SLICE_1808 meets
      2.500ns delay constraint less
      0.004ns skew and
      0.016ns DIN_SET requirement (totaling 2.480ns) by 1.363ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/SLICE_1844 to BM_VetoTriggeringing/Str1_40ns/SLICE_1808:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R73C94A.CLK to     R73C94A.Q0 BM_VetoTriggeringing/Str1_40ns/SLICE_1844 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.727     R73C94A.Q0 to     R69C94C.C1 BM_VetoTriggeringing/Str1_40ns/res[7]
CTOF_DEL    ---     0.147     R69C94C.C1 to     R69C94C.F1 BM_VetoTriggeringing/Str1_40ns/SLICE_1808
ROUTE         1     0.000     R69C94C.F1 to    R69C94C.DI1 BM_VetoTriggeringing/Str1_40ns/res_i[7] (to CLK_PCLK_RIGHT_c)
                  --------
                    1.117   (34.9% logic, 65.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/SLICE_1844:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.094      U20.PADDI to    R73C94A.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/SLICE_1808:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.090      U20.PADDI to    R69C94C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.090   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.541ns (weighted slack = 3.082ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[1].Dline/res[4]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/ireg/input_reg[1].rst1[1]  (to CLK_PCLK_RIGHT_c -)

   Delay:               0.943ns  (41.4% logic, 58.6% route), 2 logic levels.

 Constraint Details:

      0.943ns physical path delay BM_VetoTriggeringing/Str1_40ns/SLICE_1838 to BM_VetoTriggeringing/Str1_40ns/SLICE_1805 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.541ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/SLICE_1838 to BM_VetoTriggeringing/Str1_40ns/SLICE_1805:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R68C101C.CLK to    R68C101C.Q0 BM_VetoTriggeringing/Str1_40ns/SLICE_1838 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.553    R68C101C.Q0 to    R65C101C.D1 BM_VetoTriggeringing/Str1_40ns/res[1]
CTOF_DEL    ---     0.147    R65C101C.D1 to    R65C101C.F1 BM_VetoTriggeringing/Str1_40ns/SLICE_1805
ROUTE         1     0.000    R65C101C.F1 to   R65C101C.DI1 BM_VetoTriggeringing/Str1_40ns/res_i[1] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.943   (41.4% logic, 58.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/SLICE_1838:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.090      U20.PADDI to   R68C101C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.090   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/SLICE_1805:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.090      U20.PADDI to   R65C101C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.090   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.554ns (weighted slack = 3.108ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[5].Dline/res[4]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/ireg/input_reg[5].rst1[5]  (to CLK_PCLK_RIGHT_c -)

   Delay:               0.930ns  (41.9% logic, 58.1% route), 2 logic levels.

 Constraint Details:

      0.930ns physical path delay BM_VetoTriggeringing/Str1_40ns/SLICE_1842 to BM_VetoTriggeringing/Str1_40ns/SLICE_1807 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.554ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/SLICE_1842 to BM_VetoTriggeringing/Str1_40ns/SLICE_1807:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R73C92C.CLK to     R73C92C.Q0 BM_VetoTriggeringing/Str1_40ns/SLICE_1842 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.540     R73C92C.Q0 to     R73C92B.A1 BM_VetoTriggeringing/Str1_40ns/res[5]
CTOF_DEL    ---     0.147     R73C92B.A1 to     R73C92B.F1 BM_VetoTriggeringing/Str1_40ns/SLICE_1807
ROUTE         1     0.000     R73C92B.F1 to    R73C92B.DI1 BM_VetoTriggeringing/Str1_40ns/res_i[5] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.930   (41.9% logic, 58.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/SLICE_1842:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.094      U20.PADDI to    R73C92C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/SLICE_1807:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.094      U20.PADDI to    R73C92B.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.561ns (weighted slack = 3.122ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[5].Dline/res[4]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/ireg/input_reg[5].rst1[5]  (to CLK_PCLK_RIGHT_c -)

   Delay:               0.923ns  (42.3% logic, 57.7% route), 2 logic levels.

 Constraint Details:

      0.923ns physical path delay BM_VetoTriggeringing/Str_40ns/SLICE_1890 to BM_VetoTriggeringing/Str_40ns/SLICE_1855 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.561ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/SLICE_1890 to BM_VetoTriggeringing/Str_40ns/SLICE_1855:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R69C102A.CLK to    R69C102A.Q0 BM_VetoTriggeringing/Str_40ns/SLICE_1890 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.533    R69C102A.Q0 to    R69C103A.B1 BM_VetoTriggeringing/Str_40ns/res[5]
CTOF_DEL    ---     0.147    R69C103A.B1 to    R69C103A.F1 BM_VetoTriggeringing/Str_40ns/SLICE_1855
ROUTE         1     0.000    R69C103A.F1 to   R69C103A.DI1 BM_VetoTriggeringing/Str_40ns/res_i[5] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.923   (42.3% logic, 57.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str_40ns/SLICE_1890:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.090      U20.PADDI to   R69C102A.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.090   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str_40ns/SLICE_1855:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.090      U20.PADDI to   R69C103A.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.090   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.561ns (weighted slack = 3.122ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[4]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/ireg/input_reg[0].rst1[0]  (to CLK_PCLK_RIGHT_c -)

   Delay:               0.923ns  (42.3% logic, 57.7% route), 2 logic levels.

 Constraint Details:

      0.923ns physical path delay BM_VetoTriggeringing/Str_40ns/SLICE_1885 to BM_VetoTriggeringing/Str_40ns/SLICE_1853 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.561ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/SLICE_1885 to BM_VetoTriggeringing/Str_40ns/SLICE_1853:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R71C105C.CLK to    R71C105C.Q0 BM_VetoTriggeringing/Str_40ns/SLICE_1885 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.533    R71C105C.Q0 to    R71C106C.B0 BM_VetoTriggeringing/Str_40ns/res[0]
CTOF_DEL    ---     0.147    R71C106C.B0 to    R71C106C.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1853
ROUTE         1     0.000    R71C106C.F0 to   R71C106C.DI0 BM_VetoTriggeringing/Str_40ns/res_i[0] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.923   (42.3% logic, 57.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str_40ns/SLICE_1885:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.094      U20.PADDI to   R71C105C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str_40ns/SLICE_1853:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.094      U20.PADDI to   R71C106C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.567ns (weighted slack = 3.134ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[4]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/ireg/input_reg[0].rst1[0]  (to CLK_PCLK_RIGHT_c -)

   Delay:               0.917ns  (42.5% logic, 57.5% route), 2 logic levels.

 Constraint Details:

      0.917ns physical path delay BM_VetoTriggeringing/Str1_40ns/SLICE_1837 to BM_VetoTriggeringing/Str1_40ns/SLICE_1805 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.567ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/SLICE_1837 to BM_VetoTriggeringing/Str1_40ns/SLICE_1805:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R65C101B.CLK to    R65C101B.Q0 BM_VetoTriggeringing/Str1_40ns/SLICE_1837 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.527    R65C101B.Q0 to    R65C101C.B0 BM_VetoTriggeringing/Str1_40ns/res[0]
CTOF_DEL    ---     0.147    R65C101C.B0 to    R65C101C.F0 BM_VetoTriggeringing/Str1_40ns/SLICE_1805
ROUTE         1     0.000    R65C101C.F0 to   R65C101C.DI0 BM_VetoTriggeringing/Str1_40ns/res_i[0] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.917   (42.5% logic, 57.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/SLICE_1837:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.090      U20.PADDI to   R65C101B.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.090   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/SLICE_1805:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.090      U20.PADDI to   R65C101C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.090   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.567ns (weighted slack = 3.134ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[7].Dline/res[4]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/ireg/input_reg[7].rst1[7]  (to CLK_PCLK_RIGHT_c -)

   Delay:               0.917ns  (42.5% logic, 57.5% route), 2 logic levels.

 Constraint Details:

      0.917ns physical path delay BM_VetoTriggeringing/Str_40ns/SLICE_1892 to BM_VetoTriggeringing/Str_40ns/SLICE_1856 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.567ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/SLICE_1892 to BM_VetoTriggeringing/Str_40ns/SLICE_1856:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R81C108A.CLK to    R81C108A.Q0 BM_VetoTriggeringing/Str_40ns/SLICE_1892 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.527    R81C108A.Q0 to    R81C108C.B1 BM_VetoTriggeringing/Str_40ns/res[7]
CTOF_DEL    ---     0.147    R81C108C.B1 to    R81C108C.F1 BM_VetoTriggeringing/Str_40ns/SLICE_1856
ROUTE         1     0.000    R81C108C.F1 to   R81C108C.DI1 BM_VetoTriggeringing/Str_40ns/res_i[7] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.917   (42.5% logic, 57.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str_40ns/SLICE_1892:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.094      U20.PADDI to   R81C108A.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str_40ns/SLICE_1856:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.094      U20.PADDI to   R81C108C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.567ns (weighted slack = 3.134ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/res[4]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/ireg/input_reg[2].rst1[2]  (to CLK_PCLK_RIGHT_c -)

   Delay:               0.917ns  (42.5% logic, 57.5% route), 2 logic levels.

 Constraint Details:

      0.917ns physical path delay BM_VetoTriggeringing/Str1_40ns/SLICE_1839 to BM_VetoTriggeringing/Str1_40ns/SLICE_1806 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.567ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/SLICE_1839 to BM_VetoTriggeringing/Str1_40ns/SLICE_1806:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R92C122A.CLK to    R92C122A.Q0 BM_VetoTriggeringing/Str1_40ns/SLICE_1839 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.527    R92C122A.Q0 to    R92C122B.B0 BM_VetoTriggeringing/Str1_40ns/res[2]
CTOF_DEL    ---     0.147    R92C122B.B0 to    R92C122B.F0 BM_VetoTriggeringing/Str1_40ns/SLICE_1806
ROUTE         1     0.000    R92C122B.F0 to   R92C122B.DI0 BM_VetoTriggeringing/Str1_40ns/res_i[2] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.917   (42.5% logic, 57.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/SLICE_1839:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.107      U20.PADDI to   R92C122A.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/SLICE_1806:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     1.107      U20.PADDI to   R92C122B.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:  403.877MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            8 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.761ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[1].C[1]  (from BM_VetoTriggeringing/BM_enabled1[1] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[1].retr[1]  (to BM_VetoTriggeringing/BM_enabled1[1] +)

   Delay:               0.925ns  (42.2% logic, 57.8% route), 2 logic levels.

 Constraint Details:

      0.925ns physical path delay BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1798 to BM_VetoTriggeringing/Str_40ns/SLICE_1894 meets
      5.000ns delay constraint less
      0.253ns skew and
      0.061ns DIN_SET requirement (totaling 4.686ns) by 3.761ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1798 to BM_VetoTriggeringing/Str_40ns/SLICE_1894:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R69C107C.CLK to    R69C107C.Q0 BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1798 (from BM_VetoTriggeringing/BM_enabled1[1])
ROUTE         6     0.535    R69C107C.Q0 to    R71C107B.C0 BM_VetoTriggeringing/B_out_str_40ns[1]
CTOF_DEL    ---     0.147    R71C107B.C0 to    R71C107B.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1894
ROUTE         1     0.000    R71C107B.F0 to   R71C107B.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[1] (to BM_VetoTriggeringing/BM_enabled1[1])
                  --------
                    0.925   (42.2% logic, 57.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3639 to BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1798:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     1.231    R68C100A.F1 to   R69C107C.CLK BM_VetoTriggeringing/BM_enabled1[1]
                  --------
                    1.231   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3639 to BM_VetoTriggeringing/Str_40ns/SLICE_1894:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.978    R68C100A.F1 to   R71C107B.CLK BM_VetoTriggeringing/BM_enabled1[1]
                  --------
                    0.978   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.790ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[3].C[3]  (from BM_VetoTriggeringing/BM_enabled1[3] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[3].retr[3]  (to BM_VetoTriggeringing/BM_enabled1[3] +)

   Delay:               0.951ns  (41.0% logic, 59.0% route), 2 logic levels.

 Constraint Details:

      0.951ns physical path delay BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1800 to BM_VetoTriggeringing/Str_40ns/SLICE_1896 meets
      5.000ns delay constraint less
      0.198ns skew and
      0.061ns DIN_SET requirement (totaling 4.741ns) by 3.790ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1800 to BM_VetoTriggeringing/Str_40ns/SLICE_1896:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C99C.CLK to     R67C99C.Q0 BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1800 (from BM_VetoTriggeringing/BM_enabled1[3])
ROUTE         6     0.561     R67C99C.Q0 to     R67C98C.A0 BM_VetoTriggeringing/B_out_str_40ns[3]
CTOF_DEL    ---     0.147     R67C98C.A0 to     R67C98C.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1896
ROUTE         1     0.000     R67C98C.F0 to    R67C98C.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[3] (to BM_VetoTriggeringing/BM_enabled1[3])
                  --------
                    0.951   (41.0% logic, 59.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3640 to BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1800:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.754     R66C99C.F1 to    R67C99C.CLK BM_VetoTriggeringing/BM_enabled1[3]
                  --------
                    0.754   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3640 to BM_VetoTriggeringing/Str_40ns/SLICE_1896:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.556     R66C99C.F1 to    R67C98C.CLK BM_VetoTriggeringing/BM_enabled1[3]
                  --------
                    0.556   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.795ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[4].C[4]  (from BM_VetoTriggeringing/BM_enabled1[4] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[4].retr[4]  (to BM_VetoTriggeringing/BM_enabled1[4] +)

   Delay:               0.946ns  (41.2% logic, 58.8% route), 2 logic levels.

 Constraint Details:

      0.946ns physical path delay BM_VetoTriggeringing/SLICE_1801 to BM_VetoTriggeringing/Str_40ns/SLICE_1897 meets
      5.000ns delay constraint less
      0.198ns skew and
      0.061ns DIN_SET requirement (totaling 4.741ns) by 3.795ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/SLICE_1801 to BM_VetoTriggeringing/Str_40ns/SLICE_1897:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R68C103C.CLK to    R68C103C.Q0 BM_VetoTriggeringing/SLICE_1801 (from BM_VetoTriggeringing/BM_enabled1[4])
ROUTE         6     0.556    R68C103C.Q0 to    R68C102B.A0 BM_VetoTriggeringing/B_out_str_40ns[4]
CTOF_DEL    ---     0.147    R68C102B.A0 to    R68C102B.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1897
ROUTE         1     0.000    R68C102B.F0 to   R68C102B.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[4] (to BM_VetoTriggeringing/BM_enabled1[4])
                  --------
                    0.946   (41.2% logic, 58.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3641 to BM_VetoTriggeringing/SLICE_1801:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.578    R67C102C.F0 to   R68C103C.CLK BM_VetoTriggeringing/BM_enabled1[4]
                  --------
                    0.578   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3641 to BM_VetoTriggeringing/Str_40ns/SLICE_1897:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.380    R67C102C.F0 to   R68C102B.CLK BM_VetoTriggeringing/BM_enabled1[4]
                  --------
                    0.380   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.803ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[7].C[7]  (from BM_VetoTriggeringing/BM_enabled1[7] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[7].retr[7]  (to BM_VetoTriggeringing/BM_enabled1[7] +)

   Delay:               0.938ns  (41.6% logic, 58.4% route), 2 logic levels.

 Constraint Details:

      0.938ns physical path delay BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1804 to BM_VetoTriggeringing/Str_40ns/SLICE_1900 meets
      5.000ns delay constraint less
      0.198ns skew and
      0.061ns DIN_SET requirement (totaling 4.741ns) by 3.803ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1804 to BM_VetoTriggeringing/Str_40ns/SLICE_1900:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R76C108C.CLK to    R76C108C.Q0 BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1804 (from BM_VetoTriggeringing/BM_enabled1[7])
ROUTE         6     0.548    R76C108C.Q0 to    R75C108A.B0 BM_VetoTriggeringing/B_out_str_40ns[7]
CTOF_DEL    ---     0.147    R75C108A.B0 to    R75C108A.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1900
ROUTE         1     0.000    R75C108A.F0 to   R75C108A.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[7] (to BM_VetoTriggeringing/BM_enabled1[7])
                  --------
                    0.938   (41.6% logic, 58.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3642 to BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1804:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     1.359    R67C101A.F1 to   R76C108C.CLK BM_VetoTriggeringing/BM_enabled1[7]
                  --------
                    1.359   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3642 to BM_VetoTriggeringing/Str_40ns/SLICE_1900:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     1.161    R67C101A.F1 to   R75C108A.CLK BM_VetoTriggeringing/BM_enabled1[7]
                  --------
                    1.161   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[6].C[6]  (from BM_VetoTriggeringing/BM_enabled1[6] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[6].retr[6]  (to BM_VetoTriggeringing/BM_enabled1[6] +)

   Delay:               0.970ns  (40.2% logic, 59.8% route), 2 logic levels.

 Constraint Details:

      0.970ns physical path delay BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1803 to BM_VetoTriggeringing/Str_40ns/SLICE_1899 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 3.969ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1803 to BM_VetoTriggeringing/Str_40ns/SLICE_1899:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R73C108B.CLK to    R73C108B.Q0 BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1803 (from BM_VetoTriggeringing/BM_enabled1[6])
ROUTE         6     0.580    R73C108B.Q0 to    R73C108C.A0 BM_VetoTriggeringing/B_out_str_40ns[6]
CTOF_DEL    ---     0.147    R73C108C.A0 to    R73C108C.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1899
ROUTE         1     0.000    R73C108C.F0 to   R73C108C.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[6] (to BM_VetoTriggeringing/BM_enabled1[6])
                  --------
                    0.970   (40.2% logic, 59.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3642 to BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1803:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.985    R67C101A.F0 to   R73C108B.CLK BM_VetoTriggeringing/BM_enabled1[6]
                  --------
                    0.985   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3642 to BM_VetoTriggeringing/Str_40ns/SLICE_1899:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.985    R67C101A.F0 to   R73C108C.CLK BM_VetoTriggeringing/BM_enabled1[6]
                  --------
                    0.985   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.996ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[5].C[5]  (from BM_VetoTriggeringing/BM_enabled1[5] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[5].retr[5]  (to BM_VetoTriggeringing/BM_enabled1[5] +)

   Delay:               0.943ns  (41.4% logic, 58.6% route), 2 logic levels.

 Constraint Details:

      0.943ns physical path delay BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1802 to BM_VetoTriggeringing/Str_40ns/SLICE_1898 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 3.996ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1802 to BM_VetoTriggeringing/Str_40ns/SLICE_1898:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R69C102C.CLK to    R69C102C.Q0 BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1802 (from BM_VetoTriggeringing/BM_enabled1[5])
ROUTE         6     0.553    R69C102C.Q0 to    R68C102A.B0 BM_VetoTriggeringing/B_out_str_40ns[5]
CTOF_DEL    ---     0.147    R68C102A.B0 to    R68C102A.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1898
ROUTE         1     0.000    R68C102A.F0 to   R68C102A.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[5] (to BM_VetoTriggeringing/BM_enabled1[5])
                  --------
                    0.943   (41.4% logic, 58.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3641 to BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1802:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.507    R67C102C.F1 to   R69C102C.CLK BM_VetoTriggeringing/BM_enabled1[5]
                  --------
                    0.507   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3641 to BM_VetoTriggeringing/Str_40ns/SLICE_1898:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.507    R67C102C.F1 to   R68C102A.CLK BM_VetoTriggeringing/BM_enabled1[5]
                  --------
                    0.507   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.045ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[2].C[2]  (from BM_VetoTriggeringing/BM_enabled1[2] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[2].retr[2]  (to BM_VetoTriggeringing/BM_enabled1[2] +)

   Delay:               0.965ns  (40.4% logic, 59.6% route), 2 logic levels.

 Constraint Details:

      0.965ns physical path delay BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1799 to BM_VetoTriggeringing/Str_40ns/SLICE_1895 meets
      5.000ns delay constraint less
     -0.071ns skew and
      0.061ns DIN_SET requirement (totaling 5.010ns) by 4.045ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1799 to BM_VetoTriggeringing/Str_40ns/SLICE_1895:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C99A.CLK to     R66C99A.Q0 BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1799 (from BM_VetoTriggeringing/BM_enabled1[2])
ROUTE         6     0.575     R66C99A.Q0 to     R66C98C.A0 BM_VetoTriggeringing/B_out_str_40ns[2]
CTOF_DEL    ---     0.147     R66C98C.A0 to     R66C98C.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1895
ROUTE         1     0.000     R66C98C.F0 to    R66C98C.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[2] (to BM_VetoTriggeringing/BM_enabled1[2])
                  --------
                    0.965   (40.4% logic, 59.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3640 to BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1799:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.310     R66C99C.F0 to    R66C99A.CLK BM_VetoTriggeringing/BM_enabled1[2]
                  --------
                    0.310   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3640 to BM_VetoTriggeringing/Str_40ns/SLICE_1895:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.381     R66C99C.F0 to    R66C98C.CLK BM_VetoTriggeringing/BM_enabled1[2]
                  --------
                    0.381   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.388ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[0].C[0]  (from BM_VetoTriggeringing/BM_enabled1[0] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[0].retr[0]  (to BM_VetoTriggeringing/BM_enabled1[0] +)

   Delay:               0.947ns  (41.2% logic, 58.8% route), 2 logic levels.

 Constraint Details:

      0.947ns physical path delay BM_VetoTriggeringing/SLICE_6415 to BM_VetoTriggeringing/Str_40ns/SLICE_1893 meets
      5.000ns delay constraint less
     -0.396ns skew and
      0.061ns DIN_SET requirement (totaling 5.335ns) by 4.388ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/SLICE_6415 to BM_VetoTriggeringing/Str_40ns/SLICE_1893:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R68C103B.CLK to    R68C103B.Q0 BM_VetoTriggeringing/SLICE_6415 (from BM_VetoTriggeringing/BM_enabled1[0])
ROUTE         6     0.557    R68C103B.Q0 to    R69C105A.D0 BM_VetoTriggeringing/B_out_str_40ns[0]
CTOF_DEL    ---     0.147    R69C105A.D0 to    R69C105A.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1893
ROUTE         1     0.000    R69C105A.F0 to   R69C105A.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[0] (to BM_VetoTriggeringing/BM_enabled1[0])
                  --------
                    0.947   (41.2% logic, 58.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3639 to BM_VetoTriggeringing/SLICE_6415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.556    R68C100A.F0 to   R68C103B.CLK BM_VetoTriggeringing/BM_enabled1[0]
                  --------
                    0.556   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3639 to BM_VetoTriggeringing/Str_40ns/SLICE_1893:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.952    R68C100A.F0 to   R69C105A.CLK BM_VetoTriggeringing/BM_enabled1[0]
                  --------
                    0.952   (0.0% logic, 100.0% route), 0 logic levels.

Report:  807.103MHz is the maximum frequency for this preference.


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 24.609ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               4.297ns  (5.7% logic, 94.3% route), 1 logic levels.

 Constraint Details:

      4.297ns physical path delay THE_RESET_HANDLER/SLICE_3653 to THE_RESET_HANDLER/SLICE_3652 meets
     30.000ns delay constraint less
      0.960ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 28.906ns) by 24.609ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3653 to THE_RESET_HANDLER/SLICE_3652:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R54C63B.CLK to     R54C63B.Q0 THE_RESET_HANDLER/SLICE_3653 (from clk_200_i_0)
ROUTE         1     4.054     R54C63B.Q0 to      R2C90B.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    4.297   (5.7% logic, 94.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3653:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.951 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.116 *L_R79C5.CLKOK to    R54C63B.CLK clk_200_i_0
                  --------
                    3.267   (42.1% logic, 57.9% route), 2 logic levels.

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3652:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C90B.CLK clk_100_i
                  --------
                    2.307   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 26.493ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               3.369ns  (7.2% logic, 92.8% route), 1 logic levels.

 Constraint Details:

      3.369ns physical path delay THE_RESET_HANDLER/SLICE_3652 to SLICE_5127 meets
     30.000ns delay constraint less
      0.004ns skew and
      0.134ns M_SET requirement (totaling 29.862ns) by 26.493ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3652 to SLICE_5127:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R2C90B.CLK to      R2C90B.Q0 THE_RESET_HANDLER/SLICE_3652 (from clk_100_i)
ROUTE         2     3.126      R2C90B.Q0 to     R63C87B.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    3.369   (7.2% logic, 92.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3652:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C90B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to SLICE_5127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.103 *L_R79C5.CLKOP to    R63C87B.CLK clk_100_i
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.543ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.543ns physical path delay THE_RESET_HANDLER/SLICE_3652 to THE_RESET_HANDLER/SLICE_3652 meets
     30.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 29.866ns) by 29.323ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3652 to THE_RESET_HANDLER/SLICE_3652:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R2C90B.CLK to      R2C90B.Q0 THE_RESET_HANDLER/SLICE_3652 (from clk_100_i)
ROUTE         2     0.300      R2C90B.Q0 to      R2C90B.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.543   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3652:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C90B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3652:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C90B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:    5.391ns is the minimum delay for this preference.


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 18.897ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               1.933ns  (12.6% logic, 87.4% route), 1 logic levels.

 Constraint Details:

      1.933ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_3646 to THE_RESET_HANDLER/SLICE_3655 meets
     20.000ns delay constraint less
     -0.964ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 20.830ns) by 18.897ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_3646 to THE_RESET_HANDLER/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R69C83B.CLK to     R69C83B.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_3646 (from clk_100_i)
ROUTE         2     1.690     R69C83B.Q0 to     R54C63C.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    1.933   (12.6% logic, 87.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_3646:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.103 *L_R79C5.CLKOP to    R69C83B.CLK clk_100_i
                  --------
                    2.303   (18.4% logic, 81.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.951 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.116 *L_R79C5.CLKOK to    R54C63C.CLK clk_200_i_0
                  --------
                    3.267   (42.1% logic, 57.9% route), 2 logic levels.


Passed: The following path meets requirements by 19.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.537ns  (45.3% logic, 54.7% route), 1 logic levels.

 Constraint Details:

      0.537ns physical path delay THE_RESET_HANDLER/SLICE_3655 to THE_RESET_HANDLER/SLICE_3655 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 19.866ns) by 19.329ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3655 to THE_RESET_HANDLER/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R54C63C.CLK to     R54C63C.Q0 THE_RESET_HANDLER/SLICE_3655 (from clk_200_i_0)
ROUTE         1     0.294     R54C63C.Q0 to     R54C63C.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.537   (45.3% logic, 54.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R54C63C.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.116 *L_R79C5.CLKOK to    R54C63C.CLK clk_200_i_0
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

Report:    1.103ns is the minimum delay for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |  100.000 MHz|  112.322 MHz|  14  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |  100.000 MHz|  288.850 MHz|   3  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |  200.000 MHz|  339.443 MHz|   2  
                                        |             |             |
FREQUENCY PORT "CLK_PCLK_RIGHT"         |             |             |
200.000000 MHz ;                        |  200.000 MHz|  403.877 MHz|   2  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |  200.000 MHz|  807.103 MHz|   2  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |    30.000 ns|     5.391 ns|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |    20.000 ns|     1.103 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 46 clocks:

Clock Domain: THE_MAIN_PLL/CLKFB_t   Source: THE_MAIN_PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[0]   Source: SLICE_3639.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[0]   Source: SLICE_3639.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[0]   Source: SLICE_3639.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: BM_VetoTriggeringing/BM_enabled1[0]   Source: SLICE_3639.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[1]   Source: SLICE_3639.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[1]   Source: SLICE_3639.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[1]   Source: SLICE_3639.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: BM_VetoTriggeringing/BM_enabled1[1]   Source: SLICE_3639.F1   Loads: 2
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: BM_VetoTriggeringing/BM_enabled1[2]   Source: SLICE_3640.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[2]   Source: SLICE_3640.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[2]   Source: SLICE_3640.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: BM_VetoTriggeringing/BM_enabled1[2]   Source: SLICE_3640.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[3]   Source: SLICE_3640.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[3]   Source: SLICE_3640.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[3]   Source: SLICE_3640.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: BM_VetoTriggeringing/BM_enabled1[3]   Source: SLICE_3640.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[4]   Source: SLICE_3641.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[4]   Source: SLICE_3641.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[4]   Source: SLICE_3641.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: BM_VetoTriggeringing/BM_enabled1[4]   Source: SLICE_3641.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: INP_c[8]   Source: INP[8].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[11]   Source: INP[11].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[5]   Source: SLICE_3641.F1   Loads: 2

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[5]   Source: SLICE_3641.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[5]   Source: SLICE_3641.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: BM_VetoTriggeringing/BM_enabled1[5]   Source: SLICE_3641.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0   Loads: 2

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: INP_c[14]   Source: INP[14].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[12]   Source: INP[12].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[9]   Source: INP[9].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD   Loads: 80
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1   Loads: 2

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   Covered under: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: INP_c[15]   Source: INP[15].PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4484
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 185035 paths, 45 nets, and 54939 connections (98.91% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Thu Jun 04 11:49:21 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset C:/Users/ishra/MUSE_Triggers_FPGA/MUSEtrigger__VetoBM_Shraddha/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.058ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/rx_data[6]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0(ASIC)  (to clk_100_i +)

   Delay:               0.230ns  (41.7% logic, 58.3% route), 1 logic levels.

 Constraint Details:

      0.230ns physical path delay THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3972 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.058ns

 Physical Path Details:

      Data path THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3972 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R98C114A.CLK to    R98C114A.Q0 THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3972 (from clk_100_i)
ROUTE         1     0.134    R98C114A.Q0 to *_R97C113.DIB2 THE_TOOLS/THE_SPI_RELOAD/spi_bram_rd_d[6] (to clk_100_i)
                  --------
                    0.230   (41.7% logic, 58.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3972:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to   R98C114A.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *_R97C113.CLKB clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.064ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/rx_data[1]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1(ASIC)  (to clk_100_i +)

   Delay:               0.230ns  (41.7% logic, 58.3% route), 1 logic levels.

 Constraint Details:

      0.230ns physical path delay THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3969 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.166ns) by 0.064ns

 Physical Path Details:

      Data path THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3969 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R98C111A.CLK to    R98C111A.Q1 THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3969 (from clk_100_i)
ROUTE         1     0.134    R98C111A.Q1 to *_R97C110.DIB1 THE_TOOLS/THE_SPI_RELOAD/spi_bram_rd_d[1] (to clk_100_i)
                  --------
                    0.230   (41.7% logic, 58.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3969:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to   R98C111A.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *_R97C110.CLKB clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.071ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_correct[1]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.391ns  (24.6% logic, 75.4% route), 1 logic levels.

 Constraint Details:

      0.391ns physical path delay THE_MEDIA_UPLINK/SLICE_3605 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.022ns skew requirement (totaling 0.320ns) by 0.071ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3605 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R114C107A.CLK to   R114C107A.Q0 THE_MEDIA_UPLINK/SLICE_3605 (from clk_100_i)
ROUTE         1     0.295   R114C107A.Q0 to *.FF_TX_D_1_21 THE_MEDIA_UPLINK/tx_correct[1] (to clk_100_i)
                  --------
                    0.391   (24.6% logic, 75.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3605:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to  R114C107A.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/FF_19  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.217ns  (44.2% logic, 55.8% route), 1 logic levels.

 Constraint Details:

      0.217ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_772 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.105ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_772 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R42C86C.CLK to     R42C86C.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_772 (from clk_100_i)
ROUTE         2     0.121     R42C86C.Q1 to *R_R43C86.ADA7 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/wcount_3 (to clk_100_i)
                  --------
                    0.217   (44.2% logic, 55.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_772:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R42C86C.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R43C86.CLKA clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.108ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/FF_32  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1(ASIC)  (to clk_100_i +)

   Delay:               0.220ns  (43.6% logic, 56.4% route), 1 logic levels.

 Constraint Details:

      0.220ns physical path delay THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/SLICE_3182 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.108ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/SLICE_3182 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R60C71A.CLK to     R60C71A.Q0 THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/SLICE_3182 (from clk_100_i)
ROUTE         4     0.124     R60C71A.Q0 to *R_R61C71.ADA7 THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/wptr_4 (to clk_100_i)
                  --------
                    0.220   (43.6% logic, 56.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/SLICE_3182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to    R60C71A.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_HANDLER_TRIGGER_DATA/THE_DATA_HANDLER/gen_fifos.0.THE_DAT_FIFO/gen_36_2k.THE_FIFO/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.553 *L_R79C5.CLKOP to *R_R61C71.CLKA clk_100_i
                  --------
                    0.553   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/genINITOBUF2.gen_INITOBUF3.INITOBUF/buf_MED_DATA_OUT[2]  (from clk_100_i +)
   Destination:    PDPW16KC   Port           THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.284ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      0.284ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_1994 to THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.112ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_1994 to THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R77C89B.CLK to     R77C89B.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_1994 (from clk_100_i)
ROUTE         1     0.188     R77C89B.Q0 to EBR_R79C89.DI2 THE_ENDPOINT/THE_ENDPOINT/MED_IO_DATA_OUT[2] (to clk_100_i)
                  --------
                    0.284   (33.8% logic, 66.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/SLICE_1994:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R77C89B.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/MPLEX/gen_sbuf.0.gen_input_sbuf.THE_SBUF/gen_version_5.sbuf/THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R79C89.CLKW clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/rx_data[7]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0(ASIC)  (to clk_100_i +)

   Delay:               0.284ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      0.284ns physical path delay THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3972 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.112ns

 Physical Path Details:

      Data path THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3972 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R98C114A.CLK to    R98C114A.Q1 THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3972 (from clk_100_i)
ROUTE         1     0.188    R98C114A.Q1 to *_R97C113.DIB3 THE_TOOLS/THE_SPI_RELOAD/spi_bram_rd_d[7] (to clk_100_i)
                  --------
                    0.284   (33.8% logic, 66.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3972:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to   R98C114A.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *_R97C113.CLKB clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/FF_13  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.227ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.227ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_740 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.115ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_740 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R42C83C.CLK to     R42C83C.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_740 (from clk_100_i)
ROUTE         2     0.131     R42C83C.Q1 to *_R43C83.ADA13 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/wcount_9 (to clk_100_i)
                  --------
                    0.227   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_740:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R42C83C.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R43C83.CLKA clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/FF_14  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.227ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.227ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_890 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.115ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_890 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R96C86C.CLK to     R96C86C.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_890 (from clk_100_i)
ROUTE         2     0.131     R96C86C.Q0 to *_R97C86.ADA12 THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/wcount_8 (to clk_100_i)
                  --------
                    0.227   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_890:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R96C86C.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R97C86.CLKA clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/FF_13  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.227ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.227ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_890 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.115ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_890 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R96C86C.CLK to     R96C86C.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_890 (from clk_100_i)
ROUTE         2     0.131     R96C86C.Q1 to *_R97C86.ADA13 THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/wcount_9 (to clk_100_i)
                  --------
                    0.227   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_890:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R96C86C.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R97C86.CLKA clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[5]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.365ns  (26.3% logic, 73.7% route), 1 logic levels.

 Constraint Details:

      0.365ns physical path delay THE_MEDIA_UPLINK/SLICE_3539 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.192ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3539 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C106B.CLK to   R108C106B.Q1 THE_MEDIA_UPLINK/SLICE_3539 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.269   R108C106B.Q1 to *R106C101.DIA5 THE_MEDIA_UPLINK/fifo_rx_din[5] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.365   (26.3% logic, 73.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R108C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.335 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.335   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay THE_MEDIA_UPLINK/SLICE_3581 to THE_MEDIA_UPLINK/SLICE_3581 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3581 to THE_MEDIA_UPLINK/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C106B.CLK to   R110C106B.Q0 THE_MEDIA_UPLINK/SLICE_3581 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         4     0.042   R110C106B.Q0 to   R110C106B.D0 THE_MEDIA_UPLINK/reset_word_cnt[0]
CTOF_DEL    ---     0.058   R110C106B.D0 to   R110C106B.F0 THE_MEDIA_UPLINK/SLICE_3581
ROUTE         1     0.000   R110C106B.F0 to  R110C106B.DI0 THE_MEDIA_UPLINK/un1_reset_word_cnt_1[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R110C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R110C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/SLICE_3583 to THE_MEDIA_UPLINK/SLICE_3583 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3583 to THE_MEDIA_UPLINK/SLICE_3583:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C106A.CLK to   R110C106A.Q0 THE_MEDIA_UPLINK/SLICE_3583 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         7     0.043   R110C106A.Q0 to   R110C106A.D0 THE_MEDIA_UPLINK/reset_word_cnt[4]
CTOF_DEL    ---     0.058   R110C106A.D0 to   R110C106A.F0 THE_MEDIA_UPLINK/SLICE_3583
ROUTE         1     0.000   R110C106A.F0 to  R110C106A.DI0 THE_MEDIA_UPLINK/un1_reset_word_cnt_1[5] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3583:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R110C106A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3583:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R110C106A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_56  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.321ns  (29.9% logic, 70.1% route), 1 logic levels.

 Constraint Details:

      0.321ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3510 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.113ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3510 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C101A.CLK to   R109C101A.Q0 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3510 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.225   R109C101A.Q0 to *R106C101.ADA4 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/wptr_0 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.321   (29.9% logic, 70.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R109C101A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.335 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.335   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[13]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.396ns  (24.2% logic, 75.8% route), 1 logic levels.

 Constraint Details:

      0.396ns physical path delay THE_MEDIA_UPLINK/SLICE_3543 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.223ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3543 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C106C.CLK to   R108C106C.Q1 THE_MEDIA_UPLINK/SLICE_3543 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.300   R108C106C.Q1 to *106C101.DIA13 THE_MEDIA_UPLINK/fifo_rx_din[13] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.396   (24.2% logic, 75.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3543:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R108C106C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.335 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.335   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_26  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_14  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3492 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3495 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3492 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3495:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C102C.CLK to   R108C102C.Q0 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3492 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R108C102C.Q0 to   R108C102B.M0 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/r_gcount_w0 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3492:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R108C102C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3495:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R108C102B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_21  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_9  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3494 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3497 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3494 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3497:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C103C.CLK to   R112C103C.Q1 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3494 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R112C103C.Q1 to   R112C103B.M1 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/r_gcount_w5 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R112C103C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3497:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R112C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_K_DELAY/sync_q[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_RX_K_DELAY/sync_q[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3524 to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3597 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3524 to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3597:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R114C101B.CLK to   R114C101B.Q0 THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3524 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R114C101B.Q0 to   R114C101A.M0 THE_MEDIA_UPLINK/THE_RX_K_DELAY/sync_q_1[2] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3524:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R114C101B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3597:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R114C101A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_25  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_13  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3492 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3495 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3492 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3495:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C102C.CLK to   R108C102C.Q1 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3492 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R108C102C.Q1 to   R108C102B.M1 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/r_gcount_w1 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3492:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R108C102C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3495:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R108C102B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_K_DELAY/sync_q[5]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.last_rx[8]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3597 to THE_MEDIA_UPLINK/SLICE_3576 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3597 to THE_MEDIA_UPLINK/SLICE_3576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R114C101A.CLK to   R114C101A.Q1 THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3597 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.092   R114C101A.Q1 to   R114C101C.M0 THE_MEDIA_UPLINK/rx_k[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3597:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R114C101A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3576:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R114C101C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3565 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3565 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3565 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3565:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C101A.CLK to   R112C101A.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3565 (from clk_200_i_0)
ROUTE         3     0.043   R112C101A.Q0 to   R112C101A.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]
CTOF_DEL    ---     0.058   R112C101A.D0 to   R112C101A.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3565
ROUTE         1     0.000   R112C101A.F0 to  R112C101A.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/N_1085_i (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3565:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R112C101A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3565:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R112C101A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_RESET_HANDLER/SLICE_3654 to THE_RESET_HANDLER/SLICE_3654 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3654 to THE_RESET_HANDLER/SLICE_3654:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R54C63A.CLK to     R54C63A.Q0 THE_RESET_HANDLER/SLICE_3654 (from clk_200_i_0)
ROUTE         3     0.043     R54C63A.Q0 to     R54C63A.D0 THE_RESET_HANDLER/reset_cnt[0]
CTOF_DEL    ---     0.058     R54C63A.D0 to     R54C63A.F0 THE_RESET_HANDLER/SLICE_3654
ROUTE         1     0.000     R54C63A.F0 to    R54C63A.DI0 THE_RESET_HANDLER/reset_cnt_5[0] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3654:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to    R54C63A.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3654:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to    R54C63A.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3566 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3566 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3566 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3566:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C101B.CLK to   R112C101B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3566 (from clk_200_i_0)
ROUTE         4     0.043   R112C101B.Q0 to   R112C101B.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]
CTOF_DEL    ---     0.058   R112C101B.D0 to   R112C101B.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3566
ROUTE         1     0.000   R112C101B.F0 to  R112C101B.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1_RNO[2] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3566:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R112C101B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3566:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R112C101B.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.209ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]  (to clk_200_i_0 +)

   Delay:               0.198ns  (77.8% logic, 22.2% route), 2 logic levels.

 Constraint Details:

      0.198ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3568 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3568 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.209ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3568 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3568:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R111C104A.CLK to   R111C104A.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3568 (from clk_200_i_0)
ROUTE         8     0.044   R111C104A.Q0 to   R111C104A.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]
CTOF_DEL    ---     0.058   R111C104A.D0 to   R111C104A.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3568
ROUTE         1     0.000   R111C104A.F0 to  R111C104A.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_ns[2] (to clk_200_i_0)
                  --------
                    0.198   (77.8% logic, 22.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3568:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R111C104A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3568:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R111C104A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[1]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_3648 to THE_RESET_HANDLER/SLICE_3648 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3648 to THE_RESET_HANDLER/SLICE_3648:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R80C53A.CLK to     R80C53A.Q0 THE_RESET_HANDLER/SLICE_3648 (from clk_200_i_0)
ROUTE         1     0.090     R80C53A.Q0 to     R80C53A.M1 THE_RESET_HANDLER/async_sampler[0] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3648:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.495 *L_R79C5.CLKOK to    R80C53A.CLK clk_200_i_0
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3648:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.495 *L_R79C5.CLKOK to    R80C53A.CLK clk_200_i_0
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]  (to clk_200_i_0 +)

   Delay:               0.225ns  (68.4% logic, 31.6% route), 2 logic levels.

 Constraint Details:

      0.225ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3554 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3554 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.236ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3554 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3554:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C105C.CLK to   R113C105C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3554 (from clk_200_i_0)
ROUTE         2     0.071   R113C105C.Q0 to   R113C105C.C0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]
CTOF_DEL    ---     0.058   R113C105C.C0 to   R113C105C.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3554
ROUTE         1     0.000   R113C105C.F0 to  R113C105C.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/N_18_i_i (to clk_200_i_0)
                  --------
                    0.225   (68.4% logic, 31.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3554:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C105C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3554:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C105C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[3]  (to clk_200_i_0 +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3649 to THE_RESET_HANDLER/SLICE_3649 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3649 to THE_RESET_HANDLER/SLICE_3649:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R67C53A.CLK to     R67C53A.Q0 THE_RESET_HANDLER/SLICE_3649 (from clk_200_i_0)
ROUTE         2     0.092     R67C53A.Q0 to     R67C53A.M1 THE_RESET_HANDLER/async_sampler[2] (to clk_200_i_0)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3649:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to    R67C53A.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3649:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to    R67C53A.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[5]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[6]  (to clk_200_i_0 +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3650 to THE_RESET_HANDLER/SLICE_3651 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3650 to THE_RESET_HANDLER/SLICE_3651:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R66C53C.CLK to     R66C53C.Q1 THE_RESET_HANDLER/SLICE_3650 (from clk_200_i_0)
ROUTE         2     0.092     R66C53C.Q1 to     R66C53B.M0 THE_RESET_HANDLER/async_sampler[5] (to clk_200_i_0)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to    R66C53C.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3651:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to    R66C53B.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast  (to clk_200_i_0 +)

   Delay:               0.230ns  (67.0% logic, 33.0% route), 2 logic levels.

 Constraint Details:

      0.230ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3549 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3549 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.241ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3549 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3549:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C104C.CLK to   R112C104C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3549 (from clk_200_i_0)
ROUTE        42     0.074   R112C104C.Q0 to   R112C104C.C0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast
CTOF_DEL    ---     0.058   R112C104C.C0 to   R112C104C.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3549
ROUTE         2     0.002   R112C104C.F0 to  R112C104C.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast_i (to clk_200_i_0)
                  --------
                    0.230   (67.0% logic, 33.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3549:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R112C104C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3549:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R112C104C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[4]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[5]  (to clk_200_i_0 +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay THE_RESET_HANDLER/SLICE_3650 to THE_RESET_HANDLER/SLICE_3650 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3650 to THE_RESET_HANDLER/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R66C53C.CLK to     R66C53C.Q0 THE_RESET_HANDLER/SLICE_3650 (from clk_200_i_0)
ROUTE         2     0.096     R66C53C.Q0 to     R66C53C.M1 THE_RESET_HANDLER/async_sampler[4] (to clk_200_i_0)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to    R66C53C.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to    R66C53C.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;
            80 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[6].Dline/res[2]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[6].Dline/res[3]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[6].Dline/SLICE_1880 to BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[6].Dline/SLICE_1881 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[6].Dline/SLICE_1880 to BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[6].Dline/SLICE_1881:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R74C109A.CLK to    R74C109A.Q1 BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[6].Dline/SLICE_1880 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.079    R74C109A.Q1 to    R73C109A.D0 BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[6].Dline/res[2]
CTOF_DEL    ---     0.058    R73C109A.D0 to    R73C109A.F0 BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[6].Dline/SLICE_1881
ROUTE         1     0.000    R73C109A.F0 to   R73C109A.DI0 BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[6].Dline/res_20[3] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[6].Dline/SLICE_1880:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.475      U20.PADDI to   R74C109A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[6].Dline/SLICE_1881:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.475      U20.PADDI to   R73C109A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/res[3]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/res[4]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1868 to BM_VetoTriggeringing/Str_40ns/SLICE_1887 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1868 to BM_VetoTriggeringing/Str_40ns/SLICE_1887:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R66C97C.CLK to     R66C97C.Q1 BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1868 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.079     R66C97C.Q1 to     R66C98B.D0 BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/res[3]
CTOF_DEL    ---     0.058     R66C98B.D0 to     R66C98B.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1887
ROUTE         1     0.000     R66C98B.F0 to    R66C98B.DI0 BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/res_21[4] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1868:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.474      U20.PADDI to    R66C97C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.474   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str_40ns/SLICE_1887:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.474      U20.PADDI to    R66C98B.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.474   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[7].Dline/res[0]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[7].Dline/res[1]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[7].Dline/SLICE_1834 to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[7].Dline/SLICE_1835 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[7].Dline/SLICE_1834 to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[7].Dline/SLICE_1835:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R91C93B.CLK to     R91C93B.Q0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[7].Dline/SLICE_1834 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.079     R91C93B.Q0 to     R91C94B.D0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[7].Dline/res[0]
CTOF_DEL    ---     0.058     R91C94B.D0 to     R91C94B.F0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[7].Dline/SLICE_1835
ROUTE         1     0.000     R91C94B.F0 to    R91C94B.DI0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[7].Dline/res_18[1] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[7].Dline/SLICE_1834:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.475      U20.PADDI to    R91C93B.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[7].Dline/SLICE_1835:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.475      U20.PADDI to    R91C94B.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/res[3]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/res[4]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1820 to BM_VetoTriggeringing/Str1_40ns/SLICE_1839 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1820 to BM_VetoTriggeringing/Str1_40ns/SLICE_1839:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R92C121A.CLK to    R92C121A.Q1 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1820 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.079    R92C121A.Q1 to    R92C122A.D0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/res[3]
CTOF_DEL    ---     0.058    R92C122A.D0 to    R92C122A.F0 BM_VetoTriggeringing/Str1_40ns/SLICE_1839
ROUTE         1     0.000    R92C122A.F0 to   R92C122A.DI0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/res_21[4] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1820:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.481      U20.PADDI to   R92C121A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/SLICE_1839:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.481      U20.PADDI to   R92C122A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[4].Dline/res[1]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[4].Dline/res[2]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.255ns  (60.4% logic, 39.6% route), 2 logic levels.

 Constraint Details:

      0.255ns physical path delay BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[4].Dline/SLICE_1826 to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[4].Dline/SLICE_1826 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.266ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[4].Dline/SLICE_1826 to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[4].Dline/SLICE_1826:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R90C93C.CLK to     R90C93C.Q0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[4].Dline/SLICE_1826 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.101     R90C93C.Q0 to     R90C93C.D1 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[4].Dline/res[1]
CTOF_DEL    ---     0.058     R90C93C.D1 to     R90C93C.F1 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[4].Dline/SLICE_1826
ROUTE         1     0.000     R90C93C.F1 to    R90C93C.DI1 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[4].Dline/res_19[2] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.255   (60.4% logic, 39.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[4].Dline/SLICE_1826:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.475      U20.PADDI to    R90C93C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[4].Dline/SLICE_1826:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.475      U20.PADDI to    R90C93C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[1].Dline/res[3]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[1].Dline/res[4]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.255ns  (60.4% logic, 39.6% route), 2 logic levels.

 Constraint Details:

      0.255ns physical path delay BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[1].Dline/SLICE_1817 to BM_VetoTriggeringing/Str1_40ns/SLICE_1838 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.266ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[1].Dline/SLICE_1817 to BM_VetoTriggeringing/Str1_40ns/SLICE_1838:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R68C101A.CLK to    R68C101A.Q1 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[1].Dline/SLICE_1817 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.101    R68C101A.Q1 to    R68C101C.D0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[1].Dline/res[3]
CTOF_DEL    ---     0.058    R68C101C.D0 to    R68C101C.F0 BM_VetoTriggeringing/Str1_40ns/SLICE_1838
ROUTE         1     0.000    R68C101C.F0 to   R68C101C.DI0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[1].Dline/res_21[4] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.255   (60.4% logic, 39.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[1].Dline/SLICE_1817:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.474      U20.PADDI to   R68C101A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.474   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/SLICE_1838:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.474      U20.PADDI to   R68C101C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.474   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[1]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[2]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.255ns  (60.4% logic, 39.6% route), 2 logic levels.

 Constraint Details:

      0.255ns physical path delay BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1861 to BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1861 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.266ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1861 to BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1861:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R69C105C.CLK to    R69C105C.Q0 BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1861 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.101    R69C105C.Q0 to    R69C105C.D1 BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[1]
CTOF_DEL    ---     0.058    R69C105C.D1 to    R69C105C.F1 BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1861
ROUTE         1     0.000    R69C105C.F1 to   R69C105C.DI1 BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res_19[2] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.255   (60.4% logic, 39.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1861:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.474      U20.PADDI to   R69C105C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.474   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1861:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.474      U20.PADDI to   R69C105C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.474   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[3].Dline/res[0]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[3].Dline/res[1]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.255ns  (60.4% logic, 39.6% route), 2 logic levels.

 Constraint Details:

      0.255ns physical path delay BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[3].Dline/SLICE_1822 to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[3].Dline/SLICE_1823 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.266ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[3].Dline/SLICE_1822 to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[3].Dline/SLICE_1823:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R92C126C.CLK to    R92C126C.Q0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[3].Dline/SLICE_1822 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.101    R92C126C.Q0 to    R92C126A.D0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[3].Dline/res[0]
CTOF_DEL    ---     0.058    R92C126A.D0 to    R92C126A.F0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[3].Dline/SLICE_1823
ROUTE         1     0.000    R92C126A.F0 to   R92C126A.DI0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[3].Dline/res_18[1] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.255   (60.4% logic, 39.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[3].Dline/SLICE_1822:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.481      U20.PADDI to   R92C126C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[3].Dline/SLICE_1823:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.481      U20.PADDI to   R92C126A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/res[0]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/res[1]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.255ns  (60.4% logic, 39.6% route), 2 logic levels.

 Constraint Details:

      0.255ns physical path delay BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1819 to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1820 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.266ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1819 to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1820:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R92C121C.CLK to    R92C121C.Q0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1819 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.101    R92C121C.Q0 to    R92C121A.D0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/res[0]
CTOF_DEL    ---     0.058    R92C121A.D0 to    R92C121A.F0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1820
ROUTE         1     0.000    R92C121A.F0 to   R92C121A.DI0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/res_18[1] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.255   (60.4% logic, 39.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1819:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.481      U20.PADDI to   R92C121C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[2].Dline/SLICE_1820:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.481      U20.PADDI to   R92C121A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[2]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[3]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.255ns  (60.4% logic, 39.6% route), 2 logic levels.

 Constraint Details:

      0.255ns physical path delay BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1813 to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1814 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.266ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1813 to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1814:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R65C100B.CLK to    R65C100B.Q1 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1813 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.101    R65C100B.Q1 to    R65C100C.D0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res[2]
CTOF_DEL    ---     0.058    R65C100C.D0 to    R65C100C.F0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1814
ROUTE         1     0.000    R65C100C.F0 to   R65C100C.DI0 BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/res_20[3] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.255   (60.4% logic, 39.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1813:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.474      U20.PADDI to   R65C100B.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.474   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to BM_VetoTriggeringing/Str1_40ns/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1814:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        80     0.474      U20.PADDI to   R65C100C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.474   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            8 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[0].C[0]  (from BM_VetoTriggeringing/BM_enabled1[0] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[0].retr[0]  (to BM_VetoTriggeringing/BM_enabled1[0] +)

   Delay:               0.341ns  (45.2% logic, 54.8% route), 2 logic levels.

 Constraint Details:

      0.341ns physical path delay BM_VetoTriggeringing/SLICE_6415 to BM_VetoTriggeringing/Str_40ns/SLICE_1893 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
     -0.189ns skew requirement (totaling 0.178ns) by 0.163ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/SLICE_6415 to BM_VetoTriggeringing/Str_40ns/SLICE_1893:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R68C103B.CLK to    R68C103B.Q0 BM_VetoTriggeringing/SLICE_6415 (from BM_VetoTriggeringing/BM_enabled1[0])
ROUTE         6     0.187    R68C103B.Q0 to    R69C105A.D0 BM_VetoTriggeringing/B_out_str_40ns[0]
CTOF_DEL    ---     0.058    R69C105A.D0 to    R69C105A.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1893
ROUTE         1     0.000    R69C105A.F0 to   R69C105A.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[0] (to BM_VetoTriggeringing/BM_enabled1[0])
                  --------
                    0.341   (45.2% logic, 54.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3639 to BM_VetoTriggeringing/SLICE_6415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.263    R68C100A.F0 to   R68C103B.CLK BM_VetoTriggeringing/BM_enabled1[0]
                  --------
                    0.263   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3639 to BM_VetoTriggeringing/Str_40ns/SLICE_1893:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.452    R68C100A.F0 to   R69C105A.CLK BM_VetoTriggeringing/BM_enabled1[0]
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[2].C[2]  (from BM_VetoTriggeringing/BM_enabled1[2] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[2].retr[2]  (to BM_VetoTriggeringing/BM_enabled1[2] +)

   Delay:               0.314ns  (49.0% logic, 51.0% route), 2 logic levels.

 Constraint Details:

      0.314ns physical path delay BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1799 to BM_VetoTriggeringing/Str_40ns/SLICE_1895 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
     -0.033ns skew requirement (totaling 0.022ns) by 0.292ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1799 to BM_VetoTriggeringing/Str_40ns/SLICE_1895:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R66C99A.CLK to     R66C99A.Q0 BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1799 (from BM_VetoTriggeringing/BM_enabled1[2])
ROUTE         6     0.160     R66C99A.Q0 to     R66C98C.A0 BM_VetoTriggeringing/B_out_str_40ns[2]
CTOF_DEL    ---     0.058     R66C98C.A0 to     R66C98C.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1895
ROUTE         1     0.000     R66C98C.F0 to    R66C98C.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[2] (to BM_VetoTriggeringing/BM_enabled1[2])
                  --------
                    0.314   (49.0% logic, 51.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3640 to BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1799:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.143     R66C99C.F0 to    R66C99A.CLK BM_VetoTriggeringing/BM_enabled1[2]
                  --------
                    0.143   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3640 to BM_VetoTriggeringing/Str_40ns/SLICE_1895:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.176     R66C99C.F0 to    R66C98C.CLK BM_VetoTriggeringing/BM_enabled1[2]
                  --------
                    0.176   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.326ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[5].C[5]  (from BM_VetoTriggeringing/BM_enabled1[5] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[5].retr[5]  (to BM_VetoTriggeringing/BM_enabled1[5] +)

   Delay:               0.315ns  (48.9% logic, 51.1% route), 2 logic levels.

 Constraint Details:

      0.315ns physical path delay BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1802 to BM_VetoTriggeringing/Str_40ns/SLICE_1898 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.326ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1802 to BM_VetoTriggeringing/Str_40ns/SLICE_1898:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R69C102C.CLK to    R69C102C.Q0 BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1802 (from BM_VetoTriggeringing/BM_enabled1[5])
ROUTE         6     0.161    R69C102C.Q0 to    R68C102A.B0 BM_VetoTriggeringing/B_out_str_40ns[5]
CTOF_DEL    ---     0.058    R68C102A.B0 to    R68C102A.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1898
ROUTE         1     0.000    R68C102A.F0 to   R68C102A.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[5] (to BM_VetoTriggeringing/BM_enabled1[5])
                  --------
                    0.315   (48.9% logic, 51.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3641 to BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1802:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.235    R67C102C.F1 to   R69C102C.CLK BM_VetoTriggeringing/BM_enabled1[5]
                  --------
                    0.235   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3641 to BM_VetoTriggeringing/Str_40ns/SLICE_1898:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.235    R67C102C.F1 to   R68C102A.CLK BM_VetoTriggeringing/BM_enabled1[5]
                  --------
                    0.235   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.326ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[6].C[6]  (from BM_VetoTriggeringing/BM_enabled1[6] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[6].retr[6]  (to BM_VetoTriggeringing/BM_enabled1[6] +)

   Delay:               0.315ns  (48.9% logic, 51.1% route), 2 logic levels.

 Constraint Details:

      0.315ns physical path delay BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1803 to BM_VetoTriggeringing/Str_40ns/SLICE_1899 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.326ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1803 to BM_VetoTriggeringing/Str_40ns/SLICE_1899:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R73C108B.CLK to    R73C108B.Q0 BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1803 (from BM_VetoTriggeringing/BM_enabled1[6])
ROUTE         6     0.161    R73C108B.Q0 to    R73C108C.A0 BM_VetoTriggeringing/B_out_str_40ns[6]
CTOF_DEL    ---     0.058    R73C108C.A0 to    R73C108C.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1899
ROUTE         1     0.000    R73C108C.F0 to   R73C108C.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[6] (to BM_VetoTriggeringing/BM_enabled1[6])
                  --------
                    0.315   (48.9% logic, 51.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3642 to BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1803:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.477    R67C101A.F0 to   R73C108B.CLK BM_VetoTriggeringing/BM_enabled1[6]
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3642 to BM_VetoTriggeringing/Str_40ns/SLICE_1899:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.477    R67C101A.F0 to   R73C108C.CLK BM_VetoTriggeringing/BM_enabled1[6]
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.418ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[3].C[3]  (from BM_VetoTriggeringing/BM_enabled1[3] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[3].retr[3]  (to BM_VetoTriggeringing/BM_enabled1[3] +)

   Delay:               0.313ns  (49.2% logic, 50.8% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1800 to BM_VetoTriggeringing/Str_40ns/SLICE_1896 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.094ns skew requirement (totaling -0.105ns) by 0.418ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1800 to BM_VetoTriggeringing/Str_40ns/SLICE_1896:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R67C99C.CLK to     R67C99C.Q0 BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1800 (from BM_VetoTriggeringing/BM_enabled1[3])
ROUTE         6     0.159     R67C99C.Q0 to     R67C98C.A0 BM_VetoTriggeringing/B_out_str_40ns[3]
CTOF_DEL    ---     0.058     R67C98C.A0 to     R67C98C.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1896
ROUTE         1     0.000     R67C98C.F0 to    R67C98C.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[3] (to BM_VetoTriggeringing/BM_enabled1[3])
                  --------
                    0.313   (49.2% logic, 50.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3640 to BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1800:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.357     R66C99C.F1 to    R67C99C.CLK BM_VetoTriggeringing/BM_enabled1[3]
                  --------
                    0.357   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3640 to BM_VetoTriggeringing/Str_40ns/SLICE_1896:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.263     R66C99C.F1 to    R67C98C.CLK BM_VetoTriggeringing/BM_enabled1[3]
                  --------
                    0.263   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.419ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[7].C[7]  (from BM_VetoTriggeringing/BM_enabled1[7] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[7].retr[7]  (to BM_VetoTriggeringing/BM_enabled1[7] +)

   Delay:               0.314ns  (49.0% logic, 51.0% route), 2 logic levels.

 Constraint Details:

      0.314ns physical path delay BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1804 to BM_VetoTriggeringing/Str_40ns/SLICE_1900 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.094ns skew requirement (totaling -0.105ns) by 0.419ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1804 to BM_VetoTriggeringing/Str_40ns/SLICE_1900:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R76C108C.CLK to    R76C108C.Q0 BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1804 (from BM_VetoTriggeringing/BM_enabled1[7])
ROUTE         6     0.160    R76C108C.Q0 to    R75C108A.B0 BM_VetoTriggeringing/B_out_str_40ns[7]
CTOF_DEL    ---     0.058    R75C108A.B0 to    R75C108A.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1900
ROUTE         1     0.000    R75C108A.F0 to   R75C108A.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[7] (to BM_VetoTriggeringing/BM_enabled1[7])
                  --------
                    0.314   (49.0% logic, 51.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3642 to BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1804:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.636    R67C101A.F1 to   R76C108C.CLK BM_VetoTriggeringing/BM_enabled1[7]
                  --------
                    0.636   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3642 to BM_VetoTriggeringing/Str_40ns/SLICE_1900:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.542    R67C101A.F1 to   R75C108A.CLK BM_VetoTriggeringing/BM_enabled1[7]
                  --------
                    0.542   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.419ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[4].C[4]  (from BM_VetoTriggeringing/BM_enabled1[4] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[4].retr[4]  (to BM_VetoTriggeringing/BM_enabled1[4] +)

   Delay:               0.313ns  (49.2% logic, 50.8% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay BM_VetoTriggeringing/SLICE_1801 to BM_VetoTriggeringing/Str_40ns/SLICE_1897 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.095ns skew requirement (totaling -0.106ns) by 0.419ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/SLICE_1801 to BM_VetoTriggeringing/Str_40ns/SLICE_1897:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R68C103C.CLK to    R68C103C.Q0 BM_VetoTriggeringing/SLICE_1801 (from BM_VetoTriggeringing/BM_enabled1[4])
ROUTE         6     0.159    R68C103C.Q0 to    R68C102B.A0 BM_VetoTriggeringing/B_out_str_40ns[4]
CTOF_DEL    ---     0.058    R68C102B.A0 to    R68C102B.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1897
ROUTE         1     0.000    R68C102B.F0 to   R68C102B.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[4] (to BM_VetoTriggeringing/BM_enabled1[4])
                  --------
                    0.313   (49.2% logic, 50.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3641 to BM_VetoTriggeringing/SLICE_1801:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.269    R67C102C.F0 to   R68C103C.CLK BM_VetoTriggeringing/BM_enabled1[4]
                  --------
                    0.269   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3641 to BM_VetoTriggeringing/Str_40ns/SLICE_1897:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.174    R67C102C.F0 to   R68C102B.CLK BM_VetoTriggeringing/BM_enabled1[4]
                  --------
                    0.174   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.479ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BM_VetoTriggeringing/Str_40ns/ireg/input_reg[1].C[1]  (from BM_VetoTriggeringing/BM_enabled1[1] +)
   Destination:    FF         Data in        BM_VetoTriggeringing/Str_40ns/iretrig/retrigger[1].retr[1]  (to BM_VetoTriggeringing/BM_enabled1[1] +)

   Delay:               0.338ns  (45.6% logic, 54.4% route), 2 logic levels.

 Constraint Details:

      0.338ns physical path delay BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1798 to BM_VetoTriggeringing/Str_40ns/SLICE_1894 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.130ns skew requirement (totaling -0.141ns) by 0.479ns

 Physical Path Details:

      Data path BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1798 to BM_VetoTriggeringing/Str_40ns/SLICE_1894:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R69C107C.CLK to    R69C107C.Q0 BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1798 (from BM_VetoTriggeringing/BM_enabled1[1])
ROUTE         6     0.184    R69C107C.Q0 to    R71C107B.C0 BM_VetoTriggeringing/B_out_str_40ns[1]
CTOF_DEL    ---     0.058    R71C107B.C0 to    R71C107B.F0 BM_VetoTriggeringing/Str_40ns/SLICE_1894
ROUTE         1     0.000    R71C107B.F0 to   R71C107B.DI0 BM_VetoTriggeringing/Str_40ns/B_out_str_40ns_i[1] (to BM_VetoTriggeringing/BM_enabled1[1])
                  --------
                    0.338   (45.6% logic, 54.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_3639 to BM_VetoTriggeringing/Str_40ns/ireg/SLICE_1798:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.601    R68C100A.F1 to   R69C107C.CLK BM_VetoTriggeringing/BM_enabled1[1]
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_3639 to BM_VetoTriggeringing/Str_40ns/SLICE_1894:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.471    R68C100A.F1 to   R71C107B.CLK BM_VetoTriggeringing/BM_enabled1[1]
                  --------
                    0.471   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3652 to THE_RESET_HANDLER/SLICE_3652 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3652 to THE_RESET_HANDLER/SLICE_3652:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R2C90B.CLK to      R2C90B.Q0 THE_RESET_HANDLER/SLICE_3652 (from clk_100_i)
ROUTE         2     0.092      R2C90B.Q0 to      R2C90B.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3652:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C90B.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3652:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C90B.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.315ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               1.265ns  (7.6% logic, 92.4% route), 1 logic levels.

 Constraint Details:

      1.265ns physical path delay THE_RESET_HANDLER/SLICE_3652 to SLICE_5127 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.001ns skew requirement (totaling -0.050ns) by 1.315ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3652 to SLICE_5127:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R2C90B.CLK to      R2C90B.Q0 THE_RESET_HANDLER/SLICE_3652 (from clk_100_i)
ROUTE         2     1.169      R2C90B.Q0 to     R63C87B.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    1.265   (7.6% logic, 92.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3652:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C90B.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to SLICE_5127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to    R63C87B.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.159ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               1.564ns  (6.1% logic, 93.9% route), 1 logic levels.

 Constraint Details:

      1.564ns physical path delay THE_RESET_HANDLER/SLICE_3653 to THE_RESET_HANDLER/SLICE_3652 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.546ns skew less
      0.000ns feedback compensation requirement (totaling -0.595ns) by 2.159ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3653 to THE_RESET_HANDLER/SLICE_3652:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R54C63B.CLK to     R54C63B.Q0 THE_RESET_HANDLER/SLICE_3653 (from clk_200_i_0)
ROUTE         1     1.468     R54C63B.Q0 to      R2C90B.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    1.564   (6.1% logic, 93.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3653:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.541 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.494 *L_R79C5.CLKOK to    R54C63B.CLK clk_200_i_0
                  --------
                    1.650   (47.9% logic, 52.1% route), 2 logic levels.

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3652:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C90B.CLK clk_100_i
                  --------
                    1.104   (22.6% logic, 77.4% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               0.680ns  (14.1% logic, 85.9% route), 1 logic levels.

 Constraint Details:

      0.680ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_3646 to THE_RESET_HANDLER/SLICE_3655 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -0.547ns skew less
      0.000ns feedback compensation requirement (totaling 0.498ns) by 0.182ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_3646 to THE_RESET_HANDLER/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R69C83B.CLK to     R69C83B.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_3646 (from clk_100_i)
ROUTE         2     0.584     R69C83B.Q0 to     R54C63C.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    0.680   (14.1% logic, 85.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_3646:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.488 *L_R79C5.CLKOP to    R69C83B.CLK clk_100_i
                  --------
                    1.103   (22.6% logic, 77.4% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.541 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.494 *L_R79C5.CLKOK to    R54C63C.CLK clk_200_i_0
                  --------
                    1.650   (47.9% logic, 52.1% route), 2 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_3655 to THE_RESET_HANDLER/SLICE_3655 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3655 to THE_RESET_HANDLER/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R54C63C.CLK to     R54C63C.Q0 THE_RESET_HANDLER/SLICE_3655 (from clk_200_i_0)
ROUTE         1     0.090     R54C63C.Q0 to     R54C63C.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to    R54C63C.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to    R54C63C.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.058 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |     0.000 ns|     0.192 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.208 ns|   2  
                                        |             |             |
FREQUENCY PORT "CLK_PCLK_RIGHT"         |             |             |
200.000000 MHz ;                        |            -|            -|   2  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |            -|            -|   2  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 47 clocks:

Clock Domain: THE_MAIN_PLL/CLKFB_t   Source: THE_MAIN_PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[0]   Source: SLICE_3639.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[0]   Source: SLICE_3639.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[0]   Source: SLICE_3639.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: BM_VetoTriggeringing/BM_enabled1[0]   Source: SLICE_3639.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[1]   Source: SLICE_3639.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[1]   Source: SLICE_3639.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[1]   Source: SLICE_3639.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: BM_VetoTriggeringing/BM_enabled1[1]   Source: SLICE_3639.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[2]   Source: SLICE_3640.F0   Loads: 2

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[2]   Source: SLICE_3640.F0   Loads: 2
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: BM_VetoTriggeringing/BM_enabled1[2]   Source: SLICE_3640.F0   Loads: 2
   Covered under: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;

Clock Domain: BM_VetoTriggeringing/BM_enabled1[2]   Source: SLICE_3640.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[3]   Source: SLICE_3640.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[3]   Source: SLICE_3640.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[3]   Source: SLICE_3640.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: BM_VetoTriggeringing/BM_enabled1[3]   Source: SLICE_3640.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[4]   Source: SLICE_3641.F0   Loads: 2

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[4]   Source: SLICE_3641.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[4]   Source: SLICE_3641.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: BM_VetoTriggeringing/BM_enabled1[4]   Source: SLICE_3641.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[5]   Source: SLICE_3641.F1   Loads: 2

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[5]   Source: SLICE_3641.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: INP_c[10]   Source: INP[10].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[13]   Source: INP[13].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[5]   Source: SLICE_3641.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: BM_VetoTriggeringing/BM_enabled1[5]   Source: SLICE_3641.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0   Loads: 2

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1   Loads: 2

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   No transfer within this clock domain is found

Clock Domain: INP_c[14]   Source: INP[14].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[8]   Source: INP[8].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: INP_c[11]   Source: INP[11].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD   Loads: 80
   No transfer within this clock domain is found

Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;   Transfers: 90

   Clock Domain: INP_c[14]   Source: INP[14].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[13]   Source: INP[13].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[15]   Source: INP[15].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[5]   Source: SLICE_3641.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;   Transfers: 64

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[0]   Source: SLICE_3639.F0
      Not reported because source and destination domains are unrelated.
      Covered under: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;   Transfers: 16

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[1]   Source: SLICE_3639.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[7]   Source: SLICE_3642.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[2]   Source: SLICE_3640.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[4]   Source: SLICE_3641.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: BM_VetoTriggeringing/BM_enabled1[6]   Source: SLICE_3642.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4484
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 185035 paths, 45 nets, and 54939 connections (98.91% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

