
991_AI_People_Detection_FSBL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000034c  34180400  34180400  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d61c  3418074c  3418074c  0000074c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000004  3418dd68  3418dd68  0000dd68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  3418dd6c  3418dd6c  0000eda0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  3418dd6c  3418dd6c  0000eda0  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  3418dd6c  3418dd6c  0000eda0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  3418dd6c  3418dd6c  0000dd6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  3418dd70  3418dd70  0000dd70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  341c0000  3418dd74  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .noncacheable 00000004  341c000c  3418dd80  0000f00c  2**0
                  ALLOC
 10 .gnu.sgstubs  00000020  3418dd80  3418dd80  0000ed80  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .bss          00000198  341c0010  341c0010  0000f010  2**2
                  ALLOC
 12 ._user_heap_stack 00000a00  341c01a8  341c01a8  0000f010  2**0
                  ALLOC
 13 .ARM.attributes 0000003a  00000000  00000000  0000eda0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001bc51  00000000  00000000  0000edda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002f02  00000000  00000000  0002aa2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001888  00000000  00000000  0002d930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000127b  00000000  00000000  0002f1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00050f19  00000000  00000000  00030433  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001a91e  00000000  00000000  0008134c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001fc7a5  00000000  00000000  0009bc6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0029840f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000064c4  00000000  00000000  00298454  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000097  00000000  00000000  0029e918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

3418074c <__do_global_dtors_aux>:
3418074c:	b510      	push	{r4, lr}
3418074e:	4c05      	ldr	r4, [pc, #20]	@ (34180764 <__do_global_dtors_aux+0x18>)
34180750:	7823      	ldrb	r3, [r4, #0]
34180752:	b933      	cbnz	r3, 34180762 <__do_global_dtors_aux+0x16>
34180754:	4b04      	ldr	r3, [pc, #16]	@ (34180768 <__do_global_dtors_aux+0x1c>)
34180756:	b113      	cbz	r3, 3418075e <__do_global_dtors_aux+0x12>
34180758:	4804      	ldr	r0, [pc, #16]	@ (3418076c <__do_global_dtors_aux+0x20>)
3418075a:	f3af 8000 	nop.w
3418075e:	2301      	movs	r3, #1
34180760:	7023      	strb	r3, [r4, #0]
34180762:	bd10      	pop	{r4, pc}
34180764:	341c0010 	.word	0x341c0010
34180768:	00000000 	.word	0x00000000
3418076c:	3418dd50 	.word	0x3418dd50

34180770 <frame_dummy>:
34180770:	b508      	push	{r3, lr}
34180772:	4b03      	ldr	r3, [pc, #12]	@ (34180780 <frame_dummy+0x10>)
34180774:	b11b      	cbz	r3, 3418077e <frame_dummy+0xe>
34180776:	4903      	ldr	r1, [pc, #12]	@ (34180784 <frame_dummy+0x14>)
34180778:	4803      	ldr	r0, [pc, #12]	@ (34180788 <frame_dummy+0x18>)
3418077a:	f3af 8000 	nop.w
3418077e:	bd08      	pop	{r3, pc}
34180780:	00000000 	.word	0x00000000
34180784:	341c0014 	.word	0x341c0014
34180788:	3418dd50 	.word	0x3418dd50

3418078c <MX_EXTMEM_MANAGER_Init>:
/**
  * Init External memory manager
  * @retval None
  */
void MX_EXTMEM_MANAGER_Init(void)
{
3418078c:	b580      	push	{r7, lr}
3418078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_EXTMEM_Init_PreTreatment */

  /* USER CODE END MX_EXTMEM_Init_PreTreatment */

  /* Initialization of the memory parameters */
  memset(extmem_list_config, 0x0, sizeof(extmem_list_config));
34180790:	2214      	movs	r2, #20
34180792:	2100      	movs	r1, #0
34180794:	4805      	ldr	r0, [pc, #20]	@ (341807ac <MX_EXTMEM_MANAGER_Init+0x20>)
34180796:	f00d faa1 	bl	3418dcdc <memset>

  /* EXTMEMORY_1 */
  extmem_list_config[0].MemType = EXTMEM_USER;
3418079a:	4b04      	ldr	r3, [pc, #16]	@ (341807ac <MX_EXTMEM_MANAGER_Init+0x20>)
3418079c:	2204      	movs	r2, #4
3418079e:	701a      	strb	r2, [r3, #0]

  EXTMEM_Init(EXTMEMORY_1, 0);
341807a0:	2100      	movs	r1, #0
341807a2:	2000      	movs	r0, #0
341807a4:	f00d f986 	bl	3418dab4 <EXTMEM_Init>

  /* USER CODE BEGIN MX_EXTMEM_Init_PostTreatment */

  /* USER CODE END MX_EXTMEM_Init_PostTreatment */
}
341807a8:	bf00      	nop
341807aa:	bd80      	pop	{r7, pc}
341807ac:	341c0194 	.word	0x341c0194

341807b0 <LL_AHB4_GRP1_EnableClock>:
  *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
  *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
341807b0:	b480      	push	{r7}
341807b2:	b085      	sub	sp, #20
341807b4:	af00      	add	r7, sp, #0
341807b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB4ENSR, Periphs);
341807b8:	4a07      	ldr	r2, [pc, #28]	@ (341807d8 <LL_AHB4_GRP1_EnableClock+0x28>)
341807ba:	687b      	ldr	r3, [r7, #4]
341807bc:	f8c2 3a5c 	str.w	r3, [r2, #2652]	@ 0xa5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB4ENR);
341807c0:	4b05      	ldr	r3, [pc, #20]	@ (341807d8 <LL_AHB4_GRP1_EnableClock+0x28>)
341807c2:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
341807c6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
341807c8:	68fb      	ldr	r3, [r7, #12]
}
341807ca:	bf00      	nop
341807cc:	3714      	adds	r7, #20
341807ce:	46bd      	mov	sp, r7
341807d0:	f85d 7b04 	ldr.w	r7, [sp], #4
341807d4:	4770      	bx	lr
341807d6:	bf00      	nop
341807d8:	56028000 	.word	0x56028000

341807dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
341807dc:	b580      	push	{r7, lr}
341807de:	b084      	sub	sp, #16
341807e0:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
341807e2:	4b40      	ldr	r3, [pc, #256]	@ (341808e4 <main+0x108>)
341807e4:	695b      	ldr	r3, [r3, #20]
341807e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
341807ea:	2b00      	cmp	r3, #0
341807ec:	d11b      	bne.n	34180826 <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
341807ee:	f3bf 8f4f 	dsb	sy
}
341807f2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
341807f4:	f3bf 8f6f 	isb	sy
}
341807f8:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
341807fa:	4b3a      	ldr	r3, [pc, #232]	@ (341808e4 <main+0x108>)
341807fc:	2200      	movs	r2, #0
341807fe:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
34180802:	f3bf 8f4f 	dsb	sy
}
34180806:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
34180808:	f3bf 8f6f 	isb	sy
}
3418080c:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
3418080e:	4b35      	ldr	r3, [pc, #212]	@ (341808e4 <main+0x108>)
34180810:	695b      	ldr	r3, [r3, #20]
34180812:	4a34      	ldr	r2, [pc, #208]	@ (341808e4 <main+0x108>)
34180814:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
34180818:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
3418081a:	f3bf 8f4f 	dsb	sy
}
3418081e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
34180820:	f3bf 8f6f 	isb	sy
}
34180824:	e000      	b.n	34180828 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
34180826:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
34180828:	4b2e      	ldr	r3, [pc, #184]	@ (341808e4 <main+0x108>)
3418082a:	695b      	ldr	r3, [r3, #20]
3418082c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34180830:	2b00      	cmp	r3, #0
34180832:	d138      	bne.n	341808a6 <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
34180834:	4b2b      	ldr	r3, [pc, #172]	@ (341808e4 <main+0x108>)
34180836:	2200      	movs	r2, #0
34180838:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
3418083c:	f3bf 8f4f 	dsb	sy
}
34180840:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
34180842:	4b28      	ldr	r3, [pc, #160]	@ (341808e4 <main+0x108>)
34180844:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34180848:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
3418084a:	68fb      	ldr	r3, [r7, #12]
3418084c:	0b5b      	lsrs	r3, r3, #13
3418084e:	f3c3 030e 	ubfx	r3, r3, #0, #15
34180852:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
34180854:	68fb      	ldr	r3, [r7, #12]
34180856:	08db      	lsrs	r3, r3, #3
34180858:	f3c3 0309 	ubfx	r3, r3, #0, #10
3418085c:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
3418085e:	68bb      	ldr	r3, [r7, #8]
34180860:	015a      	lsls	r2, r3, #5
34180862:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
34180866:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
34180868:	687a      	ldr	r2, [r7, #4]
3418086a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
3418086c:	491d      	ldr	r1, [pc, #116]	@ (341808e4 <main+0x108>)
3418086e:	4313      	orrs	r3, r2
34180870:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
34180874:	687b      	ldr	r3, [r7, #4]
34180876:	1e5a      	subs	r2, r3, #1
34180878:	607a      	str	r2, [r7, #4]
3418087a:	2b00      	cmp	r3, #0
3418087c:	d1ef      	bne.n	3418085e <main+0x82>
    } while(sets-- != 0U);
3418087e:	68bb      	ldr	r3, [r7, #8]
34180880:	1e5a      	subs	r2, r3, #1
34180882:	60ba      	str	r2, [r7, #8]
34180884:	2b00      	cmp	r3, #0
34180886:	d1e5      	bne.n	34180854 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
34180888:	f3bf 8f4f 	dsb	sy
}
3418088c:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
3418088e:	4b15      	ldr	r3, [pc, #84]	@ (341808e4 <main+0x108>)
34180890:	695b      	ldr	r3, [r3, #20]
34180892:	4a14      	ldr	r2, [pc, #80]	@ (341808e4 <main+0x108>)
34180894:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
34180898:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
3418089a:	f3bf 8f4f 	dsb	sy
}
3418089e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
341808a0:	f3bf 8f6f 	isb	sy
}
341808a4:	e000      	b.n	341808a8 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
341808a6:	bf00      	nop

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
341808a8:	f001 feb0 	bl	3418260c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
341808ac:	f000 f820 	bl	341808f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
341808b0:	f000 f9bc 	bl	34180c2c <MX_GPIO_Init>
  MX_XSPI1_Init();
341808b4:	f000 f8e6 	bl	34180a84 <MX_XSPI1_Init>
  MX_XSPI2_Init();
341808b8:	f000 f95c 	bl	34180b74 <MX_XSPI2_Init>
  MX_EXTMEM_MANAGER_Init();
341808bc:	f7ff ff66 	bl	3418078c <MX_EXTMEM_MANAGER_Init>
  /* USER CODE BEGIN 2 */
  HyperRAM_Init(&HyperRAMObject, &hxspi1);
341808c0:	4909      	ldr	r1, [pc, #36]	@ (341808e8 <main+0x10c>)
341808c2:	480a      	ldr	r0, [pc, #40]	@ (341808ec <main+0x110>)
341808c4:	f000 fb53 	bl	34180f6e <HyperRAM_Init>
  HyperRAM_EnableMemoryMappedMode(&HyperRAMObject);
341808c8:	4808      	ldr	r0, [pc, #32]	@ (341808ec <main+0x110>)
341808ca:	f000 fba7 	bl	3418101c <HyperRAM_EnableMemoryMappedMode>

  /* USER CODE END 2 */

  /* Launch the application */
  if (BOOT_OK != BOOT_Application())
341808ce:	f00d f80d 	bl	3418d8ec <BOOT_Application>
341808d2:	4603      	mov	r3, r0
341808d4:	2b00      	cmp	r3, #0
341808d6:	d002      	beq.n	341808de <main+0x102>
  {
    Error_Handler();
341808d8:	f000 f9b8 	bl	34180c4c <Error_Handler>
  }
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
341808dc:	bf00      	nop
341808de:	bf00      	nop
341808e0:	e7fd      	b.n	341808de <main+0x102>
341808e2:	bf00      	nop
341808e4:	e000ed00 	.word	0xe000ed00
341808e8:	341c002c 	.word	0x341c002c
341808ec:	341c00f4 	.word	0x341c00f4

341808f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
341808f0:	b580      	push	{r7, lr}
341808f2:	b0b6      	sub	sp, #216	@ 0xd8
341808f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
341808f6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
341808fa:	2298      	movs	r2, #152	@ 0x98
341808fc:	2100      	movs	r1, #0
341808fe:	4618      	mov	r0, r3
34180900:	f00d f9ec 	bl	3418dcdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
34180904:	463b      	mov	r3, r7
34180906:	2240      	movs	r2, #64	@ 0x40
34180908:	2100      	movs	r1, #0
3418090a:	4618      	mov	r0, r3
3418090c:	f00d f9e6 	bl	3418dcdc <memset>

  /** Configure the System Power Supply
  */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
34180910:	2004      	movs	r0, #4
34180912:	f002 fa2d 	bl	34182d70 <HAL_PWREx_ConfigSupply>
34180916:	4603      	mov	r3, r0
34180918:	2b00      	cmp	r3, #0
3418091a:	d001      	beq.n	34180920 <SystemClock_Config+0x30>
  {
    Error_Handler();
3418091c:	f000 f996 	bl	34180c4c <Error_Handler>
  }

  /* Enable HSI */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
34180920:	2302      	movs	r3, #2
34180922:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
34180924:	2308      	movs	r3, #8
34180926:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
34180928:	2300      	movs	r3, #0
3418092a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
3418092c:	2300      	movs	r3, #0
3418092e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_NONE;
34180930:	2300      	movs	r3, #0
34180932:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_NONE;
34180934:	2300      	movs	r3, #0
34180936:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
3418093a:	2300      	movs	r3, #0
3418093c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
34180940:	2300      	movs	r3, #0
34180942:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
34180946:	f107 0340 	add.w	r3, r7, #64	@ 0x40
3418094a:	4618      	mov	r0, r3
3418094c:	f002 fd34 	bl	341833b8 <HAL_RCC_OscConfig>
34180950:	4603      	mov	r3, r0
34180952:	2b00      	cmp	r3, #0
34180954:	d001      	beq.n	3418095a <SystemClock_Config+0x6a>
  {
    Error_Handler();
34180956:	f000 f979 	bl	34180c4c <Error_Handler>
  }

  /** Get current CPU/System buses clocks configuration and if necessary switch
 to intermediate HSI clock to ensure target clock can be set
  */
  HAL_RCC_GetClockConfig(&RCC_ClkInitStruct);
3418095a:	463b      	mov	r3, r7
3418095c:	4618      	mov	r0, r3
3418095e:	f003 fc0b 	bl	34184178 <HAL_RCC_GetClockConfig>
  if ((RCC_ClkInitStruct.CPUCLKSource == RCC_CPUCLKSOURCE_IC1) ||
34180962:	687b      	ldr	r3, [r7, #4]
34180964:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34180968:	d003      	beq.n	34180972 <SystemClock_Config+0x82>
     (RCC_ClkInitStruct.SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11))
3418096a:	68bb      	ldr	r3, [r7, #8]
  if ((RCC_ClkInitStruct.CPUCLKSource == RCC_CPUCLKSOURCE_IC1) ||
3418096c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34180970:	d10e      	bne.n	34180990 <SystemClock_Config+0xa0>
  {
    RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK);
34180972:	2303      	movs	r3, #3
34180974:	603b      	str	r3, [r7, #0]
    RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_HSI;
34180976:	2300      	movs	r3, #0
34180978:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
3418097a:	2300      	movs	r3, #0
3418097c:	60bb      	str	r3, [r7, #8]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
3418097e:	463b      	mov	r3, r7
34180980:	4618      	mov	r0, r3
34180982:	f003 f8f9 	bl	34183b78 <HAL_RCC_ClockConfig>
34180986:	4603      	mov	r3, r0
34180988:	2b00      	cmp	r3, #0
3418098a:	d001      	beq.n	34180990 <SystemClock_Config+0xa0>
    {
      /* Initialization Error */
      Error_Handler();
3418098c:	f000 f95e 	bl	34180c4c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
34180990:	2300      	movs	r3, #0
34180992:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
34180994:	2302      	movs	r3, #2
34180996:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSI;
34180998:	2300      	movs	r3, #0
3418099a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL1.PLLM = 2;
3418099c:	2302      	movs	r3, #2
3418099e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL1.PLLN = 25;
341809a0:	2319      	movs	r3, #25
341809a2:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
341809a4:	2300      	movs	r3, #0
341809a6:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.PLL1.PLLP1 = 1;
341809a8:	2301      	movs	r3, #1
341809aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL1.PLLP2 = 1;
341809ac:	2301      	movs	r3, #1
341809ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
341809b2:	2302      	movs	r3, #2
341809b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSI;
341809b8:	2300      	movs	r3, #0
341809ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL2.PLLM = 8;
341809be:	2308      	movs	r3, #8
341809c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL2.PLLN = 125;
341809c4:	237d      	movs	r3, #125	@ 0x7d
341809c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  RCC_OscInitStruct.PLL2.PLLFractional = 0;
341809ca:	2300      	movs	r3, #0
341809cc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL2.PLLP1 = 1;
341809d0:	2301      	movs	r3, #1
341809d2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  RCC_OscInitStruct.PLL2.PLLP2 = 1;
341809d6:	2301      	movs	r3, #1
341809d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_ON;
341809dc:	2302      	movs	r3, #2
341809de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.PLL3.PLLSource = RCC_PLLSOURCE_HSI;
341809e2:	2300      	movs	r3, #0
341809e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  RCC_OscInitStruct.PLL3.PLLM = 8;
341809e8:	2308      	movs	r3, #8
341809ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  RCC_OscInitStruct.PLL3.PLLN = 200;
341809ee:	23c8      	movs	r3, #200	@ 0xc8
341809f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  RCC_OscInitStruct.PLL3.PLLFractional = 0;
341809f4:	2300      	movs	r3, #0
341809f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  RCC_OscInitStruct.PLL3.PLLP1 = 1;
341809fa:	2301      	movs	r3, #1
341809fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  RCC_OscInitStruct.PLL3.PLLP2 = 2;
34180a00:	2302      	movs	r3, #2
34180a02:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
34180a06:	2300      	movs	r3, #0
34180a08:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
34180a0c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
34180a10:	4618      	mov	r0, r3
34180a12:	f002 fcd1 	bl	341833b8 <HAL_RCC_OscConfig>
34180a16:	4603      	mov	r3, r0
34180a18:	2b00      	cmp	r3, #0
34180a1a:	d001      	beq.n	34180a20 <SystemClock_Config+0x130>
  {
    Error_Handler();
34180a1c:	f000 f916 	bl	34180c4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_CPUCLK|RCC_CLOCKTYPE_HCLK
34180a20:	237f      	movs	r3, #127	@ 0x7f
34180a22:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2|RCC_CLOCKTYPE_PCLK5
                              |RCC_CLOCKTYPE_PCLK4;
  RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_IC1;
34180a24:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
34180a28:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_IC2_IC6_IC11;
34180a2a:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
34180a2e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
34180a30:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
34180a34:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
34180a36:	2300      	movs	r3, #0
34180a38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
34180a3a:	2300      	movs	r3, #0
34180a3c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
34180a3e:	2300      	movs	r3, #0
34180a40:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV1;
34180a42:	2300      	movs	r3, #0
34180a44:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.IC1Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34180a46:	2300      	movs	r3, #0
34180a48:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.IC1Selection.ClockDivider = 1;
34180a4a:	2301      	movs	r3, #1
34180a4c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.IC2Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
34180a4e:	2300      	movs	r3, #0
34180a50:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.IC2Selection.ClockDivider = 2;
34180a52:	2302      	movs	r3, #2
34180a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_ClkInitStruct.IC6Selection.ClockSelection = RCC_ICCLKSOURCE_PLL2;
34180a56:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
34180a5a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.IC6Selection.ClockDivider = 1;
34180a5c:	2301      	movs	r3, #1
34180a5e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.IC11Selection.ClockSelection = RCC_ICCLKSOURCE_PLL3;
34180a60:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
34180a64:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.IC11Selection.ClockDivider = 1;
34180a66:	2301      	movs	r3, #1
34180a68:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
34180a6a:	463b      	mov	r3, r7
34180a6c:	4618      	mov	r0, r3
34180a6e:	f003 f883 	bl	34183b78 <HAL_RCC_ClockConfig>
34180a72:	4603      	mov	r3, r0
34180a74:	2b00      	cmp	r3, #0
34180a76:	d001      	beq.n	34180a7c <SystemClock_Config+0x18c>
  {
    Error_Handler();
34180a78:	f000 f8e8 	bl	34180c4c <Error_Handler>
  }
}
34180a7c:	bf00      	nop
34180a7e:	37d8      	adds	r7, #216	@ 0xd8
34180a80:	46bd      	mov	sp, r7
34180a82:	bd80      	pop	{r7, pc}

34180a84 <MX_XSPI1_Init>:
  * @brief XSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_XSPI1_Init(void)
{
34180a84:	b580      	push	{r7, lr}
34180a86:	b088      	sub	sp, #32
34180a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN XSPI1_Init 0 */

  /* USER CODE END XSPI1_Init 0 */

  XSPIM_CfgTypeDef sXspiManagerCfg = {0};
34180a8a:	f107 0314 	add.w	r3, r7, #20
34180a8e:	2200      	movs	r2, #0
34180a90:	601a      	str	r2, [r3, #0]
34180a92:	605a      	str	r2, [r3, #4]
34180a94:	609a      	str	r2, [r3, #8]
  XSPI_HyperbusCfgTypeDef sHyperBusCfg = {0};
34180a96:	1d3b      	adds	r3, r7, #4
34180a98:	2200      	movs	r2, #0
34180a9a:	601a      	str	r2, [r3, #0]
34180a9c:	605a      	str	r2, [r3, #4]
34180a9e:	609a      	str	r2, [r3, #8]
34180aa0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN XSPI1_Init 1 */

  /* USER CODE END XSPI1_Init 1 */
  /* XSPI1 parameter configuration*/
  hxspi1.Instance = XSPI1;
34180aa2:	4b32      	ldr	r3, [pc, #200]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180aa4:	4a32      	ldr	r2, [pc, #200]	@ (34180b70 <MX_XSPI1_Init+0xec>)
34180aa6:	601a      	str	r2, [r3, #0]
  hxspi1.Init.FifoThresholdByte = 4;
34180aa8:	4b30      	ldr	r3, [pc, #192]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180aaa:	2204      	movs	r2, #4
34180aac:	605a      	str	r2, [r3, #4]
  hxspi1.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
34180aae:	4b2f      	ldr	r3, [pc, #188]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180ab0:	2200      	movs	r2, #0
34180ab2:	609a      	str	r2, [r3, #8]
  hxspi1.Init.MemoryType = HAL_XSPI_MEMTYPE_HYPERBUS;
34180ab4:	4b2d      	ldr	r3, [pc, #180]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180ab6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
34180aba:	60da      	str	r2, [r3, #12]
  hxspi1.Init.MemorySize = HAL_XSPI_SIZE_256MB;
34180abc:	4b2b      	ldr	r3, [pc, #172]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180abe:	2218      	movs	r2, #24
34180ac0:	611a      	str	r2, [r3, #16]
  hxspi1.Init.ChipSelectHighTimeCycle = 2;
34180ac2:	4b2a      	ldr	r3, [pc, #168]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180ac4:	2202      	movs	r2, #2
34180ac6:	615a      	str	r2, [r3, #20]
  hxspi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
34180ac8:	4b28      	ldr	r3, [pc, #160]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180aca:	2200      	movs	r2, #0
34180acc:	619a      	str	r2, [r3, #24]
  hxspi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
34180ace:	4b27      	ldr	r3, [pc, #156]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180ad0:	2200      	movs	r2, #0
34180ad2:	61da      	str	r2, [r3, #28]
  hxspi1.Init.WrapSize = HAL_XSPI_WRAP_32_BYTES;
34180ad4:	4b25      	ldr	r3, [pc, #148]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180ad6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
34180ada:	621a      	str	r2, [r3, #32]
  hxspi1.Init.ClockPrescaler = 1 - 1;
34180adc:	4b23      	ldr	r3, [pc, #140]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180ade:	2200      	movs	r2, #0
34180ae0:	625a      	str	r2, [r3, #36]	@ 0x24
  hxspi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
34180ae2:	4b22      	ldr	r3, [pc, #136]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180ae4:	2200      	movs	r2, #0
34180ae6:	629a      	str	r2, [r3, #40]	@ 0x28
  hxspi1.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
34180ae8:	4b20      	ldr	r3, [pc, #128]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180aea:	2200      	movs	r2, #0
34180aec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hxspi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
34180aee:	4b1f      	ldr	r3, [pc, #124]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180af0:	2200      	movs	r2, #0
34180af2:	631a      	str	r2, [r3, #48]	@ 0x30
  hxspi1.Init.MaxTran = 0;
34180af4:	4b1d      	ldr	r3, [pc, #116]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180af6:	2200      	movs	r2, #0
34180af8:	635a      	str	r2, [r3, #52]	@ 0x34
  hxspi1.Init.Refresh = 0;
34180afa:	4b1c      	ldr	r3, [pc, #112]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180afc:	2200      	movs	r2, #0
34180afe:	639a      	str	r2, [r3, #56]	@ 0x38
  hxspi1.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
34180b00:	4b1a      	ldr	r3, [pc, #104]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180b02:	2200      	movs	r2, #0
34180b04:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_XSPI_Init(&hxspi1) != HAL_OK)
34180b06:	4819      	ldr	r0, [pc, #100]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180b08:	f00b fe74 	bl	3418c7f4 <HAL_XSPI_Init>
34180b0c:	4603      	mov	r3, r0
34180b0e:	2b00      	cmp	r3, #0
34180b10:	d001      	beq.n	34180b16 <MX_XSPI1_Init+0x92>
  {
    Error_Handler();
34180b12:	f000 f89b 	bl	34180c4c <Error_Handler>
  }
  sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
34180b16:	2310      	movs	r3, #16
34180b18:	617b      	str	r3, [r7, #20]
  sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_1;
34180b1a:	2300      	movs	r3, #0
34180b1c:	61bb      	str	r3, [r7, #24]
  sXspiManagerCfg.Req2AckTime = 1;
34180b1e:	2301      	movs	r3, #1
34180b20:	61fb      	str	r3, [r7, #28]
  if (HAL_XSPIM_Config(&hxspi1, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34180b22:	f107 0314 	add.w	r3, r7, #20
34180b26:	f241 3288 	movw	r2, #5000	@ 0x1388
34180b2a:	4619      	mov	r1, r3
34180b2c:	480f      	ldr	r0, [pc, #60]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180b2e:	f00c fb7d 	bl	3418d22c <HAL_XSPIM_Config>
34180b32:	4603      	mov	r3, r0
34180b34:	2b00      	cmp	r3, #0
34180b36:	d001      	beq.n	34180b3c <MX_XSPI1_Init+0xb8>
  {
    Error_Handler();
34180b38:	f000 f888 	bl	34180c4c <Error_Handler>
  }
  sHyperBusCfg.RWRecoveryTimeCycle = 7;
34180b3c:	2307      	movs	r3, #7
34180b3e:	607b      	str	r3, [r7, #4]
  sHyperBusCfg.AccessTimeCycle = 7;
34180b40:	2307      	movs	r3, #7
34180b42:	60bb      	str	r3, [r7, #8]
  sHyperBusCfg.WriteZeroLatency = HAL_XSPI_LATENCY_ON_WRITE;
34180b44:	2300      	movs	r3, #0
34180b46:	60fb      	str	r3, [r7, #12]
  sHyperBusCfg.LatencyMode = HAL_XSPI_FIXED_LATENCY;
34180b48:	2301      	movs	r3, #1
34180b4a:	613b      	str	r3, [r7, #16]
  if (HAL_XSPI_HyperbusCfg(&hxspi1, &sHyperBusCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34180b4c:	1d3b      	adds	r3, r7, #4
34180b4e:	f241 3288 	movw	r2, #5000	@ 0x1388
34180b52:	4619      	mov	r1, r3
34180b54:	4805      	ldr	r0, [pc, #20]	@ (34180b6c <MX_XSPI1_Init+0xe8>)
34180b56:	f00b ffef 	bl	3418cb38 <HAL_XSPI_HyperbusCfg>
34180b5a:	4603      	mov	r3, r0
34180b5c:	2b00      	cmp	r3, #0
34180b5e:	d001      	beq.n	34180b64 <MX_XSPI1_Init+0xe0>
  {
    Error_Handler();
34180b60:	f000 f874 	bl	34180c4c <Error_Handler>
  }
  /* USER CODE BEGIN XSPI1_Init 2 */

  /* USER CODE END XSPI1_Init 2 */

}
34180b64:	bf00      	nop
34180b66:	3720      	adds	r7, #32
34180b68:	46bd      	mov	sp, r7
34180b6a:	bd80      	pop	{r7, pc}
34180b6c:	341c002c 	.word	0x341c002c
34180b70:	58025000 	.word	0x58025000

34180b74 <MX_XSPI2_Init>:
  * @brief XSPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_XSPI2_Init(void)
{
34180b74:	b580      	push	{r7, lr}
34180b76:	b084      	sub	sp, #16
34180b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN XSPI2_Init 0 */

  /* USER CODE END XSPI2_Init 0 */

  XSPIM_CfgTypeDef sXspiManagerCfg = {0};
34180b7a:	1d3b      	adds	r3, r7, #4
34180b7c:	2200      	movs	r2, #0
34180b7e:	601a      	str	r2, [r3, #0]
34180b80:	605a      	str	r2, [r3, #4]
34180b82:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN XSPI2_Init 1 */

  /* USER CODE END XSPI2_Init 1 */
  /* XSPI2 parameter configuration*/
  hxspi2.Instance = XSPI2;
34180b84:	4b27      	ldr	r3, [pc, #156]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180b86:	4a28      	ldr	r2, [pc, #160]	@ (34180c28 <MX_XSPI2_Init+0xb4>)
34180b88:	601a      	str	r2, [r3, #0]
  hxspi2.Init.FifoThresholdByte = 4;
34180b8a:	4b26      	ldr	r3, [pc, #152]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180b8c:	2204      	movs	r2, #4
34180b8e:	605a      	str	r2, [r3, #4]
  hxspi2.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
34180b90:	4b24      	ldr	r3, [pc, #144]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180b92:	2200      	movs	r2, #0
34180b94:	609a      	str	r2, [r3, #8]
  hxspi2.Init.MemoryType = HAL_XSPI_MEMTYPE_MACRONIX;
34180b96:	4b23      	ldr	r3, [pc, #140]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180b98:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
34180b9c:	60da      	str	r2, [r3, #12]
  hxspi2.Init.MemorySize = HAL_XSPI_SIZE_256MB;
34180b9e:	4b21      	ldr	r3, [pc, #132]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180ba0:	2218      	movs	r2, #24
34180ba2:	611a      	str	r2, [r3, #16]
  hxspi2.Init.ChipSelectHighTimeCycle = 1;
34180ba4:	4b1f      	ldr	r3, [pc, #124]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180ba6:	2201      	movs	r2, #1
34180ba8:	615a      	str	r2, [r3, #20]
  hxspi2.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
34180baa:	4b1e      	ldr	r3, [pc, #120]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180bac:	2200      	movs	r2, #0
34180bae:	619a      	str	r2, [r3, #24]
  hxspi2.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
34180bb0:	4b1c      	ldr	r3, [pc, #112]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180bb2:	2200      	movs	r2, #0
34180bb4:	61da      	str	r2, [r3, #28]
  hxspi2.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
34180bb6:	4b1b      	ldr	r3, [pc, #108]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180bb8:	2200      	movs	r2, #0
34180bba:	621a      	str	r2, [r3, #32]
  hxspi2.Init.ClockPrescaler = 1 - 1;
34180bbc:	4b19      	ldr	r3, [pc, #100]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180bbe:	2200      	movs	r2, #0
34180bc0:	625a      	str	r2, [r3, #36]	@ 0x24
  hxspi2.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
34180bc2:	4b18      	ldr	r3, [pc, #96]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180bc4:	2200      	movs	r2, #0
34180bc6:	629a      	str	r2, [r3, #40]	@ 0x28
  hxspi2.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
34180bc8:	4b16      	ldr	r3, [pc, #88]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180bca:	2200      	movs	r2, #0
34180bcc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hxspi2.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
34180bce:	4b15      	ldr	r3, [pc, #84]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180bd0:	2200      	movs	r2, #0
34180bd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hxspi2.Init.MaxTran = 0;
34180bd4:	4b13      	ldr	r3, [pc, #76]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180bd6:	2200      	movs	r2, #0
34180bd8:	635a      	str	r2, [r3, #52]	@ 0x34
  hxspi2.Init.Refresh = 0;
34180bda:	4b12      	ldr	r3, [pc, #72]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180bdc:	2200      	movs	r2, #0
34180bde:	639a      	str	r2, [r3, #56]	@ 0x38
  hxspi2.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
34180be0:	4b10      	ldr	r3, [pc, #64]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180be2:	2200      	movs	r2, #0
34180be4:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_XSPI_Init(&hxspi2) != HAL_OK)
34180be6:	480f      	ldr	r0, [pc, #60]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180be8:	f00b fe04 	bl	3418c7f4 <HAL_XSPI_Init>
34180bec:	4603      	mov	r3, r0
34180bee:	2b00      	cmp	r3, #0
34180bf0:	d001      	beq.n	34180bf6 <MX_XSPI2_Init+0x82>
  {
    Error_Handler();
34180bf2:	f000 f82b 	bl	34180c4c <Error_Handler>
  }
  sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
34180bf6:	2310      	movs	r3, #16
34180bf8:	607b      	str	r3, [r7, #4]
  sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_2;
34180bfa:	2301      	movs	r3, #1
34180bfc:	60bb      	str	r3, [r7, #8]
  sXspiManagerCfg.Req2AckTime = 1;
34180bfe:	2301      	movs	r3, #1
34180c00:	60fb      	str	r3, [r7, #12]
  if (HAL_XSPIM_Config(&hxspi2, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34180c02:	1d3b      	adds	r3, r7, #4
34180c04:	f241 3288 	movw	r2, #5000	@ 0x1388
34180c08:	4619      	mov	r1, r3
34180c0a:	4806      	ldr	r0, [pc, #24]	@ (34180c24 <MX_XSPI2_Init+0xb0>)
34180c0c:	f00c fb0e 	bl	3418d22c <HAL_XSPIM_Config>
34180c10:	4603      	mov	r3, r0
34180c12:	2b00      	cmp	r3, #0
34180c14:	d001      	beq.n	34180c1a <MX_XSPI2_Init+0xa6>
  {
    Error_Handler();
34180c16:	f000 f819 	bl	34180c4c <Error_Handler>
  }
  /* USER CODE BEGIN XSPI2_Init 2 */

  /* USER CODE END XSPI2_Init 2 */

}
34180c1a:	bf00      	nop
34180c1c:	3710      	adds	r7, #16
34180c1e:	46bd      	mov	sp, r7
34180c20:	bd80      	pop	{r7, pc}
34180c22:	bf00      	nop
34180c24:	341c0090 	.word	0x341c0090
34180c28:	5802a000 	.word	0x5802a000

34180c2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
34180c2c:	b580      	push	{r7, lr}
34180c2e:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOP_CLK_ENABLE();
34180c30:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
34180c34:	f7ff fdbc 	bl	341807b0 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPIOO_CLK_ENABLE();
34180c38:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
34180c3c:	f7ff fdb8 	bl	341807b0 <LL_AHB4_GRP1_EnableClock>
  __HAL_RCC_GPION_CLK_ENABLE();
34180c40:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34180c44:	f7ff fdb4 	bl	341807b0 <LL_AHB4_GRP1_EnableClock>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
34180c48:	bf00      	nop
34180c4a:	bd80      	pop	{r7, pc}

34180c4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
34180c4c:	b480      	push	{r7}
34180c4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
34180c50:	b672      	cpsid	i
}
34180c52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
34180c54:	bf00      	nop
34180c56:	e7fd      	b.n	34180c54 <Error_Handler+0x8>

34180c58 <LL_AHB4_GRP1_EnableClock>:
{
34180c58:	b480      	push	{r7}
34180c5a:	b085      	sub	sp, #20
34180c5c:	af00      	add	r7, sp, #0
34180c5e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34180c60:	4a07      	ldr	r2, [pc, #28]	@ (34180c80 <LL_AHB4_GRP1_EnableClock+0x28>)
34180c62:	687b      	ldr	r3, [r7, #4]
34180c64:	f8c2 3a5c 	str.w	r3, [r2, #2652]	@ 0xa5c
  tmpreg = READ_REG(RCC->AHB4ENR);
34180c68:	4b05      	ldr	r3, [pc, #20]	@ (34180c80 <LL_AHB4_GRP1_EnableClock+0x28>)
34180c6a:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
34180c6e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34180c70:	68fb      	ldr	r3, [r7, #12]
}
34180c72:	bf00      	nop
34180c74:	3714      	adds	r7, #20
34180c76:	46bd      	mov	sp, r7
34180c78:	f85d 7b04 	ldr.w	r7, [sp], #4
34180c7c:	4770      	bx	lr
34180c7e:	bf00      	nop
34180c80:	56028000 	.word	0x56028000

34180c84 <LL_AHB5_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB5_GRP1_EnableClock(uint32_t Periphs)
{
34180c84:	b480      	push	{r7}
34180c86:	b085      	sub	sp, #20
34180c88:	af00      	add	r7, sp, #0
34180c8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB5ENSR, Periphs);
34180c8c:	4a07      	ldr	r2, [pc, #28]	@ (34180cac <LL_AHB5_GRP1_EnableClock+0x28>)
34180c8e:	687b      	ldr	r3, [r7, #4]
34180c90:	f8c2 3a60 	str.w	r3, [r2, #2656]	@ 0xa60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB5ENR);
34180c94:	4b05      	ldr	r3, [pc, #20]	@ (34180cac <LL_AHB5_GRP1_EnableClock+0x28>)
34180c96:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
34180c9a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34180c9c:	68fb      	ldr	r3, [r7, #12]
}
34180c9e:	bf00      	nop
34180ca0:	3714      	adds	r7, #20
34180ca2:	46bd      	mov	sp, r7
34180ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
34180ca8:	4770      	bx	lr
34180caa:	bf00      	nop
34180cac:	56028000 	.word	0x56028000

34180cb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
34180cb0:	b580      	push	{r7, lr}
34180cb2:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/

  HAL_PWREx_EnableVddIO2();
34180cb4:	f002 f8d6 	bl	34182e64 <HAL_PWREx_EnableVddIO2>
  HAL_PWREx_ConfigVddIORange(PWR_VDDIO2,PWR_VDDIO_RANGE_1V8);
34180cb8:	2101      	movs	r1, #1
34180cba:	2001      	movs	r0, #1
34180cbc:	f002 f880 	bl	34182dc0 <HAL_PWREx_ConfigVddIORange>

  HAL_PWREx_EnableVddIO3();
34180cc0:	f002 f8e0 	bl	34182e84 <HAL_PWREx_EnableVddIO3>
  HAL_PWREx_ConfigVddIORange(PWR_VDDIO3,PWR_VDDIO_RANGE_1V8);
34180cc4:	2101      	movs	r1, #1
34180cc6:	2002      	movs	r0, #2
34180cc8:	f002 f87a 	bl	34182dc0 <HAL_PWREx_ConfigVddIORange>

  HAL_PWREx_EnableVddIO4();
34180ccc:	f002 f8ea 	bl	34182ea4 <HAL_PWREx_EnableVddIO4>
  HAL_PWREx_ConfigVddIORange(PWR_VDDIO4,PWR_VDDIO_RANGE_3V3);
34180cd0:	2100      	movs	r1, #0
34180cd2:	2003      	movs	r0, #3
34180cd4:	f002 f874 	bl	34182dc0 <HAL_PWREx_ConfigVddIORange>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
34180cd8:	bf00      	nop
34180cda:	bd80      	pop	{r7, pc}

34180cdc <HAL_XSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hxspi: XSPI handle pointer
* @retval None
*/
void HAL_XSPI_MspInit(XSPI_HandleTypeDef* hxspi)
{
34180cdc:	b580      	push	{r7, lr}
34180cde:	b0ec      	sub	sp, #432	@ 0x1b0
34180ce0:	af00      	add	r7, sp, #0
34180ce2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180ce6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34180cea:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
34180cec:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34180cf0:	2200      	movs	r2, #0
34180cf2:	601a      	str	r2, [r3, #0]
34180cf4:	605a      	str	r2, [r3, #4]
34180cf6:	609a      	str	r2, [r3, #8]
34180cf8:	60da      	str	r2, [r3, #12]
34180cfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
34180cfc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180d00:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34180d04:	4618      	mov	r0, r3
34180d06:	f44f 73c8 	mov.w	r3, #400	@ 0x190
34180d0a:	461a      	mov	r2, r3
34180d0c:	2100      	movs	r1, #0
34180d0e:	f00c ffe5 	bl	3418dcdc <memset>
  if(hxspi->Instance==XSPI1)
34180d12:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180d16:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34180d1a:	681b      	ldr	r3, [r3, #0]
34180d1c:	681b      	ldr	r3, [r3, #0]
34180d1e:	4a5a      	ldr	r2, [pc, #360]	@ (34180e88 <HAL_XSPI_MspInit+0x1ac>)
34180d20:	4293      	cmp	r3, r2
34180d22:	d15d      	bne.n	34180de0 <HAL_XSPI_MspInit+0x104>

  /* USER CODE END XSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_XSPI1;
34180d24:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180d28:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
34180d2c:	f04f 0200 	mov.w	r2, #0
34180d30:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
34180d34:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Xspi1ClockSelection = RCC_XSPI1CLKSOURCE_HCLK;
34180d38:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180d3c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34180d40:	4a52      	ldr	r2, [pc, #328]	@ (34180e8c <HAL_XSPI_MspInit+0x1b0>)
34180d42:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
34180d46:	f107 0308 	add.w	r3, r7, #8
34180d4a:	4618      	mov	r0, r3
34180d4c:	f005 f88e 	bl	34185e6c <HAL_RCCEx_PeriphCLKConfig>
34180d50:	4603      	mov	r3, r0
34180d52:	2b00      	cmp	r3, #0
34180d54:	d001      	beq.n	34180d5a <HAL_XSPI_MspInit+0x7e>
    {
      Error_Handler();
34180d56:	f7ff ff79 	bl	34180c4c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_XSPIM_CLK_ENABLED++;
34180d5a:	4b4d      	ldr	r3, [pc, #308]	@ (34180e90 <HAL_XSPI_MspInit+0x1b4>)
34180d5c:	681b      	ldr	r3, [r3, #0]
34180d5e:	3301      	adds	r3, #1
34180d60:	4a4b      	ldr	r2, [pc, #300]	@ (34180e90 <HAL_XSPI_MspInit+0x1b4>)
34180d62:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_XSPIM_CLK_ENABLED==1){
34180d64:	4b4a      	ldr	r3, [pc, #296]	@ (34180e90 <HAL_XSPI_MspInit+0x1b4>)
34180d66:	681b      	ldr	r3, [r3, #0]
34180d68:	2b01      	cmp	r3, #1
34180d6a:	d103      	bne.n	34180d74 <HAL_XSPI_MspInit+0x98>
      __HAL_RCC_XSPIM_CLK_ENABLE();
34180d6c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34180d70:	f7ff ff88 	bl	34180c84 <LL_AHB5_GRP1_EnableClock>
    }
    __HAL_RCC_XSPI1_CLK_ENABLE();
34180d74:	2020      	movs	r0, #32
34180d76:	f7ff ff85 	bl	34180c84 <LL_AHB5_GRP1_EnableClock>

    __HAL_RCC_GPIOP_CLK_ENABLE();
34180d7a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
34180d7e:	f7ff ff6b 	bl	34180c58 <LL_AHB4_GRP1_EnableClock>
    __HAL_RCC_GPIOO_CLK_ENABLE();
34180d82:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
34180d86:	f7ff ff67 	bl	34180c58 <LL_AHB4_GRP1_EnableClock>
    PO5     ------> XSPIM_P1_NCLK
    PO2     ------> XSPIM_P1_DQS0
    PO0     ------> XSPIM_P1_NCS1
    PO4     ------> XSPIM_P1_CLK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_4
34180d8a:	23ff      	movs	r3, #255	@ 0xff
34180d8c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
                          |GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34180d90:	2302      	movs	r3, #2
34180d92:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34180d96:	2300      	movs	r3, #0
34180d98:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34180d9c:	2303      	movs	r3, #3
34180d9e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
34180da2:	2309      	movs	r3, #9
34180da4:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPIOP, &GPIO_InitStruct);
34180da8:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34180dac:	4619      	mov	r1, r3
34180dae:	4839      	ldr	r0, [pc, #228]	@ (34180e94 <HAL_XSPI_MspInit+0x1b8>)
34180db0:	f001 fe2c 	bl	34182a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_4;
34180db4:	2335      	movs	r3, #53	@ 0x35
34180db6:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34180dba:	2302      	movs	r3, #2
34180dbc:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34180dc0:	2300      	movs	r3, #0
34180dc2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34180dc6:	2303      	movs	r3, #3
34180dc8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
34180dcc:	2309      	movs	r3, #9
34180dce:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPIOO, &GPIO_InitStruct);
34180dd2:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34180dd6:	4619      	mov	r1, r3
34180dd8:	482f      	ldr	r0, [pc, #188]	@ (34180e98 <HAL_XSPI_MspInit+0x1bc>)
34180dda:	f001 fe17 	bl	34182a0c <HAL_GPIO_Init>
  /* USER CODE BEGIN XSPI2_MspInit 1 */

  /* USER CODE END XSPI2_MspInit 1 */
  }

}
34180dde:	e04e      	b.n	34180e7e <HAL_XSPI_MspInit+0x1a2>
  else if(hxspi->Instance==XSPI2)
34180de0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180de4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34180de8:	681b      	ldr	r3, [r3, #0]
34180dea:	681b      	ldr	r3, [r3, #0]
34180dec:	4a2b      	ldr	r2, [pc, #172]	@ (34180e9c <HAL_XSPI_MspInit+0x1c0>)
34180dee:	4293      	cmp	r3, r2
34180df0:	d145      	bne.n	34180e7e <HAL_XSPI_MspInit+0x1a2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_XSPI2;
34180df2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180df6:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
34180dfa:	f04f 0200 	mov.w	r2, #0
34180dfe:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
34180e02:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_HCLK;
34180e06:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180e0a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34180e0e:	4a24      	ldr	r2, [pc, #144]	@ (34180ea0 <HAL_XSPI_MspInit+0x1c4>)
34180e10:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
34180e14:	f107 0308 	add.w	r3, r7, #8
34180e18:	4618      	mov	r0, r3
34180e1a:	f005 f827 	bl	34185e6c <HAL_RCCEx_PeriphCLKConfig>
34180e1e:	4603      	mov	r3, r0
34180e20:	2b00      	cmp	r3, #0
34180e22:	d001      	beq.n	34180e28 <HAL_XSPI_MspInit+0x14c>
      Error_Handler();
34180e24:	f7ff ff12 	bl	34180c4c <Error_Handler>
    HAL_RCC_XSPIM_CLK_ENABLED++;
34180e28:	4b19      	ldr	r3, [pc, #100]	@ (34180e90 <HAL_XSPI_MspInit+0x1b4>)
34180e2a:	681b      	ldr	r3, [r3, #0]
34180e2c:	3301      	adds	r3, #1
34180e2e:	4a18      	ldr	r2, [pc, #96]	@ (34180e90 <HAL_XSPI_MspInit+0x1b4>)
34180e30:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_XSPIM_CLK_ENABLED==1){
34180e32:	4b17      	ldr	r3, [pc, #92]	@ (34180e90 <HAL_XSPI_MspInit+0x1b4>)
34180e34:	681b      	ldr	r3, [r3, #0]
34180e36:	2b01      	cmp	r3, #1
34180e38:	d103      	bne.n	34180e42 <HAL_XSPI_MspInit+0x166>
      __HAL_RCC_XSPIM_CLK_ENABLE();
34180e3a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34180e3e:	f7ff ff21 	bl	34180c84 <LL_AHB5_GRP1_EnableClock>
    __HAL_RCC_XSPI2_CLK_ENABLE();
34180e42:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
34180e46:	f7ff ff1d 	bl	34180c84 <LL_AHB5_GRP1_EnableClock>
    __HAL_RCC_GPION_CLK_ENABLE();
34180e4a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34180e4e:	f7ff ff03 	bl	34180c58 <LL_AHB4_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_0
34180e52:	f640 737f 	movw	r3, #3967	@ 0xf7f
34180e56:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34180e5a:	2302      	movs	r3, #2
34180e5c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34180e60:	2300      	movs	r3, #0
34180e62:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34180e66:	2303      	movs	r3, #3
34180e68:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P2;
34180e6c:	2309      	movs	r3, #9
34180e6e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPION, &GPIO_InitStruct);
34180e72:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34180e76:	4619      	mov	r1, r3
34180e78:	480a      	ldr	r0, [pc, #40]	@ (34180ea4 <HAL_XSPI_MspInit+0x1c8>)
34180e7a:	f001 fdc7 	bl	34182a0c <HAL_GPIO_Init>
}
34180e7e:	bf00      	nop
34180e80:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
34180e84:	46bd      	mov	sp, r7
34180e86:	bd80      	pop	{r7, pc}
34180e88:	58025000 	.word	0x58025000
34180e8c:	03000014 	.word	0x03000014
34180e90:	341c0114 	.word	0x341c0114
34180e94:	56023c00 	.word	0x56023c00
34180e98:	56023800 	.word	0x56023800
34180e9c:	5802a000 	.word	0x5802a000
34180ea0:	03000414 	.word	0x03000414
34180ea4:	56023400 	.word	0x56023400

34180ea8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
34180ea8:	b480      	push	{r7}
34180eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
34180eac:	bf00      	nop
34180eae:	e7fd      	b.n	34180eac <NMI_Handler+0x4>

34180eb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
34180eb0:	b480      	push	{r7}
34180eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
34180eb4:	bf00      	nop
34180eb6:	e7fd      	b.n	34180eb4 <HardFault_Handler+0x4>

34180eb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
34180eb8:	b480      	push	{r7}
34180eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
34180ebc:	bf00      	nop
34180ebe:	e7fd      	b.n	34180ebc <MemManage_Handler+0x4>

34180ec0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
34180ec0:	b480      	push	{r7}
34180ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
34180ec4:	bf00      	nop
34180ec6:	e7fd      	b.n	34180ec4 <BusFault_Handler+0x4>

34180ec8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
34180ec8:	b480      	push	{r7}
34180eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
34180ecc:	bf00      	nop
34180ece:	e7fd      	b.n	34180ecc <UsageFault_Handler+0x4>

34180ed0 <SecureFault_Handler>:

/**
  * @brief This function handles Secure fault.
  */
void SecureFault_Handler(void)
{
34180ed0:	b480      	push	{r7}
34180ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SecureFault_IRQn 0 */

  /* USER CODE END SecureFault_IRQn 0 */
  while (1)
34180ed4:	bf00      	nop
34180ed6:	e7fd      	b.n	34180ed4 <SecureFault_Handler+0x4>

34180ed8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
34180ed8:	b480      	push	{r7}
34180eda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
34180edc:	bf00      	nop
34180ede:	46bd      	mov	sp, r7
34180ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
34180ee4:	4770      	bx	lr

34180ee6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
34180ee6:	b480      	push	{r7}
34180ee8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
34180eea:	bf00      	nop
34180eec:	46bd      	mov	sp, r7
34180eee:	f85d 7b04 	ldr.w	r7, [sp], #4
34180ef2:	4770      	bx	lr

34180ef4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
34180ef4:	b480      	push	{r7}
34180ef6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
34180ef8:	bf00      	nop
34180efa:	46bd      	mov	sp, r7
34180efc:	f85d 7b04 	ldr.w	r7, [sp], #4
34180f00:	4770      	bx	lr

34180f02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
34180f02:	b580      	push	{r7, lr}
34180f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
34180f06:	f001 fbcb 	bl	341826a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
34180f0a:	bf00      	nop
34180f0c:	bd80      	pop	{r7, pc}
	...

34180f10 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_sstack
34180f10:	480f      	ldr	r0, [pc, #60]	@ (34180f50 <LoopForever+0x4>)
  msr   MSPLIM, r0
34180f12:	f380 880a 	msr	MSPLIM, r0
  ldr   r0, =_estack
34180f16:	480f      	ldr	r0, [pc, #60]	@ (34180f54 <LoopForever+0x8>)
  mov   sp, r0          /* set stack pointer */
34180f18:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
34180f1a:	f001 f8d3 	bl	341820c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
34180f1e:	480e      	ldr	r0, [pc, #56]	@ (34180f58 <LoopForever+0xc>)
  ldr r1, =_edata
34180f20:	490e      	ldr	r1, [pc, #56]	@ (34180f5c <LoopForever+0x10>)
  ldr r2, =_sidata
34180f22:	4a0f      	ldr	r2, [pc, #60]	@ (34180f60 <LoopForever+0x14>)
  movs r3, #0
34180f24:	2300      	movs	r3, #0
  b LoopCopyDataInit
34180f26:	e002      	b.n	34180f2e <LoopCopyDataInit>

34180f28 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
34180f28:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
34180f2a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
34180f2c:	3304      	adds	r3, #4

34180f2e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
34180f2e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
34180f30:	428c      	cmp	r4, r1
  bcc CopyDataInit
34180f32:	d3f9      	bcc.n	34180f28 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
34180f34:	4a0b      	ldr	r2, [pc, #44]	@ (34180f64 <LoopForever+0x18>)
  ldr r4, =_ebss
34180f36:	4c0c      	ldr	r4, [pc, #48]	@ (34180f68 <LoopForever+0x1c>)
  movs r3, #0
34180f38:	2300      	movs	r3, #0
  b LoopFillZerobss
34180f3a:	e001      	b.n	34180f40 <LoopFillZerobss>

34180f3c <FillZerobss>:

FillZerobss:
  str  r3, [r2]
34180f3c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
34180f3e:	3204      	adds	r2, #4

34180f40 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
34180f40:	42a2      	cmp	r2, r4
  bcc FillZerobss
34180f42:	d3fb      	bcc.n	34180f3c <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
34180f44:	f00c fed2 	bl	3418dcec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
34180f48:	f7ff fc48 	bl	341807dc <main>

34180f4c <LoopForever>:

LoopForever:
  b LoopForever
34180f4c:	e7fe      	b.n	34180f4c <LoopForever>
34180f4e:	0000      	.short	0x0000
  ldr   r0, =_sstack
34180f50:	341ff800 	.word	0x341ff800
  ldr   r0, =_estack
34180f54:	34200000 	.word	0x34200000
  ldr r0, =_sdata
34180f58:	341c0000 	.word	0x341c0000
  ldr r1, =_edata
34180f5c:	341c000c 	.word	0x341c000c
  ldr r2, =_sidata
34180f60:	3418dd74 	.word	0x3418dd74
  ldr r2, =_sbss
34180f64:	341c0010 	.word	0x341c0010
  ldr r4, =_ebss
34180f68:	341c01a8 	.word	0x341c01a8

34180f6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
34180f6c:	e7fe      	b.n	34180f6c <ADC1_2_IRQHandler>

34180f6e <HyperRAM_Init>:
static HyperRAM_StatusTypeDef HyperRAM_GetID0(HyperRAM_ObjectTypeDef *HyperRAMObject, uint16_t *ID);
static HyperRAM_StatusTypeDef HyperRAM_GetID1(HyperRAM_ObjectTypeDef *HyperRAMObject, uint16_t *ID);
static HyperRAM_StatusTypeDef HyperRAM_EnableDifferentialClock(HyperRAM_ObjectTypeDef *HyperRAMObject);

HyperRAM_StatusTypeDef HyperRAM_Init(HyperRAM_ObjectTypeDef *HyperRAMObject, XSPI_HandleTypeDef *hxspi)
{
34180f6e:	b580      	push	{r7, lr}
34180f70:	b084      	sub	sp, #16
34180f72:	af00      	add	r7, sp, #0
34180f74:	6078      	str	r0, [r7, #4]
34180f76:	6039      	str	r1, [r7, #0]
    uint16_t ID[2];

    HyperRAMObject->XSPIHandle = hxspi;
34180f78:	687b      	ldr	r3, [r7, #4]
34180f7a:	683a      	ldr	r2, [r7, #0]
34180f7c:	601a      	str	r2, [r3, #0]
    HyperRAMObject->BaseCommand.AddressSpace = HAL_XSPI_REGISTER_ADDRESS_SPACE;
34180f7e:	687b      	ldr	r3, [r7, #4]
34180f80:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
34180f84:	605a      	str	r2, [r3, #4]
    HyperRAMObject->BaseCommand.Address = 0x00000000;
34180f86:	687b      	ldr	r3, [r7, #4]
34180f88:	2200      	movs	r2, #0
34180f8a:	609a      	str	r2, [r3, #8]
    HyperRAMObject->BaseCommand.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
34180f8c:	687b      	ldr	r3, [r7, #4]
34180f8e:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
34180f92:	60da      	str	r2, [r3, #12]
    HyperRAMObject->BaseCommand.DataLength = 2;
34180f94:	687b      	ldr	r3, [r7, #4]
34180f96:	2202      	movs	r2, #2
34180f98:	611a      	str	r2, [r3, #16]
    HyperRAMObject->BaseCommand.DQSMode = HAL_XSPI_DQS_ENABLE;
34180f9a:	687b      	ldr	r3, [r7, #4]
34180f9c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
34180fa0:	615a      	str	r2, [r3, #20]
    HyperRAMObject->BaseCommand.DataMode = HAL_XSPI_DATA_8_LINES;
34180fa2:	687b      	ldr	r3, [r7, #4]
34180fa4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
34180fa8:	619a      	str	r2, [r3, #24]

    HyperRAM_GetID0(HyperRAMObject, &ID[0]);
34180faa:	f107 030c 	add.w	r3, r7, #12
34180fae:	4619      	mov	r1, r3
34180fb0:	6878      	ldr	r0, [r7, #4]
34180fb2:	f000 f8e0 	bl	34181176 <HyperRAM_GetID0>
    if ((ID[0] & HYPERRAM_IDENTIFICATION_0_MANUFACTURER_MASK) != HYPERRAM_IDENTIFICATION_0_MANUFACTURER)
34180fb6:	89bb      	ldrh	r3, [r7, #12]
34180fb8:	f003 030f 	and.w	r3, r3, #15
34180fbc:	2b06      	cmp	r3, #6
34180fbe:	d123      	bne.n	34181008 <HyperRAM_Init+0x9a>
    {
        goto Error;
    }

    HyperRAM_GetID1(HyperRAMObject, &ID[1]);
34180fc0:	f107 030c 	add.w	r3, r7, #12
34180fc4:	3302      	adds	r3, #2
34180fc6:	4619      	mov	r1, r3
34180fc8:	6878      	ldr	r0, [r7, #4]
34180fca:	f000 f8ee 	bl	341811aa <HyperRAM_GetID1>
    if ((ID[1] & HYPERRAM_IDENTIFICATION_1_DEVICE_TYPE_MASK) != HYPERRAM_IDENTIFICATION_1_DEVICE_TYPE)
34180fce:	89fb      	ldrh	r3, [r7, #14]
34180fd0:	f003 030f 	and.w	r3, r3, #15
34180fd4:	2b01      	cmp	r3, #1
34180fd6:	d119      	bne.n	3418100c <HyperRAM_Init+0x9e>
    {
        goto Error;
    }

    HyperRAMObject->Size = (uint32_t)1 << (((((ID[0] & HYPERRAM_IDENTIFICATION_0_COL_COUNT_MASK) >> HYPERRAM_IDENTIFICATION_0_COL_COUNT_POS) + 1) + (((ID[0] & HYPERRAM_IDENTIFICATION_0_ROW_COUNT_MASK) >> HYPERRAM_IDENTIFICATION_0_ROW_COUNT_POS) + 1)) + 1);
34180fd8:	89bb      	ldrh	r3, [r7, #12]
34180fda:	121b      	asrs	r3, r3, #8
34180fdc:	f003 030f 	and.w	r3, r3, #15
34180fe0:	1c5a      	adds	r2, r3, #1
34180fe2:	89bb      	ldrh	r3, [r7, #12]
34180fe4:	111b      	asrs	r3, r3, #4
34180fe6:	f003 031f 	and.w	r3, r3, #31
34180fea:	3301      	adds	r3, #1
34180fec:	4413      	add	r3, r2
34180fee:	3301      	adds	r3, #1
34180ff0:	2201      	movs	r2, #1
34180ff2:	409a      	lsls	r2, r3
34180ff4:	687b      	ldr	r3, [r7, #4]
34180ff6:	61da      	str	r2, [r3, #28]

    if (HyperRAM_EnableDifferentialClock(HyperRAMObject) != HyperRAM_OK)
34180ff8:	6878      	ldr	r0, [r7, #4]
34180ffa:	f000 f8f0 	bl	341811de <HyperRAM_EnableDifferentialClock>
34180ffe:	4603      	mov	r3, r0
34181000:	2b00      	cmp	r3, #0
34181002:	d105      	bne.n	34181010 <HyperRAM_Init+0xa2>
    {
        goto Error;
    }

    return HyperRAM_OK;
34181004:	2300      	movs	r3, #0
34181006:	e005      	b.n	34181014 <HyperRAM_Init+0xa6>
        goto Error;
34181008:	bf00      	nop
3418100a:	e002      	b.n	34181012 <HyperRAM_Init+0xa4>
        goto Error;
3418100c:	bf00      	nop
3418100e:	e000      	b.n	34181012 <HyperRAM_Init+0xa4>
        goto Error;
34181010:	bf00      	nop

Error:
    return HyperRAM_ERROR;
34181012:	2301      	movs	r3, #1
}
34181014:	4618      	mov	r0, r3
34181016:	3710      	adds	r7, #16
34181018:	46bd      	mov	sp, r7
3418101a:	bd80      	pop	{r7, pc}

3418101c <HyperRAM_EnableMemoryMappedMode>:

HyperRAM_StatusTypeDef HyperRAM_EnableMemoryMappedMode(HyperRAM_ObjectTypeDef *HyperRAMObject)
{
3418101c:	b5b0      	push	{r4, r5, r7, lr}
3418101e:	b08c      	sub	sp, #48	@ 0x30
34181020:	af00      	add	r7, sp, #0
34181022:	6078      	str	r0, [r7, #4]
    XSPI_HyperbusCmdTypeDef Cmd = HyperRAMObject->BaseCommand;
34181024:	687b      	ldr	r3, [r7, #4]
34181026:	f107 0418 	add.w	r4, r7, #24
3418102a:	1d1d      	adds	r5, r3, #4
3418102c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
3418102e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
34181030:	e895 0003 	ldmia.w	r5, {r0, r1}
34181034:	e884 0003 	stmia.w	r4, {r0, r1}
    XSPI_MemoryMappedTypeDef Cfg = {0};
34181038:	f107 0308 	add.w	r3, r7, #8
3418103c:	2200      	movs	r2, #0
3418103e:	601a      	str	r2, [r3, #0]
34181040:	605a      	str	r2, [r3, #4]
34181042:	609a      	str	r2, [r3, #8]
34181044:	60da      	str	r2, [r3, #12]

    Cmd.AddressSpace = HAL_XSPI_MEMORY_ADDRESS_SPACE;
34181046:	2300      	movs	r3, #0
34181048:	61bb      	str	r3, [r7, #24]
    if (HAL_XSPI_HyperbusCmd(HyperRAMObject->XSPIHandle, &Cmd, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
3418104a:	687b      	ldr	r3, [r7, #4]
3418104c:	681b      	ldr	r3, [r3, #0]
3418104e:	f107 0118 	add.w	r1, r7, #24
34181052:	f241 3288 	movw	r2, #5000	@ 0x1388
34181056:	4618      	mov	r0, r3
34181058:	f00b fdb0 	bl	3418cbbc <HAL_XSPI_HyperbusCmd>
3418105c:	4603      	mov	r3, r0
3418105e:	2b00      	cmp	r3, #0
34181060:	d110      	bne.n	34181084 <HyperRAM_EnableMemoryMappedMode+0x68>
    {
        goto Error;
    }

    Cfg.TimeOutActivation = HAL_XSPI_TIMEOUT_COUNTER_ENABLE;
34181062:	2308      	movs	r3, #8
34181064:	60bb      	str	r3, [r7, #8]
    Cfg.TimeoutPeriodClock = 0x34;
34181066:	2334      	movs	r3, #52	@ 0x34
34181068:	60fb      	str	r3, [r7, #12]
    if (HAL_XSPI_MemoryMapped(HyperRAMObject->XSPIHandle, &Cfg) != HAL_OK)
3418106a:	687b      	ldr	r3, [r7, #4]
3418106c:	681b      	ldr	r3, [r3, #0]
3418106e:	f107 0208 	add.w	r2, r7, #8
34181072:	4611      	mov	r1, r2
34181074:	4618      	mov	r0, r3
34181076:	f00b ffaf 	bl	3418cfd8 <HAL_XSPI_MemoryMapped>
3418107a:	4603      	mov	r3, r0
3418107c:	2b00      	cmp	r3, #0
3418107e:	d103      	bne.n	34181088 <HyperRAM_EnableMemoryMappedMode+0x6c>
    {
        goto Error;
    }

    return HyperRAM_OK;
34181080:	2300      	movs	r3, #0
34181082:	e003      	b.n	3418108c <HyperRAM_EnableMemoryMappedMode+0x70>
        goto Error;
34181084:	bf00      	nop
34181086:	e000      	b.n	3418108a <HyperRAM_EnableMemoryMappedMode+0x6e>
        goto Error;
34181088:	bf00      	nop

Error:
    return HyperRAM_ERROR;
3418108a:	2301      	movs	r3, #1
}
3418108c:	4618      	mov	r0, r3
3418108e:	3730      	adds	r7, #48	@ 0x30
34181090:	46bd      	mov	sp, r7
34181092:	bdb0      	pop	{r4, r5, r7, pc}

34181094 <HyperRAM_ReadRegister>:
Error:
    return HyperRAM_ERROR;
}

static HyperRAM_StatusTypeDef HyperRAM_ReadRegister(HyperRAM_ObjectTypeDef *HyperRAMObject, uint32_t Address, uint16_t *Data)
{
34181094:	b5b0      	push	{r4, r5, r7, lr}
34181096:	b08a      	sub	sp, #40	@ 0x28
34181098:	af00      	add	r7, sp, #0
3418109a:	60f8      	str	r0, [r7, #12]
3418109c:	60b9      	str	r1, [r7, #8]
3418109e:	607a      	str	r2, [r7, #4]
    XSPI_HyperbusCmdTypeDef Cmd = HyperRAMObject->BaseCommand;
341810a0:	68fb      	ldr	r3, [r7, #12]
341810a2:	f107 0410 	add.w	r4, r7, #16
341810a6:	1d1d      	adds	r5, r3, #4
341810a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
341810aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
341810ac:	e895 0003 	ldmia.w	r5, {r0, r1}
341810b0:	e884 0003 	stmia.w	r4, {r0, r1}

    Cmd.Address = Address;
341810b4:	68bb      	ldr	r3, [r7, #8]
341810b6:	617b      	str	r3, [r7, #20]
    if (HAL_XSPI_HyperbusCmd(HyperRAMObject->XSPIHandle, &Cmd, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
341810b8:	68fb      	ldr	r3, [r7, #12]
341810ba:	681b      	ldr	r3, [r3, #0]
341810bc:	f107 0110 	add.w	r1, r7, #16
341810c0:	f241 3288 	movw	r2, #5000	@ 0x1388
341810c4:	4618      	mov	r0, r3
341810c6:	f00b fd79 	bl	3418cbbc <HAL_XSPI_HyperbusCmd>
341810ca:	4603      	mov	r3, r0
341810cc:	2b00      	cmp	r3, #0
341810ce:	d10c      	bne.n	341810ea <HyperRAM_ReadRegister+0x56>
    {
        goto Error;
    }

    if (HAL_XSPI_Receive(HyperRAMObject->XSPIHandle, (uint8_t *)Data, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
341810d0:	68fb      	ldr	r3, [r7, #12]
341810d2:	681b      	ldr	r3, [r3, #0]
341810d4:	f241 3288 	movw	r2, #5000	@ 0x1388
341810d8:	6879      	ldr	r1, [r7, #4]
341810da:	4618      	mov	r0, r3
341810dc:	f00b fe4f 	bl	3418cd7e <HAL_XSPI_Receive>
341810e0:	4603      	mov	r3, r0
341810e2:	2b00      	cmp	r3, #0
341810e4:	d103      	bne.n	341810ee <HyperRAM_ReadRegister+0x5a>
    {
        goto Error;
    }

    return HyperRAM_OK;
341810e6:	2300      	movs	r3, #0
341810e8:	e008      	b.n	341810fc <HyperRAM_ReadRegister+0x68>
        goto Error;
341810ea:	bf00      	nop
341810ec:	e000      	b.n	341810f0 <HyperRAM_ReadRegister+0x5c>
        goto Error;
341810ee:	bf00      	nop

Error:
    HAL_XSPI_Abort(HyperRAMObject->XSPIHandle);
341810f0:	68fb      	ldr	r3, [r7, #12]
341810f2:	681b      	ldr	r3, [r3, #0]
341810f4:	4618      	mov	r0, r3
341810f6:	f00b ffdb 	bl	3418d0b0 <HAL_XSPI_Abort>
    return HyperRAM_ERROR;
341810fa:	2301      	movs	r3, #1
}
341810fc:	4618      	mov	r0, r3
341810fe:	3728      	adds	r7, #40	@ 0x28
34181100:	46bd      	mov	sp, r7
34181102:	bdb0      	pop	{r4, r5, r7, pc}

34181104 <HyperRAM_WriteRegister>:

static HyperRAM_StatusTypeDef HyperRAM_WriteRegister(HyperRAM_ObjectTypeDef *HyperRAMObject, uint32_t Address, uint16_t Data)
{
34181104:	b5b0      	push	{r4, r5, r7, lr}
34181106:	b08a      	sub	sp, #40	@ 0x28
34181108:	af00      	add	r7, sp, #0
3418110a:	60f8      	str	r0, [r7, #12]
3418110c:	60b9      	str	r1, [r7, #8]
3418110e:	4613      	mov	r3, r2
34181110:	80fb      	strh	r3, [r7, #6]
    XSPI_HyperbusCmdTypeDef Cmd = HyperRAMObject->BaseCommand;
34181112:	68fb      	ldr	r3, [r7, #12]
34181114:	f107 0410 	add.w	r4, r7, #16
34181118:	1d1d      	adds	r5, r3, #4
3418111a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
3418111c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
3418111e:	e895 0003 	ldmia.w	r5, {r0, r1}
34181122:	e884 0003 	stmia.w	r4, {r0, r1}

    Cmd.Address = Address;
34181126:	68bb      	ldr	r3, [r7, #8]
34181128:	617b      	str	r3, [r7, #20]
    if (HAL_XSPI_HyperbusCmd(HyperRAMObject->XSPIHandle, &Cmd, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
3418112a:	68fb      	ldr	r3, [r7, #12]
3418112c:	681b      	ldr	r3, [r3, #0]
3418112e:	f107 0110 	add.w	r1, r7, #16
34181132:	f241 3288 	movw	r2, #5000	@ 0x1388
34181136:	4618      	mov	r0, r3
34181138:	f00b fd40 	bl	3418cbbc <HAL_XSPI_HyperbusCmd>
3418113c:	4603      	mov	r3, r0
3418113e:	2b00      	cmp	r3, #0
34181140:	d10c      	bne.n	3418115c <HyperRAM_WriteRegister+0x58>
    {
        goto Error;
    }

    if (HAL_XSPI_Transmit(HyperRAMObject->XSPIHandle, (uint8_t *)&Data, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34181142:	68fb      	ldr	r3, [r7, #12]
34181144:	681b      	ldr	r3, [r3, #0]
34181146:	1db9      	adds	r1, r7, #6
34181148:	f241 3288 	movw	r2, #5000	@ 0x1388
3418114c:	4618      	mov	r0, r3
3418114e:	f00b fda3 	bl	3418cc98 <HAL_XSPI_Transmit>
34181152:	4603      	mov	r3, r0
34181154:	2b00      	cmp	r3, #0
34181156:	d103      	bne.n	34181160 <HyperRAM_WriteRegister+0x5c>
    {
        goto Error;
    }

    return HyperRAM_OK;
34181158:	2300      	movs	r3, #0
3418115a:	e008      	b.n	3418116e <HyperRAM_WriteRegister+0x6a>
        goto Error;
3418115c:	bf00      	nop
3418115e:	e000      	b.n	34181162 <HyperRAM_WriteRegister+0x5e>
        goto Error;
34181160:	bf00      	nop

Error:
    HAL_XSPI_Abort(HyperRAMObject->XSPIHandle);
34181162:	68fb      	ldr	r3, [r7, #12]
34181164:	681b      	ldr	r3, [r3, #0]
34181166:	4618      	mov	r0, r3
34181168:	f00b ffa2 	bl	3418d0b0 <HAL_XSPI_Abort>
    return HyperRAM_ERROR;
3418116c:	2301      	movs	r3, #1
}
3418116e:	4618      	mov	r0, r3
34181170:	3728      	adds	r7, #40	@ 0x28
34181172:	46bd      	mov	sp, r7
34181174:	bdb0      	pop	{r4, r5, r7, pc}

34181176 <HyperRAM_GetID0>:

static HyperRAM_StatusTypeDef HyperRAM_GetID0(HyperRAM_ObjectTypeDef *HyperRAMObject, uint16_t *ID)
{
34181176:	b580      	push	{r7, lr}
34181178:	b082      	sub	sp, #8
3418117a:	af00      	add	r7, sp, #0
3418117c:	6078      	str	r0, [r7, #4]
3418117e:	6039      	str	r1, [r7, #0]
    if (HyperRAM_ReadRegister(HyperRAMObject, HYPERRAM_IDENTIFICATION_REGISTER_0, ID) != HyperRAM_OK)
34181180:	683a      	ldr	r2, [r7, #0]
34181182:	2100      	movs	r1, #0
34181184:	6878      	ldr	r0, [r7, #4]
34181186:	f7ff ff85 	bl	34181094 <HyperRAM_ReadRegister>
3418118a:	4603      	mov	r3, r0
3418118c:	2b00      	cmp	r3, #0
3418118e:	d101      	bne.n	34181194 <HyperRAM_GetID0+0x1e>
    {
        goto Error;
    }

    return HyperRAM_OK;
34181190:	2300      	movs	r3, #0
34181192:	e006      	b.n	341811a2 <HyperRAM_GetID0+0x2c>
        goto Error;
34181194:	bf00      	nop

Error:
    HAL_XSPI_Abort(HyperRAMObject->XSPIHandle);
34181196:	687b      	ldr	r3, [r7, #4]
34181198:	681b      	ldr	r3, [r3, #0]
3418119a:	4618      	mov	r0, r3
3418119c:	f00b ff88 	bl	3418d0b0 <HAL_XSPI_Abort>
    return HyperRAM_ERROR;
341811a0:	2301      	movs	r3, #1
}
341811a2:	4618      	mov	r0, r3
341811a4:	3708      	adds	r7, #8
341811a6:	46bd      	mov	sp, r7
341811a8:	bd80      	pop	{r7, pc}

341811aa <HyperRAM_GetID1>:

static HyperRAM_StatusTypeDef HyperRAM_GetID1(HyperRAM_ObjectTypeDef *HyperRAMObject, uint16_t *ID)
{
341811aa:	b580      	push	{r7, lr}
341811ac:	b082      	sub	sp, #8
341811ae:	af00      	add	r7, sp, #0
341811b0:	6078      	str	r0, [r7, #4]
341811b2:	6039      	str	r1, [r7, #0]
    if (HyperRAM_ReadRegister(HyperRAMObject, HYPERRAM_IDENTIFICATION_REGISTER_1, ID) != HyperRAM_OK)
341811b4:	683a      	ldr	r2, [r7, #0]
341811b6:	2102      	movs	r1, #2
341811b8:	6878      	ldr	r0, [r7, #4]
341811ba:	f7ff ff6b 	bl	34181094 <HyperRAM_ReadRegister>
341811be:	4603      	mov	r3, r0
341811c0:	2b00      	cmp	r3, #0
341811c2:	d101      	bne.n	341811c8 <HyperRAM_GetID1+0x1e>
    {
        goto Error;
    }

    return HyperRAM_OK;
341811c4:	2300      	movs	r3, #0
341811c6:	e006      	b.n	341811d6 <HyperRAM_GetID1+0x2c>
        goto Error;
341811c8:	bf00      	nop

Error:
    HAL_XSPI_Abort(HyperRAMObject->XSPIHandle);
341811ca:	687b      	ldr	r3, [r7, #4]
341811cc:	681b      	ldr	r3, [r3, #0]
341811ce:	4618      	mov	r0, r3
341811d0:	f00b ff6e 	bl	3418d0b0 <HAL_XSPI_Abort>
    return HyperRAM_ERROR;
341811d4:	2301      	movs	r3, #1
}
341811d6:	4618      	mov	r0, r3
341811d8:	3708      	adds	r7, #8
341811da:	46bd      	mov	sp, r7
341811dc:	bd80      	pop	{r7, pc}

341811de <HyperRAM_EnableDifferentialClock>:

static HyperRAM_StatusTypeDef HyperRAM_EnableDifferentialClock(HyperRAM_ObjectTypeDef *HyperRAMObject)
{
341811de:	b580      	push	{r7, lr}
341811e0:	b084      	sub	sp, #16
341811e2:	af00      	add	r7, sp, #0
341811e4:	6078      	str	r0, [r7, #4]
    uint16_t Cfg;

    if (HyperRAM_ReadRegister(HyperRAMObject, HYPERRAM_CONFIGURATION_REGISTER_1, &Cfg) != HyperRAM_OK)
341811e6:	f107 030e 	add.w	r3, r7, #14
341811ea:	461a      	mov	r2, r3
341811ec:	f241 0102 	movw	r1, #4098	@ 0x1002
341811f0:	6878      	ldr	r0, [r7, #4]
341811f2:	f7ff ff4f 	bl	34181094 <HyperRAM_ReadRegister>
341811f6:	4603      	mov	r3, r0
341811f8:	2b00      	cmp	r3, #0
341811fa:	d110      	bne.n	3418121e <HyperRAM_EnableDifferentialClock+0x40>
    {
        goto Error;
    }

    Cfg &= ~HYPERRAM_CONFIGURATION_1_MASTER_CLOCK_TYPE_MASK;
341811fc:	89fb      	ldrh	r3, [r7, #14]
341811fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
34181202:	b29b      	uxth	r3, r3
34181204:	81fb      	strh	r3, [r7, #14]
    if (HyperRAM_WriteRegister(HyperRAMObject, HYPERRAM_CONFIGURATION_REGISTER_1, Cfg) != HyperRAM_OK)
34181206:	89fb      	ldrh	r3, [r7, #14]
34181208:	461a      	mov	r2, r3
3418120a:	f241 0102 	movw	r1, #4098	@ 0x1002
3418120e:	6878      	ldr	r0, [r7, #4]
34181210:	f7ff ff78 	bl	34181104 <HyperRAM_WriteRegister>
34181214:	4603      	mov	r3, r0
34181216:	2b00      	cmp	r3, #0
34181218:	d103      	bne.n	34181222 <HyperRAM_EnableDifferentialClock+0x44>
    {
        goto Error;
    }

    return HyperRAM_OK;
3418121a:	2300      	movs	r3, #0
3418121c:	e008      	b.n	34181230 <HyperRAM_EnableDifferentialClock+0x52>
        goto Error;
3418121e:	bf00      	nop
34181220:	e000      	b.n	34181224 <HyperRAM_EnableDifferentialClock+0x46>
        goto Error;
34181222:	bf00      	nop

Error:
    HAL_XSPI_Abort(HyperRAMObject->XSPIHandle);
34181224:	687b      	ldr	r3, [r7, #4]
34181226:	681b      	ldr	r3, [r3, #0]
34181228:	4618      	mov	r0, r3
3418122a:	f00b ff41 	bl	3418d0b0 <HAL_XSPI_Abort>
    return HyperRAM_ERROR;
3418122e:	2301      	movs	r3, #1
}
34181230:	4618      	mov	r0, r3
34181232:	3710      	adds	r7, #16
34181234:	46bd      	mov	sp, r7
34181236:	bd80      	pop	{r7, pc}

34181238 <EXTMEM_DRIVER_USER_Init>:
extern XSPI_HandleTypeDef hxspi2;

NORFlash_ObjectTypeDef NORFlashObject = {0};

EXTMEM_DRIVER_USER_StatusTypeDef EXTMEM_DRIVER_USER_Init(uint32_t MemoryId, EXTMEM_DRIVER_USER_ObjectTypeDef *UserObject)
{
34181238:	b580      	push	{r7, lr}
3418123a:	b084      	sub	sp, #16
3418123c:	af00      	add	r7, sp, #0
3418123e:	6078      	str	r0, [r7, #4]
34181240:	6039      	str	r1, [r7, #0]
    EXTMEM_DRIVER_USER_StatusTypeDef retr = EXTMEM_DRIVER_USER_NOTSUPPORTED;
34181242:	2380      	movs	r3, #128	@ 0x80
34181244:	73fb      	strb	r3, [r7, #15]

    if (NORFlash_Init(&NORFlashObject, &hxspi2, HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_XSPI2)) == NORFlash_OK)
34181246:	f04f 0000 	mov.w	r0, #0
3418124a:	f44f 0100 	mov.w	r1, #8388608	@ 0x800000
3418124e:	f007 f8f1 	bl	34188434 <HAL_RCCEx_GetPeriphCLKFreq>
34181252:	4603      	mov	r3, r0
34181254:	461a      	mov	r2, r3
34181256:	490a      	ldr	r1, [pc, #40]	@ (34181280 <EXTMEM_DRIVER_USER_Init+0x48>)
34181258:	480a      	ldr	r0, [pc, #40]	@ (34181284 <EXTMEM_DRIVER_USER_Init+0x4c>)
3418125a:	f000 f873 	bl	34181344 <NORFlash_Init>
3418125e:	4603      	mov	r3, r0
34181260:	2b00      	cmp	r3, #0
34181262:	d107      	bne.n	34181274 <EXTMEM_DRIVER_USER_Init+0x3c>
    {
        retr = EXTMEM_DRIVER_USER_OK;
34181264:	2300      	movs	r3, #0
34181266:	73fb      	strb	r3, [r7, #15]

        UserObject->MemID = MemoryId;
34181268:	683b      	ldr	r3, [r7, #0]
3418126a:	687a      	ldr	r2, [r7, #4]
3418126c:	601a      	str	r2, [r3, #0]
        UserObject->PtrUserDriver = (void *)(&NORFlashObject);
3418126e:	683b      	ldr	r3, [r7, #0]
34181270:	4a04      	ldr	r2, [pc, #16]	@ (34181284 <EXTMEM_DRIVER_USER_Init+0x4c>)
34181272:	605a      	str	r2, [r3, #4]
    }

    return retr;
34181274:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
34181278:	4618      	mov	r0, r3
3418127a:	3710      	adds	r7, #16
3418127c:	46bd      	mov	sp, r7
3418127e:	bd80      	pop	{r7, pc}
34181280:	341c0090 	.word	0x341c0090
34181284:	341c0118 	.word	0x341c0118

34181288 <EXTMEM_DRIVER_USER_DeInit>:

EXTMEM_DRIVER_USER_StatusTypeDef EXTMEM_DRIVER_USER_DeInit(EXTMEM_DRIVER_USER_ObjectTypeDef *UserObject)
{
34181288:	b580      	push	{r7, lr}
3418128a:	b084      	sub	sp, #16
3418128c:	af00      	add	r7, sp, #0
3418128e:	6078      	str	r0, [r7, #4]
    EXTMEM_DRIVER_USER_StatusTypeDef retr = EXTMEM_DRIVER_USER_NOTSUPPORTED;
34181290:	2380      	movs	r3, #128	@ 0x80
34181292:	73fb      	strb	r3, [r7, #15]

    if (NORFlash_Deinit((NORFlash_ObjectTypeDef *)(UserObject->PtrUserDriver)) == NORFlash_OK)
34181294:	687b      	ldr	r3, [r7, #4]
34181296:	685b      	ldr	r3, [r3, #4]
34181298:	4618      	mov	r0, r3
3418129a:	f000 f8e1 	bl	34181460 <NORFlash_Deinit>
3418129e:	4603      	mov	r3, r0
341812a0:	2b00      	cmp	r3, #0
341812a2:	d104      	bne.n	341812ae <EXTMEM_DRIVER_USER_DeInit+0x26>
    {
        retr = EXTMEM_DRIVER_USER_OK;
341812a4:	2300      	movs	r3, #0
341812a6:	73fb      	strb	r3, [r7, #15]

        UserObject->PtrUserDriver = NULL;
341812a8:	687b      	ldr	r3, [r7, #4]
341812aa:	2200      	movs	r2, #0
341812ac:	605a      	str	r2, [r3, #4]
    }

    return retr;
341812ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
341812b2:	4618      	mov	r0, r3
341812b4:	3710      	adds	r7, #16
341812b6:	46bd      	mov	sp, r7
341812b8:	bd80      	pop	{r7, pc}

341812ba <EXTMEM_DRIVER_USER_Enable_MemoryMappedMode>:

    return retr;
}

EXTMEM_DRIVER_USER_StatusTypeDef EXTMEM_DRIVER_USER_Enable_MemoryMappedMode(EXTMEM_DRIVER_USER_ObjectTypeDef *UserObject)
{
341812ba:	b580      	push	{r7, lr}
341812bc:	b084      	sub	sp, #16
341812be:	af00      	add	r7, sp, #0
341812c0:	6078      	str	r0, [r7, #4]
    EXTMEM_DRIVER_USER_StatusTypeDef retr = EXTMEM_DRIVER_USER_NOTSUPPORTED;
341812c2:	2380      	movs	r3, #128	@ 0x80
341812c4:	73fb      	strb	r3, [r7, #15]

    if (NORFlash_EnableMemoryMappedMode((NORFlash_ObjectTypeDef *)(UserObject->PtrUserDriver)) == NORFlash_OK)
341812c6:	687b      	ldr	r3, [r7, #4]
341812c8:	685b      	ldr	r3, [r3, #4]
341812ca:	4618      	mov	r0, r3
341812cc:	f000 f98f 	bl	341815ee <NORFlash_EnableMemoryMappedMode>
341812d0:	4603      	mov	r3, r0
341812d2:	2b00      	cmp	r3, #0
341812d4:	d101      	bne.n	341812da <EXTMEM_DRIVER_USER_Enable_MemoryMappedMode+0x20>
    {
        retr = EXTMEM_DRIVER_USER_OK;
341812d6:	2300      	movs	r3, #0
341812d8:	73fb      	strb	r3, [r7, #15]
    }

    return retr;
341812da:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
341812de:	4618      	mov	r0, r3
341812e0:	3710      	adds	r7, #16
341812e2:	46bd      	mov	sp, r7
341812e4:	bd80      	pop	{r7, pc}

341812e6 <EXTMEM_DRIVER_USER_Disable_MemoryMappedMode>:

EXTMEM_DRIVER_USER_StatusTypeDef EXTMEM_DRIVER_USER_Disable_MemoryMappedMode(EXTMEM_DRIVER_USER_ObjectTypeDef *UserObject)
{
341812e6:	b580      	push	{r7, lr}
341812e8:	b084      	sub	sp, #16
341812ea:	af00      	add	r7, sp, #0
341812ec:	6078      	str	r0, [r7, #4]
    EXTMEM_DRIVER_USER_StatusTypeDef retr = EXTMEM_DRIVER_USER_NOTSUPPORTED;
341812ee:	2380      	movs	r3, #128	@ 0x80
341812f0:	73fb      	strb	r3, [r7, #15]

    if (NORFlash_DisableMemoryMappedMode((NORFlash_ObjectTypeDef *)(UserObject->PtrUserDriver)) == NORFlash_OK)
341812f2:	687b      	ldr	r3, [r7, #4]
341812f4:	685b      	ldr	r3, [r3, #4]
341812f6:	4618      	mov	r0, r3
341812f8:	f000 f999 	bl	3418162e <NORFlash_DisableMemoryMappedMode>
341812fc:	4603      	mov	r3, r0
341812fe:	2b00      	cmp	r3, #0
34181300:	d101      	bne.n	34181306 <EXTMEM_DRIVER_USER_Disable_MemoryMappedMode+0x20>
    {
        retr = EXTMEM_DRIVER_USER_OK;
34181302:	2300      	movs	r3, #0
34181304:	73fb      	strb	r3, [r7, #15]
    }

    return retr;
34181306:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418130a:	4618      	mov	r0, r3
3418130c:	3710      	adds	r7, #16
3418130e:	46bd      	mov	sp, r7
34181310:	bd80      	pop	{r7, pc}

34181312 <EXTMEM_DRIVER_USER_GetMapAddress>:

EXTMEM_DRIVER_USER_StatusTypeDef EXTMEM_DRIVER_USER_GetMapAddress(EXTMEM_DRIVER_USER_ObjectTypeDef *UserObject, uint32_t *BaseAddress)
{
34181312:	b580      	push	{r7, lr}
34181314:	b084      	sub	sp, #16
34181316:	af00      	add	r7, sp, #0
34181318:	6078      	str	r0, [r7, #4]
3418131a:	6039      	str	r1, [r7, #0]
    EXTMEM_DRIVER_USER_StatusTypeDef retr = EXTMEM_DRIVER_USER_NOTSUPPORTED;
3418131c:	2380      	movs	r3, #128	@ 0x80
3418131e:	73fb      	strb	r3, [r7, #15]

    if (NORFlash_GetMemoryMappedAddress((NORFlash_ObjectTypeDef *)(UserObject->PtrUserDriver), BaseAddress) == NORFlash_OK)
34181320:	687b      	ldr	r3, [r7, #4]
34181322:	685b      	ldr	r3, [r3, #4]
34181324:	6839      	ldr	r1, [r7, #0]
34181326:	4618      	mov	r0, r3
34181328:	f000 f994 	bl	34181654 <NORFlash_GetMemoryMappedAddress>
3418132c:	4603      	mov	r3, r0
3418132e:	2b00      	cmp	r3, #0
34181330:	d101      	bne.n	34181336 <EXTMEM_DRIVER_USER_GetMapAddress+0x24>
    {
        retr = EXTMEM_DRIVER_USER_OK;
34181332:	2300      	movs	r3, #0
34181334:	73fb      	strb	r3, [r7, #15]
    }

    return retr;
34181336:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418133a:	4618      	mov	r0, r3
3418133c:	3710      	adds	r7, #16
3418133e:	46bd      	mov	sp, r7
34181340:	bd80      	pop	{r7, pc}
	...

34181344 <NORFlash_Init>:
#include "norflash_mx25um25645g.h"

#define NORFlash_IS_DUAL_CHIP(NORFlashObject) (NORFlashObject->XSPIObject.XSPIHandle->Init.MemoryMode != HAL_XSPI_SINGLE_MEM)

NORFlash_StatusTypeDef NORFlash_Init(NORFlash_ObjectTypeDef *NORFlashObject, XSPI_HandleTypeDef *hxspi, uint32_t ClockInput)
{
34181344:	b580      	push	{r7, lr}
34181346:	b088      	sub	sp, #32
34181348:	af00      	add	r7, sp, #0
3418134a:	60f8      	str	r0, [r7, #12]
3418134c:	60b9      	str	r1, [r7, #8]
3418134e:	607a      	str	r2, [r7, #4]
    uint8_t JEDECID[3 * 2];
    uint8_t JEDECIDSize = sizeof(JEDECID) / 2;
34181350:	2303      	movs	r3, #3
34181352:	77fb      	strb	r3, [r7, #31]
    uint32_t ClockRequested;

    NORFlash_XSPI_Init(&(NORFlashObject->XSPIObject), hxspi);
34181354:	68fb      	ldr	r3, [r7, #12]
34181356:	68b9      	ldr	r1, [r7, #8]
34181358:	4618      	mov	r0, r3
3418135a:	f000 fb5b 	bl	34181a14 <NORFlash_XSPI_Init>

    if (NORFlash_IS_DUAL_CHIP(NORFlashObject))
3418135e:	68fb      	ldr	r3, [r7, #12]
34181360:	681b      	ldr	r3, [r3, #0]
34181362:	689b      	ldr	r3, [r3, #8]
34181364:	2b00      	cmp	r3, #0
34181366:	d002      	beq.n	3418136e <NORFlash_Init+0x2a>
    {
        JEDECIDSize *= 2;
34181368:	7ffb      	ldrb	r3, [r7, #31]
3418136a:	005b      	lsls	r3, r3, #1
3418136c:	77fb      	strb	r3, [r7, #31]
    }

    if (NORFlash_XSPI_SetClock(&(NORFlashObject->XSPIObject), ClockInput, 50000000, NULL) != NORFlash_XSPI_OK)
3418136e:	68f8      	ldr	r0, [r7, #12]
34181370:	2300      	movs	r3, #0
34181372:	4a3a      	ldr	r2, [pc, #232]	@ (3418145c <NORFlash_Init+0x118>)
34181374:	6879      	ldr	r1, [r7, #4]
34181376:	f000 fba1 	bl	34181abc <NORFlash_XSPI_SetClock>
3418137a:	4603      	mov	r3, r0
3418137c:	2b00      	cmp	r3, #0
3418137e:	d15f      	bne.n	34181440 <NORFlash_Init+0xfc>
    {
        goto Error;
    }

    NORFlash_Reset(NORFlashObject);
34181380:	68f8      	ldr	r0, [r7, #12]
34181382:	f000 f87b 	bl	3418147c <NORFlash_Reset>
    HAL_Delay(10);
34181386:	200a      	movs	r0, #10
34181388:	f001 f9aa 	bl	341826e0 <HAL_Delay>

    if (NORFlash_XSPI_CommandRead(&(NORFlashObject->XSPIObject), 0x9F, JEDECID, JEDECIDSize) != NORFlash_XSPI_OK)
3418138c:	68f8      	ldr	r0, [r7, #12]
3418138e:	7ffb      	ldrb	r3, [r7, #31]
34181390:	b29b      	uxth	r3, r3
34181392:	f107 0218 	add.w	r2, r7, #24
34181396:	219f      	movs	r1, #159	@ 0x9f
34181398:	f000 fd27 	bl	34181dea <NORFlash_XSPI_CommandRead>
3418139c:	4603      	mov	r3, r0
3418139e:	2b00      	cmp	r3, #0
341813a0:	d150      	bne.n	34181444 <NORFlash_Init+0x100>
    {
        goto Error;
    }

    if (NORFlash_IS_BY25FQ128EL(JEDECID))
341813a2:	7e3b      	ldrb	r3, [r7, #24]
341813a4:	2b68      	cmp	r3, #104	@ 0x68
341813a6:	d110      	bne.n	341813ca <NORFlash_Init+0x86>
341813a8:	7e7b      	ldrb	r3, [r7, #25]
341813aa:	2b60      	cmp	r3, #96	@ 0x60
341813ac:	d10d      	bne.n	341813ca <NORFlash_Init+0x86>
341813ae:	7ebb      	ldrb	r3, [r7, #26]
341813b0:	2b18      	cmp	r3, #24
341813b2:	d10a      	bne.n	341813ca <NORFlash_Init+0x86>
    {
        if (NORFlash_BY25FQ128EL_Init(NORFlashObject, ClockInput, &ClockRequested) != NORFlash_OK)
341813b4:	f107 0314 	add.w	r3, r7, #20
341813b8:	461a      	mov	r2, r3
341813ba:	6879      	ldr	r1, [r7, #4]
341813bc:	68f8      	ldr	r0, [r7, #12]
341813be:	f000 fa91 	bl	341818e4 <NORFlash_BY25FQ128EL_Init>
341813c2:	4603      	mov	r3, r0
341813c4:	2b00      	cmp	r3, #0
341813c6:	d030      	beq.n	3418142a <NORFlash_Init+0xe6>
        {
            goto Error;
341813c8:	e043      	b.n	34181452 <NORFlash_Init+0x10e>
        }
    }
    else if (NORFlash_IS_DUAL_BY25FQ128EL(JEDECID))
341813ca:	7e3b      	ldrb	r3, [r7, #24]
341813cc:	2b68      	cmp	r3, #104	@ 0x68
341813ce:	d119      	bne.n	34181404 <NORFlash_Init+0xc0>
341813d0:	7ebb      	ldrb	r3, [r7, #26]
341813d2:	2b60      	cmp	r3, #96	@ 0x60
341813d4:	d116      	bne.n	34181404 <NORFlash_Init+0xc0>
341813d6:	7f3b      	ldrb	r3, [r7, #28]
341813d8:	2b18      	cmp	r3, #24
341813da:	d113      	bne.n	34181404 <NORFlash_Init+0xc0>
341813dc:	7e7b      	ldrb	r3, [r7, #25]
341813de:	2b68      	cmp	r3, #104	@ 0x68
341813e0:	d110      	bne.n	34181404 <NORFlash_Init+0xc0>
341813e2:	7efb      	ldrb	r3, [r7, #27]
341813e4:	2b60      	cmp	r3, #96	@ 0x60
341813e6:	d10d      	bne.n	34181404 <NORFlash_Init+0xc0>
341813e8:	7f7b      	ldrb	r3, [r7, #29]
341813ea:	2b18      	cmp	r3, #24
341813ec:	d10a      	bne.n	34181404 <NORFlash_Init+0xc0>
    {
        if (NORFlash_DUAL_BY25FQ128EL_Init(NORFlashObject, ClockInput, &ClockRequested) != NORFlash_OK)
341813ee:	f107 0314 	add.w	r3, r7, #20
341813f2:	461a      	mov	r2, r3
341813f4:	6879      	ldr	r1, [r7, #4]
341813f6:	68f8      	ldr	r0, [r7, #12]
341813f8:	f000 fa85 	bl	34181906 <NORFlash_DUAL_BY25FQ128EL_Init>
341813fc:	4603      	mov	r3, r0
341813fe:	2b00      	cmp	r3, #0
34181400:	d013      	beq.n	3418142a <NORFlash_Init+0xe6>
        {
            goto Error;
34181402:	e026      	b.n	34181452 <NORFlash_Init+0x10e>
        }
    }
    else if (NORFlash_IS_MX25UM25645G(JEDECID))
34181404:	7e3b      	ldrb	r3, [r7, #24]
34181406:	2bc2      	cmp	r3, #194	@ 0xc2
34181408:	d11e      	bne.n	34181448 <NORFlash_Init+0x104>
3418140a:	7e7b      	ldrb	r3, [r7, #25]
3418140c:	2b80      	cmp	r3, #128	@ 0x80
3418140e:	d11b      	bne.n	34181448 <NORFlash_Init+0x104>
34181410:	7ebb      	ldrb	r3, [r7, #26]
34181412:	2b39      	cmp	r3, #57	@ 0x39
34181414:	d118      	bne.n	34181448 <NORFlash_Init+0x104>
    {
        if (NORFlash_MX25UM25645G_Init(NORFlashObject, ClockInput, &ClockRequested) != NORFlash_OK)
34181416:	f107 0314 	add.w	r3, r7, #20
3418141a:	461a      	mov	r2, r3
3418141c:	6879      	ldr	r1, [r7, #4]
3418141e:	68f8      	ldr	r0, [r7, #12]
34181420:	f000 fa82 	bl	34181928 <NORFlash_MX25UM25645G_Init>
34181424:	4603      	mov	r3, r0
34181426:	2b00      	cmp	r3, #0
34181428:	d110      	bne.n	3418144c <NORFlash_Init+0x108>
    else
    {
        goto Error;
    }

    if (NORFlash_XSPI_SetClock(&(NORFlashObject->XSPIObject), ClockInput, ClockRequested, NULL) != NORFlash_XSPI_OK)
3418142a:	68f8      	ldr	r0, [r7, #12]
3418142c:	697a      	ldr	r2, [r7, #20]
3418142e:	2300      	movs	r3, #0
34181430:	6879      	ldr	r1, [r7, #4]
34181432:	f000 fb43 	bl	34181abc <NORFlash_XSPI_SetClock>
34181436:	4603      	mov	r3, r0
34181438:	2b00      	cmp	r3, #0
3418143a:	d109      	bne.n	34181450 <NORFlash_Init+0x10c>
    {
        goto Error;
    }

    return NORFlash_OK;
3418143c:	2300      	movs	r3, #0
3418143e:	e009      	b.n	34181454 <NORFlash_Init+0x110>
        goto Error;
34181440:	bf00      	nop
34181442:	e006      	b.n	34181452 <NORFlash_Init+0x10e>
        goto Error;
34181444:	bf00      	nop
34181446:	e004      	b.n	34181452 <NORFlash_Init+0x10e>
        goto Error;
34181448:	bf00      	nop
3418144a:	e002      	b.n	34181452 <NORFlash_Init+0x10e>
            goto Error;
3418144c:	bf00      	nop
3418144e:	e000      	b.n	34181452 <NORFlash_Init+0x10e>
        goto Error;
34181450:	bf00      	nop

Error:
    return NORFlash_ERROR;
34181452:	2301      	movs	r3, #1
}
34181454:	4618      	mov	r0, r3
34181456:	3720      	adds	r7, #32
34181458:	46bd      	mov	sp, r7
3418145a:	bd80      	pop	{r7, pc}
3418145c:	02faf080 	.word	0x02faf080

34181460 <NORFlash_Deinit>:

NORFlash_StatusTypeDef NORFlash_Deinit(NORFlash_ObjectTypeDef *NORFlashObject)
{
34181460:	b580      	push	{r7, lr}
34181462:	b082      	sub	sp, #8
34181464:	af00      	add	r7, sp, #0
34181466:	6078      	str	r0, [r7, #4]
    NORFlash_XSPI_Deinit(&(NORFlashObject->XSPIObject));
34181468:	687b      	ldr	r3, [r7, #4]
3418146a:	4618      	mov	r0, r3
3418146c:	f000 fb19 	bl	34181aa2 <NORFlash_XSPI_Deinit>

    return NORFlash_OK;
34181470:	2300      	movs	r3, #0
}
34181472:	4618      	mov	r0, r3
34181474:	3708      	adds	r7, #8
34181476:	46bd      	mov	sp, r7
34181478:	bd80      	pop	{r7, pc}
	...

3418147c <NORFlash_Reset>:

void NORFlash_Reset(NORFlash_ObjectTypeDef *NORFlashObject)
{
3418147c:	b580      	push	{r7, lr}
3418147e:	b084      	sub	sp, #16
34181480:	af00      	add	r7, sp, #0
34181482:	6078      	str	r0, [r7, #4]
    uint8_t index;
    NORFlash_XSPI_PhysicalLinkTypeDef PhyLinkTable[] = {
34181484:	4a18      	ldr	r2, [pc, #96]	@ (341814e8 <NORFlash_Reset+0x6c>)
34181486:	f107 030c 	add.w	r3, r7, #12
3418148a:	6812      	ldr	r2, [r2, #0]
3418148c:	4611      	mov	r1, r2
3418148e:	8019      	strh	r1, [r3, #0]
34181490:	3302      	adds	r3, #2
34181492:	0c12      	lsrs	r2, r2, #16
34181494:	701a      	strb	r2, [r3, #0]
        NORFlash_PHY_LINK_1S1S1S,
        NORFlash_PHY_LINK_4S4S4S,
        NORFlash_PHY_LINK_8D8D8D,
    };

    for (index = 0; index < (sizeof(PhyLinkTable) / sizeof(NORFlash_XSPI_PhysicalLinkTypeDef)); index++)
34181496:	2300      	movs	r3, #0
34181498:	73fb      	strb	r3, [r7, #15]
3418149a:	e018      	b.n	341814ce <NORFlash_Reset+0x52>
    {
        NORFlash_XSPI_ConfigPHYLink(&(NORFlashObject->XSPIObject), PhyLinkTable[index]);
3418149c:	687a      	ldr	r2, [r7, #4]
3418149e:	7bfb      	ldrb	r3, [r7, #15]
341814a0:	3310      	adds	r3, #16
341814a2:	443b      	add	r3, r7
341814a4:	f813 3c04 	ldrb.w	r3, [r3, #-4]
341814a8:	4619      	mov	r1, r3
341814aa:	4610      	mov	r0, r2
341814ac:	f000 fbc4 	bl	34181c38 <NORFlash_XSPI_ConfigPHYLink>

        NORFlash_XSPI_CommandSendData(&(NORFlashObject->XSPIObject), 0x66, NULL, 0);
341814b0:	6878      	ldr	r0, [r7, #4]
341814b2:	2300      	movs	r3, #0
341814b4:	2200      	movs	r2, #0
341814b6:	2166      	movs	r1, #102	@ 0x66
341814b8:	f000 fc45 	bl	34181d46 <NORFlash_XSPI_CommandSendData>
        NORFlash_XSPI_CommandSendData(&(NORFlashObject->XSPIObject), 0x99, NULL, 0);
341814bc:	6878      	ldr	r0, [r7, #4]
341814be:	2300      	movs	r3, #0
341814c0:	2200      	movs	r2, #0
341814c2:	2199      	movs	r1, #153	@ 0x99
341814c4:	f000 fc3f 	bl	34181d46 <NORFlash_XSPI_CommandSendData>
    for (index = 0; index < (sizeof(PhyLinkTable) / sizeof(NORFlash_XSPI_PhysicalLinkTypeDef)); index++)
341814c8:	7bfb      	ldrb	r3, [r7, #15]
341814ca:	3301      	adds	r3, #1
341814cc:	73fb      	strb	r3, [r7, #15]
341814ce:	7bfb      	ldrb	r3, [r7, #15]
341814d0:	2b02      	cmp	r3, #2
341814d2:	d9e3      	bls.n	3418149c <NORFlash_Reset+0x20>
    }

    NORFlash_XSPI_ConfigPHYLink(&(NORFlashObject->XSPIObject), NORFlash_PHY_LINK_1S1S1S);
341814d4:	687b      	ldr	r3, [r7, #4]
341814d6:	2100      	movs	r1, #0
341814d8:	4618      	mov	r0, r3
341814da:	f000 fbad 	bl	34181c38 <NORFlash_XSPI_ConfigPHYLink>
}
341814de:	bf00      	nop
341814e0:	3710      	adds	r7, #16
341814e2:	46bd      	mov	sp, r7
341814e4:	bd80      	pop	{r7, pc}
341814e6:	bf00      	nop
341814e8:	3418dd68 	.word	0x3418dd68

341814ec <NORFlash_WaitBusy>:

NORFlash_StatusTypeDef NORFlash_WaitBusy(NORFlash_ObjectTypeDef *NORFlashObject, uint32_t Timeout)
{
341814ec:	b580      	push	{r7, lr}
341814ee:	b086      	sub	sp, #24
341814f0:	af02      	add	r7, sp, #8
341814f2:	6078      	str	r0, [r7, #4]
341814f4:	6039      	str	r1, [r7, #0]
    uint16_t MatchValue = 0 << 0;
341814f6:	2300      	movs	r3, #0
341814f8:	81fb      	strh	r3, [r7, #14]
    uint16_t MatchMask = 1 << 0;
341814fa:	2301      	movs	r3, #1
341814fc:	81bb      	strh	r3, [r7, #12]
    uint8_t DataSize = 1;
341814fe:	2301      	movs	r3, #1
34181500:	72fb      	strb	r3, [r7, #11]

    if (NORFlash_IS_DUAL_CHIP(NORFlashObject))
34181502:	687b      	ldr	r3, [r7, #4]
34181504:	681b      	ldr	r3, [r3, #0]
34181506:	689b      	ldr	r3, [r3, #8]
34181508:	2b00      	cmp	r3, #0
3418150a:	d014      	beq.n	34181536 <NORFlash_WaitBusy+0x4a>
    {
        MatchValue |= (MatchValue << 8);
3418150c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
34181510:	021b      	lsls	r3, r3, #8
34181512:	b21a      	sxth	r2, r3
34181514:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
34181518:	4313      	orrs	r3, r2
3418151a:	b21b      	sxth	r3, r3
3418151c:	81fb      	strh	r3, [r7, #14]
        MatchMask |= (MatchMask << 8);
3418151e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
34181522:	021b      	lsls	r3, r3, #8
34181524:	b21a      	sxth	r2, r3
34181526:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
3418152a:	4313      	orrs	r3, r2
3418152c:	b21b      	sxth	r3, r3
3418152e:	81bb      	strh	r3, [r7, #12]
        DataSize *= 2;
34181530:	7afb      	ldrb	r3, [r7, #11]
34181532:	005b      	lsls	r3, r3, #1
34181534:	72fb      	strb	r3, [r7, #11]
    }
    if (NORFlash_XSPI_WaitStatusRegister(&(NORFlashObject->XSPIObject), 0x05, MatchValue, MatchMask,DataSize, Timeout) != NORFlash_XSPI_OK)
34181536:	6878      	ldr	r0, [r7, #4]
34181538:	89b9      	ldrh	r1, [r7, #12]
3418153a:	89fa      	ldrh	r2, [r7, #14]
3418153c:	683b      	ldr	r3, [r7, #0]
3418153e:	9301      	str	r3, [sp, #4]
34181540:	7afb      	ldrb	r3, [r7, #11]
34181542:	9300      	str	r3, [sp, #0]
34181544:	460b      	mov	r3, r1
34181546:	2105      	movs	r1, #5
34181548:	f000 fd4d 	bl	34181fe6 <NORFlash_XSPI_WaitStatusRegister>
3418154c:	4603      	mov	r3, r0
3418154e:	2b00      	cmp	r3, #0
34181550:	d101      	bne.n	34181556 <NORFlash_WaitBusy+0x6a>
    {
        goto Error;
    }

    return NORFlash_OK;
34181552:	2300      	movs	r3, #0
34181554:	e001      	b.n	3418155a <NORFlash_WaitBusy+0x6e>
        goto Error;
34181556:	bf00      	nop

Error:
    return NORFlash_ERROR;
34181558:	2301      	movs	r3, #1
}
3418155a:	4618      	mov	r0, r3
3418155c:	3710      	adds	r7, #16
3418155e:	46bd      	mov	sp, r7
34181560:	bd80      	pop	{r7, pc}

34181562 <NORFlash_EnableWrite>:

NORFlash_StatusTypeDef NORFlash_EnableWrite(NORFlash_ObjectTypeDef *NORFlashObject, uint32_t Timeout)
{
34181562:	b580      	push	{r7, lr}
34181564:	b086      	sub	sp, #24
34181566:	af02      	add	r7, sp, #8
34181568:	6078      	str	r0, [r7, #4]
3418156a:	6039      	str	r1, [r7, #0]
    uint16_t MatchValue = 1 << 1;
3418156c:	2302      	movs	r3, #2
3418156e:	81fb      	strh	r3, [r7, #14]
    uint16_t MatchMask = 1 << 1;
34181570:	2302      	movs	r3, #2
34181572:	81bb      	strh	r3, [r7, #12]
    uint8_t DataSize = 1;
34181574:	2301      	movs	r3, #1
34181576:	72fb      	strb	r3, [r7, #11]

    if (NORFlash_XSPI_CommandSendData(&(NORFlashObject->XSPIObject), 0x06, NULL, 0) != NORFlash_XSPI_OK)
34181578:	6878      	ldr	r0, [r7, #4]
3418157a:	2300      	movs	r3, #0
3418157c:	2200      	movs	r2, #0
3418157e:	2106      	movs	r1, #6
34181580:	f000 fbe1 	bl	34181d46 <NORFlash_XSPI_CommandSendData>
34181584:	4603      	mov	r3, r0
34181586:	2b00      	cmp	r3, #0
34181588:	d129      	bne.n	341815de <NORFlash_EnableWrite+0x7c>
    {
        goto Error;
    }

    if (NORFlash_IS_DUAL_CHIP(NORFlashObject))
3418158a:	687b      	ldr	r3, [r7, #4]
3418158c:	681b      	ldr	r3, [r3, #0]
3418158e:	689b      	ldr	r3, [r3, #8]
34181590:	2b00      	cmp	r3, #0
34181592:	d014      	beq.n	341815be <NORFlash_EnableWrite+0x5c>
    {
        MatchValue |= (MatchValue << 8);
34181594:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
34181598:	021b      	lsls	r3, r3, #8
3418159a:	b21a      	sxth	r2, r3
3418159c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
341815a0:	4313      	orrs	r3, r2
341815a2:	b21b      	sxth	r3, r3
341815a4:	81fb      	strh	r3, [r7, #14]
        MatchMask |= (MatchMask << 8);
341815a6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
341815aa:	021b      	lsls	r3, r3, #8
341815ac:	b21a      	sxth	r2, r3
341815ae:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
341815b2:	4313      	orrs	r3, r2
341815b4:	b21b      	sxth	r3, r3
341815b6:	81bb      	strh	r3, [r7, #12]
        DataSize *= 2;
341815b8:	7afb      	ldrb	r3, [r7, #11]
341815ba:	005b      	lsls	r3, r3, #1
341815bc:	72fb      	strb	r3, [r7, #11]
    }
    if (NORFlash_XSPI_WaitStatusRegister(&(NORFlashObject->XSPIObject), 0x05, MatchValue, MatchMask, DataSize, Timeout) != NORFlash_XSPI_OK)
341815be:	6878      	ldr	r0, [r7, #4]
341815c0:	89b9      	ldrh	r1, [r7, #12]
341815c2:	89fa      	ldrh	r2, [r7, #14]
341815c4:	683b      	ldr	r3, [r7, #0]
341815c6:	9301      	str	r3, [sp, #4]
341815c8:	7afb      	ldrb	r3, [r7, #11]
341815ca:	9300      	str	r3, [sp, #0]
341815cc:	460b      	mov	r3, r1
341815ce:	2105      	movs	r1, #5
341815d0:	f000 fd09 	bl	34181fe6 <NORFlash_XSPI_WaitStatusRegister>
341815d4:	4603      	mov	r3, r0
341815d6:	2b00      	cmp	r3, #0
341815d8:	d103      	bne.n	341815e2 <NORFlash_EnableWrite+0x80>
    {
        goto Error;
    }

    return NORFlash_OK;
341815da:	2300      	movs	r3, #0
341815dc:	e003      	b.n	341815e6 <NORFlash_EnableWrite+0x84>
        goto Error;
341815de:	bf00      	nop
341815e0:	e000      	b.n	341815e4 <NORFlash_EnableWrite+0x82>
        goto Error;
341815e2:	bf00      	nop

Error:
    return NORFlash_ERROR;
341815e4:	2301      	movs	r3, #1
}
341815e6:	4618      	mov	r0, r3
341815e8:	3710      	adds	r7, #16
341815ea:	46bd      	mov	sp, r7
341815ec:	bd80      	pop	{r7, pc}

341815ee <NORFlash_EnableMemoryMappedMode>:

NORFlash_StatusTypeDef NORFlash_EnableMemoryMappedMode(NORFlash_ObjectTypeDef *NORFlashObject)
{
341815ee:	b590      	push	{r4, r7, lr}
341815f0:	b085      	sub	sp, #20
341815f2:	af02      	add	r7, sp, #8
341815f4:	6078      	str	r0, [r7, #4]
    if (NORFlash_XSPI_EnableMapMode(&(NORFlashObject->XSPIObject), NORFlashObject->Command.MapRead.Command, NORFlashObject->Command.MapRead.Dummy, NORFlashObject->Command.MapWrite.Command, NORFlashObject->Command.MapWrite.Dummy) != NORFlash_XSPI_OK)
341815f6:	6878      	ldr	r0, [r7, #4]
341815f8:	687b      	ldr	r3, [r7, #4]
341815fa:	f893 106c 	ldrb.w	r1, [r3, #108]	@ 0x6c
341815fe:	687b      	ldr	r3, [r7, #4]
34181600:	f893 206d 	ldrb.w	r2, [r3, #109]	@ 0x6d
34181604:	687b      	ldr	r3, [r7, #4]
34181606:	f893 406e 	ldrb.w	r4, [r3, #110]	@ 0x6e
3418160a:	687b      	ldr	r3, [r7, #4]
3418160c:	f893 306f 	ldrb.w	r3, [r3, #111]	@ 0x6f
34181610:	9300      	str	r3, [sp, #0]
34181612:	4623      	mov	r3, r4
34181614:	f000 fa85 	bl	34181b22 <NORFlash_XSPI_EnableMapMode>
34181618:	4603      	mov	r3, r0
3418161a:	2b00      	cmp	r3, #0
3418161c:	d101      	bne.n	34181622 <NORFlash_EnableMemoryMappedMode+0x34>
    {
        goto Error;
    }

    return NORFlash_OK;
3418161e:	2300      	movs	r3, #0
34181620:	e001      	b.n	34181626 <NORFlash_EnableMemoryMappedMode+0x38>
        goto Error;
34181622:	bf00      	nop

Error:
    return NORFlash_ERROR;
34181624:	2301      	movs	r3, #1
}
34181626:	4618      	mov	r0, r3
34181628:	370c      	adds	r7, #12
3418162a:	46bd      	mov	sp, r7
3418162c:	bd90      	pop	{r4, r7, pc}

3418162e <NORFlash_DisableMemoryMappedMode>:

NORFlash_StatusTypeDef NORFlash_DisableMemoryMappedMode(NORFlash_ObjectTypeDef *NORFlashObject)
{
3418162e:	b580      	push	{r7, lr}
34181630:	b082      	sub	sp, #8
34181632:	af00      	add	r7, sp, #0
34181634:	6078      	str	r0, [r7, #4]
    if (NORFlash_XSPI_DisableMapMode(&(NORFlashObject->XSPIObject)) != NORFlash_XSPI_OK)
34181636:	687b      	ldr	r3, [r7, #4]
34181638:	4618      	mov	r0, r3
3418163a:	f000 fae7 	bl	34181c0c <NORFlash_XSPI_DisableMapMode>
3418163e:	4603      	mov	r3, r0
34181640:	2b00      	cmp	r3, #0
34181642:	d101      	bne.n	34181648 <NORFlash_DisableMemoryMappedMode+0x1a>
    {
        goto Error;
    }

    return NORFlash_OK;
34181644:	2300      	movs	r3, #0
34181646:	e001      	b.n	3418164c <NORFlash_DisableMemoryMappedMode+0x1e>
        goto Error;
34181648:	bf00      	nop

Error:
    return NORFlash_ERROR;
3418164a:	2301      	movs	r3, #1
}
3418164c:	4618      	mov	r0, r3
3418164e:	3708      	adds	r7, #8
34181650:	46bd      	mov	sp, r7
34181652:	bd80      	pop	{r7, pc}

34181654 <NORFlash_GetMemoryMappedAddress>:

NORFlash_StatusTypeDef NORFlash_GetMemoryMappedAddress(NORFlash_ObjectTypeDef *NORFlashObject, uint32_t *BaseAddress)
{
34181654:	b480      	push	{r7}
34181656:	b083      	sub	sp, #12
34181658:	af00      	add	r7, sp, #0
3418165a:	6078      	str	r0, [r7, #4]
3418165c:	6039      	str	r1, [r7, #0]
    if (NORFlashObject->XSPIObject.XSPIHandle->Instance == XSPI1)
3418165e:	687b      	ldr	r3, [r7, #4]
34181660:	681b      	ldr	r3, [r3, #0]
34181662:	681b      	ldr	r3, [r3, #0]
34181664:	4a0d      	ldr	r2, [pc, #52]	@ (3418169c <NORFlash_GetMemoryMappedAddress+0x48>)
34181666:	4293      	cmp	r3, r2
34181668:	d104      	bne.n	34181674 <NORFlash_GetMemoryMappedAddress+0x20>
    {
        *BaseAddress = XSPI1_BASE;
3418166a:	683b      	ldr	r3, [r7, #0]
3418166c:	f04f 4210 	mov.w	r2, #2415919104	@ 0x90000000
34181670:	601a      	str	r2, [r3, #0]
34181672:	e009      	b.n	34181688 <NORFlash_GetMemoryMappedAddress+0x34>
    }
    else if (NORFlashObject->XSPIObject.XSPIHandle->Instance == XSPI2)
34181674:	687b      	ldr	r3, [r7, #4]
34181676:	681b      	ldr	r3, [r3, #0]
34181678:	681b      	ldr	r3, [r3, #0]
3418167a:	4a09      	ldr	r2, [pc, #36]	@ (341816a0 <NORFlash_GetMemoryMappedAddress+0x4c>)
3418167c:	4293      	cmp	r3, r2
3418167e:	d105      	bne.n	3418168c <NORFlash_GetMemoryMappedAddress+0x38>
    {
        *BaseAddress = XSPI2_BASE;
34181680:	683b      	ldr	r3, [r7, #0]
34181682:	f04f 42e0 	mov.w	r2, #1879048192	@ 0x70000000
34181686:	601a      	str	r2, [r3, #0]
    else
    {
        goto Error;
    }

    return NORFlash_OK;
34181688:	2300      	movs	r3, #0
3418168a:	e001      	b.n	34181690 <NORFlash_GetMemoryMappedAddress+0x3c>
        goto Error;
3418168c:	bf00      	nop

Error:
    return NORFlash_ERROR;
3418168e:	2301      	movs	r3, #1
}
34181690:	4618      	mov	r0, r3
34181692:	370c      	adds	r7, #12
34181694:	46bd      	mov	sp, r7
34181696:	f85d 7b04 	ldr.w	r7, [sp], #4
3418169a:	4770      	bx	lr
3418169c:	58025000 	.word	0x58025000
341816a0:	5802a000 	.word	0x5802a000

341816a4 <BY25FQ128EL_Init>:
#include "norflash_by25fq128el.h"

static NORFlash_StatusTypeDef BY25FQ128EL_Init(NORFlash_ObjectTypeDef *NORFlashObject, uint32_t ClockInput, uint32_t *ClockRequested, uint8_t IsDualChip)
{
341816a4:	b580      	push	{r7, lr}
341816a6:	b086      	sub	sp, #24
341816a8:	af00      	add	r7, sp, #0
341816aa:	60f8      	str	r0, [r7, #12]
341816ac:	60b9      	str	r1, [r7, #8]
341816ae:	607a      	str	r2, [r7, #4]
341816b0:	70fb      	strb	r3, [r7, #3]
    uint8_t Data[2];
    uint8_t DataSize = sizeof(Data) / 2;
341816b2:	2301      	movs	r3, #1
341816b4:	75fb      	strb	r3, [r7, #23]

    NORFlashObject->Information.FlashSize = 0x1000000;
341816b6:	68fb      	ldr	r3, [r7, #12]
341816b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
341816bc:	655a      	str	r2, [r3, #84]	@ 0x54
    NORFlashObject->Information.SectorSize = 0x1000;
341816be:	68fb      	ldr	r3, [r7, #12]
341816c0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
341816c4:	659a      	str	r2, [r3, #88]	@ 0x58
    NORFlashObject->Information.PageSize = 0x100;
341816c6:	68fb      	ldr	r3, [r7, #12]
341816c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
341816cc:	65da      	str	r2, [r3, #92]	@ 0x5c
    NORFlashObject->Timing.EraseChip = 60000;
341816ce:	68fb      	ldr	r3, [r7, #12]
341816d0:	f64e 2260 	movw	r2, #60000	@ 0xea60
341816d4:	661a      	str	r2, [r3, #96]	@ 0x60
    NORFlashObject->Timing.EraseSector = 200;
341816d6:	68fb      	ldr	r3, [r7, #12]
341816d8:	22c8      	movs	r2, #200	@ 0xc8
341816da:	665a      	str	r2, [r3, #100]	@ 0x64
    NORFlashObject->Timing.ProgramPage = 3;
341816dc:	68fb      	ldr	r3, [r7, #12]
341816de:	2203      	movs	r2, #3
341816e0:	669a      	str	r2, [r3, #104]	@ 0x68
#ifdef CONFIG_NORFLASH_BY25FQ128EL_IN_SPI_MODE
    NORFlashObject->Command.MapRead.Command = 0x03;
    NORFlashObject->Command.MapRead.Dummy = 0;
#else
    NORFlashObject->Command.MapRead.Command = 0x0B;
341816e2:	68fb      	ldr	r3, [r7, #12]
341816e4:	220b      	movs	r2, #11
341816e6:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
    NORFlashObject->Command.MapRead.Dummy = 4;
341816ea:	68fb      	ldr	r3, [r7, #12]
341816ec:	2204      	movs	r2, #4
341816ee:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
#endif
    NORFlashObject->Command.MapWrite.Command = 0x02;
341816f2:	68fb      	ldr	r3, [r7, #12]
341816f4:	2202      	movs	r2, #2
341816f6:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
    NORFlashObject->Command.MapWrite.Dummy = 0;
341816fa:	68fb      	ldr	r3, [r7, #12]
341816fc:	2200      	movs	r2, #0
341816fe:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
    NORFlashObject->Command.ProgramPage.Command = 0x02;
34181702:	68fb      	ldr	r3, [r7, #12]
34181704:	2202      	movs	r2, #2
34181706:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
    NORFlashObject->Command.ProgramPage.Dummy = 0;
3418170a:	68fb      	ldr	r3, [r7, #12]
3418170c:	2200      	movs	r2, #0
3418170e:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    NORFlashObject->Command.EraseSector.Command = 0x20;
34181712:	68fb      	ldr	r3, [r7, #12]
34181714:	2220      	movs	r2, #32
34181716:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
    NORFlashObject->Command.EraseSector.Dummy = 0;
3418171a:	68fb      	ldr	r3, [r7, #12]
3418171c:	2200      	movs	r2, #0
3418171e:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73

    if (IsDualChip)
34181722:	78fb      	ldrb	r3, [r7, #3]
34181724:	2b00      	cmp	r3, #0
34181726:	d011      	beq.n	3418174c <BY25FQ128EL_Init+0xa8>
    {
        DataSize *= 2;
34181728:	7dfb      	ldrb	r3, [r7, #23]
3418172a:	005b      	lsls	r3, r3, #1
3418172c:	75fb      	strb	r3, [r7, #23]

        NORFlashObject->Information.FlashSize *= 2;
3418172e:	68fb      	ldr	r3, [r7, #12]
34181730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34181732:	005a      	lsls	r2, r3, #1
34181734:	68fb      	ldr	r3, [r7, #12]
34181736:	655a      	str	r2, [r3, #84]	@ 0x54
        NORFlashObject->Information.SectorSize *= 2;
34181738:	68fb      	ldr	r3, [r7, #12]
3418173a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418173c:	005a      	lsls	r2, r3, #1
3418173e:	68fb      	ldr	r3, [r7, #12]
34181740:	659a      	str	r2, [r3, #88]	@ 0x58
        NORFlashObject->Information.PageSize *= 2;
34181742:	68fb      	ldr	r3, [r7, #12]
34181744:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
34181746:	005a      	lsls	r2, r3, #1
34181748:	68fb      	ldr	r3, [r7, #12]
3418174a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

#ifndef CONFIG_NORFLASH_BY25FQ128EL_IN_SPI_MODE
    NORFlash_XSPI_CommandRead(&(NORFlashObject->XSPIObject), 0x35, Data, DataSize);
3418174c:	68f8      	ldr	r0, [r7, #12]
3418174e:	7dfb      	ldrb	r3, [r7, #23]
34181750:	b29b      	uxth	r3, r3
34181752:	f107 0214 	add.w	r2, r7, #20
34181756:	2135      	movs	r1, #53	@ 0x35
34181758:	f000 fb47 	bl	34181dea <NORFlash_XSPI_CommandRead>
    if (((Data[0] & (1 << 1)) != (1 << 1)) || (IsDualChip && ((Data[1] & (1 << 1)) != (1 << 1))))
3418175c:	7d3b      	ldrb	r3, [r7, #20]
3418175e:	f003 0302 	and.w	r3, r3, #2
34181762:	2b00      	cmp	r3, #0
34181764:	d007      	beq.n	34181776 <BY25FQ128EL_Init+0xd2>
34181766:	78fb      	ldrb	r3, [r7, #3]
34181768:	2b00      	cmp	r3, #0
3418176a:	d041      	beq.n	341817f0 <BY25FQ128EL_Init+0x14c>
3418176c:	7d7b      	ldrb	r3, [r7, #21]
3418176e:	f003 0302 	and.w	r3, r3, #2
34181772:	2b00      	cmp	r3, #0
34181774:	d13c      	bne.n	341817f0 <BY25FQ128EL_Init+0x14c>
    {
        Data[0] |= (1 << 1);
34181776:	7d3b      	ldrb	r3, [r7, #20]
34181778:	f043 0302 	orr.w	r3, r3, #2
3418177c:	b2db      	uxtb	r3, r3
3418177e:	753b      	strb	r3, [r7, #20]
        Data[1] |= (1 << 1);
34181780:	7d7b      	ldrb	r3, [r7, #21]
34181782:	f043 0302 	orr.w	r3, r3, #2
34181786:	b2db      	uxtb	r3, r3
34181788:	757b      	strb	r3, [r7, #21]

        NORFlash_EnableWrite(NORFlashObject, 1000);
3418178a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
3418178e:	68f8      	ldr	r0, [r7, #12]
34181790:	f7ff fee7 	bl	34181562 <NORFlash_EnableWrite>

        NORFlash_XSPI_CommandSendData(&(NORFlashObject->XSPIObject), 0x31, Data, DataSize);
34181794:	68f8      	ldr	r0, [r7, #12]
34181796:	7dfb      	ldrb	r3, [r7, #23]
34181798:	b29b      	uxth	r3, r3
3418179a:	f107 0214 	add.w	r2, r7, #20
3418179e:	2131      	movs	r1, #49	@ 0x31
341817a0:	f000 fad1 	bl	34181d46 <NORFlash_XSPI_CommandSendData>

        NORFlash_WaitBusy(NORFlashObject, 1000);
341817a4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
341817a8:	68f8      	ldr	r0, [r7, #12]
341817aa:	f7ff fe9f 	bl	341814ec <NORFlash_WaitBusy>

        Data[0] &= ~(1 << 1);
341817ae:	7d3b      	ldrb	r3, [r7, #20]
341817b0:	f023 0302 	bic.w	r3, r3, #2
341817b4:	b2db      	uxtb	r3, r3
341817b6:	753b      	strb	r3, [r7, #20]
        Data[1] &= ~(1 << 1);
341817b8:	7d7b      	ldrb	r3, [r7, #21]
341817ba:	f023 0302 	bic.w	r3, r3, #2
341817be:	b2db      	uxtb	r3, r3
341817c0:	757b      	strb	r3, [r7, #21]
        NORFlash_XSPI_CommandRead(&(NORFlashObject->XSPIObject), 0x35, Data, DataSize);
341817c2:	68f8      	ldr	r0, [r7, #12]
341817c4:	7dfb      	ldrb	r3, [r7, #23]
341817c6:	b29b      	uxth	r3, r3
341817c8:	f107 0214 	add.w	r2, r7, #20
341817cc:	2135      	movs	r1, #53	@ 0x35
341817ce:	f000 fb0c 	bl	34181dea <NORFlash_XSPI_CommandRead>
        if (((Data[0] & (1 << 1)) != (1 << 1)) || (IsDualChip && ((Data[1] & (1 << 1)) != (1 << 1))))
341817d2:	7d3b      	ldrb	r3, [r7, #20]
341817d4:	f003 0302 	and.w	r3, r3, #2
341817d8:	2b00      	cmp	r3, #0
341817da:	d007      	beq.n	341817ec <BY25FQ128EL_Init+0x148>
341817dc:	78fb      	ldrb	r3, [r7, #3]
341817de:	2b00      	cmp	r3, #0
341817e0:	d006      	beq.n	341817f0 <BY25FQ128EL_Init+0x14c>
341817e2:	7d7b      	ldrb	r3, [r7, #21]
341817e4:	f003 0302 	and.w	r3, r3, #2
341817e8:	2b00      	cmp	r3, #0
341817ea:	d101      	bne.n	341817f0 <BY25FQ128EL_Init+0x14c>
        {
            return NORFlash_ERROR;
341817ec:	2301      	movs	r3, #1
341817ee:	e06d      	b.n	341818cc <BY25FQ128EL_Init+0x228>
        }
    }

    if (NORFlash_XSPI_CommandSendData(&(NORFlashObject->XSPIObject), 0x38, NULL, 0) != NORFlash_XSPI_OK)
341817f0:	68f8      	ldr	r0, [r7, #12]
341817f2:	2300      	movs	r3, #0
341817f4:	2200      	movs	r2, #0
341817f6:	2138      	movs	r1, #56	@ 0x38
341817f8:	f000 faa5 	bl	34181d46 <NORFlash_XSPI_CommandSendData>
341817fc:	4603      	mov	r3, r0
341817fe:	2b00      	cmp	r3, #0
34181800:	d001      	beq.n	34181806 <BY25FQ128EL_Init+0x162>
    {
        return NORFlash_ERROR;
34181802:	2301      	movs	r3, #1
34181804:	e062      	b.n	341818cc <BY25FQ128EL_Init+0x228>
    }

    NORFlash_XSPI_ConfigPHYLink(&(NORFlashObject->XSPIObject), NORFlash_PHY_LINK_4S4S4S);
34181806:	68fb      	ldr	r3, [r7, #12]
34181808:	2101      	movs	r1, #1
3418180a:	4618      	mov	r0, r3
3418180c:	f000 fa14 	bl	34181c38 <NORFlash_XSPI_ConfigPHYLink>

    Data[0] = 0 << 0;
34181810:	2300      	movs	r3, #0
34181812:	753b      	strb	r3, [r7, #20]
    Data[1] = 0 << 0;
34181814:	2300      	movs	r3, #0
34181816:	757b      	strb	r3, [r7, #21]
    if (ClockInput <= 80000000)
34181818:	68bb      	ldr	r3, [r7, #8]
3418181a:	4a2e      	ldr	r2, [pc, #184]	@ (341818d4 <BY25FQ128EL_Init+0x230>)
3418181c:	4293      	cmp	r3, r2
3418181e:	d808      	bhi.n	34181832 <BY25FQ128EL_Init+0x18e>
    {
        Data[0] |= 0 << 4;
34181820:	7d3b      	ldrb	r3, [r7, #20]
34181822:	753b      	strb	r3, [r7, #20]
        Data[1] |= 0 << 4;
34181824:	7d7b      	ldrb	r3, [r7, #21]
34181826:	757b      	strb	r3, [r7, #21]
        NORFlashObject->Command.MapRead.Dummy = 4;
34181828:	68fb      	ldr	r3, [r7, #12]
3418182a:	2204      	movs	r2, #4
3418182c:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
34181830:	e020      	b.n	34181874 <BY25FQ128EL_Init+0x1d0>
    }
    else if (ClockInput < 133333333)
34181832:	68bb      	ldr	r3, [r7, #8]
34181834:	4a28      	ldr	r2, [pc, #160]	@ (341818d8 <BY25FQ128EL_Init+0x234>)
34181836:	4293      	cmp	r3, r2
34181838:	d80e      	bhi.n	34181858 <BY25FQ128EL_Init+0x1b4>
    {
        Data[0] |= 1 << 4;
3418183a:	7d3b      	ldrb	r3, [r7, #20]
3418183c:	f043 0310 	orr.w	r3, r3, #16
34181840:	b2db      	uxtb	r3, r3
34181842:	753b      	strb	r3, [r7, #20]
        Data[1] |= 1 << 4;
34181844:	7d7b      	ldrb	r3, [r7, #21]
34181846:	f043 0310 	orr.w	r3, r3, #16
3418184a:	b2db      	uxtb	r3, r3
3418184c:	757b      	strb	r3, [r7, #21]
        NORFlashObject->Command.MapRead.Dummy = 6;
3418184e:	68fb      	ldr	r3, [r7, #12]
34181850:	2206      	movs	r2, #6
34181852:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
34181856:	e00d      	b.n	34181874 <BY25FQ128EL_Init+0x1d0>
    }
    else
    {
        Data[0] |= 2 << 4;
34181858:	7d3b      	ldrb	r3, [r7, #20]
3418185a:	f043 0320 	orr.w	r3, r3, #32
3418185e:	b2db      	uxtb	r3, r3
34181860:	753b      	strb	r3, [r7, #20]
        Data[1] |= 2 << 4;
34181862:	7d7b      	ldrb	r3, [r7, #21]
34181864:	f043 0320 	orr.w	r3, r3, #32
34181868:	b2db      	uxtb	r3, r3
3418186a:	757b      	strb	r3, [r7, #21]
        NORFlashObject->Command.MapRead.Dummy = 8;
3418186c:	68fb      	ldr	r3, [r7, #12]
3418186e:	2208      	movs	r2, #8
34181870:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
    }
    if (NORFlash_XSPI_CommandSendData(&(NORFlashObject->XSPIObject), 0xC0, Data, DataSize) != NORFlash_XSPI_OK)
34181874:	68f8      	ldr	r0, [r7, #12]
34181876:	7dfb      	ldrb	r3, [r7, #23]
34181878:	b29b      	uxth	r3, r3
3418187a:	f107 0214 	add.w	r2, r7, #20
3418187e:	21c0      	movs	r1, #192	@ 0xc0
34181880:	f000 fa61 	bl	34181d46 <NORFlash_XSPI_CommandSendData>
34181884:	4603      	mov	r3, r0
34181886:	2b00      	cmp	r3, #0
34181888:	d001      	beq.n	3418188e <BY25FQ128EL_Init+0x1ea>
    {
        return NORFlash_ERROR;
3418188a:	2301      	movs	r3, #1
3418188c:	e01e      	b.n	341818cc <BY25FQ128EL_Init+0x228>
    }
#endif

    if (ClockRequested != NULL)
3418188e:	687b      	ldr	r3, [r7, #4]
34181890:	2b00      	cmp	r3, #0
34181892:	d01a      	beq.n	341818ca <BY25FQ128EL_Init+0x226>
    {
        if (ClockInput <= 80000000)
34181894:	68bb      	ldr	r3, [r7, #8]
34181896:	4a0f      	ldr	r2, [pc, #60]	@ (341818d4 <BY25FQ128EL_Init+0x230>)
34181898:	4293      	cmp	r3, r2
3418189a:	d803      	bhi.n	341818a4 <BY25FQ128EL_Init+0x200>
        {
            *ClockRequested = ClockInput;
3418189c:	687b      	ldr	r3, [r7, #4]
3418189e:	68ba      	ldr	r2, [r7, #8]
341818a0:	601a      	str	r2, [r3, #0]
341818a2:	e012      	b.n	341818ca <BY25FQ128EL_Init+0x226>
        }
        else if (ClockInput < 108000000)
341818a4:	68bb      	ldr	r3, [r7, #8]
341818a6:	4a0d      	ldr	r2, [pc, #52]	@ (341818dc <BY25FQ128EL_Init+0x238>)
341818a8:	4293      	cmp	r3, r2
341818aa:	d203      	bcs.n	341818b4 <BY25FQ128EL_Init+0x210>
        {
            *ClockRequested = 80000000;
341818ac:	687b      	ldr	r3, [r7, #4]
341818ae:	4a09      	ldr	r2, [pc, #36]	@ (341818d4 <BY25FQ128EL_Init+0x230>)
341818b0:	601a      	str	r2, [r3, #0]
341818b2:	e00a      	b.n	341818ca <BY25FQ128EL_Init+0x226>
        }
        else if (ClockInput < 133333333)
341818b4:	68bb      	ldr	r3, [r7, #8]
341818b6:	4a08      	ldr	r2, [pc, #32]	@ (341818d8 <BY25FQ128EL_Init+0x234>)
341818b8:	4293      	cmp	r3, r2
341818ba:	d803      	bhi.n	341818c4 <BY25FQ128EL_Init+0x220>
        {
            *ClockRequested = 108000000;
341818bc:	687b      	ldr	r3, [r7, #4]
341818be:	4a07      	ldr	r2, [pc, #28]	@ (341818dc <BY25FQ128EL_Init+0x238>)
341818c0:	601a      	str	r2, [r3, #0]
341818c2:	e002      	b.n	341818ca <BY25FQ128EL_Init+0x226>
        }
        else
        {
            *ClockRequested = 133333333;
341818c4:	687b      	ldr	r3, [r7, #4]
341818c6:	4a06      	ldr	r2, [pc, #24]	@ (341818e0 <BY25FQ128EL_Init+0x23c>)
341818c8:	601a      	str	r2, [r3, #0]
        }
    }

    return NORFlash_OK;
341818ca:	2300      	movs	r3, #0
}
341818cc:	4618      	mov	r0, r3
341818ce:	3718      	adds	r7, #24
341818d0:	46bd      	mov	sp, r7
341818d2:	bd80      	pop	{r7, pc}
341818d4:	04c4b400 	.word	0x04c4b400
341818d8:	07f28154 	.word	0x07f28154
341818dc:	066ff300 	.word	0x066ff300
341818e0:	07f28155 	.word	0x07f28155

341818e4 <NORFlash_BY25FQ128EL_Init>:

NORFlash_StatusTypeDef NORFlash_BY25FQ128EL_Init(NORFlash_ObjectTypeDef *NORFlashObject, uint32_t ClockInput, uint32_t *ClockRequested)
{
341818e4:	b580      	push	{r7, lr}
341818e6:	b084      	sub	sp, #16
341818e8:	af00      	add	r7, sp, #0
341818ea:	60f8      	str	r0, [r7, #12]
341818ec:	60b9      	str	r1, [r7, #8]
341818ee:	607a      	str	r2, [r7, #4]
    return BY25FQ128EL_Init(NORFlashObject, ClockInput, ClockRequested, 0);
341818f0:	2300      	movs	r3, #0
341818f2:	687a      	ldr	r2, [r7, #4]
341818f4:	68b9      	ldr	r1, [r7, #8]
341818f6:	68f8      	ldr	r0, [r7, #12]
341818f8:	f7ff fed4 	bl	341816a4 <BY25FQ128EL_Init>
341818fc:	4603      	mov	r3, r0
}
341818fe:	4618      	mov	r0, r3
34181900:	3710      	adds	r7, #16
34181902:	46bd      	mov	sp, r7
34181904:	bd80      	pop	{r7, pc}

34181906 <NORFlash_DUAL_BY25FQ128EL_Init>:

NORFlash_StatusTypeDef NORFlash_DUAL_BY25FQ128EL_Init(NORFlash_ObjectTypeDef *NORFlashObject, uint32_t ClockInput, uint32_t *ClockRequested)
{
34181906:	b580      	push	{r7, lr}
34181908:	b084      	sub	sp, #16
3418190a:	af00      	add	r7, sp, #0
3418190c:	60f8      	str	r0, [r7, #12]
3418190e:	60b9      	str	r1, [r7, #8]
34181910:	607a      	str	r2, [r7, #4]
    return BY25FQ128EL_Init(NORFlashObject, ClockInput, ClockRequested, 1);
34181912:	2301      	movs	r3, #1
34181914:	687a      	ldr	r2, [r7, #4]
34181916:	68b9      	ldr	r1, [r7, #8]
34181918:	68f8      	ldr	r0, [r7, #12]
3418191a:	f7ff fec3 	bl	341816a4 <BY25FQ128EL_Init>
3418191e:	4603      	mov	r3, r0
}
34181920:	4618      	mov	r0, r3
34181922:	3710      	adds	r7, #16
34181924:	46bd      	mov	sp, r7
34181926:	bd80      	pop	{r7, pc}

34181928 <NORFlash_MX25UM25645G_Init>:
#include "norflash_mx25um25645g.h"

NORFlash_StatusTypeDef NORFlash_MX25UM25645G_Init(NORFlash_ObjectTypeDef *NORFlashObject, uint32_t ClockInput, uint32_t *ClockRequested)
{
34181928:	b580      	push	{r7, lr}
3418192a:	b088      	sub	sp, #32
3418192c:	af02      	add	r7, sp, #8
3418192e:	60f8      	str	r0, [r7, #12]
34181930:	60b9      	str	r1, [r7, #8]
34181932:	607a      	str	r2, [r7, #4]
    uint8_t Data;

    NORFlashObject->Information.FlashSize = 0x2000000;
34181934:	68fb      	ldr	r3, [r7, #12]
34181936:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
3418193a:	655a      	str	r2, [r3, #84]	@ 0x54
    NORFlashObject->Information.SectorSize = 0x1000;
3418193c:	68fb      	ldr	r3, [r7, #12]
3418193e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34181942:	659a      	str	r2, [r3, #88]	@ 0x58
    NORFlashObject->Information.PageSize = 0x100;
34181944:	68fb      	ldr	r3, [r7, #12]
34181946:	f44f 7280 	mov.w	r2, #256	@ 0x100
3418194a:	65da      	str	r2, [r3, #92]	@ 0x5c
    NORFlashObject->Timing.EraseChip = 150000;
3418194c:	68fb      	ldr	r3, [r7, #12]
3418194e:	4a30      	ldr	r2, [pc, #192]	@ (34181a10 <NORFlash_MX25UM25645G_Init+0xe8>)
34181950:	661a      	str	r2, [r3, #96]	@ 0x60
    NORFlashObject->Timing.EraseSector = 400;
34181952:	68fb      	ldr	r3, [r7, #12]
34181954:	f44f 72c8 	mov.w	r2, #400	@ 0x190
34181958:	665a      	str	r2, [r3, #100]	@ 0x64
    NORFlashObject->Timing.ProgramPage = 1;
3418195a:	68fb      	ldr	r3, [r7, #12]
3418195c:	2201      	movs	r2, #1
3418195e:	669a      	str	r2, [r3, #104]	@ 0x68
    NORFlashObject->Command.MapRead.Command = 0xEE;
34181960:	68fb      	ldr	r3, [r7, #12]
34181962:	22ee      	movs	r2, #238	@ 0xee
34181964:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
    NORFlashObject->Command.MapRead.Dummy = 20;
34181968:	68fb      	ldr	r3, [r7, #12]
3418196a:	2214      	movs	r2, #20
3418196c:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
    NORFlashObject->Command.MapWrite.Command = 0x12;
34181970:	68fb      	ldr	r3, [r7, #12]
34181972:	2212      	movs	r2, #18
34181974:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
    NORFlashObject->Command.MapWrite.Dummy = 0;
34181978:	68fb      	ldr	r3, [r7, #12]
3418197a:	2200      	movs	r2, #0
3418197c:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
    NORFlashObject->Command.ProgramPage.Command = 0x12;
34181980:	68fb      	ldr	r3, [r7, #12]
34181982:	2212      	movs	r2, #18
34181984:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
    NORFlashObject->Command.ProgramPage.Dummy = 0;
34181988:	68fb      	ldr	r3, [r7, #12]
3418198a:	2200      	movs	r2, #0
3418198c:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    NORFlashObject->Command.EraseSector.Command = 0x21;
34181990:	68fb      	ldr	r3, [r7, #12]
34181992:	2221      	movs	r2, #33	@ 0x21
34181994:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
    NORFlashObject->Command.EraseSector.Dummy = 0;
34181998:	68fb      	ldr	r3, [r7, #12]
3418199a:	2200      	movs	r2, #0
3418199c:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73

    NORFlash_XSPI_CommandSendAddressReadData(&(NORFlashObject->XSPIObject), 0x71, 0x00000000, &Data, sizeof(Data));
341819a0:	68f8      	ldr	r0, [r7, #12]
341819a2:	f107 0317 	add.w	r3, r7, #23
341819a6:	2201      	movs	r2, #1
341819a8:	9200      	str	r2, [sp, #0]
341819aa:	2200      	movs	r2, #0
341819ac:	2171      	movs	r1, #113	@ 0x71
341819ae:	f000 fa6e 	bl	34181e8e <NORFlash_XSPI_CommandSendAddressReadData>
    if ((Data & (3 << 0)) != 0)
341819b2:	7dfb      	ldrb	r3, [r7, #23]
341819b4:	f003 0303 	and.w	r3, r3, #3
341819b8:	2b00      	cmp	r3, #0
341819ba:	d001      	beq.n	341819c0 <NORFlash_MX25UM25645G_Init+0x98>
    {
        return NORFlash_ERROR;
341819bc:	2301      	movs	r3, #1
341819be:	e023      	b.n	34181a08 <NORFlash_MX25UM25645G_Init+0xe0>
    }

    Data &= ~(3 << 0);
341819c0:	7dfb      	ldrb	r3, [r7, #23]
341819c2:	f023 0303 	bic.w	r3, r3, #3
341819c6:	b2db      	uxtb	r3, r3
341819c8:	75fb      	strb	r3, [r7, #23]
    Data |= (2 << 0);
341819ca:	7dfb      	ldrb	r3, [r7, #23]
341819cc:	f043 0302 	orr.w	r3, r3, #2
341819d0:	b2db      	uxtb	r3, r3
341819d2:	75fb      	strb	r3, [r7, #23]

    NORFlash_EnableWrite(NORFlashObject, 1000);
341819d4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
341819d8:	68f8      	ldr	r0, [r7, #12]
341819da:	f7ff fdc2 	bl	34181562 <NORFlash_EnableWrite>

    NORFlash_XSPI_CommandSendAddressSendData(&(NORFlashObject->XSPIObject), 0x72, 0x00000000, &Data, sizeof(Data));
341819de:	68f8      	ldr	r0, [r7, #12]
341819e0:	f107 0317 	add.w	r3, r7, #23
341819e4:	2201      	movs	r2, #1
341819e6:	9200      	str	r2, [sp, #0]
341819e8:	2200      	movs	r2, #0
341819ea:	2172      	movs	r1, #114	@ 0x72
341819ec:	f000 faa5 	bl	34181f3a <NORFlash_XSPI_CommandSendAddressSendData>

    NORFlash_XSPI_ConfigPHYLink(&(NORFlashObject->XSPIObject), NORFlash_PHY_LINK_8D8D8D);
341819f0:	68fb      	ldr	r3, [r7, #12]
341819f2:	2102      	movs	r1, #2
341819f4:	4618      	mov	r0, r3
341819f6:	f000 f91f 	bl	34181c38 <NORFlash_XSPI_ConfigPHYLink>

    if (ClockRequested != NULL)
341819fa:	687b      	ldr	r3, [r7, #4]
341819fc:	2b00      	cmp	r3, #0
341819fe:	d002      	beq.n	34181a06 <NORFlash_MX25UM25645G_Init+0xde>
    {
        *ClockRequested = ClockInput;
34181a00:	687b      	ldr	r3, [r7, #4]
34181a02:	68ba      	ldr	r2, [r7, #8]
34181a04:	601a      	str	r2, [r3, #0]
    }

    return NORFlash_OK;
34181a06:	2300      	movs	r3, #0
}
34181a08:	4618      	mov	r0, r3
34181a0a:	3718      	adds	r7, #24
34181a0c:	46bd      	mov	sp, r7
34181a0e:	bd80      	pop	{r7, pc}
34181a10:	000249f0 	.word	0x000249f0

34181a14 <NORFlash_XSPI_Init>:
#include "norflash_xspi.h"

void NORFlash_XSPI_Init(NORFlash_XSPI_ObjectTypeDef *XSPIObject, XSPI_HandleTypeDef *XSPIHandle)
{
34181a14:	b580      	push	{r7, lr}
34181a16:	b082      	sub	sp, #8
34181a18:	af00      	add	r7, sp, #0
34181a1a:	6078      	str	r0, [r7, #4]
34181a1c:	6039      	str	r1, [r7, #0]
    XSPIObject->XSPIHandle = XSPIHandle;
34181a1e:	687b      	ldr	r3, [r7, #4]
34181a20:	683a      	ldr	r2, [r7, #0]
34181a22:	601a      	str	r2, [r3, #0]
    XSPIObject->BaseCommand.OperationType = HAL_XSPI_OPTYPE_COMMON_CFG;
34181a24:	687b      	ldr	r3, [r7, #4]
34181a26:	2200      	movs	r2, #0
34181a28:	605a      	str	r2, [r3, #4]
    XSPIObject->BaseCommand.IOSelect = HAL_XSPI_SELECT_IO_7_0;
34181a2a:	687b      	ldr	r3, [r7, #4]
34181a2c:	2200      	movs	r2, #0
34181a2e:	609a      	str	r2, [r3, #8]
    XSPIObject->BaseCommand.Instruction = 0;
34181a30:	687b      	ldr	r3, [r7, #4]
34181a32:	2200      	movs	r2, #0
34181a34:	60da      	str	r2, [r3, #12]
    XSPIObject->BaseCommand.InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE;
34181a36:	687b      	ldr	r3, [r7, #4]
34181a38:	2201      	movs	r2, #1
34181a3a:	611a      	str	r2, [r3, #16]
    XSPIObject->BaseCommand.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
34181a3c:	687b      	ldr	r3, [r7, #4]
34181a3e:	2200      	movs	r2, #0
34181a40:	615a      	str	r2, [r3, #20]
    XSPIObject->BaseCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34181a42:	687b      	ldr	r3, [r7, #4]
34181a44:	2200      	movs	r2, #0
34181a46:	619a      	str	r2, [r3, #24]
    XSPIObject->BaseCommand.Address = 0;
34181a48:	687b      	ldr	r3, [r7, #4]
34181a4a:	2200      	movs	r2, #0
34181a4c:	61da      	str	r2, [r3, #28]
    XSPIObject->BaseCommand.AddressMode = HAL_XSPI_ADDRESS_1_LINE;
34181a4e:	687b      	ldr	r3, [r7, #4]
34181a50:	f44f 7280 	mov.w	r2, #256	@ 0x100
34181a54:	621a      	str	r2, [r3, #32]
    XSPIObject->BaseCommand.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
34181a56:	687b      	ldr	r3, [r7, #4]
34181a58:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34181a5c:	625a      	str	r2, [r3, #36]	@ 0x24
    XSPIObject->BaseCommand.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
34181a5e:	687b      	ldr	r3, [r7, #4]
34181a60:	2200      	movs	r2, #0
34181a62:	629a      	str	r2, [r3, #40]	@ 0x28
    XSPIObject->BaseCommand.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
34181a64:	687b      	ldr	r3, [r7, #4]
34181a66:	2200      	movs	r2, #0
34181a68:	631a      	str	r2, [r3, #48]	@ 0x30
    XSPIObject->BaseCommand.DataMode = HAL_XSPI_DATA_1_LINE;
34181a6a:	687b      	ldr	r3, [r7, #4]
34181a6c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
34181a70:	63da      	str	r2, [r3, #60]	@ 0x3c
    XSPIObject->BaseCommand.DataLength = 0;
34181a72:	687b      	ldr	r3, [r7, #4]
34181a74:	2200      	movs	r2, #0
34181a76:	641a      	str	r2, [r3, #64]	@ 0x40
    XSPIObject->BaseCommand.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
34181a78:	687b      	ldr	r3, [r7, #4]
34181a7a:	2200      	movs	r2, #0
34181a7c:	645a      	str	r2, [r3, #68]	@ 0x44
    XSPIObject->BaseCommand.DummyCycles = 0;
34181a7e:	687b      	ldr	r3, [r7, #4]
34181a80:	2200      	movs	r2, #0
34181a82:	649a      	str	r2, [r3, #72]	@ 0x48
    XSPIObject->BaseCommand.DQSMode = HAL_XSPI_DQS_DISABLE;
34181a84:	687b      	ldr	r3, [r7, #4]
34181a86:	2200      	movs	r2, #0
34181a88:	64da      	str	r2, [r3, #76]	@ 0x4c
  __ASM volatile ("dsb 0xF":::"memory");
34181a8a:	f3bf 8f4f 	dsb	sy
}
34181a8e:	bf00      	nop

    __DSB();
    HAL_XSPI_Abort(XSPIObject->XSPIHandle);
34181a90:	687b      	ldr	r3, [r7, #4]
34181a92:	681b      	ldr	r3, [r3, #0]
34181a94:	4618      	mov	r0, r3
34181a96:	f00b fb0b 	bl	3418d0b0 <HAL_XSPI_Abort>
}
34181a9a:	bf00      	nop
34181a9c:	3708      	adds	r7, #8
34181a9e:	46bd      	mov	sp, r7
34181aa0:	bd80      	pop	{r7, pc}

34181aa2 <NORFlash_XSPI_Deinit>:

void NORFlash_XSPI_Deinit(NORFlash_XSPI_ObjectTypeDef *XSPIObject)
{
34181aa2:	b480      	push	{r7}
34181aa4:	b083      	sub	sp, #12
34181aa6:	af00      	add	r7, sp, #0
34181aa8:	6078      	str	r0, [r7, #4]
    XSPIObject->XSPIHandle = NULL;
34181aaa:	687b      	ldr	r3, [r7, #4]
34181aac:	2200      	movs	r2, #0
34181aae:	601a      	str	r2, [r3, #0]
}
34181ab0:	bf00      	nop
34181ab2:	370c      	adds	r7, #12
34181ab4:	46bd      	mov	sp, r7
34181ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
34181aba:	4770      	bx	lr

34181abc <NORFlash_XSPI_SetClock>:

NORFlash_XSPI_StatusTypeDef NORFlash_XSPI_SetClock(NORFlash_XSPI_ObjectTypeDef *XSPIObject, uint32_t ClockInput, uint32_t ClockRequested, uint32_t *ClockReal)
{
34181abc:	b580      	push	{r7, lr}
34181abe:	b086      	sub	sp, #24
34181ac0:	af00      	add	r7, sp, #0
34181ac2:	60f8      	str	r0, [r7, #12]
34181ac4:	60b9      	str	r1, [r7, #8]
34181ac6:	607a      	str	r2, [r7, #4]
34181ac8:	603b      	str	r3, [r7, #0]
    uint32_t Divider;
    
    Divider = ClockInput / ClockRequested;
34181aca:	68ba      	ldr	r2, [r7, #8]
34181acc:	687b      	ldr	r3, [r7, #4]
34181ace:	fbb2 f3f3 	udiv	r3, r2, r3
34181ad2:	617b      	str	r3, [r7, #20]
    if (Divider >= 1)
34181ad4:	697b      	ldr	r3, [r7, #20]
34181ad6:	2b00      	cmp	r3, #0
34181ad8:	d009      	beq.n	34181aee <NORFlash_XSPI_SetClock+0x32>
    {
        if ((ClockInput / Divider) <= ClockRequested)
34181ada:	68ba      	ldr	r2, [r7, #8]
34181adc:	697b      	ldr	r3, [r7, #20]
34181ade:	fbb2 f3f3 	udiv	r3, r2, r3
34181ae2:	687a      	ldr	r2, [r7, #4]
34181ae4:	429a      	cmp	r2, r3
34181ae6:	d302      	bcc.n	34181aee <NORFlash_XSPI_SetClock+0x32>
        {
            Divider--;
34181ae8:	697b      	ldr	r3, [r7, #20]
34181aea:	3b01      	subs	r3, #1
34181aec:	617b      	str	r3, [r7, #20]
        }
    }

    if (HAL_XSPI_SetClockPrescaler(XSPIObject->XSPIHandle, Divider) != HAL_OK)
34181aee:	68fb      	ldr	r3, [r7, #12]
34181af0:	681b      	ldr	r3, [r3, #0]
34181af2:	6979      	ldr	r1, [r7, #20]
34181af4:	4618      	mov	r0, r3
34181af6:	f00b fb62 	bl	3418d1be <HAL_XSPI_SetClockPrescaler>
34181afa:	4603      	mov	r3, r0
34181afc:	2b00      	cmp	r3, #0
34181afe:	d001      	beq.n	34181b04 <NORFlash_XSPI_SetClock+0x48>
    {
        return NORFlash_XSPI_ERROR;
34181b00:	2301      	movs	r3, #1
34181b02:	e00a      	b.n	34181b1a <NORFlash_XSPI_SetClock+0x5e>
    }

    if (ClockReal != NULL)
34181b04:	683b      	ldr	r3, [r7, #0]
34181b06:	2b00      	cmp	r3, #0
34181b08:	d006      	beq.n	34181b18 <NORFlash_XSPI_SetClock+0x5c>
    {
        *ClockReal = ClockInput / (Divider + 1);
34181b0a:	697b      	ldr	r3, [r7, #20]
34181b0c:	3301      	adds	r3, #1
34181b0e:	68ba      	ldr	r2, [r7, #8]
34181b10:	fbb2 f2f3 	udiv	r2, r2, r3
34181b14:	683b      	ldr	r3, [r7, #0]
34181b16:	601a      	str	r2, [r3, #0]
    }

    return NORFlash_XSPI_OK;
34181b18:	2300      	movs	r3, #0
}
34181b1a:	4618      	mov	r0, r3
34181b1c:	3718      	adds	r7, #24
34181b1e:	46bd      	mov	sp, r7
34181b20:	bd80      	pop	{r7, pc}

34181b22 <NORFlash_XSPI_EnableMapMode>:

NORFlash_XSPI_StatusTypeDef NORFlash_XSPI_EnableMapMode(NORFlash_XSPI_ObjectTypeDef *XSPIObject, uint8_t CommandRead, uint8_t DummyRead, uint8_t CommandWrite, uint8_t DummyWrite)
{
34181b22:	b580      	push	{r7, lr}
34181b24:	b09a      	sub	sp, #104	@ 0x68
34181b26:	af00      	add	r7, sp, #0
34181b28:	6078      	str	r0, [r7, #4]
34181b2a:	4608      	mov	r0, r1
34181b2c:	4611      	mov	r1, r2
34181b2e:	461a      	mov	r2, r3
34181b30:	4603      	mov	r3, r0
34181b32:	70fb      	strb	r3, [r7, #3]
34181b34:	460b      	mov	r3, r1
34181b36:	70bb      	strb	r3, [r7, #2]
34181b38:	4613      	mov	r3, r2
34181b3a:	707b      	strb	r3, [r7, #1]
    XSPI_RegularCmdTypeDef Cmd = XSPIObject->BaseCommand;
34181b3c:	687b      	ldr	r3, [r7, #4]
34181b3e:	f107 001c 	add.w	r0, r7, #28
34181b42:	3304      	adds	r3, #4
34181b44:	224c      	movs	r2, #76	@ 0x4c
34181b46:	4619      	mov	r1, r3
34181b48:	f00c f8f4 	bl	3418dd34 <memcpy>
    XSPI_MemoryMappedTypeDef Cfg = {0};
34181b4c:	f107 030c 	add.w	r3, r7, #12
34181b50:	2200      	movs	r2, #0
34181b52:	601a      	str	r2, [r3, #0]
34181b54:	605a      	str	r2, [r3, #4]
34181b56:	609a      	str	r2, [r3, #8]
34181b58:	60da      	str	r2, [r3, #12]

    Cmd.OperationType = HAL_XSPI_OPTYPE_READ_CFG;
34181b5a:	2301      	movs	r3, #1
34181b5c:	61fb      	str	r3, [r7, #28]
    Cmd.Instruction = (Cmd.InstructionWidth == HAL_XSPI_INSTRUCTION_16_BITS) ? (((uint16_t)CommandRead << 8) | (uint8_t)(~CommandRead & 0xFF)) : CommandRead;
34181b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34181b60:	2b10      	cmp	r3, #16
34181b62:	d106      	bne.n	34181b72 <NORFlash_XSPI_EnableMapMode+0x50>
34181b64:	78fb      	ldrb	r3, [r7, #3]
34181b66:	021b      	lsls	r3, r3, #8
34181b68:	78fa      	ldrb	r2, [r7, #3]
34181b6a:	43d2      	mvns	r2, r2
34181b6c:	b2d2      	uxtb	r2, r2
34181b6e:	4313      	orrs	r3, r2
34181b70:	e000      	b.n	34181b74 <NORFlash_XSPI_EnableMapMode+0x52>
34181b72:	78fb      	ldrb	r3, [r7, #3]
34181b74:	627b      	str	r3, [r7, #36]	@ 0x24
    Cmd.DummyCycles = DummyRead;
34181b76:	78bb      	ldrb	r3, [r7, #2]
34181b78:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_XSPI_Command(XSPIObject->XSPIHandle, &Cmd, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34181b7a:	687b      	ldr	r3, [r7, #4]
34181b7c:	681b      	ldr	r3, [r3, #0]
34181b7e:	f107 011c 	add.w	r1, r7, #28
34181b82:	f241 3288 	movw	r2, #5000	@ 0x1388
34181b86:	4618      	mov	r0, r3
34181b88:	f00a ff46 	bl	3418ca18 <HAL_XSPI_Command>
34181b8c:	4603      	mov	r3, r0
34181b8e:	2b00      	cmp	r3, #0
34181b90:	d12d      	bne.n	34181bee <NORFlash_XSPI_EnableMapMode+0xcc>
    {
        goto Error;
    }

    Cmd.OperationType = HAL_XSPI_OPTYPE_WRITE_CFG;
34181b92:	2302      	movs	r3, #2
34181b94:	61fb      	str	r3, [r7, #28]
    Cmd.Instruction = (Cmd.InstructionWidth == HAL_XSPI_INSTRUCTION_16_BITS) ? (((uint16_t)CommandWrite << 8) | (uint8_t)(~CommandWrite & 0xFF)) : CommandWrite;
34181b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34181b98:	2b10      	cmp	r3, #16
34181b9a:	d106      	bne.n	34181baa <NORFlash_XSPI_EnableMapMode+0x88>
34181b9c:	787b      	ldrb	r3, [r7, #1]
34181b9e:	021b      	lsls	r3, r3, #8
34181ba0:	787a      	ldrb	r2, [r7, #1]
34181ba2:	43d2      	mvns	r2, r2
34181ba4:	b2d2      	uxtb	r2, r2
34181ba6:	4313      	orrs	r3, r2
34181ba8:	e000      	b.n	34181bac <NORFlash_XSPI_EnableMapMode+0x8a>
34181baa:	787b      	ldrb	r3, [r7, #1]
34181bac:	627b      	str	r3, [r7, #36]	@ 0x24
    Cmd.DummyCycles = DummyWrite;
34181bae:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
34181bb2:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_XSPI_Command(XSPIObject->XSPIHandle, &Cmd, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34181bb4:	687b      	ldr	r3, [r7, #4]
34181bb6:	681b      	ldr	r3, [r3, #0]
34181bb8:	f107 011c 	add.w	r1, r7, #28
34181bbc:	f241 3288 	movw	r2, #5000	@ 0x1388
34181bc0:	4618      	mov	r0, r3
34181bc2:	f00a ff29 	bl	3418ca18 <HAL_XSPI_Command>
34181bc6:	4603      	mov	r3, r0
34181bc8:	2b00      	cmp	r3, #0
34181bca:	d112      	bne.n	34181bf2 <NORFlash_XSPI_EnableMapMode+0xd0>
    {
        goto Error;
    }

    Cfg.TimeOutActivation = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
34181bcc:	2300      	movs	r3, #0
34181bce:	60fb      	str	r3, [r7, #12]
    Cfg.TimeoutPeriodClock = 0x50;
34181bd0:	2350      	movs	r3, #80	@ 0x50
34181bd2:	613b      	str	r3, [r7, #16]
    if (HAL_XSPI_MemoryMapped(XSPIObject->XSPIHandle, &Cfg) != HAL_OK)
34181bd4:	687b      	ldr	r3, [r7, #4]
34181bd6:	681b      	ldr	r3, [r3, #0]
34181bd8:	f107 020c 	add.w	r2, r7, #12
34181bdc:	4611      	mov	r1, r2
34181bde:	4618      	mov	r0, r3
34181be0:	f00b f9fa 	bl	3418cfd8 <HAL_XSPI_MemoryMapped>
34181be4:	4603      	mov	r3, r0
34181be6:	2b00      	cmp	r3, #0
34181be8:	d105      	bne.n	34181bf6 <NORFlash_XSPI_EnableMapMode+0xd4>
    {
        goto Error;
    }

    return NORFlash_XSPI_OK;
34181bea:	2300      	movs	r3, #0
34181bec:	e00a      	b.n	34181c04 <NORFlash_XSPI_EnableMapMode+0xe2>
        goto Error;
34181bee:	bf00      	nop
34181bf0:	e002      	b.n	34181bf8 <NORFlash_XSPI_EnableMapMode+0xd6>
        goto Error;
34181bf2:	bf00      	nop
34181bf4:	e000      	b.n	34181bf8 <NORFlash_XSPI_EnableMapMode+0xd6>
        goto Error;
34181bf6:	bf00      	nop

Error:
    HAL_XSPI_Abort(XSPIObject->XSPIHandle);
34181bf8:	687b      	ldr	r3, [r7, #4]
34181bfa:	681b      	ldr	r3, [r3, #0]
34181bfc:	4618      	mov	r0, r3
34181bfe:	f00b fa57 	bl	3418d0b0 <HAL_XSPI_Abort>
    return NORFlash_XSPI_ERROR;
34181c02:	2301      	movs	r3, #1
}
34181c04:	4618      	mov	r0, r3
34181c06:	3768      	adds	r7, #104	@ 0x68
34181c08:	46bd      	mov	sp, r7
34181c0a:	bd80      	pop	{r7, pc}

34181c0c <NORFlash_XSPI_DisableMapMode>:

NORFlash_XSPI_StatusTypeDef NORFlash_XSPI_DisableMapMode(NORFlash_XSPI_ObjectTypeDef *XSPIObject)
{
34181c0c:	b580      	push	{r7, lr}
34181c0e:	b082      	sub	sp, #8
34181c10:	af00      	add	r7, sp, #0
34181c12:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dsb 0xF":::"memory");
34181c14:	f3bf 8f4f 	dsb	sy
}
34181c18:	bf00      	nop
    __DSB();
    if (HAL_XSPI_Abort(XSPIObject->XSPIHandle) != HAL_OK)
34181c1a:	687b      	ldr	r3, [r7, #4]
34181c1c:	681b      	ldr	r3, [r3, #0]
34181c1e:	4618      	mov	r0, r3
34181c20:	f00b fa46 	bl	3418d0b0 <HAL_XSPI_Abort>
34181c24:	4603      	mov	r3, r0
34181c26:	2b00      	cmp	r3, #0
34181c28:	d001      	beq.n	34181c2e <NORFlash_XSPI_DisableMapMode+0x22>
    {
        return NORFlash_XSPI_ERROR;
34181c2a:	2301      	movs	r3, #1
34181c2c:	e000      	b.n	34181c30 <NORFlash_XSPI_DisableMapMode+0x24>
    }

    return NORFlash_XSPI_OK;
34181c2e:	2300      	movs	r3, #0
}
34181c30:	4618      	mov	r0, r3
34181c32:	3708      	adds	r7, #8
34181c34:	46bd      	mov	sp, r7
34181c36:	bd80      	pop	{r7, pc}

34181c38 <NORFlash_XSPI_ConfigPHYLink>:

NORFlash_XSPI_StatusTypeDef NORFlash_XSPI_ConfigPHYLink(NORFlash_XSPI_ObjectTypeDef *XSPIObject, NORFlash_XSPI_PhysicalLinkTypeDef PhyLink)
{
34181c38:	b480      	push	{r7}
34181c3a:	b083      	sub	sp, #12
34181c3c:	af00      	add	r7, sp, #0
34181c3e:	6078      	str	r0, [r7, #4]
34181c40:	460b      	mov	r3, r1
34181c42:	70fb      	strb	r3, [r7, #3]
    switch (PhyLink)
34181c44:	78fb      	ldrb	r3, [r7, #3]
34181c46:	2b02      	cmp	r3, #2
34181c48:	d04a      	beq.n	34181ce0 <NORFlash_XSPI_ConfigPHYLink+0xa8>
34181c4a:	2b02      	cmp	r3, #2
34181c4c:	dc73      	bgt.n	34181d36 <NORFlash_XSPI_ConfigPHYLink+0xfe>
34181c4e:	2b00      	cmp	r3, #0
34181c50:	d002      	beq.n	34181c58 <NORFlash_XSPI_ConfigPHYLink+0x20>
34181c52:	2b01      	cmp	r3, #1
34181c54:	d022      	beq.n	34181c9c <NORFlash_XSPI_ConfigPHYLink+0x64>
            XSPIObject->BaseCommand.DQSMode = HAL_XSPI_DQS_ENABLE;
            break;
        }
        default:
        {
            goto Error;
34181c56:	e06e      	b.n	34181d36 <NORFlash_XSPI_ConfigPHYLink+0xfe>
            XSPIObject->BaseCommand.InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE;
34181c58:	687b      	ldr	r3, [r7, #4]
34181c5a:	2201      	movs	r2, #1
34181c5c:	611a      	str	r2, [r3, #16]
            XSPIObject->BaseCommand.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
34181c5e:	687b      	ldr	r3, [r7, #4]
34181c60:	2200      	movs	r2, #0
34181c62:	615a      	str	r2, [r3, #20]
            XSPIObject->BaseCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34181c64:	687b      	ldr	r3, [r7, #4]
34181c66:	2200      	movs	r2, #0
34181c68:	619a      	str	r2, [r3, #24]
            XSPIObject->BaseCommand.AddressMode = HAL_XSPI_ADDRESS_1_LINE;
34181c6a:	687b      	ldr	r3, [r7, #4]
34181c6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
34181c70:	621a      	str	r2, [r3, #32]
            XSPIObject->BaseCommand.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
34181c72:	687b      	ldr	r3, [r7, #4]
34181c74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34181c78:	625a      	str	r2, [r3, #36]	@ 0x24
            XSPIObject->BaseCommand.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
34181c7a:	687b      	ldr	r3, [r7, #4]
34181c7c:	2200      	movs	r2, #0
34181c7e:	629a      	str	r2, [r3, #40]	@ 0x28
            XSPIObject->BaseCommand.DataMode = HAL_XSPI_DATA_1_LINE;
34181c80:	687b      	ldr	r3, [r7, #4]
34181c82:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
34181c86:	63da      	str	r2, [r3, #60]	@ 0x3c
            XSPIObject->BaseCommand.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
34181c88:	687b      	ldr	r3, [r7, #4]
34181c8a:	2200      	movs	r2, #0
34181c8c:	645a      	str	r2, [r3, #68]	@ 0x44
            XSPIObject->BaseCommand.DummyCycles = 0;
34181c8e:	687b      	ldr	r3, [r7, #4]
34181c90:	2200      	movs	r2, #0
34181c92:	649a      	str	r2, [r3, #72]	@ 0x48
            XSPIObject->BaseCommand.DQSMode = HAL_XSPI_DQS_DISABLE;
34181c94:	687b      	ldr	r3, [r7, #4]
34181c96:	2200      	movs	r2, #0
34181c98:	64da      	str	r2, [r3, #76]	@ 0x4c
            break;
34181c9a:	e046      	b.n	34181d2a <NORFlash_XSPI_ConfigPHYLink+0xf2>
            XSPIObject->BaseCommand.InstructionMode = HAL_XSPI_INSTRUCTION_4_LINES;
34181c9c:	687b      	ldr	r3, [r7, #4]
34181c9e:	2203      	movs	r2, #3
34181ca0:	611a      	str	r2, [r3, #16]
            XSPIObject->BaseCommand.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
34181ca2:	687b      	ldr	r3, [r7, #4]
34181ca4:	2200      	movs	r2, #0
34181ca6:	615a      	str	r2, [r3, #20]
            XSPIObject->BaseCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34181ca8:	687b      	ldr	r3, [r7, #4]
34181caa:	2200      	movs	r2, #0
34181cac:	619a      	str	r2, [r3, #24]
            XSPIObject->BaseCommand.AddressMode = HAL_XSPI_ADDRESS_4_LINES;
34181cae:	687b      	ldr	r3, [r7, #4]
34181cb0:	f44f 7240 	mov.w	r2, #768	@ 0x300
34181cb4:	621a      	str	r2, [r3, #32]
            XSPIObject->BaseCommand.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
34181cb6:	687b      	ldr	r3, [r7, #4]
34181cb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34181cbc:	625a      	str	r2, [r3, #36]	@ 0x24
            XSPIObject->BaseCommand.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
34181cbe:	687b      	ldr	r3, [r7, #4]
34181cc0:	2200      	movs	r2, #0
34181cc2:	629a      	str	r2, [r3, #40]	@ 0x28
            XSPIObject->BaseCommand.DataMode = HAL_XSPI_DATA_4_LINES;
34181cc4:	687b      	ldr	r3, [r7, #4]
34181cc6:	f04f 7240 	mov.w	r2, #50331648	@ 0x3000000
34181cca:	63da      	str	r2, [r3, #60]	@ 0x3c
            XSPIObject->BaseCommand.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
34181ccc:	687b      	ldr	r3, [r7, #4]
34181cce:	2200      	movs	r2, #0
34181cd0:	645a      	str	r2, [r3, #68]	@ 0x44
            XSPIObject->BaseCommand.DummyCycles = 0;
34181cd2:	687b      	ldr	r3, [r7, #4]
34181cd4:	2200      	movs	r2, #0
34181cd6:	649a      	str	r2, [r3, #72]	@ 0x48
            XSPIObject->BaseCommand.DQSMode = HAL_XSPI_DQS_DISABLE;
34181cd8:	687b      	ldr	r3, [r7, #4]
34181cda:	2200      	movs	r2, #0
34181cdc:	64da      	str	r2, [r3, #76]	@ 0x4c
            break;
34181cde:	e024      	b.n	34181d2a <NORFlash_XSPI_ConfigPHYLink+0xf2>
            XSPIObject->BaseCommand.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
34181ce0:	687b      	ldr	r3, [r7, #4]
34181ce2:	2204      	movs	r2, #4
34181ce4:	611a      	str	r2, [r3, #16]
            XSPIObject->BaseCommand.InstructionWidth = HAL_XSPI_INSTRUCTION_16_BITS;
34181ce6:	687b      	ldr	r3, [r7, #4]
34181ce8:	2210      	movs	r2, #16
34181cea:	615a      	str	r2, [r3, #20]
            XSPIObject->BaseCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
34181cec:	687b      	ldr	r3, [r7, #4]
34181cee:	2208      	movs	r2, #8
34181cf0:	619a      	str	r2, [r3, #24]
            XSPIObject->BaseCommand.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
34181cf2:	687b      	ldr	r3, [r7, #4]
34181cf4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
34181cf8:	621a      	str	r2, [r3, #32]
            XSPIObject->BaseCommand.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
34181cfa:	687b      	ldr	r3, [r7, #4]
34181cfc:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
34181d00:	625a      	str	r2, [r3, #36]	@ 0x24
            XSPIObject->BaseCommand.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
34181d02:	687b      	ldr	r3, [r7, #4]
34181d04:	f44f 6200 	mov.w	r2, #2048	@ 0x800
34181d08:	629a      	str	r2, [r3, #40]	@ 0x28
            XSPIObject->BaseCommand.DataMode = HAL_XSPI_DATA_8_LINES;
34181d0a:	687b      	ldr	r3, [r7, #4]
34181d0c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
34181d10:	63da      	str	r2, [r3, #60]	@ 0x3c
            XSPIObject->BaseCommand.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
34181d12:	687b      	ldr	r3, [r7, #4]
34181d14:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
34181d18:	645a      	str	r2, [r3, #68]	@ 0x44
            XSPIObject->BaseCommand.DummyCycles = 0;
34181d1a:	687b      	ldr	r3, [r7, #4]
34181d1c:	2200      	movs	r2, #0
34181d1e:	649a      	str	r2, [r3, #72]	@ 0x48
            XSPIObject->BaseCommand.DQSMode = HAL_XSPI_DQS_ENABLE;
34181d20:	687b      	ldr	r3, [r7, #4]
34181d22:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
34181d26:	64da      	str	r2, [r3, #76]	@ 0x4c
            break;
34181d28:	bf00      	nop
        }
    }

    XSPIObject->PhyLink = PhyLink;
34181d2a:	687b      	ldr	r3, [r7, #4]
34181d2c:	78fa      	ldrb	r2, [r7, #3]
34181d2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return NORFlash_XSPI_OK;
34181d32:	2300      	movs	r3, #0
34181d34:	e001      	b.n	34181d3a <NORFlash_XSPI_ConfigPHYLink+0x102>
            goto Error;
34181d36:	bf00      	nop

Error:
    return NORFlash_XSPI_ERROR;
34181d38:	2301      	movs	r3, #1
}
34181d3a:	4618      	mov	r0, r3
34181d3c:	370c      	adds	r7, #12
34181d3e:	46bd      	mov	sp, r7
34181d40:	f85d 7b04 	ldr.w	r7, [sp], #4
34181d44:	4770      	bx	lr

34181d46 <NORFlash_XSPI_CommandSendData>:

NORFlash_XSPI_StatusTypeDef NORFlash_XSPI_CommandSendData(NORFlash_XSPI_ObjectTypeDef *XSPIObject, uint8_t Command, uint8_t *Data, uint16_t DataSize)
{
34181d46:	b580      	push	{r7, lr}
34181d48:	b098      	sub	sp, #96	@ 0x60
34181d4a:	af00      	add	r7, sp, #0
34181d4c:	60f8      	str	r0, [r7, #12]
34181d4e:	607a      	str	r2, [r7, #4]
34181d50:	461a      	mov	r2, r3
34181d52:	460b      	mov	r3, r1
34181d54:	72fb      	strb	r3, [r7, #11]
34181d56:	4613      	mov	r3, r2
34181d58:	813b      	strh	r3, [r7, #8]
    XSPI_RegularCmdTypeDef Cmd = XSPIObject->BaseCommand;
34181d5a:	68fb      	ldr	r3, [r7, #12]
34181d5c:	f107 0014 	add.w	r0, r7, #20
34181d60:	3304      	adds	r3, #4
34181d62:	224c      	movs	r2, #76	@ 0x4c
34181d64:	4619      	mov	r1, r3
34181d66:	f00b ffe5 	bl	3418dd34 <memcpy>

    Cmd.Instruction = (Cmd.InstructionWidth == HAL_XSPI_INSTRUCTION_16_BITS) ? (((uint16_t)Command << 8) | (uint8_t)(~Command & 0xFF)) : Command;
34181d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34181d6c:	2b10      	cmp	r3, #16
34181d6e:	d106      	bne.n	34181d7e <NORFlash_XSPI_CommandSendData+0x38>
34181d70:	7afb      	ldrb	r3, [r7, #11]
34181d72:	021b      	lsls	r3, r3, #8
34181d74:	7afa      	ldrb	r2, [r7, #11]
34181d76:	43d2      	mvns	r2, r2
34181d78:	b2d2      	uxtb	r2, r2
34181d7a:	4313      	orrs	r3, r2
34181d7c:	e000      	b.n	34181d80 <NORFlash_XSPI_CommandSendData+0x3a>
34181d7e:	7afb      	ldrb	r3, [r7, #11]
34181d80:	61fb      	str	r3, [r7, #28]
    Cmd.AddressMode = HAL_XSPI_ADDRESS_NONE;
34181d82:	2300      	movs	r3, #0
34181d84:	633b      	str	r3, [r7, #48]	@ 0x30
    Cmd.DataMode = (DataSize == 0) ? HAL_XSPI_DATA_NONE : Cmd.DataMode;
34181d86:	893b      	ldrh	r3, [r7, #8]
34181d88:	2b00      	cmp	r3, #0
34181d8a:	d001      	beq.n	34181d90 <NORFlash_XSPI_CommandSendData+0x4a>
34181d8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
34181d8e:	e000      	b.n	34181d92 <NORFlash_XSPI_CommandSendData+0x4c>
34181d90:	2300      	movs	r3, #0
34181d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
    Cmd.DataLength = DataSize;
34181d94:	893b      	ldrh	r3, [r7, #8]
34181d96:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_XSPI_Command(XSPIObject->XSPIHandle, &Cmd, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34181d98:	68fb      	ldr	r3, [r7, #12]
34181d9a:	681b      	ldr	r3, [r3, #0]
34181d9c:	f107 0114 	add.w	r1, r7, #20
34181da0:	f241 3288 	movw	r2, #5000	@ 0x1388
34181da4:	4618      	mov	r0, r3
34181da6:	f00a fe37 	bl	3418ca18 <HAL_XSPI_Command>
34181daa:	4603      	mov	r3, r0
34181dac:	2b00      	cmp	r3, #0
34181dae:	d10f      	bne.n	34181dd0 <NORFlash_XSPI_CommandSendData+0x8a>
    {
        goto Error;
    }

    if (DataSize != 0)
34181db0:	893b      	ldrh	r3, [r7, #8]
34181db2:	2b00      	cmp	r3, #0
34181db4:	d00a      	beq.n	34181dcc <NORFlash_XSPI_CommandSendData+0x86>
    {
        if (HAL_XSPI_Transmit(XSPIObject->XSPIHandle, Data, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34181db6:	68fb      	ldr	r3, [r7, #12]
34181db8:	681b      	ldr	r3, [r3, #0]
34181dba:	f241 3288 	movw	r2, #5000	@ 0x1388
34181dbe:	6879      	ldr	r1, [r7, #4]
34181dc0:	4618      	mov	r0, r3
34181dc2:	f00a ff69 	bl	3418cc98 <HAL_XSPI_Transmit>
34181dc6:	4603      	mov	r3, r0
34181dc8:	2b00      	cmp	r3, #0
34181dca:	d103      	bne.n	34181dd4 <NORFlash_XSPI_CommandSendData+0x8e>
        {
            goto Error;
        }
    }

    return NORFlash_XSPI_OK;
34181dcc:	2300      	movs	r3, #0
34181dce:	e008      	b.n	34181de2 <NORFlash_XSPI_CommandSendData+0x9c>
        goto Error;
34181dd0:	bf00      	nop
34181dd2:	e000      	b.n	34181dd6 <NORFlash_XSPI_CommandSendData+0x90>
            goto Error;
34181dd4:	bf00      	nop

Error:
    HAL_XSPI_Abort(XSPIObject->XSPIHandle);
34181dd6:	68fb      	ldr	r3, [r7, #12]
34181dd8:	681b      	ldr	r3, [r3, #0]
34181dda:	4618      	mov	r0, r3
34181ddc:	f00b f968 	bl	3418d0b0 <HAL_XSPI_Abort>
    return NORFlash_XSPI_ERROR;
34181de0:	2301      	movs	r3, #1
}
34181de2:	4618      	mov	r0, r3
34181de4:	3760      	adds	r7, #96	@ 0x60
34181de6:	46bd      	mov	sp, r7
34181de8:	bd80      	pop	{r7, pc}

34181dea <NORFlash_XSPI_CommandRead>:
    HAL_XSPI_Abort(XSPIObject->XSPIHandle);
    return NORFlash_XSPI_ERROR;
}

NORFlash_XSPI_StatusTypeDef NORFlash_XSPI_CommandRead(NORFlash_XSPI_ObjectTypeDef *XSPIObject, uint8_t Command, uint8_t *Data, uint16_t DataSize)
{
34181dea:	b580      	push	{r7, lr}
34181dec:	b098      	sub	sp, #96	@ 0x60
34181dee:	af00      	add	r7, sp, #0
34181df0:	60f8      	str	r0, [r7, #12]
34181df2:	607a      	str	r2, [r7, #4]
34181df4:	461a      	mov	r2, r3
34181df6:	460b      	mov	r3, r1
34181df8:	72fb      	strb	r3, [r7, #11]
34181dfa:	4613      	mov	r3, r2
34181dfc:	813b      	strh	r3, [r7, #8]
    XSPI_RegularCmdTypeDef Cmd = XSPIObject->BaseCommand;
34181dfe:	68fb      	ldr	r3, [r7, #12]
34181e00:	f107 0014 	add.w	r0, r7, #20
34181e04:	3304      	adds	r3, #4
34181e06:	224c      	movs	r2, #76	@ 0x4c
34181e08:	4619      	mov	r1, r3
34181e0a:	f00b ff93 	bl	3418dd34 <memcpy>

    Cmd.Instruction = (Cmd.InstructionWidth == HAL_XSPI_INSTRUCTION_16_BITS) ? (((uint16_t)Command << 8) | (uint8_t)(~Command & 0xFF)) : Command;
34181e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34181e10:	2b10      	cmp	r3, #16
34181e12:	d106      	bne.n	34181e22 <NORFlash_XSPI_CommandRead+0x38>
34181e14:	7afb      	ldrb	r3, [r7, #11]
34181e16:	021b      	lsls	r3, r3, #8
34181e18:	7afa      	ldrb	r2, [r7, #11]
34181e1a:	43d2      	mvns	r2, r2
34181e1c:	b2d2      	uxtb	r2, r2
34181e1e:	4313      	orrs	r3, r2
34181e20:	e000      	b.n	34181e24 <NORFlash_XSPI_CommandRead+0x3a>
34181e22:	7afb      	ldrb	r3, [r7, #11]
34181e24:	61fb      	str	r3, [r7, #28]
    Cmd.AddressMode = HAL_XSPI_ADDRESS_NONE;
34181e26:	2300      	movs	r3, #0
34181e28:	633b      	str	r3, [r7, #48]	@ 0x30
    Cmd.DataMode = (DataSize == 0) ? HAL_XSPI_DATA_NONE : Cmd.DataMode;
34181e2a:	893b      	ldrh	r3, [r7, #8]
34181e2c:	2b00      	cmp	r3, #0
34181e2e:	d001      	beq.n	34181e34 <NORFlash_XSPI_CommandRead+0x4a>
34181e30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
34181e32:	e000      	b.n	34181e36 <NORFlash_XSPI_CommandRead+0x4c>
34181e34:	2300      	movs	r3, #0
34181e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
    Cmd.DataLength = DataSize;
34181e38:	893b      	ldrh	r3, [r7, #8]
34181e3a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_XSPI_Command(XSPIObject->XSPIHandle, &Cmd, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34181e3c:	68fb      	ldr	r3, [r7, #12]
34181e3e:	681b      	ldr	r3, [r3, #0]
34181e40:	f107 0114 	add.w	r1, r7, #20
34181e44:	f241 3288 	movw	r2, #5000	@ 0x1388
34181e48:	4618      	mov	r0, r3
34181e4a:	f00a fde5 	bl	3418ca18 <HAL_XSPI_Command>
34181e4e:	4603      	mov	r3, r0
34181e50:	2b00      	cmp	r3, #0
34181e52:	d10f      	bne.n	34181e74 <NORFlash_XSPI_CommandRead+0x8a>
    {
        goto Error;
    }

    if (DataSize != 0)
34181e54:	893b      	ldrh	r3, [r7, #8]
34181e56:	2b00      	cmp	r3, #0
34181e58:	d00a      	beq.n	34181e70 <NORFlash_XSPI_CommandRead+0x86>
    {
        if (HAL_XSPI_Receive(XSPIObject->XSPIHandle, Data, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34181e5a:	68fb      	ldr	r3, [r7, #12]
34181e5c:	681b      	ldr	r3, [r3, #0]
34181e5e:	f241 3288 	movw	r2, #5000	@ 0x1388
34181e62:	6879      	ldr	r1, [r7, #4]
34181e64:	4618      	mov	r0, r3
34181e66:	f00a ff8a 	bl	3418cd7e <HAL_XSPI_Receive>
34181e6a:	4603      	mov	r3, r0
34181e6c:	2b00      	cmp	r3, #0
34181e6e:	d103      	bne.n	34181e78 <NORFlash_XSPI_CommandRead+0x8e>
        {
            goto Error;
        }
    }

    return NORFlash_XSPI_OK;
34181e70:	2300      	movs	r3, #0
34181e72:	e008      	b.n	34181e86 <NORFlash_XSPI_CommandRead+0x9c>
        goto Error;
34181e74:	bf00      	nop
34181e76:	e000      	b.n	34181e7a <NORFlash_XSPI_CommandRead+0x90>
            goto Error;
34181e78:	bf00      	nop

Error:
    HAL_XSPI_Abort(XSPIObject->XSPIHandle);
34181e7a:	68fb      	ldr	r3, [r7, #12]
34181e7c:	681b      	ldr	r3, [r3, #0]
34181e7e:	4618      	mov	r0, r3
34181e80:	f00b f916 	bl	3418d0b0 <HAL_XSPI_Abort>
    return NORFlash_XSPI_ERROR;
34181e84:	2301      	movs	r3, #1
}
34181e86:	4618      	mov	r0, r3
34181e88:	3760      	adds	r7, #96	@ 0x60
34181e8a:	46bd      	mov	sp, r7
34181e8c:	bd80      	pop	{r7, pc}

34181e8e <NORFlash_XSPI_CommandSendAddressReadData>:

NORFlash_XSPI_StatusTypeDef NORFlash_XSPI_CommandSendAddressReadData(NORFlash_XSPI_ObjectTypeDef *XSPIObject, uint8_t Command, uint32_t Address, uint8_t *Data, uint16_t DataSize)
{
34181e8e:	b580      	push	{r7, lr}
34181e90:	b098      	sub	sp, #96	@ 0x60
34181e92:	af00      	add	r7, sp, #0
34181e94:	60f8      	str	r0, [r7, #12]
34181e96:	607a      	str	r2, [r7, #4]
34181e98:	603b      	str	r3, [r7, #0]
34181e9a:	460b      	mov	r3, r1
34181e9c:	72fb      	strb	r3, [r7, #11]
    XSPI_RegularCmdTypeDef Cmd = XSPIObject->BaseCommand;
34181e9e:	68fb      	ldr	r3, [r7, #12]
34181ea0:	f107 0014 	add.w	r0, r7, #20
34181ea4:	3304      	adds	r3, #4
34181ea6:	224c      	movs	r2, #76	@ 0x4c
34181ea8:	4619      	mov	r1, r3
34181eaa:	f00b ff43 	bl	3418dd34 <memcpy>

    Cmd.Instruction = (Cmd.InstructionWidth == HAL_XSPI_INSTRUCTION_16_BITS) ? (((uint16_t)Command << 8) | (uint8_t)(~Command & 0xFF)) : Command;
34181eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34181eb0:	2b10      	cmp	r3, #16
34181eb2:	d106      	bne.n	34181ec2 <NORFlash_XSPI_CommandSendAddressReadData+0x34>
34181eb4:	7afb      	ldrb	r3, [r7, #11]
34181eb6:	021b      	lsls	r3, r3, #8
34181eb8:	7afa      	ldrb	r2, [r7, #11]
34181eba:	43d2      	mvns	r2, r2
34181ebc:	b2d2      	uxtb	r2, r2
34181ebe:	4313      	orrs	r3, r2
34181ec0:	e000      	b.n	34181ec4 <NORFlash_XSPI_CommandSendAddressReadData+0x36>
34181ec2:	7afb      	ldrb	r3, [r7, #11]
34181ec4:	61fb      	str	r3, [r7, #28]
    Cmd.Address = Address;
34181ec6:	687b      	ldr	r3, [r7, #4]
34181ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Cmd.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
34181eca:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
34181ece:	637b      	str	r3, [r7, #52]	@ 0x34
    Cmd.DataMode = (DataSize == 0) ? HAL_XSPI_DATA_NONE : Cmd.DataMode;
34181ed0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
34181ed4:	2b00      	cmp	r3, #0
34181ed6:	d001      	beq.n	34181edc <NORFlash_XSPI_CommandSendAddressReadData+0x4e>
34181ed8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
34181eda:	e000      	b.n	34181ede <NORFlash_XSPI_CommandSendAddressReadData+0x50>
34181edc:	2300      	movs	r3, #0
34181ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
    Cmd.DataLength = DataSize;
34181ee0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
34181ee4:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_XSPI_Command(XSPIObject->XSPIHandle, &Cmd, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34181ee6:	68fb      	ldr	r3, [r7, #12]
34181ee8:	681b      	ldr	r3, [r3, #0]
34181eea:	f107 0114 	add.w	r1, r7, #20
34181eee:	f241 3288 	movw	r2, #5000	@ 0x1388
34181ef2:	4618      	mov	r0, r3
34181ef4:	f00a fd90 	bl	3418ca18 <HAL_XSPI_Command>
34181ef8:	4603      	mov	r3, r0
34181efa:	2b00      	cmp	r3, #0
34181efc:	d110      	bne.n	34181f20 <NORFlash_XSPI_CommandSendAddressReadData+0x92>
    {
        goto Error;
    }

    if (DataSize != 0)
34181efe:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
34181f02:	2b00      	cmp	r3, #0
34181f04:	d00a      	beq.n	34181f1c <NORFlash_XSPI_CommandSendAddressReadData+0x8e>
    {
        if (HAL_XSPI_Receive(XSPIObject->XSPIHandle, Data, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34181f06:	68fb      	ldr	r3, [r7, #12]
34181f08:	681b      	ldr	r3, [r3, #0]
34181f0a:	f241 3288 	movw	r2, #5000	@ 0x1388
34181f0e:	6839      	ldr	r1, [r7, #0]
34181f10:	4618      	mov	r0, r3
34181f12:	f00a ff34 	bl	3418cd7e <HAL_XSPI_Receive>
34181f16:	4603      	mov	r3, r0
34181f18:	2b00      	cmp	r3, #0
34181f1a:	d103      	bne.n	34181f24 <NORFlash_XSPI_CommandSendAddressReadData+0x96>
        {
            goto Error;
        }
    }

    return NORFlash_XSPI_OK;
34181f1c:	2300      	movs	r3, #0
34181f1e:	e008      	b.n	34181f32 <NORFlash_XSPI_CommandSendAddressReadData+0xa4>
        goto Error;
34181f20:	bf00      	nop
34181f22:	e000      	b.n	34181f26 <NORFlash_XSPI_CommandSendAddressReadData+0x98>
            goto Error;
34181f24:	bf00      	nop

Error:
    HAL_XSPI_Abort(XSPIObject->XSPIHandle);
34181f26:	68fb      	ldr	r3, [r7, #12]
34181f28:	681b      	ldr	r3, [r3, #0]
34181f2a:	4618      	mov	r0, r3
34181f2c:	f00b f8c0 	bl	3418d0b0 <HAL_XSPI_Abort>
    return NORFlash_XSPI_ERROR;
34181f30:	2301      	movs	r3, #1
}
34181f32:	4618      	mov	r0, r3
34181f34:	3760      	adds	r7, #96	@ 0x60
34181f36:	46bd      	mov	sp, r7
34181f38:	bd80      	pop	{r7, pc}

34181f3a <NORFlash_XSPI_CommandSendAddressSendData>:

NORFlash_XSPI_StatusTypeDef NORFlash_XSPI_CommandSendAddressSendData(NORFlash_XSPI_ObjectTypeDef *XSPIObject, uint8_t Command, uint32_t Address, uint8_t *Data, uint16_t DataSize)
{
34181f3a:	b580      	push	{r7, lr}
34181f3c:	b098      	sub	sp, #96	@ 0x60
34181f3e:	af00      	add	r7, sp, #0
34181f40:	60f8      	str	r0, [r7, #12]
34181f42:	607a      	str	r2, [r7, #4]
34181f44:	603b      	str	r3, [r7, #0]
34181f46:	460b      	mov	r3, r1
34181f48:	72fb      	strb	r3, [r7, #11]
    XSPI_RegularCmdTypeDef Cmd = XSPIObject->BaseCommand;
34181f4a:	68fb      	ldr	r3, [r7, #12]
34181f4c:	f107 0014 	add.w	r0, r7, #20
34181f50:	3304      	adds	r3, #4
34181f52:	224c      	movs	r2, #76	@ 0x4c
34181f54:	4619      	mov	r1, r3
34181f56:	f00b feed 	bl	3418dd34 <memcpy>

    Cmd.Instruction = (Cmd.InstructionWidth == HAL_XSPI_INSTRUCTION_16_BITS) ? (((uint16_t)Command << 8) | (uint8_t)(~Command & 0xFF)) : Command;
34181f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34181f5c:	2b10      	cmp	r3, #16
34181f5e:	d106      	bne.n	34181f6e <NORFlash_XSPI_CommandSendAddressSendData+0x34>
34181f60:	7afb      	ldrb	r3, [r7, #11]
34181f62:	021b      	lsls	r3, r3, #8
34181f64:	7afa      	ldrb	r2, [r7, #11]
34181f66:	43d2      	mvns	r2, r2
34181f68:	b2d2      	uxtb	r2, r2
34181f6a:	4313      	orrs	r3, r2
34181f6c:	e000      	b.n	34181f70 <NORFlash_XSPI_CommandSendAddressSendData+0x36>
34181f6e:	7afb      	ldrb	r3, [r7, #11]
34181f70:	61fb      	str	r3, [r7, #28]
    Cmd.Address = Address;
34181f72:	687b      	ldr	r3, [r7, #4]
34181f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Cmd.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
34181f76:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
34181f7a:	637b      	str	r3, [r7, #52]	@ 0x34
    Cmd.DataMode = (DataSize == 0) ? HAL_XSPI_DATA_NONE : Cmd.DataMode;
34181f7c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
34181f80:	2b00      	cmp	r3, #0
34181f82:	d001      	beq.n	34181f88 <NORFlash_XSPI_CommandSendAddressSendData+0x4e>
34181f84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
34181f86:	e000      	b.n	34181f8a <NORFlash_XSPI_CommandSendAddressSendData+0x50>
34181f88:	2300      	movs	r3, #0
34181f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    Cmd.DataLength = DataSize;
34181f8c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
34181f90:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_XSPI_Command(XSPIObject->XSPIHandle, &Cmd, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34181f92:	68fb      	ldr	r3, [r7, #12]
34181f94:	681b      	ldr	r3, [r3, #0]
34181f96:	f107 0114 	add.w	r1, r7, #20
34181f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
34181f9e:	4618      	mov	r0, r3
34181fa0:	f00a fd3a 	bl	3418ca18 <HAL_XSPI_Command>
34181fa4:	4603      	mov	r3, r0
34181fa6:	2b00      	cmp	r3, #0
34181fa8:	d110      	bne.n	34181fcc <NORFlash_XSPI_CommandSendAddressSendData+0x92>
    {
        goto Error;
    }

    if (DataSize != 0)
34181faa:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
34181fae:	2b00      	cmp	r3, #0
34181fb0:	d00a      	beq.n	34181fc8 <NORFlash_XSPI_CommandSendAddressSendData+0x8e>
    {
        if (HAL_XSPI_Transmit(XSPIObject->XSPIHandle, Data, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34181fb2:	68fb      	ldr	r3, [r7, #12]
34181fb4:	681b      	ldr	r3, [r3, #0]
34181fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
34181fba:	6839      	ldr	r1, [r7, #0]
34181fbc:	4618      	mov	r0, r3
34181fbe:	f00a fe6b 	bl	3418cc98 <HAL_XSPI_Transmit>
34181fc2:	4603      	mov	r3, r0
34181fc4:	2b00      	cmp	r3, #0
34181fc6:	d103      	bne.n	34181fd0 <NORFlash_XSPI_CommandSendAddressSendData+0x96>
        {
            goto Error;
        }
    }

    return NORFlash_XSPI_OK;
34181fc8:	2300      	movs	r3, #0
34181fca:	e008      	b.n	34181fde <NORFlash_XSPI_CommandSendAddressSendData+0xa4>
        goto Error;
34181fcc:	bf00      	nop
34181fce:	e000      	b.n	34181fd2 <NORFlash_XSPI_CommandSendAddressSendData+0x98>
            goto Error;
34181fd0:	bf00      	nop

Error:
    HAL_XSPI_Abort(XSPIObject->XSPIHandle);
34181fd2:	68fb      	ldr	r3, [r7, #12]
34181fd4:	681b      	ldr	r3, [r3, #0]
34181fd6:	4618      	mov	r0, r3
34181fd8:	f00b f86a 	bl	3418d0b0 <HAL_XSPI_Abort>
    return NORFlash_XSPI_ERROR;
34181fdc:	2301      	movs	r3, #1
}
34181fde:	4618      	mov	r0, r3
34181fe0:	3760      	adds	r7, #96	@ 0x60
34181fe2:	46bd      	mov	sp, r7
34181fe4:	bd80      	pop	{r7, pc}

34181fe6 <NORFlash_XSPI_WaitStatusRegister>:

NORFlash_XSPI_StatusTypeDef NORFlash_XSPI_WaitStatusRegister(NORFlash_XSPI_ObjectTypeDef *XSPIObject, uint8_t Command, uint16_t MatchValue, uint16_t MatchMask, uint8_t DataSize, uint32_t Timeout)
{
34181fe6:	b580      	push	{r7, lr}
34181fe8:	b09c      	sub	sp, #112	@ 0x70
34181fea:	af00      	add	r7, sp, #0
34181fec:	60f8      	str	r0, [r7, #12]
34181fee:	4608      	mov	r0, r1
34181ff0:	4611      	mov	r1, r2
34181ff2:	461a      	mov	r2, r3
34181ff4:	4603      	mov	r3, r0
34181ff6:	72fb      	strb	r3, [r7, #11]
34181ff8:	460b      	mov	r3, r1
34181ffa:	813b      	strh	r3, [r7, #8]
34181ffc:	4613      	mov	r3, r2
34181ffe:	80fb      	strh	r3, [r7, #6]
    XSPI_RegularCmdTypeDef Cmd = XSPIObject->BaseCommand;
34182000:	68fb      	ldr	r3, [r7, #12]
34182002:	f107 0024 	add.w	r0, r7, #36	@ 0x24
34182006:	3304      	adds	r3, #4
34182008:	224c      	movs	r2, #76	@ 0x4c
3418200a:	4619      	mov	r1, r3
3418200c:	f00b fe92 	bl	3418dd34 <memcpy>
    XSPI_AutoPollingTypeDef Cfg = {0};
34182010:	f107 0310 	add.w	r3, r7, #16
34182014:	2200      	movs	r2, #0
34182016:	601a      	str	r2, [r3, #0]
34182018:	605a      	str	r2, [r3, #4]
3418201a:	609a      	str	r2, [r3, #8]
3418201c:	60da      	str	r2, [r3, #12]
3418201e:	611a      	str	r2, [r3, #16]

    Cmd.Instruction = (Cmd.InstructionWidth == HAL_XSPI_INSTRUCTION_16_BITS) ? (((uint16_t)Command << 8) | (uint8_t)(~Command & 0xFF)) : Command;
34182020:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34182022:	2b10      	cmp	r3, #16
34182024:	d106      	bne.n	34182034 <NORFlash_XSPI_WaitStatusRegister+0x4e>
34182026:	7afb      	ldrb	r3, [r7, #11]
34182028:	021b      	lsls	r3, r3, #8
3418202a:	7afa      	ldrb	r2, [r7, #11]
3418202c:	43d2      	mvns	r2, r2
3418202e:	b2d2      	uxtb	r2, r2
34182030:	4313      	orrs	r3, r2
34182032:	e000      	b.n	34182036 <NORFlash_XSPI_WaitStatusRegister+0x50>
34182034:	7afb      	ldrb	r3, [r7, #11]
34182036:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Cmd.AddressMode = (Cmd.InstructionMode == HAL_XSPI_INSTRUCTION_8_LINES) ? HAL_XSPI_ADDRESS_8_LINES : HAL_XSPI_ADDRESS_NONE;
34182038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
3418203a:	2b04      	cmp	r3, #4
3418203c:	d102      	bne.n	34182044 <NORFlash_XSPI_WaitStatusRegister+0x5e>
3418203e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
34182042:	e000      	b.n	34182046 <NORFlash_XSPI_WaitStatusRegister+0x60>
34182044:	2300      	movs	r3, #0
34182046:	643b      	str	r3, [r7, #64]	@ 0x40
    Cmd.Address = 0x00000000;
34182048:	2300      	movs	r3, #0
3418204a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    Cmd.DataLength = DataSize;
3418204c:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
34182050:	663b      	str	r3, [r7, #96]	@ 0x60
    Cmd.DummyCycles = (Cmd.InstructionMode == HAL_XSPI_INSTRUCTION_8_LINES) ? 4 : Cmd.DummyCycles;
34182052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34182054:	2b04      	cmp	r3, #4
34182056:	d001      	beq.n	3418205c <NORFlash_XSPI_WaitStatusRegister+0x76>
34182058:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
3418205a:	e000      	b.n	3418205e <NORFlash_XSPI_WaitStatusRegister+0x78>
3418205c:	2304      	movs	r3, #4
3418205e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_XSPI_Command(XSPIObject->XSPIHandle, &Cmd, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34182060:	68fb      	ldr	r3, [r7, #12]
34182062:	681b      	ldr	r3, [r3, #0]
34182064:	f107 0124 	add.w	r1, r7, #36	@ 0x24
34182068:	f241 3288 	movw	r2, #5000	@ 0x1388
3418206c:	4618      	mov	r0, r3
3418206e:	f00a fcd3 	bl	3418ca18 <HAL_XSPI_Command>
34182072:	4603      	mov	r3, r0
34182074:	2b00      	cmp	r3, #0
34182076:	d117      	bne.n	341820a8 <NORFlash_XSPI_WaitStatusRegister+0xc2>
    {
        goto Error;
    }

    Cfg.MatchValue = MatchValue;
34182078:	893b      	ldrh	r3, [r7, #8]
3418207a:	613b      	str	r3, [r7, #16]
    Cfg.MatchMask = MatchMask;
3418207c:	88fb      	ldrh	r3, [r7, #6]
3418207e:	617b      	str	r3, [r7, #20]
    Cfg.MatchMode = HAL_XSPI_MATCH_MODE_AND;
34182080:	2300      	movs	r3, #0
34182082:	61bb      	str	r3, [r7, #24]
    Cfg.AutomaticStop = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
34182084:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
34182088:	61fb      	str	r3, [r7, #28]
    Cfg.IntervalTime = 0x10;
3418208a:	2310      	movs	r3, #16
3418208c:	623b      	str	r3, [r7, #32]
    if (HAL_XSPI_AutoPolling(XSPIObject->XSPIHandle, &Cfg, Timeout) != HAL_OK)
3418208e:	68fb      	ldr	r3, [r7, #12]
34182090:	681b      	ldr	r3, [r3, #0]
34182092:	f107 0110 	add.w	r1, r7, #16
34182096:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
34182098:	4618      	mov	r0, r3
3418209a:	f00a ff13 	bl	3418cec4 <HAL_XSPI_AutoPolling>
3418209e:	4603      	mov	r3, r0
341820a0:	2b00      	cmp	r3, #0
341820a2:	d103      	bne.n	341820ac <NORFlash_XSPI_WaitStatusRegister+0xc6>
    {
        goto Error;
    }

    return NORFlash_XSPI_OK;
341820a4:	2300      	movs	r3, #0
341820a6:	e008      	b.n	341820ba <NORFlash_XSPI_WaitStatusRegister+0xd4>
        goto Error;
341820a8:	bf00      	nop
341820aa:	e000      	b.n	341820ae <NORFlash_XSPI_WaitStatusRegister+0xc8>
        goto Error;
341820ac:	bf00      	nop

Error:
    HAL_XSPI_Abort(XSPIObject->XSPIHandle);
341820ae:	68fb      	ldr	r3, [r7, #12]
341820b0:	681b      	ldr	r3, [r3, #0]
341820b2:	4618      	mov	r0, r3
341820b4:	f00a fffc 	bl	3418d0b0 <HAL_XSPI_Abort>
    return NORFlash_XSPI_ERROR;
341820b8:	2301      	movs	r3, #1
}
341820ba:	4618      	mov	r0, r3
341820bc:	3770      	adds	r7, #112	@ 0x70
341820be:	46bd      	mov	sp, r7
341820c0:	bd80      	pop	{r7, pc}
	...

341820c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
341820c4:	b480      	push	{r7}
341820c6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#else
  SCB->VTOR = INTVECT_START;
341820c8:	4b6a      	ldr	r3, [pc, #424]	@ (34182274 <SystemInit+0x1b0>)
341820ca:	4a6b      	ldr	r2, [pc, #428]	@ (34182278 <SystemInit+0x1b4>)
341820cc:	609a      	str	r2, [r3, #8]
#endif  /* USER_VECT_TAB_ADDRESS */

  /* RNG reset */
  RCC->AHB3RSTSR = RCC_AHB3RSTSR_RNGRSTS;
341820ce:	4b6b      	ldr	r3, [pc, #428]	@ (3418227c <SystemInit+0x1b8>)
341820d0:	2201      	movs	r2, #1
341820d2:	f8c3 2a18 	str.w	r2, [r3, #2584]	@ 0xa18
  RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
341820d6:	4b69      	ldr	r3, [pc, #420]	@ (3418227c <SystemInit+0x1b8>)
341820d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341820dc:	461a      	mov	r2, r3
341820de:	2301      	movs	r3, #1
341820e0:	f8c2 3218 	str.w	r3, [r2, #536]	@ 0x218
  /* Deactivate RNG clock */
  RCC->AHB3ENCR = RCC_AHB3ENCR_RNGENC;
341820e4:	4b65      	ldr	r3, [pc, #404]	@ (3418227c <SystemInit+0x1b8>)
341820e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341820ea:	461a      	mov	r2, r3
341820ec:	2301      	movs	r3, #1
341820ee:	f8c2 3258 	str.w	r3, [r2, #600]	@ 0x258

  /* Clear SAU regions */
  SAU->RNR = 0;
341820f2:	4b63      	ldr	r3, [pc, #396]	@ (34182280 <SystemInit+0x1bc>)
341820f4:	2200      	movs	r2, #0
341820f6:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
341820f8:	4b61      	ldr	r3, [pc, #388]	@ (34182280 <SystemInit+0x1bc>)
341820fa:	2200      	movs	r2, #0
341820fc:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
341820fe:	4b60      	ldr	r3, [pc, #384]	@ (34182280 <SystemInit+0x1bc>)
34182100:	2200      	movs	r2, #0
34182102:	611a      	str	r2, [r3, #16]
  SAU->RNR = 1;
34182104:	4b5e      	ldr	r3, [pc, #376]	@ (34182280 <SystemInit+0x1bc>)
34182106:	2201      	movs	r2, #1
34182108:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
3418210a:	4b5d      	ldr	r3, [pc, #372]	@ (34182280 <SystemInit+0x1bc>)
3418210c:	2200      	movs	r2, #0
3418210e:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34182110:	4b5b      	ldr	r3, [pc, #364]	@ (34182280 <SystemInit+0x1bc>)
34182112:	2200      	movs	r2, #0
34182114:	611a      	str	r2, [r3, #16]
  SAU->RNR = 2;
34182116:	4b5a      	ldr	r3, [pc, #360]	@ (34182280 <SystemInit+0x1bc>)
34182118:	2202      	movs	r2, #2
3418211a:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
3418211c:	4b58      	ldr	r3, [pc, #352]	@ (34182280 <SystemInit+0x1bc>)
3418211e:	2200      	movs	r2, #0
34182120:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34182122:	4b57      	ldr	r3, [pc, #348]	@ (34182280 <SystemInit+0x1bc>)
34182124:	2200      	movs	r2, #0
34182126:	611a      	str	r2, [r3, #16]
  SAU->RNR = 3;
34182128:	4b55      	ldr	r3, [pc, #340]	@ (34182280 <SystemInit+0x1bc>)
3418212a:	2203      	movs	r2, #3
3418212c:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
3418212e:	4b54      	ldr	r3, [pc, #336]	@ (34182280 <SystemInit+0x1bc>)
34182130:	2200      	movs	r2, #0
34182132:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34182134:	4b52      	ldr	r3, [pc, #328]	@ (34182280 <SystemInit+0x1bc>)
34182136:	2200      	movs	r2, #0
34182138:	611a      	str	r2, [r3, #16]
  SAU->RNR = 4;
3418213a:	4b51      	ldr	r3, [pc, #324]	@ (34182280 <SystemInit+0x1bc>)
3418213c:	2204      	movs	r2, #4
3418213e:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34182140:	4b4f      	ldr	r3, [pc, #316]	@ (34182280 <SystemInit+0x1bc>)
34182142:	2200      	movs	r2, #0
34182144:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34182146:	4b4e      	ldr	r3, [pc, #312]	@ (34182280 <SystemInit+0x1bc>)
34182148:	2200      	movs	r2, #0
3418214a:	611a      	str	r2, [r3, #16]
  SAU->RNR = 5;
3418214c:	4b4c      	ldr	r3, [pc, #304]	@ (34182280 <SystemInit+0x1bc>)
3418214e:	2205      	movs	r2, #5
34182150:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34182152:	4b4b      	ldr	r3, [pc, #300]	@ (34182280 <SystemInit+0x1bc>)
34182154:	2200      	movs	r2, #0
34182156:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34182158:	4b49      	ldr	r3, [pc, #292]	@ (34182280 <SystemInit+0x1bc>)
3418215a:	2200      	movs	r2, #0
3418215c:	611a      	str	r2, [r3, #16]
  SAU->RNR = 6;
3418215e:	4b48      	ldr	r3, [pc, #288]	@ (34182280 <SystemInit+0x1bc>)
34182160:	2206      	movs	r2, #6
34182162:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34182164:	4b46      	ldr	r3, [pc, #280]	@ (34182280 <SystemInit+0x1bc>)
34182166:	2200      	movs	r2, #0
34182168:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
3418216a:	4b45      	ldr	r3, [pc, #276]	@ (34182280 <SystemInit+0x1bc>)
3418216c:	2200      	movs	r2, #0
3418216e:	611a      	str	r2, [r3, #16]
  SAU->RNR = 7;
34182170:	4b43      	ldr	r3, [pc, #268]	@ (34182280 <SystemInit+0x1bc>)
34182172:	2207      	movs	r2, #7
34182174:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34182176:	4b42      	ldr	r3, [pc, #264]	@ (34182280 <SystemInit+0x1bc>)
34182178:	2200      	movs	r2, #0
3418217a:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
3418217c:	4b40      	ldr	r3, [pc, #256]	@ (34182280 <SystemInit+0x1bc>)
3418217e:	2200      	movs	r2, #0
34182180:	611a      	str	r2, [r3, #16]

  /* System configuration setup */
  RCC->APB4ENSR2 = RCC_APB4ENSR2_SYSCFGENS;
34182182:	4b3e      	ldr	r3, [pc, #248]	@ (3418227c <SystemInit+0x1b8>)
34182184:	2201      	movs	r2, #1
34182186:	f8c3 2a78 	str.w	r2, [r3, #2680]	@ 0xa78
  /* Delay after an RCC peripheral clock enabling */
  (void)RCC->APB4ENR2;
3418218a:	4b3c      	ldr	r3, [pc, #240]	@ (3418227c <SystemInit+0x1b8>)
3418218c:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278

  /* Set default Vector Table location after system reset or return from Standby */
  SYSCFG->INITSVTORCR = SCB->VTOR;
34182190:	4b38      	ldr	r3, [pc, #224]	@ (34182274 <SystemInit+0x1b0>)
34182192:	4a3c      	ldr	r2, [pc, #240]	@ (34182284 <SystemInit+0x1c0>)
34182194:	689b      	ldr	r3, [r3, #8]
34182196:	6113      	str	r3, [r2, #16]

  /* Enable VDDADC CLAMP */
  PWR->SVMCR3 |= PWR_SVMCR3_ASV;
34182198:	4b3b      	ldr	r3, [pc, #236]	@ (34182288 <SystemInit+0x1c4>)
3418219a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3418219c:	4a3a      	ldr	r2, [pc, #232]	@ (34182288 <SystemInit+0x1c4>)
3418219e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
341821a2:	63d3      	str	r3, [r2, #60]	@ 0x3c
  PWR->SVMCR3 |= PWR_SVMCR3_AVMEN;
341821a4:	4b38      	ldr	r3, [pc, #224]	@ (34182288 <SystemInit+0x1c4>)
341821a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341821a8:	4a37      	ldr	r2, [pc, #220]	@ (34182288 <SystemInit+0x1c4>)
341821aa:	f043 0310 	orr.w	r3, r3, #16
341821ae:	63d3      	str	r3, [r2, #60]	@ 0x3c
  /* read back the register to make sure that the transaction has taken place */
  (void) PWR->SVMCR3;
341821b0:	4b35      	ldr	r3, [pc, #212]	@ (34182288 <SystemInit+0x1c4>)
341821b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  /* enable VREF */
  RCC->APB4ENR1 |= RCC_APB4ENR1_VREFBUFEN;
341821b4:	4b31      	ldr	r3, [pc, #196]	@ (3418227c <SystemInit+0x1b8>)
341821b6:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
341821ba:	4a30      	ldr	r2, [pc, #192]	@ (3418227c <SystemInit+0x1b8>)
341821bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
341821c0:	f8c2 3274 	str.w	r3, [r2, #628]	@ 0x274

  /* RCC Fix to lower power consumption */
  RCC->APB4ENR2 |= 0x00000010UL;
341821c4:	4b2d      	ldr	r3, [pc, #180]	@ (3418227c <SystemInit+0x1b8>)
341821c6:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
341821ca:	4a2c      	ldr	r2, [pc, #176]	@ (3418227c <SystemInit+0x1b8>)
341821cc:	f043 0310 	orr.w	r3, r3, #16
341821d0:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  (void) RCC->APB4ENR2;
341821d4:	4b29      	ldr	r3, [pc, #164]	@ (3418227c <SystemInit+0x1b8>)
341821d6:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
  RCC->APB4ENR2 &= ~(0x00000010UL);
341821da:	4b28      	ldr	r3, [pc, #160]	@ (3418227c <SystemInit+0x1b8>)
341821dc:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
341821e0:	4a26      	ldr	r2, [pc, #152]	@ (3418227c <SystemInit+0x1b8>)
341821e2:	f023 0310 	bic.w	r3, r3, #16
341821e6:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278

  /* XSPI2 & XSPIM reset                                  */
  RCC->AHB5RSTSR = RCC_AHB5RSTSR_XSPIMRSTS | RCC_AHB5RSTSR_XSPI2RSTS;
341821ea:	4b24      	ldr	r3, [pc, #144]	@ (3418227c <SystemInit+0x1b8>)
341821ec:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
341821f0:	f8c3 2a20 	str.w	r2, [r3, #2592]	@ 0xa20
  RCC->AHB5RSTCR = RCC_AHB5RSTCR_XSPIMRSTC | RCC_AHB5RSTCR_XSPI2RSTC;
341821f4:	4b21      	ldr	r3, [pc, #132]	@ (3418227c <SystemInit+0x1b8>)
341821f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341821fa:	461a      	mov	r2, r3
341821fc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
34182200:	f8c2 3220 	str.w	r3, [r2, #544]	@ 0x220

  /* TIM2 reset */
  RCC->APB1RSTSR1 = RCC_APB1RSTSR1_TIM2RSTS;
34182204:	4b1d      	ldr	r3, [pc, #116]	@ (3418227c <SystemInit+0x1b8>)
34182206:	2201      	movs	r2, #1
34182208:	f8c3 2a24 	str.w	r2, [r3, #2596]	@ 0xa24
  RCC->APB1RSTCR1 = RCC_APB1RSTCR1_TIM2RSTC;
3418220c:	4b1b      	ldr	r3, [pc, #108]	@ (3418227c <SystemInit+0x1b8>)
3418220e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34182212:	461a      	mov	r2, r3
34182214:	2301      	movs	r3, #1
34182216:	f8c2 3224 	str.w	r3, [r2, #548]	@ 0x224
  /* Deactivate TIM2 clock */
  RCC->APB1ENCR1 = RCC_APB1ENCR1_TIM2ENC;
3418221a:	4b18      	ldr	r3, [pc, #96]	@ (3418227c <SystemInit+0x1b8>)
3418221c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34182220:	461a      	mov	r2, r3
34182222:	2301      	movs	r3, #1
34182224:	f8c2 3264 	str.w	r3, [r2, #612]	@ 0x264

  /* Deactivate GPIOG clock */
  RCC->AHB4ENCR = RCC_AHB4ENCR_GPIOGENC;
34182228:	4b14      	ldr	r3, [pc, #80]	@ (3418227c <SystemInit+0x1b8>)
3418222a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3418222e:	461a      	mov	r2, r3
34182230:	2340      	movs	r3, #64	@ 0x40
34182232:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c

  /* Read back the value to make sure it is written before deactivating SYSCFG */
  (void) SYSCFG->INITSVTORCR;
34182236:	4b13      	ldr	r3, [pc, #76]	@ (34182284 <SystemInit+0x1c0>)
34182238:	691b      	ldr	r3, [r3, #16]
  /* Deactivate SYSCFG clock */
  RCC->APB4ENCR2 = RCC_APB4ENCR2_SYSCFGENC;
3418223a:	4b10      	ldr	r3, [pc, #64]	@ (3418227c <SystemInit+0x1b8>)
3418223c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34182240:	461a      	mov	r2, r3
34182242:	2301      	movs	r3, #1
34182244:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  TZ_SAU_Setup();
#endif /* USER_TZ_SAU_SETUP */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34182248:	4b0a      	ldr	r3, [pc, #40]	@ (34182274 <SystemInit+0x1b0>)
3418224a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418224e:	4a09      	ldr	r2, [pc, #36]	@ (34182274 <SystemInit+0x1b0>)
34182250:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34182254:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34182258:	4b0c      	ldr	r3, [pc, #48]	@ (3418228c <SystemInit+0x1c8>)
3418225a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418225e:	4a0b      	ldr	r2, [pc, #44]	@ (3418228c <SystemInit+0x1c8>)
34182260:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34182264:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* __FPU_PRESENT && __FPU_USED */

}
34182268:	bf00      	nop
3418226a:	46bd      	mov	sp, r7
3418226c:	f85d 7b04 	ldr.w	r7, [sp], #4
34182270:	4770      	bx	lr
34182272:	bf00      	nop
34182274:	e000ed00 	.word	0xe000ed00
34182278:	34180400 	.word	0x34180400
3418227c:	56028000 	.word	0x56028000
34182280:	e000edd0 	.word	0xe000edd0
34182284:	56008000 	.word	0x56008000
34182288:	56024800 	.word	0x56024800
3418228c:	e002ed00 	.word	0xe002ed00

34182290 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
34182290:	b480      	push	{r7}
34182292:	b08d      	sub	sp, #52	@ 0x34
34182294:	af00      	add	r7, sp, #0
  uint32_t sysclk = 0;
34182296:	2300      	movs	r3, #0
34182298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllm = 0;
3418229a:	2300      	movs	r3, #0
3418229c:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t plln = 0;
3418229e:	2300      	movs	r3, #0
341822a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllfracn = 0;
341822a2:	2300      	movs	r3, #0
341822a4:	623b      	str	r3, [r7, #32]
  uint32_t pllp1 = 0;
341822a6:	2300      	movs	r3, #0
341822a8:	61fb      	str	r3, [r7, #28]
  uint32_t pllp2 = 0;
341822aa:	2300      	movs	r3, #0
341822ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllcfgr, pllsource, pllbypass, ic_divider;
  float_t pllvco;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
341822ae:	4b9b      	ldr	r3, [pc, #620]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
341822b0:	6a1b      	ldr	r3, [r3, #32]
341822b2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
341822b6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
341822ba:	d029      	beq.n	34182310 <SystemCoreClockUpdate+0x80>
341822bc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
341822c0:	f200 8180 	bhi.w	341825c4 <SystemCoreClockUpdate+0x334>
341822c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341822c8:	d01f      	beq.n	3418230a <SystemCoreClockUpdate+0x7a>
341822ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341822ce:	f200 8179 	bhi.w	341825c4 <SystemCoreClockUpdate+0x334>
341822d2:	2b00      	cmp	r3, #0
341822d4:	d003      	beq.n	341822de <SystemCoreClockUpdate+0x4e>
341822d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
341822da:	d00a      	beq.n	341822f2 <SystemCoreClockUpdate+0x62>
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
    sysclk = sysclk / ic_divider;
    break;
  default:
    /* Nothing to do, should not occur */
    break;
341822dc:	e172      	b.n	341825c4 <SystemCoreClockUpdate+0x334>
    sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
341822de:	4b8f      	ldr	r3, [pc, #572]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
341822e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
341822e2:	09db      	lsrs	r3, r3, #7
341822e4:	f003 0303 	and.w	r3, r3, #3
341822e8:	4a8d      	ldr	r2, [pc, #564]	@ (34182520 <SystemCoreClockUpdate+0x290>)
341822ea:	fa22 f303 	lsr.w	r3, r2, r3
341822ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
341822f0:	e169      	b.n	341825c6 <SystemCoreClockUpdate+0x336>
    if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
341822f2:	4b8a      	ldr	r3, [pc, #552]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
341822f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341822f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341822fa:	2b00      	cmp	r3, #0
341822fc:	d102      	bne.n	34182304 <SystemCoreClockUpdate+0x74>
      sysclk = MSI_VALUE;
341822fe:	4b89      	ldr	r3, [pc, #548]	@ (34182524 <SystemCoreClockUpdate+0x294>)
34182300:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34182302:	e160      	b.n	341825c6 <SystemCoreClockUpdate+0x336>
      sysclk = 16000000UL;
34182304:	4b88      	ldr	r3, [pc, #544]	@ (34182528 <SystemCoreClockUpdate+0x298>)
34182306:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34182308:	e15d      	b.n	341825c6 <SystemCoreClockUpdate+0x336>
    sysclk = HSE_VALUE;
3418230a:	4b88      	ldr	r3, [pc, #544]	@ (3418252c <SystemCoreClockUpdate+0x29c>)
3418230c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
3418230e:	e15a      	b.n	341825c6 <SystemCoreClockUpdate+0x336>
    switch (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL))
34182310:	4b82      	ldr	r3, [pc, #520]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
34182312:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34182316:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
3418231a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418231e:	d066      	beq.n	341823ee <SystemCoreClockUpdate+0x15e>
34182320:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182324:	f200 8091 	bhi.w	3418244a <SystemCoreClockUpdate+0x1ba>
34182328:	2b00      	cmp	r3, #0
3418232a:	d003      	beq.n	34182334 <SystemCoreClockUpdate+0xa4>
3418232c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34182330:	d02f      	beq.n	34182392 <SystemCoreClockUpdate+0x102>
34182332:	e08a      	b.n	3418244a <SystemCoreClockUpdate+0x1ba>
      pllcfgr = READ_REG(RCC->PLL1CFGR1);
34182334:	4b79      	ldr	r3, [pc, #484]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
34182336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418233a:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
3418233c:	68fb      	ldr	r3, [r7, #12]
3418233e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34182342:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP;
34182344:	68fb      	ldr	r3, [r7, #12]
34182346:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418234a:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
3418234c:	693b      	ldr	r3, [r7, #16]
3418234e:	2b00      	cmp	r3, #0
34182350:	f040 80a9 	bne.w	341824a6 <SystemCoreClockUpdate+0x216>
        pllm = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVM) >>  RCC_PLL1CFGR1_PLL1DIVM_Pos;
34182354:	68fb      	ldr	r3, [r7, #12]
34182356:	0d1b      	lsrs	r3, r3, #20
34182358:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
3418235c:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
3418235e:	68fb      	ldr	r3, [r7, #12]
34182360:	0a1b      	lsrs	r3, r3, #8
34182362:	f3c3 030b 	ubfx	r3, r3, #0, #12
34182366:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos;
34182368:	4b6c      	ldr	r3, [pc, #432]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
3418236a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3418236e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34182372:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL1CFGR3);
34182374:	4b69      	ldr	r3, [pc, #420]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
34182376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418237a:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV1) >>  RCC_PLL1CFGR3_PLL1PDIV1_Pos;
3418237c:	68fb      	ldr	r3, [r7, #12]
3418237e:	0edb      	lsrs	r3, r3, #27
34182380:	f003 0307 	and.w	r3, r3, #7
34182384:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV2) >>  RCC_PLL1CFGR3_PLL1PDIV2_Pos;
34182386:	68fb      	ldr	r3, [r7, #12]
34182388:	0e1b      	lsrs	r3, r3, #24
3418238a:	f003 0307 	and.w	r3, r3, #7
3418238e:	61bb      	str	r3, [r7, #24]
      break;
34182390:	e089      	b.n	341824a6 <SystemCoreClockUpdate+0x216>
      pllcfgr = READ_REG(RCC->PLL2CFGR1);
34182392:	4b62      	ldr	r3, [pc, #392]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
34182394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34182398:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
3418239a:	68fb      	ldr	r3, [r7, #12]
3418239c:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
341823a0:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL2CFGR1_PLL2BYP;
341823a2:	68fb      	ldr	r3, [r7, #12]
341823a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
341823a8:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
341823aa:	693b      	ldr	r3, [r7, #16]
341823ac:	2b00      	cmp	r3, #0
341823ae:	d17c      	bne.n	341824aa <SystemCoreClockUpdate+0x21a>
        pllm = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVM) >>  RCC_PLL2CFGR1_PLL2DIVM_Pos;
341823b0:	68fb      	ldr	r3, [r7, #12]
341823b2:	0d1b      	lsrs	r3, r3, #20
341823b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
341823b8:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
341823ba:	68fb      	ldr	r3, [r7, #12]
341823bc:	0a1b      	lsrs	r3, r3, #8
341823be:	f3c3 030b 	ubfx	r3, r3, #0, #12
341823c2:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos;
341823c4:	4b55      	ldr	r3, [pc, #340]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
341823c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
341823ca:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
341823ce:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL2CFGR3);
341823d0:	4b52      	ldr	r3, [pc, #328]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
341823d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
341823d6:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
341823d8:	68fb      	ldr	r3, [r7, #12]
341823da:	0edb      	lsrs	r3, r3, #27
341823dc:	f003 0307 	and.w	r3, r3, #7
341823e0:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV2) >>  RCC_PLL2CFGR3_PLL2PDIV2_Pos;
341823e2:	68fb      	ldr	r3, [r7, #12]
341823e4:	0e1b      	lsrs	r3, r3, #24
341823e6:	f003 0307 	and.w	r3, r3, #7
341823ea:	61bb      	str	r3, [r7, #24]
      break;
341823ec:	e05d      	b.n	341824aa <SystemCoreClockUpdate+0x21a>
      pllcfgr = READ_REG(RCC->PLL3CFGR1);
341823ee:	4b4b      	ldr	r3, [pc, #300]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
341823f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
341823f4:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
341823f6:	68fb      	ldr	r3, [r7, #12]
341823f8:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
341823fc:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL3CFGR1_PLL3BYP;
341823fe:	68fb      	ldr	r3, [r7, #12]
34182400:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34182404:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34182406:	693b      	ldr	r3, [r7, #16]
34182408:	2b00      	cmp	r3, #0
3418240a:	d150      	bne.n	341824ae <SystemCoreClockUpdate+0x21e>
        pllm = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVM) >>  RCC_PLL3CFGR1_PLL3DIVM_Pos;
3418240c:	68fb      	ldr	r3, [r7, #12]
3418240e:	0d1b      	lsrs	r3, r3, #20
34182410:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34182414:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
34182416:	68fb      	ldr	r3, [r7, #12]
34182418:	0a1b      	lsrs	r3, r3, #8
3418241a:	f3c3 030b 	ubfx	r3, r3, #0, #12
3418241e:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos;
34182420:	4b3e      	ldr	r3, [pc, #248]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
34182422:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34182426:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
3418242a:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL3CFGR3);
3418242c:	4b3b      	ldr	r3, [pc, #236]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
3418242e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34182432:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
34182434:	68fb      	ldr	r3, [r7, #12]
34182436:	0edb      	lsrs	r3, r3, #27
34182438:	f003 0307 	and.w	r3, r3, #7
3418243c:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV2) >>  RCC_PLL3CFGR3_PLL3PDIV2_Pos;
3418243e:	68fb      	ldr	r3, [r7, #12]
34182440:	0e1b      	lsrs	r3, r3, #24
34182442:	f003 0307 	and.w	r3, r3, #7
34182446:	61bb      	str	r3, [r7, #24]
      break;
34182448:	e031      	b.n	341824ae <SystemCoreClockUpdate+0x21e>
      pllcfgr = READ_REG(RCC->PLL4CFGR1);
3418244a:	4b34      	ldr	r3, [pc, #208]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
3418244c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34182450:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
34182452:	68fb      	ldr	r3, [r7, #12]
34182454:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34182458:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL4CFGR1_PLL4BYP;
3418245a:	68fb      	ldr	r3, [r7, #12]
3418245c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34182460:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34182462:	693b      	ldr	r3, [r7, #16]
34182464:	2b00      	cmp	r3, #0
34182466:	d124      	bne.n	341824b2 <SystemCoreClockUpdate+0x222>
        pllm = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVM) >>  RCC_PLL4CFGR1_PLL4DIVM_Pos;
34182468:	68fb      	ldr	r3, [r7, #12]
3418246a:	0d1b      	lsrs	r3, r3, #20
3418246c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34182470:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
34182472:	68fb      	ldr	r3, [r7, #12]
34182474:	0a1b      	lsrs	r3, r3, #8
34182476:	f3c3 030b 	ubfx	r3, r3, #0, #12
3418247a:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos;
3418247c:	4b27      	ldr	r3, [pc, #156]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
3418247e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34182482:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34182486:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL4CFGR3);
34182488:	4b24      	ldr	r3, [pc, #144]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
3418248a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3418248e:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
34182490:	68fb      	ldr	r3, [r7, #12]
34182492:	0edb      	lsrs	r3, r3, #27
34182494:	f003 0307 	and.w	r3, r3, #7
34182498:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
3418249a:	68fb      	ldr	r3, [r7, #12]
3418249c:	0e1b      	lsrs	r3, r3, #24
3418249e:	f003 0307 	and.w	r3, r3, #7
341824a2:	61bb      	str	r3, [r7, #24]
      break;
341824a4:	e005      	b.n	341824b2 <SystemCoreClockUpdate+0x222>
      break;
341824a6:	bf00      	nop
341824a8:	e004      	b.n	341824b4 <SystemCoreClockUpdate+0x224>
      break;
341824aa:	bf00      	nop
341824ac:	e002      	b.n	341824b4 <SystemCoreClockUpdate+0x224>
      break;
341824ae:	bf00      	nop
341824b0:	e000      	b.n	341824b4 <SystemCoreClockUpdate+0x224>
      break;
341824b2:	bf00      	nop
    switch (pllsource)
341824b4:	697b      	ldr	r3, [r7, #20]
341824b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341824ba:	d02c      	beq.n	34182516 <SystemCoreClockUpdate+0x286>
341824bc:	697b      	ldr	r3, [r7, #20]
341824be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341824c2:	d839      	bhi.n	34182538 <SystemCoreClockUpdate+0x2a8>
341824c4:	697b      	ldr	r3, [r7, #20]
341824c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341824ca:	d021      	beq.n	34182510 <SystemCoreClockUpdate+0x280>
341824cc:	697b      	ldr	r3, [r7, #20]
341824ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341824d2:	d831      	bhi.n	34182538 <SystemCoreClockUpdate+0x2a8>
341824d4:	697b      	ldr	r3, [r7, #20]
341824d6:	2b00      	cmp	r3, #0
341824d8:	d004      	beq.n	341824e4 <SystemCoreClockUpdate+0x254>
341824da:	697b      	ldr	r3, [r7, #20]
341824dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341824e0:	d00a      	beq.n	341824f8 <SystemCoreClockUpdate+0x268>
      break;
341824e2:	e029      	b.n	34182538 <SystemCoreClockUpdate+0x2a8>
      sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
341824e4:	4b0d      	ldr	r3, [pc, #52]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
341824e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
341824e8:	09db      	lsrs	r3, r3, #7
341824ea:	f003 0303 	and.w	r3, r3, #3
341824ee:	4a0c      	ldr	r2, [pc, #48]	@ (34182520 <SystemCoreClockUpdate+0x290>)
341824f0:	fa22 f303 	lsr.w	r3, r2, r3
341824f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
341824f6:	e020      	b.n	3418253a <SystemCoreClockUpdate+0x2aa>
      if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
341824f8:	4b08      	ldr	r3, [pc, #32]	@ (3418251c <SystemCoreClockUpdate+0x28c>)
341824fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341824fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34182500:	2b00      	cmp	r3, #0
34182502:	d102      	bne.n	3418250a <SystemCoreClockUpdate+0x27a>
        sysclk = MSI_VALUE;
34182504:	4b07      	ldr	r3, [pc, #28]	@ (34182524 <SystemCoreClockUpdate+0x294>)
34182506:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34182508:	e017      	b.n	3418253a <SystemCoreClockUpdate+0x2aa>
        sysclk = 16000000UL;
3418250a:	4b07      	ldr	r3, [pc, #28]	@ (34182528 <SystemCoreClockUpdate+0x298>)
3418250c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
3418250e:	e014      	b.n	3418253a <SystemCoreClockUpdate+0x2aa>
      sysclk = HSE_VALUE;
34182510:	4b06      	ldr	r3, [pc, #24]	@ (3418252c <SystemCoreClockUpdate+0x29c>)
34182512:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34182514:	e011      	b.n	3418253a <SystemCoreClockUpdate+0x2aa>
      sysclk = EXTERNAL_I2S_CLOCK_VALUE;
34182516:	4b06      	ldr	r3, [pc, #24]	@ (34182530 <SystemCoreClockUpdate+0x2a0>)
34182518:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
3418251a:	e00e      	b.n	3418253a <SystemCoreClockUpdate+0x2aa>
3418251c:	56028000 	.word	0x56028000
34182520:	03d09000 	.word	0x03d09000
34182524:	003d0900 	.word	0x003d0900
34182528:	00f42400 	.word	0x00f42400
3418252c:	02dc6c00 	.word	0x02dc6c00
34182530:	00bb8000 	.word	0x00bb8000
34182534:	4b800000 	.word	0x4b800000
      break;
34182538:	bf00      	nop
    if (pllbypass == 0U)
3418253a:	693b      	ldr	r3, [r7, #16]
3418253c:	2b00      	cmp	r3, #0
3418253e:	d134      	bne.n	341825aa <SystemCoreClockUpdate+0x31a>
      pllvco = ((float_t)sysclk * ((float_t)plln + ((float_t)pllfracn/(float_t)0x1000000UL))) / (float_t)pllm;
34182540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34182542:	ee07 3a90 	vmov	s15, r3
34182546:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3418254a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418254c:	ee07 3a90 	vmov	s15, r3
34182550:	eef8 6a67 	vcvt.f32.u32	s13, s15
34182554:	6a3b      	ldr	r3, [r7, #32]
34182556:	ee07 3a90 	vmov	s15, r3
3418255a:	eeb8 6a67 	vcvt.f32.u32	s12, s15
3418255e:	ed5f 5a0b 	vldr	s11, [pc, #-44]	@ 34182534 <SystemCoreClockUpdate+0x2a4>
34182562:	eec6 7a25 	vdiv.f32	s15, s12, s11
34182566:	ee76 7aa7 	vadd.f32	s15, s13, s15
3418256a:	ee67 6a27 	vmul.f32	s13, s14, s15
3418256e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34182570:	ee07 3a90 	vmov	s15, r3
34182574:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34182578:	eec6 7a87 	vdiv.f32	s15, s13, s14
3418257c:	edc7 7a02 	vstr	s15, [r7, #8]
      sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
34182580:	69fb      	ldr	r3, [r7, #28]
34182582:	ee07 3a90 	vmov	s15, r3
34182586:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3418258a:	69bb      	ldr	r3, [r7, #24]
3418258c:	ee07 3a90 	vmov	s15, r3
34182590:	eef8 7a67 	vcvt.f32.u32	s15, s15
34182594:	ee27 7a27 	vmul.f32	s14, s14, s15
34182598:	edd7 6a02 	vldr	s13, [r7, #8]
3418259c:	eec6 7a87 	vdiv.f32	s15, s13, s14
341825a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
341825a4:	ee17 3a90 	vmov	r3, s15
341825a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
341825aa:	4b0b      	ldr	r3, [pc, #44]	@ (341825d8 <SystemCoreClockUpdate+0x348>)
341825ac:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
341825b0:	0c1b      	lsrs	r3, r3, #16
341825b2:	b2db      	uxtb	r3, r3
341825b4:	3301      	adds	r3, #1
341825b6:	607b      	str	r3, [r7, #4]
    sysclk = sysclk / ic_divider;
341825b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
341825ba:	687b      	ldr	r3, [r7, #4]
341825bc:	fbb2 f3f3 	udiv	r3, r2, r3
341825c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
341825c2:	e000      	b.n	341825c6 <SystemCoreClockUpdate+0x336>
    break;
341825c4:	bf00      	nop
  }

  /* Return system clock frequency (CPU frequency) */
  SystemCoreClock = sysclk;
341825c6:	4a05      	ldr	r2, [pc, #20]	@ (341825dc <SystemCoreClockUpdate+0x34c>)
341825c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
341825ca:	6013      	str	r3, [r2, #0]
}
341825cc:	bf00      	nop
341825ce:	3734      	adds	r7, #52	@ 0x34
341825d0:	46bd      	mov	sp, r7
341825d2:	f85d 7b04 	ldr.w	r7, [sp], #4
341825d6:	4770      	bx	lr
341825d8:	56028000 	.word	0x56028000
341825dc:	341c0000 	.word	0x341c0000

341825e0 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
341825e0:	ed6d cf81 	vstr	FPCXTNS, [sp, #-4]!
341825e4:	b588      	push	{r3, r7, lr}
341825e6:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
341825e8:	f7ff fe52 	bl	34182290 <SystemCoreClockUpdate>

  return SystemCoreClock;
341825ec:	4b06      	ldr	r3, [pc, #24]	@ (34182608 <__acle_se_SECURE_SystemCoreClockUpdate+0x28>)
341825ee:	681b      	ldr	r3, [r3, #0]
}
341825f0:	4618      	mov	r0, r3
341825f2:	46bd      	mov	sp, r7
341825f4:	e8bd 4088 	ldmia.w	sp!, {r3, r7, lr}
341825f8:	ec9f 0a10 	vscclrm	{s0-s15, VPR}
341825fc:	e89f 900e 	clrm	{r1, r2, r3, ip, APSR}
34182600:	ecfd cf81 	vldr	FPCXTNS, [sp], #4
34182604:	4774      	bxns	lr
34182606:	bf00      	nop
34182608:	341c0000 	.word	0x341c0000

3418260c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
3418260c:	b580      	push	{r7, lr}
3418260e:	af00      	add	r7, sp, #0
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
34182610:	2003      	movs	r0, #3
34182612:	f000 f94b 	bl	341828ac <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency in SystemCoreClock global variable */
  SystemCoreClockUpdate();
34182616:	f7ff fe3b 	bl	34182290 <SystemCoreClockUpdate>

  /* Initialize 1ms tick time base (default SysTick based on HSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
3418261a:	200f      	movs	r0, #15
3418261c:	f000 f80a 	bl	34182634 <HAL_InitTick>
34182620:	4603      	mov	r3, r0
34182622:	2b00      	cmp	r3, #0
34182624:	d001      	beq.n	3418262a <HAL_Init+0x1e>
  {
    return HAL_ERROR;
34182626:	2301      	movs	r3, #1
34182628:	e002      	b.n	34182630 <HAL_Init+0x24>
  }

  /* Init the low level hardware */
  HAL_MspInit();
3418262a:	f7fe fb41 	bl	34180cb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
3418262e:	2300      	movs	r3, #0
}
34182630:	4618      	mov	r0, r3
34182632:	bd80      	pop	{r7, pc}

34182634 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
34182634:	b580      	push	{r7, lr}
34182636:	b082      	sub	sp, #8
34182638:	af00      	add	r7, sp, #0
3418263a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
3418263c:	4b15      	ldr	r3, [pc, #84]	@ (34182694 <HAL_InitTick+0x60>)
3418263e:	781b      	ldrb	r3, [r3, #0]
34182640:	2b00      	cmp	r3, #0
34182642:	d101      	bne.n	34182648 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
34182644:	2301      	movs	r3, #1
34182646:	e021      	b.n	3418268c <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
34182648:	4b13      	ldr	r3, [pc, #76]	@ (34182698 <HAL_InitTick+0x64>)
3418264a:	681a      	ldr	r2, [r3, #0]
3418264c:	4b11      	ldr	r3, [pc, #68]	@ (34182694 <HAL_InitTick+0x60>)
3418264e:	781b      	ldrb	r3, [r3, #0]
34182650:	4619      	mov	r1, r3
34182652:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
34182656:	fbb3 f3f1 	udiv	r3, r3, r1
3418265a:	fbb2 f3f3 	udiv	r3, r2, r3
3418265e:	4618      	mov	r0, r3
34182660:	f000 f94c 	bl	341828fc <HAL_SYSTICK_Config>
34182664:	4603      	mov	r3, r0
34182666:	2b00      	cmp	r3, #0
34182668:	d001      	beq.n	3418266e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
3418266a:	2301      	movs	r3, #1
3418266c:	e00e      	b.n	3418268c <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
3418266e:	687b      	ldr	r3, [r7, #4]
34182670:	2b0f      	cmp	r3, #15
34182672:	d80a      	bhi.n	3418268a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
34182674:	2200      	movs	r2, #0
34182676:	6879      	ldr	r1, [r7, #4]
34182678:	f04f 30ff 	mov.w	r0, #4294967295
3418267c:	f000 f921 	bl	341828c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
34182680:	4a06      	ldr	r2, [pc, #24]	@ (3418269c <HAL_InitTick+0x68>)
34182682:	687b      	ldr	r3, [r7, #4]
34182684:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
34182686:	2300      	movs	r3, #0
34182688:	e000      	b.n	3418268c <HAL_InitTick+0x58>
    return HAL_ERROR;
3418268a:	2301      	movs	r3, #1
}
3418268c:	4618      	mov	r0, r3
3418268e:	3708      	adds	r7, #8
34182690:	46bd      	mov	sp, r7
34182692:	bd80      	pop	{r7, pc}
34182694:	341c0008 	.word	0x341c0008
34182698:	341c0000 	.word	0x341c0000
3418269c:	341c0004 	.word	0x341c0004

341826a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
341826a0:	b480      	push	{r7}
341826a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
341826a4:	4b06      	ldr	r3, [pc, #24]	@ (341826c0 <HAL_IncTick+0x20>)
341826a6:	781b      	ldrb	r3, [r3, #0]
341826a8:	461a      	mov	r2, r3
341826aa:	4b06      	ldr	r3, [pc, #24]	@ (341826c4 <HAL_IncTick+0x24>)
341826ac:	681b      	ldr	r3, [r3, #0]
341826ae:	4413      	add	r3, r2
341826b0:	4a04      	ldr	r2, [pc, #16]	@ (341826c4 <HAL_IncTick+0x24>)
341826b2:	6013      	str	r3, [r2, #0]
}
341826b4:	bf00      	nop
341826b6:	46bd      	mov	sp, r7
341826b8:	f85d 7b04 	ldr.w	r7, [sp], #4
341826bc:	4770      	bx	lr
341826be:	bf00      	nop
341826c0:	341c0008 	.word	0x341c0008
341826c4:	341c018c 	.word	0x341c018c

341826c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
341826c8:	b480      	push	{r7}
341826ca:	af00      	add	r7, sp, #0
  return uwTick;
341826cc:	4b03      	ldr	r3, [pc, #12]	@ (341826dc <HAL_GetTick+0x14>)
341826ce:	681b      	ldr	r3, [r3, #0]
}
341826d0:	4618      	mov	r0, r3
341826d2:	46bd      	mov	sp, r7
341826d4:	f85d 7b04 	ldr.w	r7, [sp], #4
341826d8:	4770      	bx	lr
341826da:	bf00      	nop
341826dc:	341c018c 	.word	0x341c018c

341826e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay Specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
341826e0:	b580      	push	{r7, lr}
341826e2:	b084      	sub	sp, #16
341826e4:	af00      	add	r7, sp, #0
341826e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
341826e8:	f7ff ffee 	bl	341826c8 <HAL_GetTick>
341826ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
341826ee:	687b      	ldr	r3, [r7, #4]
341826f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
341826f2:	68fb      	ldr	r3, [r7, #12]
341826f4:	f1b3 3fff 	cmp.w	r3, #4294967295
341826f8:	d005      	beq.n	34182706 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
341826fa:	4b0a      	ldr	r3, [pc, #40]	@ (34182724 <HAL_Delay+0x44>)
341826fc:	781b      	ldrb	r3, [r3, #0]
341826fe:	461a      	mov	r2, r3
34182700:	68fb      	ldr	r3, [r7, #12]
34182702:	4413      	add	r3, r2
34182704:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
34182706:	bf00      	nop
34182708:	f7ff ffde 	bl	341826c8 <HAL_GetTick>
3418270c:	4602      	mov	r2, r0
3418270e:	68bb      	ldr	r3, [r7, #8]
34182710:	1ad3      	subs	r3, r2, r3
34182712:	68fa      	ldr	r2, [r7, #12]
34182714:	429a      	cmp	r2, r3
34182716:	d8f7      	bhi.n	34182708 <HAL_Delay+0x28>
  {
  }
}
34182718:	bf00      	nop
3418271a:	bf00      	nop
3418271c:	3710      	adds	r7, #16
3418271e:	46bd      	mov	sp, r7
34182720:	bd80      	pop	{r7, pc}
34182722:	bf00      	nop
34182724:	341c0008 	.word	0x341c0008

34182728 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
34182728:	b480      	push	{r7}
3418272a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
3418272c:	4b05      	ldr	r3, [pc, #20]	@ (34182744 <HAL_SuspendTick+0x1c>)
3418272e:	681b      	ldr	r3, [r3, #0]
34182730:	4a04      	ldr	r2, [pc, #16]	@ (34182744 <HAL_SuspendTick+0x1c>)
34182732:	f023 0302 	bic.w	r3, r3, #2
34182736:	6013      	str	r3, [r2, #0]
}
34182738:	bf00      	nop
3418273a:	46bd      	mov	sp, r7
3418273c:	f85d 7b04 	ldr.w	r7, [sp], #4
34182740:	4770      	bx	lr
34182742:	bf00      	nop
34182744:	e000e010 	.word	0xe000e010

34182748 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
34182748:	b480      	push	{r7}
3418274a:	b085      	sub	sp, #20
3418274c:	af00      	add	r7, sp, #0
3418274e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
34182750:	687b      	ldr	r3, [r7, #4]
34182752:	f003 0307 	and.w	r3, r3, #7
34182756:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
34182758:	4b0c      	ldr	r3, [pc, #48]	@ (3418278c <__NVIC_SetPriorityGrouping+0x44>)
3418275a:	68db      	ldr	r3, [r3, #12]
3418275c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
3418275e:	68ba      	ldr	r2, [r7, #8]
34182760:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
34182764:	4013      	ands	r3, r2
34182766:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
34182768:	68fb      	ldr	r3, [r7, #12]
3418276a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
3418276c:	68bb      	ldr	r3, [r7, #8]
3418276e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
34182770:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
34182774:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
34182778:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
3418277a:	4a04      	ldr	r2, [pc, #16]	@ (3418278c <__NVIC_SetPriorityGrouping+0x44>)
3418277c:	68bb      	ldr	r3, [r7, #8]
3418277e:	60d3      	str	r3, [r2, #12]
}
34182780:	bf00      	nop
34182782:	3714      	adds	r7, #20
34182784:	46bd      	mov	sp, r7
34182786:	f85d 7b04 	ldr.w	r7, [sp], #4
3418278a:	4770      	bx	lr
3418278c:	e000ed00 	.word	0xe000ed00

34182790 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
34182790:	b480      	push	{r7}
34182792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
34182794:	4b04      	ldr	r3, [pc, #16]	@ (341827a8 <__NVIC_GetPriorityGrouping+0x18>)
34182796:	68db      	ldr	r3, [r3, #12]
34182798:	0a1b      	lsrs	r3, r3, #8
3418279a:	f003 0307 	and.w	r3, r3, #7
}
3418279e:	4618      	mov	r0, r3
341827a0:	46bd      	mov	sp, r7
341827a2:	f85d 7b04 	ldr.w	r7, [sp], #4
341827a6:	4770      	bx	lr
341827a8:	e000ed00 	.word	0xe000ed00

341827ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
341827ac:	b480      	push	{r7}
341827ae:	b083      	sub	sp, #12
341827b0:	af00      	add	r7, sp, #0
341827b2:	4603      	mov	r3, r0
341827b4:	6039      	str	r1, [r7, #0]
341827b6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
341827b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
341827bc:	2b00      	cmp	r3, #0
341827be:	db0a      	blt.n	341827d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
341827c0:	683b      	ldr	r3, [r7, #0]
341827c2:	b2da      	uxtb	r2, r3
341827c4:	490c      	ldr	r1, [pc, #48]	@ (341827f8 <__NVIC_SetPriority+0x4c>)
341827c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
341827ca:	0112      	lsls	r2, r2, #4
341827cc:	b2d2      	uxtb	r2, r2
341827ce:	440b      	add	r3, r1
341827d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
341827d4:	e00a      	b.n	341827ec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
341827d6:	683b      	ldr	r3, [r7, #0]
341827d8:	b2da      	uxtb	r2, r3
341827da:	4908      	ldr	r1, [pc, #32]	@ (341827fc <__NVIC_SetPriority+0x50>)
341827dc:	88fb      	ldrh	r3, [r7, #6]
341827de:	f003 030f 	and.w	r3, r3, #15
341827e2:	3b04      	subs	r3, #4
341827e4:	0112      	lsls	r2, r2, #4
341827e6:	b2d2      	uxtb	r2, r2
341827e8:	440b      	add	r3, r1
341827ea:	761a      	strb	r2, [r3, #24]
}
341827ec:	bf00      	nop
341827ee:	370c      	adds	r7, #12
341827f0:	46bd      	mov	sp, r7
341827f2:	f85d 7b04 	ldr.w	r7, [sp], #4
341827f6:	4770      	bx	lr
341827f8:	e000e100 	.word	0xe000e100
341827fc:	e000ed00 	.word	0xe000ed00

34182800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
34182800:	b480      	push	{r7}
34182802:	b089      	sub	sp, #36	@ 0x24
34182804:	af00      	add	r7, sp, #0
34182806:	60f8      	str	r0, [r7, #12]
34182808:	60b9      	str	r1, [r7, #8]
3418280a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
3418280c:	68fb      	ldr	r3, [r7, #12]
3418280e:	f003 0307 	and.w	r3, r3, #7
34182812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
34182814:	69fb      	ldr	r3, [r7, #28]
34182816:	f1c3 0307 	rsb	r3, r3, #7
3418281a:	2b04      	cmp	r3, #4
3418281c:	bf28      	it	cs
3418281e:	2304      	movcs	r3, #4
34182820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
34182822:	69fb      	ldr	r3, [r7, #28]
34182824:	3304      	adds	r3, #4
34182826:	2b06      	cmp	r3, #6
34182828:	d902      	bls.n	34182830 <NVIC_EncodePriority+0x30>
3418282a:	69fb      	ldr	r3, [r7, #28]
3418282c:	3b03      	subs	r3, #3
3418282e:	e000      	b.n	34182832 <NVIC_EncodePriority+0x32>
34182830:	2300      	movs	r3, #0
34182832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
34182834:	f04f 32ff 	mov.w	r2, #4294967295
34182838:	69bb      	ldr	r3, [r7, #24]
3418283a:	fa02 f303 	lsl.w	r3, r2, r3
3418283e:	43da      	mvns	r2, r3
34182840:	68bb      	ldr	r3, [r7, #8]
34182842:	401a      	ands	r2, r3
34182844:	697b      	ldr	r3, [r7, #20]
34182846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
34182848:	f04f 31ff 	mov.w	r1, #4294967295
3418284c:	697b      	ldr	r3, [r7, #20]
3418284e:	fa01 f303 	lsl.w	r3, r1, r3
34182852:	43d9      	mvns	r1, r3
34182854:	687b      	ldr	r3, [r7, #4]
34182856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
34182858:	4313      	orrs	r3, r2
         );
}
3418285a:	4618      	mov	r0, r3
3418285c:	3724      	adds	r7, #36	@ 0x24
3418285e:	46bd      	mov	sp, r7
34182860:	f85d 7b04 	ldr.w	r7, [sp], #4
34182864:	4770      	bx	lr
	...

34182868 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
34182868:	b580      	push	{r7, lr}
3418286a:	b082      	sub	sp, #8
3418286c:	af00      	add	r7, sp, #0
3418286e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
34182870:	687b      	ldr	r3, [r7, #4]
34182872:	3b01      	subs	r3, #1
34182874:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34182878:	d301      	bcc.n	3418287e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
3418287a:	2301      	movs	r3, #1
3418287c:	e00f      	b.n	3418289e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
3418287e:	4a0a      	ldr	r2, [pc, #40]	@ (341828a8 <SysTick_Config+0x40>)
34182880:	687b      	ldr	r3, [r7, #4]
34182882:	3b01      	subs	r3, #1
34182884:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
34182886:	210f      	movs	r1, #15
34182888:	f04f 30ff 	mov.w	r0, #4294967295
3418288c:	f7ff ff8e 	bl	341827ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
34182890:	4b05      	ldr	r3, [pc, #20]	@ (341828a8 <SysTick_Config+0x40>)
34182892:	2200      	movs	r2, #0
34182894:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
34182896:	4b04      	ldr	r3, [pc, #16]	@ (341828a8 <SysTick_Config+0x40>)
34182898:	2207      	movs	r2, #7
3418289a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
3418289c:	2300      	movs	r3, #0
}
3418289e:	4618      	mov	r0, r3
341828a0:	3708      	adds	r7, #8
341828a2:	46bd      	mov	sp, r7
341828a4:	bd80      	pop	{r7, pc}
341828a6:	bf00      	nop
341828a8:	e000e010 	.word	0xe000e010

341828ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
341828ac:	b580      	push	{r7, lr}
341828ae:	b082      	sub	sp, #8
341828b0:	af00      	add	r7, sp, #0
341828b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
341828b4:	6878      	ldr	r0, [r7, #4]
341828b6:	f7ff ff47 	bl	34182748 <__NVIC_SetPriorityGrouping>
}
341828ba:	bf00      	nop
341828bc:	3708      	adds	r7, #8
341828be:	46bd      	mov	sp, r7
341828c0:	bd80      	pop	{r7, pc}

341828c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
341828c2:	b580      	push	{r7, lr}
341828c4:	b086      	sub	sp, #24
341828c6:	af00      	add	r7, sp, #0
341828c8:	4603      	mov	r3, r0
341828ca:	60b9      	str	r1, [r7, #8]
341828cc:	607a      	str	r2, [r7, #4]
341828ce:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));

  prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
341828d0:	f7ff ff5e 	bl	34182790 <__NVIC_GetPriorityGrouping>
341828d4:	4603      	mov	r3, r0
341828d6:	f003 0307 	and.w	r3, r3, #7
341828da:	617b      	str	r3, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
341828dc:	687a      	ldr	r2, [r7, #4]
341828de:	68b9      	ldr	r1, [r7, #8]
341828e0:	6978      	ldr	r0, [r7, #20]
341828e2:	f7ff ff8d 	bl	34182800 <NVIC_EncodePriority>
341828e6:	4602      	mov	r2, r0
341828e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
341828ec:	4611      	mov	r1, r2
341828ee:	4618      	mov	r0, r3
341828f0:	f7ff ff5c 	bl	341827ac <__NVIC_SetPriority>
}
341828f4:	bf00      	nop
341828f6:	3718      	adds	r7, #24
341828f8:	46bd      	mov	sp, r7
341828fa:	bd80      	pop	{r7, pc}

341828fc <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
341828fc:	b580      	push	{r7, lr}
341828fe:	b082      	sub	sp, #8
34182900:	af00      	add	r7, sp, #0
34182902:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
34182904:	6878      	ldr	r0, [r7, #4]
34182906:	f7ff ffaf 	bl	34182868 <SysTick_Config>
3418290a:	4603      	mov	r3, r0
}
3418290c:	4618      	mov	r0, r3
3418290e:	3708      	adds	r7, #8
34182910:	46bd      	mov	sp, r7
34182912:	bd80      	pop	{r7, pc}

34182914 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
34182914:	b580      	push	{r7, lr}
34182916:	b084      	sub	sp, #16
34182918:	af00      	add	r7, sp, #0
3418291a:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
3418291c:	f7ff fed4 	bl	341826c8 <HAL_GetTick>
34182920:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
34182922:	687b      	ldr	r3, [r7, #4]
34182924:	2b00      	cmp	r3, #0
34182926:	d101      	bne.n	3418292c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
34182928:	2301      	movs	r3, #1
3418292a:	e06b      	b.n	34182a04 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
3418292c:	687b      	ldr	r3, [r7, #4]
3418292e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
34182932:	b2db      	uxtb	r3, r3
34182934:	2b02      	cmp	r3, #2
34182936:	d008      	beq.n	3418294a <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
34182938:	687b      	ldr	r3, [r7, #4]
3418293a:	2220      	movs	r2, #32
3418293c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
3418293e:	687b      	ldr	r3, [r7, #4]
34182940:	2200      	movs	r2, #0
34182942:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
34182946:	2301      	movs	r3, #1
34182948:	e05c      	b.n	34182a04 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
3418294a:	687b      	ldr	r3, [r7, #4]
3418294c:	681b      	ldr	r3, [r3, #0]
3418294e:	695a      	ldr	r2, [r3, #20]
34182950:	687b      	ldr	r3, [r7, #4]
34182952:	681b      	ldr	r3, [r3, #0]
34182954:	f042 0204 	orr.w	r2, r2, #4
34182958:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
3418295a:	687b      	ldr	r3, [r7, #4]
3418295c:	2205      	movs	r2, #5
3418295e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
34182962:	e020      	b.n	341829a6 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
34182964:	f7ff feb0 	bl	341826c8 <HAL_GetTick>
34182968:	4602      	mov	r2, r0
3418296a:	68fb      	ldr	r3, [r7, #12]
3418296c:	1ad3      	subs	r3, r2, r3
3418296e:	2b05      	cmp	r3, #5
34182970:	d919      	bls.n	341829a6 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
34182972:	687b      	ldr	r3, [r7, #4]
34182974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
34182976:	f043 0210 	orr.w	r2, r3, #16
3418297a:	687b      	ldr	r3, [r7, #4]
3418297c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
3418297e:	687b      	ldr	r3, [r7, #4]
34182980:	2203      	movs	r2, #3
34182982:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
34182986:	687b      	ldr	r3, [r7, #4]
34182988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3418298a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3418298e:	2b00      	cmp	r3, #0
34182990:	d003      	beq.n	3418299a <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
34182992:	687b      	ldr	r3, [r7, #4]
34182994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34182996:	2201      	movs	r2, #1
34182998:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
3418299a:	687b      	ldr	r3, [r7, #4]
3418299c:	2200      	movs	r2, #0
3418299e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
341829a2:	2301      	movs	r3, #1
341829a4:	e02e      	b.n	34182a04 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
341829a6:	687b      	ldr	r3, [r7, #4]
341829a8:	681b      	ldr	r3, [r3, #0]
341829aa:	691b      	ldr	r3, [r3, #16]
341829ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
341829b0:	2b00      	cmp	r3, #0
341829b2:	d0d7      	beq.n	34182964 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
341829b4:	687b      	ldr	r3, [r7, #4]
341829b6:	681b      	ldr	r3, [r3, #0]
341829b8:	695a      	ldr	r2, [r3, #20]
341829ba:	687b      	ldr	r3, [r7, #4]
341829bc:	681b      	ldr	r3, [r3, #0]
341829be:	f042 0202 	orr.w	r2, r2, #2
341829c2:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
341829c4:	687b      	ldr	r3, [r7, #4]
341829c6:	2204      	movs	r2, #4
341829c8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
341829cc:	687b      	ldr	r3, [r7, #4]
341829ce:	681b      	ldr	r3, [r3, #0]
341829d0:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
341829d4:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
341829d6:	687b      	ldr	r3, [r7, #4]
341829d8:	2201      	movs	r2, #1
341829da:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
341829de:	687b      	ldr	r3, [r7, #4]
341829e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
341829e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
341829e6:	2b00      	cmp	r3, #0
341829e8:	d007      	beq.n	341829fa <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
341829ea:	687b      	ldr	r3, [r7, #4]
341829ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341829ee:	2201      	movs	r2, #1
341829f0:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
341829f2:	687b      	ldr	r3, [r7, #4]
341829f4:	681b      	ldr	r3, [r3, #0]
341829f6:	2200      	movs	r2, #0
341829f8:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
341829fa:	687b      	ldr	r3, [r7, #4]
341829fc:	2200      	movs	r2, #0
341829fe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
34182a02:	2300      	movs	r3, #0
}
34182a04:	4618      	mov	r0, r3
34182a06:	3710      	adds	r7, #16
34182a08:	46bd      	mov	sp, r7
34182a0a:	bd80      	pop	{r7, pc}

34182a0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
34182a0c:	b480      	push	{r7}
34182a0e:	b087      	sub	sp, #28
34182a10:	af00      	add	r7, sp, #0
34182a12:	6078      	str	r0, [r7, #4]
34182a14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
34182a16:	2300      	movs	r3, #0
34182a18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
34182a1a:	e180      	b.n	34182d1e <HAL_GPIO_Init+0x312>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
34182a1c:	683b      	ldr	r3, [r7, #0]
34182a1e:	681a      	ldr	r2, [r3, #0]
34182a20:	2101      	movs	r1, #1
34182a22:	697b      	ldr	r3, [r7, #20]
34182a24:	fa01 f303 	lsl.w	r3, r1, r3
34182a28:	4013      	ands	r3, r2
34182a2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
34182a2c:	68fb      	ldr	r3, [r7, #12]
34182a2e:	2b00      	cmp	r3, #0
34182a30:	f000 8172 	beq.w	34182d18 <HAL_GPIO_Init+0x30c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
34182a34:	683b      	ldr	r3, [r7, #0]
34182a36:	685b      	ldr	r3, [r3, #4]
34182a38:	f003 0303 	and.w	r3, r3, #3
34182a3c:	2b01      	cmp	r3, #1
34182a3e:	d005      	beq.n	34182a4c <HAL_GPIO_Init+0x40>
34182a40:	683b      	ldr	r3, [r7, #0]
34182a42:	685b      	ldr	r3, [r3, #4]
34182a44:	f003 0303 	and.w	r3, r3, #3
34182a48:	2b02      	cmp	r3, #2
34182a4a:	d130      	bne.n	34182aae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
34182a4c:	687b      	ldr	r3, [r7, #4]
34182a4e:	689b      	ldr	r3, [r3, #8]
34182a50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34182a52:	697b      	ldr	r3, [r7, #20]
34182a54:	005b      	lsls	r3, r3, #1
34182a56:	2203      	movs	r2, #3
34182a58:	fa02 f303 	lsl.w	r3, r2, r3
34182a5c:	43db      	mvns	r3, r3
34182a5e:	693a      	ldr	r2, [r7, #16]
34182a60:	4013      	ands	r3, r2
34182a62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34182a64:	683b      	ldr	r3, [r7, #0]
34182a66:	68da      	ldr	r2, [r3, #12]
34182a68:	697b      	ldr	r3, [r7, #20]
34182a6a:	005b      	lsls	r3, r3, #1
34182a6c:	fa02 f303 	lsl.w	r3, r2, r3
34182a70:	693a      	ldr	r2, [r7, #16]
34182a72:	4313      	orrs	r3, r2
34182a74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
34182a76:	687b      	ldr	r3, [r7, #4]
34182a78:	693a      	ldr	r2, [r7, #16]
34182a7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
34182a7c:	687b      	ldr	r3, [r7, #4]
34182a7e:	685b      	ldr	r3, [r3, #4]
34182a80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
34182a82:	2201      	movs	r2, #1
34182a84:	697b      	ldr	r3, [r7, #20]
34182a86:	fa02 f303 	lsl.w	r3, r2, r3
34182a8a:	43db      	mvns	r3, r3
34182a8c:	693a      	ldr	r2, [r7, #16]
34182a8e:	4013      	ands	r3, r2
34182a90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
34182a92:	683b      	ldr	r3, [r7, #0]
34182a94:	685b      	ldr	r3, [r3, #4]
34182a96:	091b      	lsrs	r3, r3, #4
34182a98:	f003 0201 	and.w	r2, r3, #1
34182a9c:	697b      	ldr	r3, [r7, #20]
34182a9e:	fa02 f303 	lsl.w	r3, r2, r3
34182aa2:	693a      	ldr	r2, [r7, #16]
34182aa4:	4313      	orrs	r3, r2
34182aa6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
34182aa8:	687b      	ldr	r3, [r7, #4]
34182aaa:	693a      	ldr	r2, [r7, #16]
34182aac:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
34182aae:	683b      	ldr	r3, [r7, #0]
34182ab0:	685b      	ldr	r3, [r3, #4]
34182ab2:	f003 0303 	and.w	r3, r3, #3
34182ab6:	2b03      	cmp	r3, #3
34182ab8:	d109      	bne.n	34182ace <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
34182aba:	683b      	ldr	r3, [r7, #0]
34182abc:	685b      	ldr	r3, [r3, #4]
34182abe:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
34182ac2:	2b03      	cmp	r3, #3
34182ac4:	d11b      	bne.n	34182afe <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
34182ac6:	683b      	ldr	r3, [r7, #0]
34182ac8:	689b      	ldr	r3, [r3, #8]
34182aca:	2b01      	cmp	r3, #1
34182acc:	d017      	beq.n	34182afe <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
34182ace:	687b      	ldr	r3, [r7, #4]
34182ad0:	68db      	ldr	r3, [r3, #12]
34182ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
34182ad4:	697b      	ldr	r3, [r7, #20]
34182ad6:	005b      	lsls	r3, r3, #1
34182ad8:	2203      	movs	r2, #3
34182ada:	fa02 f303 	lsl.w	r3, r2, r3
34182ade:	43db      	mvns	r3, r3
34182ae0:	693a      	ldr	r2, [r7, #16]
34182ae2:	4013      	ands	r3, r2
34182ae4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
34182ae6:	683b      	ldr	r3, [r7, #0]
34182ae8:	689a      	ldr	r2, [r3, #8]
34182aea:	697b      	ldr	r3, [r7, #20]
34182aec:	005b      	lsls	r3, r3, #1
34182aee:	fa02 f303 	lsl.w	r3, r2, r3
34182af2:	693a      	ldr	r2, [r7, #16]
34182af4:	4313      	orrs	r3, r2
34182af6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
34182af8:	687b      	ldr	r3, [r7, #4]
34182afa:	693a      	ldr	r2, [r7, #16]
34182afc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
34182afe:	683b      	ldr	r3, [r7, #0]
34182b00:	685b      	ldr	r3, [r3, #4]
34182b02:	f003 0303 	and.w	r3, r3, #3
34182b06:	2b02      	cmp	r3, #2
34182b08:	d123      	bne.n	34182b52 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
34182b0a:	697b      	ldr	r3, [r7, #20]
34182b0c:	08da      	lsrs	r2, r3, #3
34182b0e:	687b      	ldr	r3, [r7, #4]
34182b10:	3208      	adds	r2, #8
34182b12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
34182b16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
34182b18:	697b      	ldr	r3, [r7, #20]
34182b1a:	f003 0307 	and.w	r3, r3, #7
34182b1e:	009b      	lsls	r3, r3, #2
34182b20:	220f      	movs	r2, #15
34182b22:	fa02 f303 	lsl.w	r3, r2, r3
34182b26:	43db      	mvns	r3, r3
34182b28:	693a      	ldr	r2, [r7, #16]
34182b2a:	4013      	ands	r3, r2
34182b2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
34182b2e:	683b      	ldr	r3, [r7, #0]
34182b30:	691a      	ldr	r2, [r3, #16]
34182b32:	697b      	ldr	r3, [r7, #20]
34182b34:	f003 0307 	and.w	r3, r3, #7
34182b38:	009b      	lsls	r3, r3, #2
34182b3a:	fa02 f303 	lsl.w	r3, r2, r3
34182b3e:	693a      	ldr	r2, [r7, #16]
34182b40:	4313      	orrs	r3, r2
34182b42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
34182b44:	697b      	ldr	r3, [r7, #20]
34182b46:	08da      	lsrs	r2, r3, #3
34182b48:	687b      	ldr	r3, [r7, #4]
34182b4a:	3208      	adds	r2, #8
34182b4c:	6939      	ldr	r1, [r7, #16]
34182b4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
34182b52:	687b      	ldr	r3, [r7, #4]
34182b54:	681b      	ldr	r3, [r3, #0]
34182b56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
34182b58:	697b      	ldr	r3, [r7, #20]
34182b5a:	005b      	lsls	r3, r3, #1
34182b5c:	2203      	movs	r2, #3
34182b5e:	fa02 f303 	lsl.w	r3, r2, r3
34182b62:	43db      	mvns	r3, r3
34182b64:	693a      	ldr	r2, [r7, #16]
34182b66:	4013      	ands	r3, r2
34182b68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
34182b6a:	683b      	ldr	r3, [r7, #0]
34182b6c:	685b      	ldr	r3, [r3, #4]
34182b6e:	f003 0203 	and.w	r2, r3, #3
34182b72:	697b      	ldr	r3, [r7, #20]
34182b74:	005b      	lsls	r3, r3, #1
34182b76:	fa02 f303 	lsl.w	r3, r2, r3
34182b7a:	693a      	ldr	r2, [r7, #16]
34182b7c:	4313      	orrs	r3, r2
34182b7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
34182b80:	687b      	ldr	r3, [r7, #4]
34182b82:	693a      	ldr	r2, [r7, #16]
34182b84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
34182b86:	683b      	ldr	r3, [r7, #0]
34182b88:	685b      	ldr	r3, [r3, #4]
34182b8a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
34182b8e:	2b00      	cmp	r3, #0
34182b90:	f000 80c2 	beq.w	34182d18 <HAL_GPIO_Init+0x30c>
      {
        temp = EXTI->EXTICR[position >> 2u];
34182b94:	4a69      	ldr	r2, [pc, #420]	@ (34182d3c <HAL_GPIO_Init+0x330>)
34182b96:	697b      	ldr	r3, [r7, #20]
34182b98:	089b      	lsrs	r3, r3, #2
34182b9a:	3318      	adds	r3, #24
34182b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
34182ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
34182ba2:	697b      	ldr	r3, [r7, #20]
34182ba4:	f003 0303 	and.w	r3, r3, #3
34182ba8:	00db      	lsls	r3, r3, #3
34182baa:	220f      	movs	r2, #15
34182bac:	fa02 f303 	lsl.w	r3, r2, r3
34182bb0:	43db      	mvns	r3, r3
34182bb2:	693a      	ldr	r2, [r7, #16]
34182bb4:	4013      	ands	r3, r2
34182bb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
34182bb8:	687b      	ldr	r3, [r7, #4]
34182bba:	4a61      	ldr	r2, [pc, #388]	@ (34182d40 <HAL_GPIO_Init+0x334>)
34182bbc:	4293      	cmp	r3, r2
34182bbe:	d043      	beq.n	34182c48 <HAL_GPIO_Init+0x23c>
34182bc0:	687b      	ldr	r3, [r7, #4]
34182bc2:	4a60      	ldr	r2, [pc, #384]	@ (34182d44 <HAL_GPIO_Init+0x338>)
34182bc4:	4293      	cmp	r3, r2
34182bc6:	d03d      	beq.n	34182c44 <HAL_GPIO_Init+0x238>
34182bc8:	687b      	ldr	r3, [r7, #4]
34182bca:	4a5f      	ldr	r2, [pc, #380]	@ (34182d48 <HAL_GPIO_Init+0x33c>)
34182bcc:	4293      	cmp	r3, r2
34182bce:	d037      	beq.n	34182c40 <HAL_GPIO_Init+0x234>
34182bd0:	687b      	ldr	r3, [r7, #4]
34182bd2:	4a5e      	ldr	r2, [pc, #376]	@ (34182d4c <HAL_GPIO_Init+0x340>)
34182bd4:	4293      	cmp	r3, r2
34182bd6:	d031      	beq.n	34182c3c <HAL_GPIO_Init+0x230>
34182bd8:	687b      	ldr	r3, [r7, #4]
34182bda:	4a5d      	ldr	r2, [pc, #372]	@ (34182d50 <HAL_GPIO_Init+0x344>)
34182bdc:	4293      	cmp	r3, r2
34182bde:	d02b      	beq.n	34182c38 <HAL_GPIO_Init+0x22c>
34182be0:	687b      	ldr	r3, [r7, #4]
34182be2:	4a5c      	ldr	r2, [pc, #368]	@ (34182d54 <HAL_GPIO_Init+0x348>)
34182be4:	4293      	cmp	r3, r2
34182be6:	d025      	beq.n	34182c34 <HAL_GPIO_Init+0x228>
34182be8:	687b      	ldr	r3, [r7, #4]
34182bea:	4a5b      	ldr	r2, [pc, #364]	@ (34182d58 <HAL_GPIO_Init+0x34c>)
34182bec:	4293      	cmp	r3, r2
34182bee:	d01f      	beq.n	34182c30 <HAL_GPIO_Init+0x224>
34182bf0:	687b      	ldr	r3, [r7, #4]
34182bf2:	4a5a      	ldr	r2, [pc, #360]	@ (34182d5c <HAL_GPIO_Init+0x350>)
34182bf4:	4293      	cmp	r3, r2
34182bf6:	d019      	beq.n	34182c2c <HAL_GPIO_Init+0x220>
34182bf8:	687b      	ldr	r3, [r7, #4]
34182bfa:	4a59      	ldr	r2, [pc, #356]	@ (34182d60 <HAL_GPIO_Init+0x354>)
34182bfc:	4293      	cmp	r3, r2
34182bfe:	d013      	beq.n	34182c28 <HAL_GPIO_Init+0x21c>
34182c00:	687b      	ldr	r3, [r7, #4]
34182c02:	4a58      	ldr	r2, [pc, #352]	@ (34182d64 <HAL_GPIO_Init+0x358>)
34182c04:	4293      	cmp	r3, r2
34182c06:	d00d      	beq.n	34182c24 <HAL_GPIO_Init+0x218>
34182c08:	687b      	ldr	r3, [r7, #4]
34182c0a:	4a57      	ldr	r2, [pc, #348]	@ (34182d68 <HAL_GPIO_Init+0x35c>)
34182c0c:	4293      	cmp	r3, r2
34182c0e:	d007      	beq.n	34182c20 <HAL_GPIO_Init+0x214>
34182c10:	687b      	ldr	r3, [r7, #4]
34182c12:	4a56      	ldr	r2, [pc, #344]	@ (34182d6c <HAL_GPIO_Init+0x360>)
34182c14:	4293      	cmp	r3, r2
34182c16:	d101      	bne.n	34182c1c <HAL_GPIO_Init+0x210>
34182c18:	230b      	movs	r3, #11
34182c1a:	e016      	b.n	34182c4a <HAL_GPIO_Init+0x23e>
34182c1c:	2310      	movs	r3, #16
34182c1e:	e014      	b.n	34182c4a <HAL_GPIO_Init+0x23e>
34182c20:	230a      	movs	r3, #10
34182c22:	e012      	b.n	34182c4a <HAL_GPIO_Init+0x23e>
34182c24:	2309      	movs	r3, #9
34182c26:	e010      	b.n	34182c4a <HAL_GPIO_Init+0x23e>
34182c28:	2308      	movs	r3, #8
34182c2a:	e00e      	b.n	34182c4a <HAL_GPIO_Init+0x23e>
34182c2c:	2307      	movs	r3, #7
34182c2e:	e00c      	b.n	34182c4a <HAL_GPIO_Init+0x23e>
34182c30:	2306      	movs	r3, #6
34182c32:	e00a      	b.n	34182c4a <HAL_GPIO_Init+0x23e>
34182c34:	2305      	movs	r3, #5
34182c36:	e008      	b.n	34182c4a <HAL_GPIO_Init+0x23e>
34182c38:	2304      	movs	r3, #4
34182c3a:	e006      	b.n	34182c4a <HAL_GPIO_Init+0x23e>
34182c3c:	2303      	movs	r3, #3
34182c3e:	e004      	b.n	34182c4a <HAL_GPIO_Init+0x23e>
34182c40:	2302      	movs	r3, #2
34182c42:	e002      	b.n	34182c4a <HAL_GPIO_Init+0x23e>
34182c44:	2301      	movs	r3, #1
34182c46:	e000      	b.n	34182c4a <HAL_GPIO_Init+0x23e>
34182c48:	2300      	movs	r3, #0
34182c4a:	697a      	ldr	r2, [r7, #20]
34182c4c:	f002 0203 	and.w	r2, r2, #3
34182c50:	00d2      	lsls	r2, r2, #3
34182c52:	4093      	lsls	r3, r2
34182c54:	693a      	ldr	r2, [r7, #16]
34182c56:	4313      	orrs	r3, r2
34182c58:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
34182c5a:	4938      	ldr	r1, [pc, #224]	@ (34182d3c <HAL_GPIO_Init+0x330>)
34182c5c:	697b      	ldr	r3, [r7, #20]
34182c5e:	089b      	lsrs	r3, r3, #2
34182c60:	3318      	adds	r3, #24
34182c62:	693a      	ldr	r2, [r7, #16]
34182c64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
34182c68:	4b34      	ldr	r3, [pc, #208]	@ (34182d3c <HAL_GPIO_Init+0x330>)
34182c6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34182c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34182c70:	68fb      	ldr	r3, [r7, #12]
34182c72:	43db      	mvns	r3, r3
34182c74:	693a      	ldr	r2, [r7, #16]
34182c76:	4013      	ands	r3, r2
34182c78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
34182c7a:	683b      	ldr	r3, [r7, #0]
34182c7c:	685b      	ldr	r3, [r3, #4]
34182c7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34182c82:	2b00      	cmp	r3, #0
34182c84:	d003      	beq.n	34182c8e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
34182c86:	693a      	ldr	r2, [r7, #16]
34182c88:	68fb      	ldr	r3, [r7, #12]
34182c8a:	4313      	orrs	r3, r2
34182c8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
34182c8e:	4a2b      	ldr	r2, [pc, #172]	@ (34182d3c <HAL_GPIO_Init+0x330>)
34182c90:	693b      	ldr	r3, [r7, #16]
34182c92:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
34182c96:	4b29      	ldr	r3, [pc, #164]	@ (34182d3c <HAL_GPIO_Init+0x330>)
34182c98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34182c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34182c9e:	68fb      	ldr	r3, [r7, #12]
34182ca0:	43db      	mvns	r3, r3
34182ca2:	693a      	ldr	r2, [r7, #16]
34182ca4:	4013      	ands	r3, r2
34182ca6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
34182ca8:	683b      	ldr	r3, [r7, #0]
34182caa:	685b      	ldr	r3, [r3, #4]
34182cac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34182cb0:	2b00      	cmp	r3, #0
34182cb2:	d003      	beq.n	34182cbc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
34182cb4:	693a      	ldr	r2, [r7, #16]
34182cb6:	68fb      	ldr	r3, [r7, #12]
34182cb8:	4313      	orrs	r3, r2
34182cba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
34182cbc:	4a1f      	ldr	r2, [pc, #124]	@ (34182d3c <HAL_GPIO_Init+0x330>)
34182cbe:	693b      	ldr	r3, [r7, #16]
34182cc0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
34182cc4:	4b1d      	ldr	r3, [pc, #116]	@ (34182d3c <HAL_GPIO_Init+0x330>)
34182cc6:	681b      	ldr	r3, [r3, #0]
34182cc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34182cca:	68fb      	ldr	r3, [r7, #12]
34182ccc:	43db      	mvns	r3, r3
34182cce:	693a      	ldr	r2, [r7, #16]
34182cd0:	4013      	ands	r3, r2
34182cd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
34182cd4:	683b      	ldr	r3, [r7, #0]
34182cd6:	685b      	ldr	r3, [r3, #4]
34182cd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
34182cdc:	2b00      	cmp	r3, #0
34182cde:	d003      	beq.n	34182ce8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
34182ce0:	693a      	ldr	r2, [r7, #16]
34182ce2:	68fb      	ldr	r3, [r7, #12]
34182ce4:	4313      	orrs	r3, r2
34182ce6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
34182ce8:	4a14      	ldr	r2, [pc, #80]	@ (34182d3c <HAL_GPIO_Init+0x330>)
34182cea:	693b      	ldr	r3, [r7, #16]
34182cec:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
34182cee:	4b13      	ldr	r3, [pc, #76]	@ (34182d3c <HAL_GPIO_Init+0x330>)
34182cf0:	685b      	ldr	r3, [r3, #4]
34182cf2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34182cf4:	68fb      	ldr	r3, [r7, #12]
34182cf6:	43db      	mvns	r3, r3
34182cf8:	693a      	ldr	r2, [r7, #16]
34182cfa:	4013      	ands	r3, r2
34182cfc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
34182cfe:	683b      	ldr	r3, [r7, #0]
34182d00:	685b      	ldr	r3, [r3, #4]
34182d02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34182d06:	2b00      	cmp	r3, #0
34182d08:	d003      	beq.n	34182d12 <HAL_GPIO_Init+0x306>
        {
          temp |= iocurrent;
34182d0a:	693a      	ldr	r2, [r7, #16]
34182d0c:	68fb      	ldr	r3, [r7, #12]
34182d0e:	4313      	orrs	r3, r2
34182d10:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
34182d12:	4a0a      	ldr	r2, [pc, #40]	@ (34182d3c <HAL_GPIO_Init+0x330>)
34182d14:	693b      	ldr	r3, [r7, #16]
34182d16:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
34182d18:	697b      	ldr	r3, [r7, #20]
34182d1a:	3301      	adds	r3, #1
34182d1c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
34182d1e:	683b      	ldr	r3, [r7, #0]
34182d20:	681a      	ldr	r2, [r3, #0]
34182d22:	697b      	ldr	r3, [r7, #20]
34182d24:	fa22 f303 	lsr.w	r3, r2, r3
34182d28:	2b00      	cmp	r3, #0
34182d2a:	f47f ae77 	bne.w	34182a1c <HAL_GPIO_Init+0x10>
  }
}
34182d2e:	bf00      	nop
34182d30:	bf00      	nop
34182d32:	371c      	adds	r7, #28
34182d34:	46bd      	mov	sp, r7
34182d36:	f85d 7b04 	ldr.w	r7, [sp], #4
34182d3a:	4770      	bx	lr
34182d3c:	56025000 	.word	0x56025000
34182d40:	56020000 	.word	0x56020000
34182d44:	56020400 	.word	0x56020400
34182d48:	56020800 	.word	0x56020800
34182d4c:	56020c00 	.word	0x56020c00
34182d50:	56021000 	.word	0x56021000
34182d54:	56021400 	.word	0x56021400
34182d58:	56021800 	.word	0x56021800
34182d5c:	56021c00 	.word	0x56021c00
34182d60:	56023400 	.word	0x56023400
34182d64:	56023800 	.word	0x56023800
34182d68:	56023c00 	.word	0x56023c00
34182d6c:	56024000 	.word	0x56024000

34182d70 <HAL_PWREx_ConfigSupply>:
  * @note: The power supply configuration is not reset by wakeup from Standby mode and
  *        application reset, but only reset by VDD POR.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
34182d70:	b580      	push	{r7, lr}
34182d72:	b084      	sub	sp, #16
34182d74:	af00      	add	r7, sp, #0
34182d76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR1, PWR_SUPPLY_CONFIG_MASK, SupplySource);
34182d78:	4b10      	ldr	r3, [pc, #64]	@ (34182dbc <HAL_PWREx_ConfigSupply+0x4c>)
34182d7a:	681b      	ldr	r3, [r3, #0]
34182d7c:	f023 0204 	bic.w	r2, r3, #4
34182d80:	490e      	ldr	r1, [pc, #56]	@ (34182dbc <HAL_PWREx_ConfigSupply+0x4c>)
34182d82:	687b      	ldr	r3, [r7, #4]
34182d84:	4313      	orrs	r3, r2
34182d86:	600b      	str	r3, [r1, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
34182d88:	f7ff fc9e 	bl	341826c8 <HAL_GetTick>
34182d8c:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->VOSCR & PWR_VOSCR_ACTVOSRDY) == 0U)
34182d8e:	e009      	b.n	34182da4 <HAL_PWREx_ConfigSupply+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
34182d90:	f7ff fc9a 	bl	341826c8 <HAL_GetTick>
34182d94:	4602      	mov	r2, r0
34182d96:	68fb      	ldr	r3, [r7, #12]
34182d98:	1ad3      	subs	r3, r2, r3
34182d9a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
34182d9e:	d901      	bls.n	34182da4 <HAL_PWREx_ConfigSupply+0x34>
    {
      return HAL_ERROR;
34182da0:	2301      	movs	r3, #1
34182da2:	e006      	b.n	34182db2 <HAL_PWREx_ConfigSupply+0x42>
  while ((PWR->VOSCR & PWR_VOSCR_ACTVOSRDY) == 0U)
34182da4:	4b05      	ldr	r3, [pc, #20]	@ (34182dbc <HAL_PWREx_ConfigSupply+0x4c>)
34182da6:	6a1b      	ldr	r3, [r3, #32]
34182da8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34182dac:	2b00      	cmp	r3, #0
34182dae:	d0ef      	beq.n	34182d90 <HAL_PWREx_ConfigSupply+0x20>
    }
  }

  return HAL_OK;
34182db0:	2300      	movs	r3, #0
}
34182db2:	4618      	mov	r0, r3
34182db4:	3710      	adds	r7, #16
34182db6:	46bd      	mov	sp, r7
34182db8:	bd80      	pop	{r7, pc}
34182dba:	bf00      	nop
34182dbc:	56024800 	.word	0x56024800

34182dc0 <HAL_PWREx_ConfigVddIORange>:
  * @note   Setting this configuration while VDDIOx is in 3v3 range
  *         damages the device.
  * @retval None.
  */
void HAL_PWREx_ConfigVddIORange(uint32_t VddIOPort, uint32_t VoltageRange)
{
34182dc0:	b480      	push	{r7}
34182dc2:	b083      	sub	sp, #12
34182dc4:	af00      	add	r7, sp, #0
34182dc6:	6078      	str	r0, [r7, #4]
34182dc8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_VDDIO(VddIOPort));
  assert_param(IS_PWR_VDDIO_RANGE(VoltageRange));

  switch (VddIOPort)
34182dca:	687b      	ldr	r3, [r7, #4]
34182dcc:	2b04      	cmp	r3, #4
34182dce:	d83f      	bhi.n	34182e50 <HAL_PWREx_ConfigVddIORange+0x90>
34182dd0:	a201      	add	r2, pc, #4	@ (adr r2, 34182dd8 <HAL_PWREx_ConfigVddIORange+0x18>)
34182dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34182dd6:	bf00      	nop
34182dd8:	34182ded 	.word	0x34182ded
34182ddc:	34182e01 	.word	0x34182e01
34182de0:	34182e15 	.word	0x34182e15
34182de4:	34182e29 	.word	0x34182e29
34182de8:	34182e3d 	.word	0x34182e3d
  {
    case PWR_VDDIO:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIOVRSEL, VoltageRange << PWR_SVMCR3_VDDIOVRSEL_Pos);
34182dec:	4b1c      	ldr	r3, [pc, #112]	@ (34182e60 <HAL_PWREx_ConfigVddIORange+0xa0>)
34182dee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34182df0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34182df4:	683b      	ldr	r3, [r7, #0]
34182df6:	061b      	lsls	r3, r3, #24
34182df8:	4919      	ldr	r1, [pc, #100]	@ (34182e60 <HAL_PWREx_ConfigVddIORange+0xa0>)
34182dfa:	4313      	orrs	r3, r2
34182dfc:	63cb      	str	r3, [r1, #60]	@ 0x3c
      break;
34182dfe:	e028      	b.n	34182e52 <HAL_PWREx_ConfigVddIORange+0x92>

    case PWR_VDDIO2:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO2VRSEL, VoltageRange << PWR_SVMCR3_VDDIO2VRSEL_Pos);
34182e00:	4b17      	ldr	r3, [pc, #92]	@ (34182e60 <HAL_PWREx_ConfigVddIORange+0xa0>)
34182e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34182e04:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
34182e08:	683b      	ldr	r3, [r7, #0]
34182e0a:	065b      	lsls	r3, r3, #25
34182e0c:	4914      	ldr	r1, [pc, #80]	@ (34182e60 <HAL_PWREx_ConfigVddIORange+0xa0>)
34182e0e:	4313      	orrs	r3, r2
34182e10:	63cb      	str	r3, [r1, #60]	@ 0x3c
      break;
34182e12:	e01e      	b.n	34182e52 <HAL_PWREx_ConfigVddIORange+0x92>

    case PWR_VDDIO3:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO3VRSEL, VoltageRange << PWR_SVMCR3_VDDIO3VRSEL_Pos);
34182e14:	4b12      	ldr	r3, [pc, #72]	@ (34182e60 <HAL_PWREx_ConfigVddIORange+0xa0>)
34182e16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34182e18:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
34182e1c:	683b      	ldr	r3, [r7, #0]
34182e1e:	069b      	lsls	r3, r3, #26
34182e20:	490f      	ldr	r1, [pc, #60]	@ (34182e60 <HAL_PWREx_ConfigVddIORange+0xa0>)
34182e22:	4313      	orrs	r3, r2
34182e24:	63cb      	str	r3, [r1, #60]	@ 0x3c
      break;
34182e26:	e014      	b.n	34182e52 <HAL_PWREx_ConfigVddIORange+0x92>

    case PWR_VDDIO4:
      MODIFY_REG(PWR->SVMCR1, PWR_SVMCR1_VDDIO4VRSEL, VoltageRange << PWR_SVMCR1_VDDIO4VRSEL_Pos);
34182e28:	4b0d      	ldr	r3, [pc, #52]	@ (34182e60 <HAL_PWREx_ConfigVddIORange+0xa0>)
34182e2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34182e2c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34182e30:	683b      	ldr	r3, [r7, #0]
34182e32:	061b      	lsls	r3, r3, #24
34182e34:	490a      	ldr	r1, [pc, #40]	@ (34182e60 <HAL_PWREx_ConfigVddIORange+0xa0>)
34182e36:	4313      	orrs	r3, r2
34182e38:	634b      	str	r3, [r1, #52]	@ 0x34
      break;
34182e3a:	e00a      	b.n	34182e52 <HAL_PWREx_ConfigVddIORange+0x92>

    case PWR_VDDIO5:
      MODIFY_REG(PWR->SVMCR2, PWR_SVMCR2_VDDIO5VRSEL, VoltageRange << PWR_SVMCR2_VDDIO5VRSEL_Pos);
34182e3c:	4b08      	ldr	r3, [pc, #32]	@ (34182e60 <HAL_PWREx_ConfigVddIORange+0xa0>)
34182e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34182e40:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34182e44:	683b      	ldr	r3, [r7, #0]
34182e46:	061b      	lsls	r3, r3, #24
34182e48:	4905      	ldr	r1, [pc, #20]	@ (34182e60 <HAL_PWREx_ConfigVddIORange+0xa0>)
34182e4a:	4313      	orrs	r3, r2
34182e4c:	638b      	str	r3, [r1, #56]	@ 0x38
      break;
34182e4e:	e000      	b.n	34182e52 <HAL_PWREx_ConfigVddIORange+0x92>

    default:
      break;
34182e50:	bf00      	nop
  }
}
34182e52:	bf00      	nop
34182e54:	370c      	adds	r7, #12
34182e56:	46bd      	mov	sp, r7
34182e58:	f85d 7b04 	ldr.w	r7, [sp], #4
34182e5c:	4770      	bx	lr
34182e5e:	bf00      	nop
34182e60:	56024800 	.word	0x56024800

34182e64 <HAL_PWREx_EnableVddIO2>:
  * @brief  Enable VDDIO2 supply valid.
  * @note   Setting this bit is mandatory to use PO[5:0] and PP[15:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
34182e64:	b480      	push	{r7}
34182e66:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_VDDIO2SV);
34182e68:	4b05      	ldr	r3, [pc, #20]	@ (34182e80 <HAL_PWREx_EnableVddIO2+0x1c>)
34182e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34182e6c:	4a04      	ldr	r2, [pc, #16]	@ (34182e80 <HAL_PWREx_EnableVddIO2+0x1c>)
34182e6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
34182e72:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
34182e74:	bf00      	nop
34182e76:	46bd      	mov	sp, r7
34182e78:	f85d 7b04 	ldr.w	r7, [sp], #4
34182e7c:	4770      	bx	lr
34182e7e:	bf00      	nop
34182e80:	56024800 	.word	0x56024800

34182e84 <HAL_PWREx_EnableVddIO3>:
  * @brief  Enable VDDIO3 supply valid.
  * @note   Setting this bit is mandatory to use PN[12:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO3(void)
{
34182e84:	b480      	push	{r7}
34182e86:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_VDDIO3SV);
34182e88:	4b05      	ldr	r3, [pc, #20]	@ (34182ea0 <HAL_PWREx_EnableVddIO3+0x1c>)
34182e8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34182e8c:	4a04      	ldr	r2, [pc, #16]	@ (34182ea0 <HAL_PWREx_EnableVddIO3+0x1c>)
34182e8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
34182e92:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
34182e94:	bf00      	nop
34182e96:	46bd      	mov	sp, r7
34182e98:	f85d 7b04 	ldr.w	r7, [sp], #4
34182e9c:	4770      	bx	lr
34182e9e:	bf00      	nop
34182ea0:	56024800 	.word	0x56024800

34182ea4 <HAL_PWREx_EnableVddIO4>:
  * @brief  Enable VDDIO4 supply valid.
  * @note   Setting this bit is mandatory to use PB[9,8], PC[12:6], and PD[2] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO4(void)
{
34182ea4:	b480      	push	{r7}
34182ea6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR1, PWR_SVMCR1_VDDIO4SV);
34182ea8:	4b05      	ldr	r3, [pc, #20]	@ (34182ec0 <HAL_PWREx_EnableVddIO4+0x1c>)
34182eaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34182eac:	4a04      	ldr	r2, [pc, #16]	@ (34182ec0 <HAL_PWREx_EnableVddIO4+0x1c>)
34182eae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
34182eb2:	6353      	str	r3, [r2, #52]	@ 0x34
}
34182eb4:	bf00      	nop
34182eb6:	46bd      	mov	sp, r7
34182eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
34182ebc:	4770      	bx	lr
34182ebe:	bf00      	nop
34182ec0:	56024800 	.word	0x56024800

34182ec4 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll SR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
34182ec4:	b480      	push	{r7}
34182ec6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
34182ec8:	4b06      	ldr	r3, [pc, #24]	@ (34182ee4 <LL_RCC_HSE_IsReady+0x20>)
34182eca:	685b      	ldr	r3, [r3, #4]
34182ecc:	f003 0310 	and.w	r3, r3, #16
34182ed0:	2b00      	cmp	r3, #0
34182ed2:	d001      	beq.n	34182ed8 <LL_RCC_HSE_IsReady+0x14>
34182ed4:	2301      	movs	r3, #1
34182ed6:	e000      	b.n	34182eda <LL_RCC_HSE_IsReady+0x16>
34182ed8:	2300      	movs	r3, #0
}
34182eda:	4618      	mov	r0, r3
34182edc:	46bd      	mov	sp, r7
34182ede:	f85d 7b04 	ldr.w	r7, [sp], #4
34182ee2:	4770      	bx	lr
34182ee4:	56028000 	.word	0x56028000

34182ee8 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CSR          HSIONS        LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
34182ee8:	b480      	push	{r7}
34182eea:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_HSIONS);
34182eec:	4b04      	ldr	r3, [pc, #16]	@ (34182f00 <LL_RCC_HSI_Enable+0x18>)
34182eee:	2208      	movs	r2, #8
34182ef0:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34182ef4:	bf00      	nop
34182ef6:	46bd      	mov	sp, r7
34182ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
34182efc:	4770      	bx	lr
34182efe:	bf00      	nop
34182f00:	56028000 	.word	0x56028000

34182f04 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CCR          HSIONC        LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
34182f04:	b480      	push	{r7}
34182f06:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_HSIONC);
34182f08:	4b05      	ldr	r3, [pc, #20]	@ (34182f20 <LL_RCC_HSI_Disable+0x1c>)
34182f0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34182f0e:	461a      	mov	r2, r3
34182f10:	2308      	movs	r3, #8
34182f12:	6013      	str	r3, [r2, #0]
}
34182f14:	bf00      	nop
34182f16:	46bd      	mov	sp, r7
34182f18:	f85d 7b04 	ldr.w	r7, [sp], #4
34182f1c:	4770      	bx	lr
34182f1e:	bf00      	nop
34182f20:	56028000 	.word	0x56028000

34182f24 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll SR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
34182f24:	b480      	push	{r7}
34182f26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
34182f28:	4b06      	ldr	r3, [pc, #24]	@ (34182f44 <LL_RCC_HSI_IsReady+0x20>)
34182f2a:	685b      	ldr	r3, [r3, #4]
34182f2c:	f003 0308 	and.w	r3, r3, #8
34182f30:	2b00      	cmp	r3, #0
34182f32:	d001      	beq.n	34182f38 <LL_RCC_HSI_IsReady+0x14>
34182f34:	2301      	movs	r3, #1
34182f36:	e000      	b.n	34182f3a <LL_RCC_HSI_IsReady+0x16>
34182f38:	2300      	movs	r3, #0
}
34182f3a:	4618      	mov	r0, r3
34182f3c:	46bd      	mov	sp, r7
34182f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
34182f42:	4770      	bx	lr
34182f44:	56028000 	.word	0x56028000

34182f48 <LL_RCC_HSI_SetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV_4
  *         @arg @ref LL_RCC_HSI_DIV_8
  * @retval None.
  */
__STATIC_INLINE void LL_RCC_HSI_SetDivider(uint32_t Divider)
{
34182f48:	b480      	push	{r7}
34182f4a:	b083      	sub	sp, #12
34182f4c:	af00      	add	r7, sp, #0
34182f4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSIDIV, Divider);
34182f50:	4b06      	ldr	r3, [pc, #24]	@ (34182f6c <LL_RCC_HSI_SetDivider+0x24>)
34182f52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34182f54:	f423 72c0 	bic.w	r2, r3, #384	@ 0x180
34182f58:	4904      	ldr	r1, [pc, #16]	@ (34182f6c <LL_RCC_HSI_SetDivider+0x24>)
34182f5a:	687b      	ldr	r3, [r7, #4]
34182f5c:	4313      	orrs	r3, r2
34182f5e:	648b      	str	r3, [r1, #72]	@ 0x48
}
34182f60:	bf00      	nop
34182f62:	370c      	adds	r7, #12
34182f64:	46bd      	mov	sp, r7
34182f66:	f85d 7b04 	ldr.w	r7, [sp], #4
34182f6a:	4770      	bx	lr
34182f6c:	56028000 	.word	0x56028000

34182f70 <LL_RCC_HSI_GetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV_2
  *         @arg @ref LL_RCC_HSI_DIV_4
  *         @arg @ref LL_RCC_HSI_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_GetDivider(void)
{
34182f70:	b480      	push	{r7}
34182f72:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
34182f74:	4b04      	ldr	r3, [pc, #16]	@ (34182f88 <LL_RCC_HSI_GetDivider+0x18>)
34182f76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34182f78:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
}
34182f7c:	4618      	mov	r0, r3
34182f7e:	46bd      	mov	sp, r7
34182f80:	f85d 7b04 	ldr.w	r7, [sp], #4
34182f84:	4770      	bx	lr
34182f86:	bf00      	nop
34182f88:	56028000 	.word	0x56028000

34182f8c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll HSICFGR      HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value This parameter can be a value between 0 and 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
34182f8c:	b480      	push	{r7}
34182f8e:	b083      	sub	sp, #12
34182f90:	af00      	add	r7, sp, #0
34182f92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
34182f94:	4b07      	ldr	r3, [pc, #28]	@ (34182fb4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
34182f96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34182f98:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
34182f9c:	687b      	ldr	r3, [r7, #4]
34182f9e:	041b      	lsls	r3, r3, #16
34182fa0:	4904      	ldr	r1, [pc, #16]	@ (34182fb4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
34182fa2:	4313      	orrs	r3, r2
34182fa4:	648b      	str	r3, [r1, #72]	@ 0x48
}
34182fa6:	bf00      	nop
34182fa8:	370c      	adds	r7, #12
34182faa:	46bd      	mov	sp, r7
34182fac:	f85d 7b04 	ldr.w	r7, [sp], #4
34182fb0:	4770      	bx	lr
34182fb2:	bf00      	nop
34182fb4:	56028000 	.word	0x56028000

34182fb8 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CSR          MSIONS        LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
34182fb8:	b480      	push	{r7}
34182fba:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_MSIONS);
34182fbc:	4b04      	ldr	r3, [pc, #16]	@ (34182fd0 <LL_RCC_MSI_Enable+0x18>)
34182fbe:	2204      	movs	r2, #4
34182fc0:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34182fc4:	bf00      	nop
34182fc6:	46bd      	mov	sp, r7
34182fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
34182fcc:	4770      	bx	lr
34182fce:	bf00      	nop
34182fd0:	56028000 	.word	0x56028000

34182fd4 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CCR          MSIONC        LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
34182fd4:	b480      	push	{r7}
34182fd6:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_MSIONC);
34182fd8:	4b05      	ldr	r3, [pc, #20]	@ (34182ff0 <LL_RCC_MSI_Disable+0x1c>)
34182fda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34182fde:	461a      	mov	r2, r3
34182fe0:	2304      	movs	r3, #4
34182fe2:	6013      	str	r3, [r2, #0]
}
34182fe4:	bf00      	nop
34182fe6:	46bd      	mov	sp, r7
34182fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
34182fec:	4770      	bx	lr
34182fee:	bf00      	nop
34182ff0:	56028000 	.word	0x56028000

34182ff4 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI clock is ready
  * @rmtoll SR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
34182ff4:	b480      	push	{r7}
34182ff6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
34182ff8:	4b06      	ldr	r3, [pc, #24]	@ (34183014 <LL_RCC_MSI_IsReady+0x20>)
34182ffa:	685b      	ldr	r3, [r3, #4]
34182ffc:	f003 0304 	and.w	r3, r3, #4
34183000:	2b00      	cmp	r3, #0
34183002:	d001      	beq.n	34183008 <LL_RCC_MSI_IsReady+0x14>
34183004:	2301      	movs	r3, #1
34183006:	e000      	b.n	3418300a <LL_RCC_MSI_IsReady+0x16>
34183008:	2300      	movs	r3, #0
}
3418300a:	4618      	mov	r0, r3
3418300c:	46bd      	mov	sp, r7
3418300e:	f85d 7b04 	ldr.w	r7, [sp], #4
34183012:	4770      	bx	lr
34183014:	56028000 	.word	0x56028000

34183018 <LL_RCC_MSI_SetFrequency>:
  *         @arg @ref LL_RCC_MSI_FREQ_4MHZ
  *         @arg @ref LL_RCC_MSI_FREQ_16MHZ
  * @retval None.
  */
__STATIC_INLINE void LL_RCC_MSI_SetFrequency(uint32_t Value)
{
34183018:	b480      	push	{r7}
3418301a:	b083      	sub	sp, #12
3418301c:	af00      	add	r7, sp, #0
3418301e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL, Value);
34183020:	4b06      	ldr	r3, [pc, #24]	@ (3418303c <LL_RCC_MSI_SetFrequency+0x24>)
34183022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34183024:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
34183028:	4904      	ldr	r1, [pc, #16]	@ (3418303c <LL_RCC_MSI_SetFrequency+0x24>)
3418302a:	687b      	ldr	r3, [r7, #4]
3418302c:	4313      	orrs	r3, r2
3418302e:	644b      	str	r3, [r1, #68]	@ 0x44
}
34183030:	bf00      	nop
34183032:	370c      	adds	r7, #12
34183034:	46bd      	mov	sp, r7
34183036:	f85d 7b04 	ldr.w	r7, [sp], #4
3418303a:	4770      	bx	lr
3418303c:	56028000 	.word	0x56028000

34183040 <LL_RCC_MSI_GetFrequency>:
  * @retval can be one of the following values:
  *         @arg @ref LL_RCC_MSI_FREQ_4MHZ
  *         @arg @ref LL_RCC_MSI_FREQ_16MHZ
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetFrequency(void)
{
34183040:	b480      	push	{r7}
34183042:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL));
34183044:	4b04      	ldr	r3, [pc, #16]	@ (34183058 <LL_RCC_MSI_GetFrequency+0x18>)
34183046:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34183048:	f403 7300 	and.w	r3, r3, #512	@ 0x200
}
3418304c:	4618      	mov	r0, r3
3418304e:	46bd      	mov	sp, r7
34183050:	f85d 7b04 	ldr.w	r7, [sp], #4
34183054:	4770      	bx	lr
34183056:	bf00      	nop
34183058:	56028000 	.word	0x56028000

3418305c <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll MSICFGR      MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value can be a value between 0 and 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
3418305c:	b480      	push	{r7}
3418305e:	b083      	sub	sp, #12
34183060:	af00      	add	r7, sp, #0
34183062:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSITRIM, Value << RCC_MSICFGR_MSITRIM_Pos);
34183064:	4b07      	ldr	r3, [pc, #28]	@ (34183084 <LL_RCC_MSI_SetCalibTrimming+0x28>)
34183066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34183068:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
3418306c:	687b      	ldr	r3, [r7, #4]
3418306e:	041b      	lsls	r3, r3, #16
34183070:	4904      	ldr	r1, [pc, #16]	@ (34183084 <LL_RCC_MSI_SetCalibTrimming+0x28>)
34183072:	4313      	orrs	r3, r2
34183074:	644b      	str	r3, [r1, #68]	@ 0x44
}
34183076:	bf00      	nop
34183078:	370c      	adds	r7, #12
3418307a:	46bd      	mov	sp, r7
3418307c:	f85d 7b04 	ldr.w	r7, [sp], #4
34183080:	4770      	bx	lr
34183082:	bf00      	nop
34183084:	56028000 	.word	0x56028000

34183088 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll SR           LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
34183088:	b480      	push	{r7}
3418308a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
3418308c:	4b06      	ldr	r3, [pc, #24]	@ (341830a8 <LL_RCC_LSE_IsReady+0x20>)
3418308e:	685b      	ldr	r3, [r3, #4]
34183090:	f003 0302 	and.w	r3, r3, #2
34183094:	2b00      	cmp	r3, #0
34183096:	d001      	beq.n	3418309c <LL_RCC_LSE_IsReady+0x14>
34183098:	2301      	movs	r3, #1
3418309a:	e000      	b.n	3418309e <LL_RCC_LSE_IsReady+0x16>
3418309c:	2300      	movs	r3, #0
}
3418309e:	4618      	mov	r0, r3
341830a0:	46bd      	mov	sp, r7
341830a2:	f85d 7b04 	ldr.w	r7, [sp], #4
341830a6:	4770      	bx	lr
341830a8:	56028000 	.word	0x56028000

341830ac <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSIONS        LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
341830ac:	b480      	push	{r7}
341830ae:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_LSIONS);
341830b0:	4b04      	ldr	r3, [pc, #16]	@ (341830c4 <LL_RCC_LSI_Enable+0x18>)
341830b2:	2201      	movs	r2, #1
341830b4:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
341830b8:	bf00      	nop
341830ba:	46bd      	mov	sp, r7
341830bc:	f85d 7b04 	ldr.w	r7, [sp], #4
341830c0:	4770      	bx	lr
341830c2:	bf00      	nop
341830c4:	56028000 	.word	0x56028000

341830c8 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CCR          LSIONC        LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
341830c8:	b480      	push	{r7}
341830ca:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_LSIONC);
341830cc:	4b05      	ldr	r3, [pc, #20]	@ (341830e4 <LL_RCC_LSI_Disable+0x1c>)
341830ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341830d2:	461a      	mov	r2, r3
341830d4:	2301      	movs	r3, #1
341830d6:	6013      	str	r3, [r2, #0]
}
341830d8:	bf00      	nop
341830da:	46bd      	mov	sp, r7
341830dc:	f85d 7b04 	ldr.w	r7, [sp], #4
341830e0:	4770      	bx	lr
341830e2:	bf00      	nop
341830e4:	56028000 	.word	0x56028000

341830e8 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll SR           LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
341830e8:	b480      	push	{r7}
341830ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
341830ec:	4b04      	ldr	r3, [pc, #16]	@ (34183100 <LL_RCC_LSI_IsReady+0x18>)
341830ee:	685b      	ldr	r3, [r3, #4]
341830f0:	f003 0301 	and.w	r3, r3, #1
}
341830f4:	4618      	mov	r0, r3
341830f6:	46bd      	mov	sp, r7
341830f8:	f85d 7b04 	ldr.w	r7, [sp], #4
341830fc:	4770      	bx	lr
341830fe:	bf00      	nop
34183100:	56028000 	.word	0x56028000

34183104 <LL_RCC_GetCpuClkSource>:
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_MSI
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_IC1
  */
__STATIC_INLINE uint32_t LL_RCC_GetCpuClkSource(void)
{
34183104:	b480      	push	{r7}
34183106:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_CPUSWS));
34183108:	4b04      	ldr	r3, [pc, #16]	@ (3418311c <LL_RCC_GetCpuClkSource+0x18>)
3418310a:	6a1b      	ldr	r3, [r3, #32]
3418310c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
}
34183110:	4618      	mov	r0, r3
34183112:	46bd      	mov	sp, r7
34183114:	f85d 7b04 	ldr.w	r7, [sp], #4
34183118:	4770      	bx	lr
3418311a:	bf00      	nop
3418311c:	56028000 	.word	0x56028000

34183120 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_IC2_IC6_IC11
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
34183120:	b480      	push	{r7}
34183122:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_SYSSWS));
34183124:	4b04      	ldr	r3, [pc, #16]	@ (34183138 <LL_RCC_GetSysClkSource+0x18>)
34183126:	6a1b      	ldr	r3, [r3, #32]
34183128:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418312c:	4618      	mov	r0, r3
3418312e:	46bd      	mov	sp, r7
34183130:	f85d 7b04 	ldr.w	r7, [sp], #4
34183134:	4770      	bx	lr
34183136:	bf00      	nop
34183138:	56028000 	.word	0x56028000

3418313c <LL_RCC_PLL1_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetSource(void)
{
3418313c:	b480      	push	{r7}
3418313e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
34183140:	4b04      	ldr	r3, [pc, #16]	@ (34183154 <LL_RCC_PLL1_GetSource+0x18>)
34183142:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34183146:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
3418314a:	4618      	mov	r0, r3
3418314c:	46bd      	mov	sp, r7
3418314e:	f85d 7b04 	ldr.w	r7, [sp], #4
34183152:	4770      	bx	lr
34183154:	56028000 	.word	0x56028000

34183158 <LL_RCC_PLL1_IsReady>:
  * @brief  Check if PLL1 Ready
  * @rmtoll SR           PLL1RDY         LL_RCC_PLL1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsReady(void)
{
34183158:	b480      	push	{r7}
3418315a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
3418315c:	4b07      	ldr	r3, [pc, #28]	@ (3418317c <LL_RCC_PLL1_IsReady+0x24>)
3418315e:	685b      	ldr	r3, [r3, #4]
34183160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34183164:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34183168:	d101      	bne.n	3418316e <LL_RCC_PLL1_IsReady+0x16>
3418316a:	2301      	movs	r3, #1
3418316c:	e000      	b.n	34183170 <LL_RCC_PLL1_IsReady+0x18>
3418316e:	2300      	movs	r3, #0
}
34183170:	4618      	mov	r0, r3
34183172:	46bd      	mov	sp, r7
34183174:	f85d 7b04 	ldr.w	r7, [sp], #4
34183178:	4770      	bx	lr
3418317a:	bf00      	nop
3418317c:	56028000 	.word	0x56028000

34183180 <LL_RCC_PLL1_IsEnabledBypass>:
  * @brief  Check if PLL1 bypass is enabled
  * @rmtoll PLL1CFGR1    PLL1BYP         LL_RCC_PLL1_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsEnabledBypass(void)
{
34183180:	b480      	push	{r7}
34183182:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
34183184:	4b07      	ldr	r3, [pc, #28]	@ (341831a4 <LL_RCC_PLL1_IsEnabledBypass+0x24>)
34183186:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418318a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418318e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34183192:	d101      	bne.n	34183198 <LL_RCC_PLL1_IsEnabledBypass+0x18>
34183194:	2301      	movs	r3, #1
34183196:	e000      	b.n	3418319a <LL_RCC_PLL1_IsEnabledBypass+0x1a>
34183198:	2300      	movs	r3, #0
}
3418319a:	4618      	mov	r0, r3
3418319c:	46bd      	mov	sp, r7
3418319e:	f85d 7b04 	ldr.w	r7, [sp], #4
341831a2:	4770      	bx	lr
341831a4:	56028000 	.word	0x56028000

341831a8 <LL_RCC_PLL2_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetSource(void)
{
341831a8:	b480      	push	{r7}
341831aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
341831ac:	4b04      	ldr	r3, [pc, #16]	@ (341831c0 <LL_RCC_PLL2_GetSource+0x18>)
341831ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
341831b2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
341831b6:	4618      	mov	r0, r3
341831b8:	46bd      	mov	sp, r7
341831ba:	f85d 7b04 	ldr.w	r7, [sp], #4
341831be:	4770      	bx	lr
341831c0:	56028000 	.word	0x56028000

341831c4 <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll SR           PLL2RDY         LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
341831c4:	b480      	push	{r7}
341831c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
341831c8:	4b07      	ldr	r3, [pc, #28]	@ (341831e8 <LL_RCC_PLL2_IsReady+0x24>)
341831ca:	685b      	ldr	r3, [r3, #4]
341831cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341831d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
341831d4:	d101      	bne.n	341831da <LL_RCC_PLL2_IsReady+0x16>
341831d6:	2301      	movs	r3, #1
341831d8:	e000      	b.n	341831dc <LL_RCC_PLL2_IsReady+0x18>
341831da:	2300      	movs	r3, #0
}
341831dc:	4618      	mov	r0, r3
341831de:	46bd      	mov	sp, r7
341831e0:	f85d 7b04 	ldr.w	r7, [sp], #4
341831e4:	4770      	bx	lr
341831e6:	bf00      	nop
341831e8:	56028000 	.word	0x56028000

341831ec <LL_RCC_PLL2_IsEnabledBypass>:
  * @brief  Check if PLL2 bypass is enabled
  * @rmtoll PLL2CFGR1    PLL2BYP         LL_RCC_PLL2_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsEnabledBypass(void)
{
341831ec:	b480      	push	{r7}
341831ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
341831f0:	4b07      	ldr	r3, [pc, #28]	@ (34183210 <LL_RCC_PLL2_IsEnabledBypass+0x24>)
341831f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
341831f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
341831fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
341831fe:	d101      	bne.n	34183204 <LL_RCC_PLL2_IsEnabledBypass+0x18>
34183200:	2301      	movs	r3, #1
34183202:	e000      	b.n	34183206 <LL_RCC_PLL2_IsEnabledBypass+0x1a>
34183204:	2300      	movs	r3, #0
}
34183206:	4618      	mov	r0, r3
34183208:	46bd      	mov	sp, r7
3418320a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418320e:	4770      	bx	lr
34183210:	56028000 	.word	0x56028000

34183214 <LL_RCC_PLL3_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetSource(void)
{
34183214:	b480      	push	{r7}
34183216:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
34183218:	4b04      	ldr	r3, [pc, #16]	@ (3418322c <LL_RCC_PLL3_GetSource+0x18>)
3418321a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3418321e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34183222:	4618      	mov	r0, r3
34183224:	46bd      	mov	sp, r7
34183226:	f85d 7b04 	ldr.w	r7, [sp], #4
3418322a:	4770      	bx	lr
3418322c:	56028000 	.word	0x56028000

34183230 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll SR           PLL3RDY         LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
34183230:	b480      	push	{r7}
34183232:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
34183234:	4b07      	ldr	r3, [pc, #28]	@ (34183254 <LL_RCC_PLL3_IsReady+0x24>)
34183236:	685b      	ldr	r3, [r3, #4]
34183238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3418323c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34183240:	d101      	bne.n	34183246 <LL_RCC_PLL3_IsReady+0x16>
34183242:	2301      	movs	r3, #1
34183244:	e000      	b.n	34183248 <LL_RCC_PLL3_IsReady+0x18>
34183246:	2300      	movs	r3, #0
}
34183248:	4618      	mov	r0, r3
3418324a:	46bd      	mov	sp, r7
3418324c:	f85d 7b04 	ldr.w	r7, [sp], #4
34183250:	4770      	bx	lr
34183252:	bf00      	nop
34183254:	56028000 	.word	0x56028000

34183258 <LL_RCC_PLL3_IsEnabledBypass>:
  * @brief  Check if PLL3 bypass is enabled
  * @rmtoll PLL3CFGR1    PLL3BYP         LL_RCC_PLL3_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsEnabledBypass(void)
{
34183258:	b480      	push	{r7}
3418325a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
3418325c:	4b07      	ldr	r3, [pc, #28]	@ (3418327c <LL_RCC_PLL3_IsEnabledBypass+0x24>)
3418325e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34183262:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34183266:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418326a:	d101      	bne.n	34183270 <LL_RCC_PLL3_IsEnabledBypass+0x18>
3418326c:	2301      	movs	r3, #1
3418326e:	e000      	b.n	34183272 <LL_RCC_PLL3_IsEnabledBypass+0x1a>
34183270:	2300      	movs	r3, #0
}
34183272:	4618      	mov	r0, r3
34183274:	46bd      	mov	sp, r7
34183276:	f85d 7b04 	ldr.w	r7, [sp], #4
3418327a:	4770      	bx	lr
3418327c:	56028000 	.word	0x56028000

34183280 <LL_RCC_PLL4_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_GetSource(void)
{
34183280:	b480      	push	{r7}
34183282:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
34183284:	4b04      	ldr	r3, [pc, #16]	@ (34183298 <LL_RCC_PLL4_GetSource+0x18>)
34183286:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
3418328a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
3418328e:	4618      	mov	r0, r3
34183290:	46bd      	mov	sp, r7
34183292:	f85d 7b04 	ldr.w	r7, [sp], #4
34183296:	4770      	bx	lr
34183298:	56028000 	.word	0x56028000

3418329c <LL_RCC_PLL4_IsReady>:
  * @brief  Check if PLL4 Ready
  * @rmtoll SR           PLL4RDY         LL_RCC_PLL4_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsReady(void)
{
3418329c:	b480      	push	{r7}
3418329e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
341832a0:	4b07      	ldr	r3, [pc, #28]	@ (341832c0 <LL_RCC_PLL4_IsReady+0x24>)
341832a2:	685b      	ldr	r3, [r3, #4]
341832a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
341832a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
341832ac:	d101      	bne.n	341832b2 <LL_RCC_PLL4_IsReady+0x16>
341832ae:	2301      	movs	r3, #1
341832b0:	e000      	b.n	341832b4 <LL_RCC_PLL4_IsReady+0x18>
341832b2:	2300      	movs	r3, #0
}
341832b4:	4618      	mov	r0, r3
341832b6:	46bd      	mov	sp, r7
341832b8:	f85d 7b04 	ldr.w	r7, [sp], #4
341832bc:	4770      	bx	lr
341832be:	bf00      	nop
341832c0:	56028000 	.word	0x56028000

341832c4 <LL_RCC_PLL4_IsEnabledBypass>:
  * @brief  Check if PLL4 bypass is enabled
  * @rmtoll PLL4CFGR1    PLL4BYP         LL_RCC_PLL4_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsEnabledBypass(void)
{
341832c4:	b480      	push	{r7}
341832c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
341832c8:	4b07      	ldr	r3, [pc, #28]	@ (341832e8 <LL_RCC_PLL4_IsEnabledBypass+0x24>)
341832ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
341832ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
341832d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
341832d6:	d101      	bne.n	341832dc <LL_RCC_PLL4_IsEnabledBypass+0x18>
341832d8:	2301      	movs	r3, #1
341832da:	e000      	b.n	341832de <LL_RCC_PLL4_IsEnabledBypass+0x1a>
341832dc:	2300      	movs	r3, #0
}
341832de:	4618      	mov	r0, r3
341832e0:	46bd      	mov	sp, r7
341832e2:	f85d 7b04 	ldr.w	r7, [sp], #4
341832e6:	4770      	bx	lr
341832e8:	56028000 	.word	0x56028000

341832ec <LL_RCC_IC1_Enable>:
  * @brief  Enable IC1
  * @rmtoll DIVENSR      IC1ENS        LL_RCC_IC1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC1_Enable(void)
{
341832ec:	b480      	push	{r7}
341832ee:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC1ENS);
341832f0:	4b04      	ldr	r3, [pc, #16]	@ (34183304 <LL_RCC_IC1_Enable+0x18>)
341832f2:	2201      	movs	r2, #1
341832f4:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
341832f8:	bf00      	nop
341832fa:	46bd      	mov	sp, r7
341832fc:	f85d 7b04 	ldr.w	r7, [sp], #4
34183300:	4770      	bx	lr
34183302:	bf00      	nop
34183304:	56028000 	.word	0x56028000

34183308 <LL_RCC_IC1_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetSource(void)
{
34183308:	b480      	push	{r7}
3418330a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
3418330c:	4b04      	ldr	r3, [pc, #16]	@ (34183320 <LL_RCC_IC1_GetSource+0x18>)
3418330e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34183312:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34183316:	4618      	mov	r0, r3
34183318:	46bd      	mov	sp, r7
3418331a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418331e:	4770      	bx	lr
34183320:	56028000 	.word	0x56028000

34183324 <LL_RCC_IC1_GetDivider>:
  * @brief  Get IC1 divider
  * @rmtoll IC1CFGR      IC1INT        LL_RCC_IC1_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetDivider(void)
{
34183324:	b480      	push	{r7}
34183326:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL);
34183328:	4b05      	ldr	r3, [pc, #20]	@ (34183340 <LL_RCC_IC1_GetDivider+0x1c>)
3418332a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3418332e:	0c1b      	lsrs	r3, r3, #16
34183330:	b2db      	uxtb	r3, r3
34183332:	3301      	adds	r3, #1
}
34183334:	4618      	mov	r0, r3
34183336:	46bd      	mov	sp, r7
34183338:	f85d 7b04 	ldr.w	r7, [sp], #4
3418333c:	4770      	bx	lr
3418333e:	bf00      	nop
34183340:	56028000 	.word	0x56028000

34183344 <LL_RCC_IC2_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetSource(void)
{
34183344:	b480      	push	{r7}
34183346:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
34183348:	4b04      	ldr	r3, [pc, #16]	@ (3418335c <LL_RCC_IC2_GetSource+0x18>)
3418334a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3418334e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34183352:	4618      	mov	r0, r3
34183354:	46bd      	mov	sp, r7
34183356:	f85d 7b04 	ldr.w	r7, [sp], #4
3418335a:	4770      	bx	lr
3418335c:	56028000 	.word	0x56028000

34183360 <LL_RCC_IC2_GetDivider>:
  * @brief  Get IC2 divider
  * @rmtoll IC2CFGR      IC2INT        LL_RCC_IC2_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetDivider(void)
{
34183360:	b480      	push	{r7}
34183362:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1UL);
34183364:	4b05      	ldr	r3, [pc, #20]	@ (3418337c <LL_RCC_IC2_GetDivider+0x1c>)
34183366:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
3418336a:	0c1b      	lsrs	r3, r3, #16
3418336c:	b2db      	uxtb	r3, r3
3418336e:	3301      	adds	r3, #1
}
34183370:	4618      	mov	r0, r3
34183372:	46bd      	mov	sp, r7
34183374:	f85d 7b04 	ldr.w	r7, [sp], #4
34183378:	4770      	bx	lr
3418337a:	bf00      	nop
3418337c:	56028000 	.word	0x56028000

34183380 <LL_RCC_IC6_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC6_GetSource(void)
{
34183380:	b480      	push	{r7}
34183382:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
34183384:	4b04      	ldr	r3, [pc, #16]	@ (34183398 <LL_RCC_IC6_GetSource+0x18>)
34183386:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
3418338a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418338e:	4618      	mov	r0, r3
34183390:	46bd      	mov	sp, r7
34183392:	f85d 7b04 	ldr.w	r7, [sp], #4
34183396:	4770      	bx	lr
34183398:	56028000 	.word	0x56028000

3418339c <LL_RCC_IC11_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC11_GetSource(void)
{
3418339c:	b480      	push	{r7}
3418339e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
341833a0:	4b04      	ldr	r3, [pc, #16]	@ (341833b4 <LL_RCC_IC11_GetSource+0x18>)
341833a2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
341833a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341833aa:	4618      	mov	r0, r3
341833ac:	46bd      	mov	sp, r7
341833ae:	f85d 7b04 	ldr.w	r7, [sp], #4
341833b2:	4770      	bx	lr
341833b4:	56028000 	.word	0x56028000

341833b8 <HAL_RCC_OscConfig>:
  * @note   This function does not protect the MCOxSEL, the PERSEL and the PPPSEL glitch-free muxes
  *         (Mux selection cannot be changed if selected input clock is inactive).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
341833b8:	b580      	push	{r7, lr}
341833ba:	b0a2      	sub	sp, #136	@ 0x88
341833bc:	af00      	add	r7, sp, #0
341833be:	6078      	str	r0, [r7, #4]
  uint32_t pll3src;
  uint32_t pll4src;
  uint32_t rccsr;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
341833c0:	687b      	ldr	r3, [r7, #4]
341833c2:	2b00      	cmp	r3, #0
341833c4:	d101      	bne.n	341833ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
341833c6:	2301      	movs	r3, #1
341833c8:	e3d1      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  cpuclksrc = LL_RCC_GetCpuClkSource();
341833ca:	f7ff fe9b 	bl	34183104 <LL_RCC_GetCpuClkSource>
341833ce:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  sysclksrc = LL_RCC_GetSysClkSource();
341833d2:	f7ff fea5 	bl	34183120 <LL_RCC_GetSysClkSource>
341833d6:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  pll1src = LL_RCC_PLL1_GetSource();
341833da:	f7ff feaf 	bl	3418313c <LL_RCC_PLL1_GetSource>
341833de:	67f8      	str	r0, [r7, #124]	@ 0x7c
  pll2src = LL_RCC_PLL2_GetSource();
341833e0:	f7ff fee2 	bl	341831a8 <LL_RCC_PLL2_GetSource>
341833e4:	67b8      	str	r0, [r7, #120]	@ 0x78
  pll3src = LL_RCC_PLL3_GetSource();
341833e6:	f7ff ff15 	bl	34183214 <LL_RCC_PLL3_GetSource>
341833ea:	6778      	str	r0, [r7, #116]	@ 0x74
  pll4src = LL_RCC_PLL4_GetSource();
341833ec:	f7ff ff48 	bl	34183280 <LL_RCC_PLL4_GetSource>
341833f0:	6738      	str	r0, [r7, #112]	@ 0x70
  rccsr = RCC->SR;
341833f2:	4b91      	ldr	r3, [pc, #580]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
341833f4:	685b      	ldr	r3, [r3, #4]
341833f6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
341833f8:	687b      	ldr	r3, [r7, #4]
341833fa:	681b      	ldr	r3, [r3, #0]
341833fc:	f003 0301 	and.w	r3, r3, #1
34183400:	2b00      	cmp	r3, #0
34183402:	f000 80a8 	beq.w	34183556 <HAL_RCC_OscConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSE) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
34183406:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3418340a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3418340e:	d028      	beq.n	34183462 <HAL_RCC_OscConfig+0xaa>
34183410:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34183414:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183418:	d023      	beq.n	34183462 <HAL_RCC_OscConfig+0xaa>
3418341a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
3418341c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183420:	d104      	bne.n	3418342c <HAL_RCC_OscConfig+0x74>
        ((pll1src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34183422:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34183424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34183428:	2b00      	cmp	r3, #0
3418342a:	d11a      	bne.n	34183462 <HAL_RCC_OscConfig+0xaa>
3418342c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
3418342e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183432:	d104      	bne.n	3418343e <HAL_RCC_OscConfig+0x86>
        ((pll2src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34183434:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34183436:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3418343a:	2b00      	cmp	r3, #0
3418343c:	d111      	bne.n	34183462 <HAL_RCC_OscConfig+0xaa>
3418343e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34183440:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183444:	d104      	bne.n	34183450 <HAL_RCC_OscConfig+0x98>
        ((pll3src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34183446:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34183448:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3418344c:	2b00      	cmp	r3, #0
3418344e:	d108      	bne.n	34183462 <HAL_RCC_OscConfig+0xaa>
34183450:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34183452:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183456:	d10a      	bne.n	3418346e <HAL_RCC_OscConfig+0xb6>
        ((pll4src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34183458:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
3418345a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
3418345e:	2b00      	cmp	r3, #0
34183460:	d005      	beq.n	3418346e <HAL_RCC_OscConfig+0xb6>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
34183462:	687b      	ldr	r3, [r7, #4]
34183464:	685b      	ldr	r3, [r3, #4]
34183466:	2b00      	cmp	r3, #0
34183468:	d175      	bne.n	34183556 <HAL_RCC_OscConfig+0x19e>
      {
        return HAL_ERROR;
3418346a:	2301      	movs	r3, #1
3418346c:	e37f      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      /* HSE ON , nothing to do */
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
3418346e:	687b      	ldr	r3, [r7, #4]
34183470:	685b      	ldr	r3, [r3, #4]
34183472:	2b10      	cmp	r3, #16
34183474:	d104      	bne.n	34183480 <HAL_RCC_OscConfig+0xc8>
34183476:	4b70      	ldr	r3, [pc, #448]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
34183478:	2210      	movs	r2, #16
3418347a:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
3418347e:	e043      	b.n	34183508 <HAL_RCC_OscConfig+0x150>
34183480:	687b      	ldr	r3, [r7, #4]
34183482:	685b      	ldr	r3, [r3, #4]
34183484:	2b00      	cmp	r3, #0
34183486:	d10c      	bne.n	341834a2 <HAL_RCC_OscConfig+0xea>
34183488:	4b6b      	ldr	r3, [pc, #428]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
3418348a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3418348e:	461a      	mov	r2, r3
34183490:	2310      	movs	r3, #16
34183492:	6013      	str	r3, [r2, #0]
34183494:	4b68      	ldr	r3, [pc, #416]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
34183496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34183498:	4a67      	ldr	r2, [pc, #412]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
3418349a:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
3418349e:	6553      	str	r3, [r2, #84]	@ 0x54
341834a0:	e032      	b.n	34183508 <HAL_RCC_OscConfig+0x150>
341834a2:	687b      	ldr	r3, [r7, #4]
341834a4:	685b      	ldr	r3, [r3, #4]
341834a6:	f248 0210 	movw	r2, #32784	@ 0x8010
341834aa:	4293      	cmp	r3, r2
341834ac:	d110      	bne.n	341834d0 <HAL_RCC_OscConfig+0x118>
341834ae:	4b62      	ldr	r3, [pc, #392]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
341834b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341834b2:	4a61      	ldr	r2, [pc, #388]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
341834b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
341834b8:	6553      	str	r3, [r2, #84]	@ 0x54
341834ba:	4b5f      	ldr	r3, [pc, #380]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
341834bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341834be:	4a5e      	ldr	r2, [pc, #376]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
341834c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
341834c4:	6553      	str	r3, [r2, #84]	@ 0x54
341834c6:	4b5c      	ldr	r3, [pc, #368]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
341834c8:	2210      	movs	r2, #16
341834ca:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
341834ce:	e01b      	b.n	34183508 <HAL_RCC_OscConfig+0x150>
341834d0:	687b      	ldr	r3, [r7, #4]
341834d2:	685b      	ldr	r3, [r3, #4]
341834d4:	4a59      	ldr	r2, [pc, #356]	@ (3418363c <HAL_RCC_OscConfig+0x284>)
341834d6:	4293      	cmp	r3, r2
341834d8:	d10a      	bne.n	341834f0 <HAL_RCC_OscConfig+0x138>
341834da:	4b57      	ldr	r3, [pc, #348]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
341834dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341834de:	4a56      	ldr	r2, [pc, #344]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
341834e0:	f443 33c0 	orr.w	r3, r3, #98304	@ 0x18000
341834e4:	6553      	str	r3, [r2, #84]	@ 0x54
341834e6:	4b54      	ldr	r3, [pc, #336]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
341834e8:	2210      	movs	r2, #16
341834ea:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
341834ee:	e00b      	b.n	34183508 <HAL_RCC_OscConfig+0x150>
341834f0:	4b51      	ldr	r3, [pc, #324]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
341834f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341834f6:	461a      	mov	r2, r3
341834f8:	2310      	movs	r3, #16
341834fa:	6013      	str	r3, [r2, #0]
341834fc:	4b4e      	ldr	r3, [pc, #312]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
341834fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34183500:	4a4d      	ldr	r2, [pc, #308]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
34183502:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
34183506:	6553      	str	r3, [r2, #84]	@ 0x54

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34183508:	f7ff f8de 	bl	341826c8 <HAL_GetTick>
3418350c:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
3418350e:	687b      	ldr	r3, [r7, #4]
34183510:	685b      	ldr	r3, [r3, #4]
34183512:	2b00      	cmp	r3, #0
34183514:	d019      	beq.n	3418354a <HAL_RCC_OscConfig+0x192>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
34183516:	e008      	b.n	3418352a <HAL_RCC_OscConfig+0x172>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
34183518:	f7ff f8d6 	bl	341826c8 <HAL_GetTick>
3418351c:	4602      	mov	r2, r0
3418351e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34183520:	1ad3      	subs	r3, r2, r3
34183522:	2b64      	cmp	r3, #100	@ 0x64
34183524:	d901      	bls.n	3418352a <HAL_RCC_OscConfig+0x172>
          {
            return HAL_TIMEOUT;
34183526:	2303      	movs	r3, #3
34183528:	e321      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
3418352a:	4b43      	ldr	r3, [pc, #268]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
3418352c:	685b      	ldr	r3, [r3, #4]
3418352e:	f003 0310 	and.w	r3, r3, #16
34183532:	2b00      	cmp	r3, #0
34183534:	d0f0      	beq.n	34183518 <HAL_RCC_OscConfig+0x160>
34183536:	e00e      	b.n	34183556 <HAL_RCC_OscConfig+0x19e>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
34183538:	f7ff f8c6 	bl	341826c8 <HAL_GetTick>
3418353c:	4602      	mov	r2, r0
3418353e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34183540:	1ad3      	subs	r3, r2, r3
34183542:	2b64      	cmp	r3, #100	@ 0x64
34183544:	d901      	bls.n	3418354a <HAL_RCC_OscConfig+0x192>
          {
            return HAL_TIMEOUT;
34183546:	2303      	movs	r3, #3
34183548:	e311      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
3418354a:	4b3b      	ldr	r3, [pc, #236]	@ (34183638 <HAL_RCC_OscConfig+0x280>)
3418354c:	685b      	ldr	r3, [r3, #4]
3418354e:	f003 0310 	and.w	r3, r3, #16
34183552:	2b00      	cmp	r3, #0
34183554:	d1f0      	bne.n	34183538 <HAL_RCC_OscConfig+0x180>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
34183556:	687b      	ldr	r3, [r7, #4]
34183558:	681b      	ldr	r3, [r3, #0]
3418355a:	f003 0302 	and.w	r3, r3, #2
3418355e:	2b00      	cmp	r3, #0
34183560:	d073      	beq.n	3418364a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));

    /* When the HSI is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
34183562:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34183566:	2b00      	cmp	r3, #0
34183568:	d023      	beq.n	341835b2 <HAL_RCC_OscConfig+0x1fa>
3418356a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
3418356e:	2b00      	cmp	r3, #0
34183570:	d01f      	beq.n	341835b2 <HAL_RCC_OscConfig+0x1fa>
34183572:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34183574:	2b00      	cmp	r3, #0
34183576:	d104      	bne.n	34183582 <HAL_RCC_OscConfig+0x1ca>
        ((pll1src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34183578:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
3418357a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3418357e:	2b00      	cmp	r3, #0
34183580:	d117      	bne.n	341835b2 <HAL_RCC_OscConfig+0x1fa>
34183582:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
34183584:	2b00      	cmp	r3, #0
34183586:	d104      	bne.n	34183592 <HAL_RCC_OscConfig+0x1da>
        ((pll2src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34183588:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
3418358a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3418358e:	2b00      	cmp	r3, #0
34183590:	d10f      	bne.n	341835b2 <HAL_RCC_OscConfig+0x1fa>
34183592:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34183594:	2b00      	cmp	r3, #0
34183596:	d104      	bne.n	341835a2 <HAL_RCC_OscConfig+0x1ea>
        ((pll3src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34183598:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
3418359a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3418359e:	2b00      	cmp	r3, #0
341835a0:	d107      	bne.n	341835b2 <HAL_RCC_OscConfig+0x1fa>
341835a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
341835a4:	2b00      	cmp	r3, #0
341835a6:	d115      	bne.n	341835d4 <HAL_RCC_OscConfig+0x21c>
        ((pll4src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
341835a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341835aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
341835ae:	2b00      	cmp	r3, #0
341835b0:	d010      	beq.n	341835d4 <HAL_RCC_OscConfig+0x21c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
341835b2:	687b      	ldr	r3, [r7, #4]
341835b4:	68db      	ldr	r3, [r3, #12]
341835b6:	2b00      	cmp	r3, #0
341835b8:	d101      	bne.n	341835be <HAL_RCC_OscConfig+0x206>
      {
        return HAL_ERROR;
341835ba:	2301      	movs	r3, #1
341835bc:	e2d7      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
        /* Check the parameters */
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

        /* Set the HSI Divider */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pRCC_OscInitStruct->HSIDiv);
341835be:	687b      	ldr	r3, [r7, #4]
341835c0:	691b      	ldr	r3, [r3, #16]
341835c2:	4618      	mov	r0, r3
341835c4:	f7ff fcc0 	bl	34182f48 <LL_RCC_HSI_SetDivider>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
341835c8:	687b      	ldr	r3, [r7, #4]
341835ca:	695b      	ldr	r3, [r3, #20]
341835cc:	4618      	mov	r0, r3
341835ce:	f7ff fcdd 	bl	34182f8c <LL_RCC_HSI_SetCalibTrimming>
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
341835d2:	e03a      	b.n	3418364a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
341835d4:	687b      	ldr	r3, [r7, #4]
341835d6:	68db      	ldr	r3, [r3, #12]
341835d8:	2b00      	cmp	r3, #0
341835da:	d01e      	beq.n	3418361a <HAL_RCC_OscConfig+0x262>
        /* Check the parameters */
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
341835dc:	f7ff fc84 	bl	34182ee8 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
341835e0:	f7ff f872 	bl	341826c8 <HAL_GetTick>
341835e4:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
341835e6:	e008      	b.n	341835fa <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
341835e8:	f7ff f86e 	bl	341826c8 <HAL_GetTick>
341835ec:	4602      	mov	r2, r0
341835ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
341835f0:	1ad3      	subs	r3, r2, r3
341835f2:	2b01      	cmp	r3, #1
341835f4:	d901      	bls.n	341835fa <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
341835f6:	2303      	movs	r3, #3
341835f8:	e2b9      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_HSI_IsReady() == 0U)
341835fa:	f7ff fc93 	bl	34182f24 <LL_RCC_HSI_IsReady>
341835fe:	4603      	mov	r3, r0
34183600:	2b00      	cmp	r3, #0
34183602:	d0f1      	beq.n	341835e8 <HAL_RCC_OscConfig+0x230>
          }
        }

        /* Set the HSI Divider */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pRCC_OscInitStruct->HSIDiv);
34183604:	687b      	ldr	r3, [r7, #4]
34183606:	691b      	ldr	r3, [r3, #16]
34183608:	4618      	mov	r0, r3
3418360a:	f7ff fc9d 	bl	34182f48 <LL_RCC_HSI_SetDivider>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
3418360e:	687b      	ldr	r3, [r7, #4]
34183610:	695b      	ldr	r3, [r3, #20]
34183612:	4618      	mov	r0, r3
34183614:	f7ff fcba 	bl	34182f8c <LL_RCC_HSI_SetCalibTrimming>
34183618:	e017      	b.n	3418364a <HAL_RCC_OscConfig+0x292>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
3418361a:	f7ff fc73 	bl	34182f04 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
3418361e:	f7ff f853 	bl	341826c8 <HAL_GetTick>
34183622:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
34183624:	e00c      	b.n	34183640 <HAL_RCC_OscConfig+0x288>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
34183626:	f7ff f84f 	bl	341826c8 <HAL_GetTick>
3418362a:	4602      	mov	r2, r0
3418362c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
3418362e:	1ad3      	subs	r3, r2, r3
34183630:	2b01      	cmp	r3, #1
34183632:	d905      	bls.n	34183640 <HAL_RCC_OscConfig+0x288>
          {
            return HAL_TIMEOUT;
34183634:	2303      	movs	r3, #3
34183636:	e29a      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
34183638:	56028000 	.word	0x56028000
3418363c:	00018010 	.word	0x00018010
        while (LL_RCC_HSI_IsReady() != 0U)
34183640:	f7ff fc70 	bl	34182f24 <LL_RCC_HSI_IsReady>
34183644:	4603      	mov	r3, r0
34183646:	2b00      	cmp	r3, #0
34183648:	d1ed      	bne.n	34183626 <HAL_RCC_OscConfig+0x26e>
      }
    }
  }

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
3418364a:	687b      	ldr	r3, [r7, #4]
3418364c:	681b      	ldr	r3, [r3, #0]
3418364e:	f003 0310 	and.w	r3, r3, #16
34183652:	2b00      	cmp	r3, #0
34183654:	d070      	beq.n	34183738 <HAL_RCC_OscConfig+0x380>
    /* Check the parameters */
    assert_param(IS_RCC_MSI(pRCC_OscInitStruct->MSIState));

    /* When the MSI is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    /* but just to update the MSI calibration value */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_MSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
34183656:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3418365a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
3418365e:	d028      	beq.n	341836b2 <HAL_RCC_OscConfig+0x2fa>
34183660:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34183664:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34183668:	d023      	beq.n	341836b2 <HAL_RCC_OscConfig+0x2fa>
3418366a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
3418366c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34183670:	d104      	bne.n	3418367c <HAL_RCC_OscConfig+0x2c4>
        ((pll1src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34183672:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34183674:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34183678:	2b00      	cmp	r3, #0
3418367a:	d11a      	bne.n	341836b2 <HAL_RCC_OscConfig+0x2fa>
3418367c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
3418367e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34183682:	d104      	bne.n	3418368e <HAL_RCC_OscConfig+0x2d6>
        ((pll2src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34183684:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34183686:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3418368a:	2b00      	cmp	r3, #0
3418368c:	d111      	bne.n	341836b2 <HAL_RCC_OscConfig+0x2fa>
3418368e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34183690:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34183694:	d104      	bne.n	341836a0 <HAL_RCC_OscConfig+0x2e8>
        ((pll3src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34183696:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34183698:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
3418369c:	2b00      	cmp	r3, #0
3418369e:	d108      	bne.n	341836b2 <HAL_RCC_OscConfig+0x2fa>
341836a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
341836a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341836a6:	d110      	bne.n	341836ca <HAL_RCC_OscConfig+0x312>
        ((pll4src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
341836a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341836aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
341836ae:	2b00      	cmp	r3, #0
341836b0:	d00b      	beq.n	341836ca <HAL_RCC_OscConfig+0x312>
    {
      /* When MSI is used as system clock it will not disabled */
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
341836b2:	687b      	ldr	r3, [r7, #4]
341836b4:	69db      	ldr	r3, [r3, #28]
341836b6:	2b00      	cmp	r3, #0
341836b8:	d101      	bne.n	341836be <HAL_RCC_OscConfig+0x306>
      {
        return HAL_ERROR;
341836ba:	2301      	movs	r3, #1
341836bc:	e257      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Check the parameters */
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

        /* Adjusts the Internal High Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->MSICalibrationValue);
341836be:	687b      	ldr	r3, [r7, #4]
341836c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341836c2:	4618      	mov	r0, r3
341836c4:	f7ff fcca 	bl	3418305c <LL_RCC_MSI_SetCalibTrimming>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
341836c8:	e036      	b.n	34183738 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Check the MSI State */
      if ((pRCC_OscInitStruct->MSIState) != RCC_MSI_OFF)
341836ca:	687b      	ldr	r3, [r7, #4]
341836cc:	69db      	ldr	r3, [r3, #28]
341836ce:	2b00      	cmp	r3, #0
341836d0:	d01e      	beq.n	34183710 <HAL_RCC_OscConfig+0x358>
        /* Check the parameters */
        assert_param(IS_RCC_MSI_FREQUENCY(pRCC_OscInitStruct->MSIFrequency));
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

        /* Set the frequency */
        __HAL_RCC_MSI_FREQUENCY_CONFIG(pRCC_OscInitStruct->MSIFrequency);
341836d2:	687b      	ldr	r3, [r7, #4]
341836d4:	6a1b      	ldr	r3, [r3, #32]
341836d6:	4618      	mov	r0, r3
341836d8:	f7ff fc9e 	bl	34183018 <LL_RCC_MSI_SetFrequency>

        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
341836dc:	f7ff fc6c 	bl	34182fb8 <LL_RCC_MSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
341836e0:	f7fe fff2 	bl	341826c8 <HAL_GetTick>
341836e4:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
341836e6:	e008      	b.n	341836fa <HAL_RCC_OscConfig+0x342>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
341836e8:	f7fe ffee 	bl	341826c8 <HAL_GetTick>
341836ec:	4602      	mov	r2, r0
341836ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
341836f0:	1ad3      	subs	r3, r2, r3
341836f2:	2b01      	cmp	r3, #1
341836f4:	d901      	bls.n	341836fa <HAL_RCC_OscConfig+0x342>
          {
            return HAL_TIMEOUT;
341836f6:	2303      	movs	r3, #3
341836f8:	e239      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_MSI_IsReady() == 0U)
341836fa:	f7ff fc7b 	bl	34182ff4 <LL_RCC_MSI_IsReady>
341836fe:	4603      	mov	r3, r0
34183700:	2b00      	cmp	r3, #0
34183702:	d0f1      	beq.n	341836e8 <HAL_RCC_OscConfig+0x330>
          }
        }

        /* Adjusts the Internal High Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->MSICalibrationValue);
34183704:	687b      	ldr	r3, [r7, #4]
34183706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183708:	4618      	mov	r0, r3
3418370a:	f7ff fca7 	bl	3418305c <LL_RCC_MSI_SetCalibTrimming>
3418370e:	e013      	b.n	34183738 <HAL_RCC_OscConfig+0x380>
      }
      else
      {
        /* Ignore MSI frequency and calibration values in disable case */
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
34183710:	f7ff fc60 	bl	34182fd4 <LL_RCC_MSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34183714:	f7fe ffd8 	bl	341826c8 <HAL_GetTick>
34183718:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
3418371a:	e008      	b.n	3418372e <HAL_RCC_OscConfig+0x376>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
3418371c:	f7fe ffd4 	bl	341826c8 <HAL_GetTick>
34183720:	4602      	mov	r2, r0
34183722:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34183724:	1ad3      	subs	r3, r2, r3
34183726:	2b01      	cmp	r3, #1
34183728:	d901      	bls.n	3418372e <HAL_RCC_OscConfig+0x376>
          {
            return HAL_TIMEOUT;
3418372a:	2303      	movs	r3, #3
3418372c:	e21f      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_MSI_IsReady() != 0U)
3418372e:	f7ff fc61 	bl	34182ff4 <LL_RCC_MSI_IsReady>
34183732:	4603      	mov	r3, r0
34183734:	2b00      	cmp	r3, #0
34183736:	d1f1      	bne.n	3418371c <HAL_RCC_OscConfig+0x364>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
34183738:	687b      	ldr	r3, [r7, #4]
3418373a:	681b      	ldr	r3, [r3, #0]
3418373c:	f003 0308 	and.w	r3, r3, #8
34183740:	2b00      	cmp	r3, #0
34183742:	d02c      	beq.n	3418379e <HAL_RCC_OscConfig+0x3e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((pRCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
34183744:	687b      	ldr	r3, [r7, #4]
34183746:	699b      	ldr	r3, [r3, #24]
34183748:	2b00      	cmp	r3, #0
3418374a:	d014      	beq.n	34183776 <HAL_RCC_OscConfig+0x3be>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
3418374c:	f7ff fcae 	bl	341830ac <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34183750:	f7fe ffba 	bl	341826c8 <HAL_GetTick>
34183754:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
34183756:	e008      	b.n	3418376a <HAL_RCC_OscConfig+0x3b2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
34183758:	f7fe ffb6 	bl	341826c8 <HAL_GetTick>
3418375c:	4602      	mov	r2, r0
3418375e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34183760:	1ad3      	subs	r3, r2, r3
34183762:	2b01      	cmp	r3, #1
34183764:	d901      	bls.n	3418376a <HAL_RCC_OscConfig+0x3b2>
        {
          return HAL_TIMEOUT;
34183766:	2303      	movs	r3, #3
34183768:	e201      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSI_IsReady() == 0U)
3418376a:	f7ff fcbd 	bl	341830e8 <LL_RCC_LSI_IsReady>
3418376e:	4603      	mov	r3, r0
34183770:	2b00      	cmp	r3, #0
34183772:	d0f1      	beq.n	34183758 <HAL_RCC_OscConfig+0x3a0>
34183774:	e013      	b.n	3418379e <HAL_RCC_OscConfig+0x3e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
34183776:	f7ff fca7 	bl	341830c8 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
3418377a:	f7fe ffa5 	bl	341826c8 <HAL_GetTick>
3418377e:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() != 0U)
34183780:	e008      	b.n	34183794 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
34183782:	f7fe ffa1 	bl	341826c8 <HAL_GetTick>
34183786:	4602      	mov	r2, r0
34183788:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
3418378a:	1ad3      	subs	r3, r2, r3
3418378c:	2b01      	cmp	r3, #1
3418378e:	d901      	bls.n	34183794 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
34183790:	2303      	movs	r3, #3
34183792:	e1ec      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSI_IsReady() != 0U)
34183794:	f7ff fca8 	bl	341830e8 <LL_RCC_LSI_IsReady>
34183798:	4603      	mov	r3, r0
3418379a:	2b00      	cmp	r3, #0
3418379c:	d1f1      	bne.n	34183782 <HAL_RCC_OscConfig+0x3ca>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
3418379e:	687b      	ldr	r3, [r7, #4]
341837a0:	681b      	ldr	r3, [r3, #0]
341837a2:	f003 0304 	and.w	r3, r3, #4
341837a6:	2b00      	cmp	r3, #0
341837a8:	f000 808c 	beq.w	341838c4 <HAL_RCC_OscConfig+0x50c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pRCC_OscInitStruct->LSEState);
341837ac:	687b      	ldr	r3, [r7, #4]
341837ae:	689b      	ldr	r3, [r3, #8]
341837b0:	2b02      	cmp	r3, #2
341837b2:	d104      	bne.n	341837be <HAL_RCC_OscConfig+0x406>
341837b4:	4b96      	ldr	r3, [pc, #600]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
341837b6:	2202      	movs	r2, #2
341837b8:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
341837bc:	e055      	b.n	3418386a <HAL_RCC_OscConfig+0x4b2>
341837be:	687b      	ldr	r3, [r7, #4]
341837c0:	689b      	ldr	r3, [r3, #8]
341837c2:	2b00      	cmp	r3, #0
341837c4:	d112      	bne.n	341837ec <HAL_RCC_OscConfig+0x434>
341837c6:	4b92      	ldr	r3, [pc, #584]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
341837c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341837cc:	461a      	mov	r2, r3
341837ce:	2302      	movs	r3, #2
341837d0:	6013      	str	r3, [r2, #0]
341837d2:	4b8f      	ldr	r3, [pc, #572]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
341837d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
341837d6:	4a8e      	ldr	r2, [pc, #568]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
341837d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
341837dc:	6413      	str	r3, [r2, #64]	@ 0x40
341837de:	4b8c      	ldr	r3, [pc, #560]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
341837e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
341837e2:	4a8b      	ldr	r2, [pc, #556]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
341837e4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
341837e8:	6413      	str	r3, [r2, #64]	@ 0x40
341837ea:	e03e      	b.n	3418386a <HAL_RCC_OscConfig+0x4b2>
341837ec:	687b      	ldr	r3, [r7, #4]
341837ee:	689b      	ldr	r3, [r3, #8]
341837f0:	f248 0202 	movw	r2, #32770	@ 0x8002
341837f4:	4293      	cmp	r3, r2
341837f6:	d110      	bne.n	3418381a <HAL_RCC_OscConfig+0x462>
341837f8:	4b85      	ldr	r3, [pc, #532]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
341837fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
341837fc:	4a84      	ldr	r2, [pc, #528]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
341837fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34183802:	6413      	str	r3, [r2, #64]	@ 0x40
34183804:	4b82      	ldr	r3, [pc, #520]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
34183806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34183808:	4a81      	ldr	r2, [pc, #516]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
3418380a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
3418380e:	6413      	str	r3, [r2, #64]	@ 0x40
34183810:	4b7f      	ldr	r3, [pc, #508]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
34183812:	2202      	movs	r2, #2
34183814:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34183818:	e027      	b.n	3418386a <HAL_RCC_OscConfig+0x4b2>
3418381a:	687b      	ldr	r3, [r7, #4]
3418381c:	689b      	ldr	r3, [r3, #8]
3418381e:	4a7d      	ldr	r2, [pc, #500]	@ (34183a14 <HAL_RCC_OscConfig+0x65c>)
34183820:	4293      	cmp	r3, r2
34183822:	d110      	bne.n	34183846 <HAL_RCC_OscConfig+0x48e>
34183824:	4b7a      	ldr	r3, [pc, #488]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
34183826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34183828:	4a79      	ldr	r2, [pc, #484]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
3418382a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
3418382e:	6413      	str	r3, [r2, #64]	@ 0x40
34183830:	4b77      	ldr	r3, [pc, #476]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
34183832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34183834:	4a76      	ldr	r2, [pc, #472]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
34183836:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
3418383a:	6413      	str	r3, [r2, #64]	@ 0x40
3418383c:	4b74      	ldr	r3, [pc, #464]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
3418383e:	2202      	movs	r2, #2
34183840:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34183844:	e011      	b.n	3418386a <HAL_RCC_OscConfig+0x4b2>
34183846:	4b72      	ldr	r3, [pc, #456]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
34183848:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3418384c:	461a      	mov	r2, r3
3418384e:	2302      	movs	r3, #2
34183850:	6013      	str	r3, [r2, #0]
34183852:	4b6f      	ldr	r3, [pc, #444]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
34183854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34183856:	4a6e      	ldr	r2, [pc, #440]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
34183858:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
3418385c:	6413      	str	r3, [r2, #64]	@ 0x40
3418385e:	4b6c      	ldr	r3, [pc, #432]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
34183860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34183862:	4a6b      	ldr	r2, [pc, #428]	@ (34183a10 <HAL_RCC_OscConfig+0x658>)
34183864:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34183868:	6413      	str	r3, [r2, #64]	@ 0x40
    /* Check the LSE State */
    if ((pRCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
3418386a:	687b      	ldr	r3, [r7, #4]
3418386c:	689b      	ldr	r3, [r3, #8]
3418386e:	2b00      	cmp	r3, #0
34183870:	d014      	beq.n	3418389c <HAL_RCC_OscConfig+0x4e4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34183872:	f7fe ff29 	bl	341826c8 <HAL_GetTick>
34183876:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
34183878:	e00a      	b.n	34183890 <HAL_RCC_OscConfig+0x4d8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
3418387a:	f7fe ff25 	bl	341826c8 <HAL_GetTick>
3418387e:	4602      	mov	r2, r0
34183880:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34183882:	1ad3      	subs	r3, r2, r3
34183884:	f241 3288 	movw	r2, #5000	@ 0x1388
34183888:	4293      	cmp	r3, r2
3418388a:	d901      	bls.n	34183890 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
3418388c:	2303      	movs	r3, #3
3418388e:	e16e      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSE_IsReady() == 0U)
34183890:	f7ff fbfa 	bl	34183088 <LL_RCC_LSE_IsReady>
34183894:	4603      	mov	r3, r0
34183896:	2b00      	cmp	r3, #0
34183898:	d0ef      	beq.n	3418387a <HAL_RCC_OscConfig+0x4c2>
3418389a:	e013      	b.n	341838c4 <HAL_RCC_OscConfig+0x50c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
3418389c:	f7fe ff14 	bl	341826c8 <HAL_GetTick>
341838a0:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
341838a2:	e00a      	b.n	341838ba <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
341838a4:	f7fe ff10 	bl	341826c8 <HAL_GetTick>
341838a8:	4602      	mov	r2, r0
341838aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
341838ac:	1ad3      	subs	r3, r2, r3
341838ae:	f241 3288 	movw	r2, #5000	@ 0x1388
341838b2:	4293      	cmp	r3, r2
341838b4:	d901      	bls.n	341838ba <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
341838b6:	2303      	movs	r3, #3
341838b8:	e159      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSE_IsReady() != 0U)
341838ba:	f7ff fbe5 	bl	34183088 <LL_RCC_LSE_IsReady>
341838be:	4603      	mov	r3, r0
341838c0:	2b00      	cmp	r3, #0
341838c2:	d1ef      	bne.n	341838a4 <HAL_RCC_OscConfig+0x4ec>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL1.PLLState));

  if (pRCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
341838c4:	687b      	ldr	r3, [r7, #4]
341838c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
341838c8:	2b00      	cmp	r3, #0
341838ca:	d04c      	beq.n	34183966 <HAL_RCC_OscConfig+0x5ae>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1));
341838cc:	687b      	ldr	r3, [r7, #4]
341838ce:	3328      	adds	r3, #40	@ 0x28
341838d0:	4619      	mov	r1, r3
341838d2:	2000      	movs	r0, #0
341838d4:	f000 fe22 	bl	3418451c <RCC_PLL_IsNewConfig>
341838d8:	6678      	str	r0, [r7, #100]	@ 0x64
    uint32_t pll1_ready = LL_RCC_PLL1_IsReady();
341838da:	f7ff fc3d 	bl	34183158 <LL_RCC_PLL1_IsReady>
341838de:	6638      	str	r0, [r7, #96]	@ 0x60
    if (new_pll_config == 1U)
341838e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
341838e2:	2b01      	cmp	r3, #1
341838e4:	d130      	bne.n	34183948 <HAL_RCC_OscConfig+0x590>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
341838e6:	f7ff fd0f 	bl	34183308 <LL_RCC_IC1_GetSource>
341838ea:	65f8      	str	r0, [r7, #92]	@ 0x5c
      uint32_t ic2src = LL_RCC_IC2_GetSource();
341838ec:	f7ff fd2a 	bl	34183344 <LL_RCC_IC2_GetSource>
341838f0:	65b8      	str	r0, [r7, #88]	@ 0x58
      uint32_t ic6src = LL_RCC_IC6_GetSource();
341838f2:	f7ff fd45 	bl	34183380 <LL_RCC_IC6_GetSource>
341838f6:	6578      	str	r0, [r7, #84]	@ 0x54
      uint32_t ic11src = LL_RCC_IC11_GetSource();
341838f8:	f7ff fd50 	bl	3418339c <LL_RCC_IC11_GetSource>
341838fc:	6538      	str	r0, [r7, #80]	@ 0x50
      /* PLL1 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL1))
341838fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34183902:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34183906:	d104      	bne.n	34183912 <HAL_RCC_OscConfig+0x55a>
34183908:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
3418390a:	2b00      	cmp	r3, #0
3418390c:	d101      	bne.n	34183912 <HAL_RCC_OscConfig+0x55a>
      {
        return HAL_ERROR;
3418390e:	2301      	movs	r3, #1
34183910:	e12d      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      }

      /* PLL1 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL1) ||
34183912:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34183916:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418391a:	d10a      	bne.n	34183932 <HAL_RCC_OscConfig+0x57a>
3418391c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
3418391e:	2b00      	cmp	r3, #0
34183920:	d005      	beq.n	3418392e <HAL_RCC_OscConfig+0x576>
34183922:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34183924:	2b00      	cmp	r3, #0
34183926:	d002      	beq.n	3418392e <HAL_RCC_OscConfig+0x576>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL1) ||
34183928:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3418392a:	2b00      	cmp	r3, #0
3418392c:	d101      	bne.n	34183932 <HAL_RCC_OscConfig+0x57a>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL1)))
      {
        return HAL_ERROR;
3418392e:	2301      	movs	r3, #1
34183930:	e11d      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL1 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1)) != HAL_OK)
34183932:	687b      	ldr	r3, [r7, #4]
34183934:	3328      	adds	r3, #40	@ 0x28
34183936:	4619      	mov	r1, r3
34183938:	2000      	movs	r0, #0
3418393a:	f000 fc93 	bl	34184264 <RCC_PLL_Config>
3418393e:	4603      	mov	r3, r0
34183940:	2b00      	cmp	r3, #0
34183942:	d010      	beq.n	34183966 <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
34183944:	2301      	movs	r3, #1
34183946:	e112      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL1.PLLState == RCC_PLL_ON) && (pll1_ready == 0U))
34183948:	687b      	ldr	r3, [r7, #4]
3418394a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418394c:	2b02      	cmp	r3, #2
3418394e:	d10a      	bne.n	34183966 <HAL_RCC_OscConfig+0x5ae>
34183950:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
34183952:	2b00      	cmp	r3, #0
34183954:	d107      	bne.n	34183966 <HAL_RCC_OscConfig+0x5ae>
    {
      if (RCC_PLL_Enable(RCC_PLL1_CONFIG) != HAL_OK)
34183956:	2000      	movs	r0, #0
34183958:	f000 fdb4 	bl	341844c4 <RCC_PLL_Enable>
3418395c:	4603      	mov	r3, r0
3418395e:	2b00      	cmp	r3, #0
34183960:	d001      	beq.n	34183966 <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
34183962:	2301      	movs	r3, #1
34183964:	e103      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL2.PLLState));

  if (pRCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
34183966:	687b      	ldr	r3, [r7, #4]
34183968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418396a:	2b00      	cmp	r3, #0
3418396c:	d054      	beq.n	34183a18 <HAL_RCC_OscConfig+0x660>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2));
3418396e:	687b      	ldr	r3, [r7, #4]
34183970:	3344      	adds	r3, #68	@ 0x44
34183972:	4619      	mov	r1, r3
34183974:	2001      	movs	r0, #1
34183976:	f000 fdd1 	bl	3418451c <RCC_PLL_IsNewConfig>
3418397a:	64f8      	str	r0, [r7, #76]	@ 0x4c
    uint32_t pll2_ready = LL_RCC_PLL2_IsReady();
3418397c:	f7ff fc22 	bl	341831c4 <LL_RCC_PLL2_IsReady>
34183980:	64b8      	str	r0, [r7, #72]	@ 0x48
    if (new_pll_config == 1U)
34183982:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
34183984:	2b01      	cmp	r3, #1
34183986:	d134      	bne.n	341839f2 <HAL_RCC_OscConfig+0x63a>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34183988:	f7ff fcbe 	bl	34183308 <LL_RCC_IC1_GetSource>
3418398c:	6478      	str	r0, [r7, #68]	@ 0x44
      uint32_t ic2src = LL_RCC_IC2_GetSource();
3418398e:	f7ff fcd9 	bl	34183344 <LL_RCC_IC2_GetSource>
34183992:	6438      	str	r0, [r7, #64]	@ 0x40
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34183994:	f7ff fcf4 	bl	34183380 <LL_RCC_IC6_GetSource>
34183998:	63f8      	str	r0, [r7, #60]	@ 0x3c
      uint32_t ic11src = LL_RCC_IC11_GetSource();
3418399a:	f7ff fcff 	bl	3418339c <LL_RCC_IC11_GetSource>
3418399e:	63b8      	str	r0, [r7, #56]	@ 0x38
      /* PLL2 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL2))
341839a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
341839a4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
341839a8:	d105      	bne.n	341839b6 <HAL_RCC_OscConfig+0x5fe>
341839aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
341839ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341839b0:	d101      	bne.n	341839b6 <HAL_RCC_OscConfig+0x5fe>
      {
        return HAL_ERROR;
341839b2:	2301      	movs	r3, #1
341839b4:	e0db      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      }

      /* PLL2 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL2) ||
341839b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
341839ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341839be:	d10d      	bne.n	341839dc <HAL_RCC_OscConfig+0x624>
341839c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
341839c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341839c6:	d007      	beq.n	341839d8 <HAL_RCC_OscConfig+0x620>
341839c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
341839ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341839ce:	d003      	beq.n	341839d8 <HAL_RCC_OscConfig+0x620>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL2) ||
341839d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
341839d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341839d6:	d101      	bne.n	341839dc <HAL_RCC_OscConfig+0x624>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL2)))
      {
        return HAL_ERROR;
341839d8:	2301      	movs	r3, #1
341839da:	e0c8      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL2 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2)) != HAL_OK)
341839dc:	687b      	ldr	r3, [r7, #4]
341839de:	3344      	adds	r3, #68	@ 0x44
341839e0:	4619      	mov	r1, r3
341839e2:	2001      	movs	r0, #1
341839e4:	f000 fc3e 	bl	34184264 <RCC_PLL_Config>
341839e8:	4603      	mov	r3, r0
341839ea:	2b00      	cmp	r3, #0
341839ec:	d014      	beq.n	34183a18 <HAL_RCC_OscConfig+0x660>
      {
        return HAL_ERROR;
341839ee:	2301      	movs	r3, #1
341839f0:	e0bd      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL2.PLLState == RCC_PLL_ON) && (pll2_ready == 0U))
341839f2:	687b      	ldr	r3, [r7, #4]
341839f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341839f6:	2b02      	cmp	r3, #2
341839f8:	d10e      	bne.n	34183a18 <HAL_RCC_OscConfig+0x660>
341839fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
341839fc:	2b00      	cmp	r3, #0
341839fe:	d10b      	bne.n	34183a18 <HAL_RCC_OscConfig+0x660>
    {
      if (RCC_PLL_Enable(RCC_PLL2_CONFIG) != HAL_OK)
34183a00:	2001      	movs	r0, #1
34183a02:	f000 fd5f 	bl	341844c4 <RCC_PLL_Enable>
34183a06:	4603      	mov	r3, r0
34183a08:	2b00      	cmp	r3, #0
34183a0a:	d005      	beq.n	34183a18 <HAL_RCC_OscConfig+0x660>
      {
        return HAL_ERROR;
34183a0c:	2301      	movs	r3, #1
34183a0e:	e0ae      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
34183a10:	56028000 	.word	0x56028000
34183a14:	00018002 	.word	0x00018002

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL3.PLLState));

  if (pRCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
34183a18:	687b      	ldr	r3, [r7, #4]
34183a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34183a1c:	2b00      	cmp	r3, #0
34183a1e:	d050      	beq.n	34183ac2 <HAL_RCC_OscConfig+0x70a>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3));
34183a20:	687b      	ldr	r3, [r7, #4]
34183a22:	3360      	adds	r3, #96	@ 0x60
34183a24:	4619      	mov	r1, r3
34183a26:	2002      	movs	r0, #2
34183a28:	f000 fd78 	bl	3418451c <RCC_PLL_IsNewConfig>
34183a2c:	6378      	str	r0, [r7, #52]	@ 0x34
    uint32_t pll3_ready = LL_RCC_PLL1_IsReady();
34183a2e:	f7ff fb93 	bl	34183158 <LL_RCC_PLL1_IsReady>
34183a32:	6338      	str	r0, [r7, #48]	@ 0x30
    if (new_pll_config == 1U)
34183a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
34183a36:	2b01      	cmp	r3, #1
34183a38:	d134      	bne.n	34183aa4 <HAL_RCC_OscConfig+0x6ec>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34183a3a:	f7ff fc65 	bl	34183308 <LL_RCC_IC1_GetSource>
34183a3e:	62f8      	str	r0, [r7, #44]	@ 0x2c
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34183a40:	f7ff fc80 	bl	34183344 <LL_RCC_IC2_GetSource>
34183a44:	62b8      	str	r0, [r7, #40]	@ 0x28
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34183a46:	f7ff fc9b 	bl	34183380 <LL_RCC_IC6_GetSource>
34183a4a:	6278      	str	r0, [r7, #36]	@ 0x24
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34183a4c:	f7ff fca6 	bl	3418339c <LL_RCC_IC11_GetSource>
34183a50:	6238      	str	r0, [r7, #32]
      /* PLL3 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL3))
34183a52:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34183a56:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34183a5a:	d105      	bne.n	34183a68 <HAL_RCC_OscConfig+0x6b0>
34183a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34183a5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183a62:	d101      	bne.n	34183a68 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
34183a64:	2301      	movs	r3, #1
34183a66:	e082      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL3 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL3) ||
34183a68:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34183a6c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34183a70:	d10d      	bne.n	34183a8e <HAL_RCC_OscConfig+0x6d6>
34183a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34183a74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183a78:	d007      	beq.n	34183a8a <HAL_RCC_OscConfig+0x6d2>
34183a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34183a7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183a80:	d003      	beq.n	34183a8a <HAL_RCC_OscConfig+0x6d2>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL3) ||
34183a82:	6a3b      	ldr	r3, [r7, #32]
34183a84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183a88:	d101      	bne.n	34183a8e <HAL_RCC_OscConfig+0x6d6>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL3)))
      {
        return HAL_ERROR;
34183a8a:	2301      	movs	r3, #1
34183a8c:	e06f      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL3 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3)) != HAL_OK)
34183a8e:	687b      	ldr	r3, [r7, #4]
34183a90:	3360      	adds	r3, #96	@ 0x60
34183a92:	4619      	mov	r1, r3
34183a94:	2002      	movs	r0, #2
34183a96:	f000 fbe5 	bl	34184264 <RCC_PLL_Config>
34183a9a:	4603      	mov	r3, r0
34183a9c:	2b00      	cmp	r3, #0
34183a9e:	d010      	beq.n	34183ac2 <HAL_RCC_OscConfig+0x70a>
      {
        return HAL_ERROR;
34183aa0:	2301      	movs	r3, #1
34183aa2:	e064      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL3.PLLState == RCC_PLL_ON) && (pll3_ready == 0U))
34183aa4:	687b      	ldr	r3, [r7, #4]
34183aa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34183aa8:	2b02      	cmp	r3, #2
34183aaa:	d10a      	bne.n	34183ac2 <HAL_RCC_OscConfig+0x70a>
34183aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
34183aae:	2b00      	cmp	r3, #0
34183ab0:	d107      	bne.n	34183ac2 <HAL_RCC_OscConfig+0x70a>
    {
      if (RCC_PLL_Enable(RCC_PLL3_CONFIG) != HAL_OK)
34183ab2:	2002      	movs	r0, #2
34183ab4:	f000 fd06 	bl	341844c4 <RCC_PLL_Enable>
34183ab8:	4603      	mov	r3, r0
34183aba:	2b00      	cmp	r3, #0
34183abc:	d001      	beq.n	34183ac2 <HAL_RCC_OscConfig+0x70a>
      {
        return HAL_ERROR;
34183abe:	2301      	movs	r3, #1
34183ac0:	e055      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>

  /*-------------------------------- PLL4 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL4.PLLState));

  if (pRCC_OscInitStruct->PLL4.PLLState != RCC_PLL_NONE)
34183ac2:	687b      	ldr	r3, [r7, #4]
34183ac4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34183ac6:	2b00      	cmp	r3, #0
34183ac8:	d050      	beq.n	34183b6c <HAL_RCC_OscConfig+0x7b4>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4));
34183aca:	687b      	ldr	r3, [r7, #4]
34183acc:	337c      	adds	r3, #124	@ 0x7c
34183ace:	4619      	mov	r1, r3
34183ad0:	2003      	movs	r0, #3
34183ad2:	f000 fd23 	bl	3418451c <RCC_PLL_IsNewConfig>
34183ad6:	61f8      	str	r0, [r7, #28]
    uint32_t pll4_ready = LL_RCC_PLL4_IsReady();
34183ad8:	f7ff fbe0 	bl	3418329c <LL_RCC_PLL4_IsReady>
34183adc:	61b8      	str	r0, [r7, #24]

    if (new_pll_config == 1U)
34183ade:	69fb      	ldr	r3, [r7, #28]
34183ae0:	2b01      	cmp	r3, #1
34183ae2:	d134      	bne.n	34183b4e <HAL_RCC_OscConfig+0x796>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34183ae4:	f7ff fc10 	bl	34183308 <LL_RCC_IC1_GetSource>
34183ae8:	6178      	str	r0, [r7, #20]
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34183aea:	f7ff fc2b 	bl	34183344 <LL_RCC_IC2_GetSource>
34183aee:	6138      	str	r0, [r7, #16]
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34183af0:	f7ff fc46 	bl	34183380 <LL_RCC_IC6_GetSource>
34183af4:	60f8      	str	r0, [r7, #12]
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34183af6:	f7ff fc51 	bl	3418339c <LL_RCC_IC11_GetSource>
34183afa:	60b8      	str	r0, [r7, #8]
      /* PLL4 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL4))
34183afc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34183b00:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34183b04:	d105      	bne.n	34183b12 <HAL_RCC_OscConfig+0x75a>
34183b06:	697b      	ldr	r3, [r7, #20]
34183b08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34183b0c:	d101      	bne.n	34183b12 <HAL_RCC_OscConfig+0x75a>
      {
        return HAL_ERROR;
34183b0e:	2301      	movs	r3, #1
34183b10:	e02d      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL4 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL4) ||
34183b12:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34183b16:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34183b1a:	d10d      	bne.n	34183b38 <HAL_RCC_OscConfig+0x780>
34183b1c:	693b      	ldr	r3, [r7, #16]
34183b1e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34183b22:	d007      	beq.n	34183b34 <HAL_RCC_OscConfig+0x77c>
34183b24:	68fb      	ldr	r3, [r7, #12]
34183b26:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34183b2a:	d003      	beq.n	34183b34 <HAL_RCC_OscConfig+0x77c>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL4) ||
34183b2c:	68bb      	ldr	r3, [r7, #8]
34183b2e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34183b32:	d101      	bne.n	34183b38 <HAL_RCC_OscConfig+0x780>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL4)))
      {
        return HAL_ERROR;
34183b34:	2301      	movs	r3, #1
34183b36:	e01a      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL4 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4)) != HAL_OK)
34183b38:	687b      	ldr	r3, [r7, #4]
34183b3a:	337c      	adds	r3, #124	@ 0x7c
34183b3c:	4619      	mov	r1, r3
34183b3e:	2003      	movs	r0, #3
34183b40:	f000 fb90 	bl	34184264 <RCC_PLL_Config>
34183b44:	4603      	mov	r3, r0
34183b46:	2b00      	cmp	r3, #0
34183b48:	d010      	beq.n	34183b6c <HAL_RCC_OscConfig+0x7b4>
      {
        return HAL_ERROR;
34183b4a:	2301      	movs	r3, #1
34183b4c:	e00f      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL4.PLLState == RCC_PLL_ON) && (pll4_ready == 0U))
34183b4e:	687b      	ldr	r3, [r7, #4]
34183b50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34183b52:	2b02      	cmp	r3, #2
34183b54:	d10a      	bne.n	34183b6c <HAL_RCC_OscConfig+0x7b4>
34183b56:	69bb      	ldr	r3, [r7, #24]
34183b58:	2b00      	cmp	r3, #0
34183b5a:	d107      	bne.n	34183b6c <HAL_RCC_OscConfig+0x7b4>
    {
      if (RCC_PLL_Enable(RCC_PLL4_CONFIG) != HAL_OK)
34183b5c:	2003      	movs	r0, #3
34183b5e:	f000 fcb1 	bl	341844c4 <RCC_PLL_Enable>
34183b62:	4603      	mov	r3, r0
34183b64:	2b00      	cmp	r3, #0
34183b66:	d001      	beq.n	34183b6c <HAL_RCC_OscConfig+0x7b4>
      {
        return HAL_ERROR;
34183b68:	2301      	movs	r3, #1
34183b6a:	e000      	b.n	34183b6e <HAL_RCC_OscConfig+0x7b6>
    {
      /* Nothing to do */
    }
  }

  return HAL_OK;
34183b6c:	2300      	movs	r3, #0
}
34183b6e:	4618      	mov	r0, r3
34183b70:	3788      	adds	r7, #136	@ 0x88
34183b72:	46bd      	mov	sp, r7
34183b74:	bd80      	pop	{r7, pc}
34183b76:	bf00      	nop

34183b78 <HAL_RCC_ClockConfig>:
  *         You can use HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pRCC_ClkInitStruct)
{
34183b78:	b580      	push	{r7, lr}
34183b7a:	b084      	sub	sp, #16
34183b7c:	af00      	add	r7, sp, #0
34183b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
34183b80:	687b      	ldr	r3, [r7, #4]
34183b82:	2b00      	cmp	r3, #0
34183b84:	d101      	bne.n	34183b8a <HAL_RCC_ClockConfig+0x12>
  {
    return HAL_ERROR;
34183b86:	2301      	movs	r3, #1
34183b88:	e1f2      	b.n	34183f70 <HAL_RCC_ClockConfig+0x3f8>
  assert_param(IS_RCC_CLOCKTYPE(pRCC_ClkInitStruct->ClockType));

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
34183b8a:	687b      	ldr	r3, [r7, #4]
34183b8c:	681b      	ldr	r3, [r3, #0]
34183b8e:	f003 0308 	and.w	r3, r3, #8
34183b92:	2b00      	cmp	r3, #0
34183b94:	d010      	beq.n	34183bb8 <HAL_RCC_ClockConfig+0x40>
  {
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
34183b96:	687b      	ldr	r3, [r7, #4]
34183b98:	691a      	ldr	r2, [r3, #16]
34183b9a:	4ba3      	ldr	r3, [pc, #652]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183b9e:	f003 0307 	and.w	r3, r3, #7
34183ba2:	429a      	cmp	r2, r3
34183ba4:	d908      	bls.n	34183bb8 <HAL_RCC_ClockConfig+0x40>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
34183ba6:	4ba0      	ldr	r3, [pc, #640]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183baa:	f023 0207 	bic.w	r2, r3, #7
34183bae:	687b      	ldr	r3, [r7, #4]
34183bb0:	691b      	ldr	r3, [r3, #16]
34183bb2:	499d      	ldr	r1, [pc, #628]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183bb4:	4313      	orrs	r3, r2
34183bb6:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
34183bb8:	687b      	ldr	r3, [r7, #4]
34183bba:	681b      	ldr	r3, [r3, #0]
34183bbc:	f003 0310 	and.w	r3, r3, #16
34183bc0:	2b00      	cmp	r3, #0
34183bc2:	d010      	beq.n	34183be6 <HAL_RCC_ClockConfig+0x6e>
  {
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE2))
34183bc4:	687b      	ldr	r3, [r7, #4]
34183bc6:	695a      	ldr	r2, [r3, #20]
34183bc8:	4b97      	ldr	r3, [pc, #604]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183bcc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
34183bd0:	429a      	cmp	r2, r3
34183bd2:	d908      	bls.n	34183be6 <HAL_RCC_ClockConfig+0x6e>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
34183bd4:	4b94      	ldr	r3, [pc, #592]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183bd8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
34183bdc:	687b      	ldr	r3, [r7, #4]
34183bde:	695b      	ldr	r3, [r3, #20]
34183be0:	4991      	ldr	r1, [pc, #580]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183be2:	4313      	orrs	r3, r2
34183be4:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
34183be6:	687b      	ldr	r3, [r7, #4]
34183be8:	681b      	ldr	r3, [r3, #0]
34183bea:	f003 0320 	and.w	r3, r3, #32
34183bee:	2b00      	cmp	r3, #0
34183bf0:	d010      	beq.n	34183c14 <HAL_RCC_ClockConfig+0x9c>
  {
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
    if ((pRCC_ClkInitStruct->APB4CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE4))
34183bf2:	687b      	ldr	r3, [r7, #4]
34183bf4:	699a      	ldr	r2, [r3, #24]
34183bf6:	4b8c      	ldr	r3, [pc, #560]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183bfa:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
34183bfe:	429a      	cmp	r2, r3
34183c00:	d908      	bls.n	34183c14 <HAL_RCC_ClockConfig+0x9c>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
34183c02:	4b89      	ldr	r3, [pc, #548]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183c06:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
34183c0a:	687b      	ldr	r3, [r7, #4]
34183c0c:	699b      	ldr	r3, [r3, #24]
34183c0e:	4986      	ldr	r1, [pc, #536]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183c10:	4313      	orrs	r3, r2
34183c12:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
34183c14:	687b      	ldr	r3, [r7, #4]
34183c16:	681b      	ldr	r3, [r3, #0]
34183c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34183c1c:	2b00      	cmp	r3, #0
34183c1e:	d010      	beq.n	34183c42 <HAL_RCC_ClockConfig+0xca>
  {
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
    if ((pRCC_ClkInitStruct->APB5CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE5))
34183c20:	687b      	ldr	r3, [r7, #4]
34183c22:	69da      	ldr	r2, [r3, #28]
34183c24:	4b80      	ldr	r3, [pc, #512]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183c28:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
34183c2c:	429a      	cmp	r2, r3
34183c2e:	d908      	bls.n	34183c42 <HAL_RCC_ClockConfig+0xca>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
34183c30:	4b7d      	ldr	r3, [pc, #500]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183c34:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34183c38:	687b      	ldr	r3, [r7, #4]
34183c3a:	69db      	ldr	r3, [r3, #28]
34183c3c:	497a      	ldr	r1, [pc, #488]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183c3e:	4313      	orrs	r3, r2
34183c40:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
34183c42:	687b      	ldr	r3, [r7, #4]
34183c44:	681b      	ldr	r3, [r3, #0]
34183c46:	f003 0304 	and.w	r3, r3, #4
34183c4a:	2b00      	cmp	r3, #0
34183c4c:	d010      	beq.n	34183c70 <HAL_RCC_ClockConfig+0xf8>
  {
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
34183c4e:	687b      	ldr	r3, [r7, #4]
34183c50:	68da      	ldr	r2, [r3, #12]
34183c52:	4b75      	ldr	r3, [pc, #468]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183c56:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
34183c5a:	429a      	cmp	r2, r3
34183c5c:	d908      	bls.n	34183c70 <HAL_RCC_ClockConfig+0xf8>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
34183c5e:	4b72      	ldr	r3, [pc, #456]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183c62:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
34183c66:	687b      	ldr	r3, [r7, #4]
34183c68:	68db      	ldr	r3, [r3, #12]
34183c6a:	496f      	ldr	r1, [pc, #444]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183c6c:	4313      	orrs	r3, r2
34183c6e:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*------------------------- CPUCLK Configuration -------------------------*/
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_CPUCLK) == RCC_CLOCKTYPE_CPUCLK)
34183c70:	687b      	ldr	r3, [r7, #4]
34183c72:	681b      	ldr	r3, [r3, #0]
34183c74:	f003 0301 	and.w	r3, r3, #1
34183c78:	2b00      	cmp	r3, #0
34183c7a:	d063      	beq.n	34183d44 <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_CPUCLKSOURCE(pRCC_ClkInitStruct->CPUCLKSource));

    /* HSE is selected as CPU Clock Source */
    if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_HSE)
34183c7c:	687b      	ldr	r3, [r7, #4]
34183c7e:	685b      	ldr	r3, [r3, #4]
34183c80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34183c84:	d106      	bne.n	34183c94 <HAL_RCC_ClockConfig+0x11c>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
34183c86:	f7ff f91d 	bl	34182ec4 <LL_RCC_HSE_IsReady>
34183c8a:	4603      	mov	r3, r0
34183c8c:	2b00      	cmp	r3, #0
34183c8e:	d134      	bne.n	34183cfa <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
34183c90:	2301      	movs	r3, #1
34183c92:	e16d      	b.n	34183f70 <HAL_RCC_ClockConfig+0x3f8>
      }
    }
    /* PLL is selected as CPU Clock Source */
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_IC1)
34183c94:	687b      	ldr	r3, [r7, #4]
34183c96:	685b      	ldr	r3, [r3, #4]
34183c98:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34183c9c:	d11a      	bne.n	34183cd4 <HAL_RCC_ClockConfig+0x15c>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC1Selection.ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC1Selection.ClockDivider));

      /* ICx clock switch requires both origin and destination clock source to be active */
      /* Check IC1 origin and target clock sources availability */
      if (RCC_IC_CheckPLLSources(LL_RCC_IC1_GetSource(), pRCC_ClkInitStruct->IC1Selection.ClockSelection) != 1U)
34183c9e:	f7ff fb33 	bl	34183308 <LL_RCC_IC1_GetSource>
34183ca2:	4602      	mov	r2, r0
34183ca4:	687b      	ldr	r3, [r7, #4]
34183ca6:	6a1b      	ldr	r3, [r3, #32]
34183ca8:	4619      	mov	r1, r3
34183caa:	4610      	mov	r0, r2
34183cac:	f000 fcea 	bl	34184684 <RCC_IC_CheckPLLSources>
34183cb0:	4603      	mov	r3, r0
34183cb2:	2b01      	cmp	r3, #1
34183cb4:	d001      	beq.n	34183cba <HAL_RCC_ClockConfig+0x142>
      {
        return HAL_ERROR;
34183cb6:	2301      	movs	r3, #1
34183cb8:	e15a      	b.n	34183f70 <HAL_RCC_ClockConfig+0x3f8>
      }

      /* Configure IC1 source and divider */
      WRITE_REG(RCC->IC1CFGR, pRCC_ClkInitStruct->IC1Selection.ClockSelection | \
34183cba:	687b      	ldr	r3, [r7, #4]
34183cbc:	6a1a      	ldr	r2, [r3, #32]
34183cbe:	687b      	ldr	r3, [r7, #4]
34183cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183cc2:	3b01      	subs	r3, #1
34183cc4:	041b      	lsls	r3, r3, #16
34183cc6:	4958      	ldr	r1, [pc, #352]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183cc8:	4313      	orrs	r3, r2
34183cca:	f8c1 30c4 	str.w	r3, [r1, #196]	@ 0xc4
                ((pRCC_ClkInitStruct->IC1Selection.ClockDivider - 1U) << RCC_IC1CFGR_IC1INT_Pos));

      /* Enable IC1 */
      LL_RCC_IC1_Enable();
34183cce:	f7ff fb0d 	bl	341832ec <LL_RCC_IC1_Enable>
34183cd2:	e012      	b.n	34183cfa <HAL_RCC_ClockConfig+0x182>
    }
    /* MSI is selected as CPU Clock Source */
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_MSI)
34183cd4:	687b      	ldr	r3, [r7, #4]
34183cd6:	685b      	ldr	r3, [r3, #4]
34183cd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34183cdc:	d106      	bne.n	34183cec <HAL_RCC_ClockConfig+0x174>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
34183cde:	f7ff f989 	bl	34182ff4 <LL_RCC_MSI_IsReady>
34183ce2:	4603      	mov	r3, r0
34183ce4:	2b00      	cmp	r3, #0
34183ce6:	d108      	bne.n	34183cfa <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
34183ce8:	2301      	movs	r3, #1
34183cea:	e141      	b.n	34183f70 <HAL_RCC_ClockConfig+0x3f8>
    }
    /* HSI is selected as CPU Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
34183cec:	f7ff f91a 	bl	34182f24 <LL_RCC_HSI_IsReady>
34183cf0:	4603      	mov	r3, r0
34183cf2:	2b00      	cmp	r3, #0
34183cf4:	d101      	bne.n	34183cfa <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
34183cf6:	2301      	movs	r3, #1
34183cf8:	e13a      	b.n	34183f70 <HAL_RCC_ClockConfig+0x3f8>
      }
    }

    /* Switch the CPU clock */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_CPUSW, pRCC_ClkInitStruct->CPUCLKSource);
34183cfa:	4b4b      	ldr	r3, [pc, #300]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183cfc:	6a1b      	ldr	r3, [r3, #32]
34183cfe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
34183d02:	687b      	ldr	r3, [r7, #4]
34183d04:	685b      	ldr	r3, [r3, #4]
34183d06:	4948      	ldr	r1, [pc, #288]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183d08:	4313      	orrs	r3, r2
34183d0a:	620b      	str	r3, [r1, #32]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34183d0c:	f7fe fcdc 	bl	341826c8 <HAL_GetTick>
34183d10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
34183d12:	e00a      	b.n	34183d2a <HAL_RCC_ClockConfig+0x1b2>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
34183d14:	f7fe fcd8 	bl	341826c8 <HAL_GetTick>
34183d18:	4602      	mov	r2, r0
34183d1a:	68fb      	ldr	r3, [r7, #12]
34183d1c:	1ad3      	subs	r3, r2, r3
34183d1e:	f241 3288 	movw	r2, #5000	@ 0x1388
34183d22:	4293      	cmp	r3, r2
34183d24:	d901      	bls.n	34183d2a <HAL_RCC_ClockConfig+0x1b2>
      {
        return HAL_TIMEOUT;
34183d26:	2303      	movs	r3, #3
34183d28:	e122      	b.n	34183f70 <HAL_RCC_ClockConfig+0x3f8>
    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
34183d2a:	f7ff f9eb 	bl	34183104 <LL_RCC_GetCpuClkSource>
34183d2e:	4602      	mov	r2, r0
34183d30:	687b      	ldr	r3, [r7, #4]
34183d32:	685b      	ldr	r3, [r3, #4]
34183d34:	011b      	lsls	r3, r3, #4
34183d36:	429a      	cmp	r2, r3
34183d38:	d1ec      	bne.n	34183d14 <HAL_RCC_ClockConfig+0x19c>
      }
    }

    /* Update the SystemCoreClock global variable with CPU clock */
    SystemCoreClock = HAL_RCC_GetCpuClockFreq();
34183d3a:	f000 f921 	bl	34183f80 <HAL_RCC_GetCpuClockFreq>
34183d3e:	4603      	mov	r3, r0
34183d40:	4a3a      	ldr	r2, [pc, #232]	@ (34183e2c <HAL_RCC_ClockConfig+0x2b4>)
34183d42:	6013      	str	r3, [r2, #0]

  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
34183d44:	687b      	ldr	r3, [r7, #4]
34183d46:	681b      	ldr	r3, [r3, #0]
34183d48:	f003 0302 	and.w	r3, r3, #2
34183d4c:	2b00      	cmp	r3, #0
34183d4e:	f000 8096 	beq.w	34183e7e <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System bus clock source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
34183d52:	687b      	ldr	r3, [r7, #4]
34183d54:	689b      	ldr	r3, [r3, #8]
34183d56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34183d5a:	d106      	bne.n	34183d6a <HAL_RCC_ClockConfig+0x1f2>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
34183d5c:	f7ff f8b2 	bl	34182ec4 <LL_RCC_HSE_IsReady>
34183d60:	4603      	mov	r3, r0
34183d62:	2b00      	cmp	r3, #0
34183d64:	d16b      	bne.n	34183e3e <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
34183d66:	2301      	movs	r3, #1
34183d68:	e102      	b.n	34183f70 <HAL_RCC_ClockConfig+0x3f8>
      }
    }
    /* PLL output is selected as System bus clock source */
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11)
34183d6a:	687b      	ldr	r3, [r7, #4]
34183d6c:	689b      	ldr	r3, [r3, #8]
34183d6e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34183d72:	d14d      	bne.n	34183e10 <HAL_RCC_ClockConfig+0x298>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC11Selection.ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC11Selection.ClockDivider));

      /* ICx clock switch requires both origin and destination clock source to be active */
      /* Check IC2/IC6/IC11 origin and target clock sources availability */
      if (RCC_IC_CheckPLLSources(LL_RCC_IC2_GetSource(), pRCC_ClkInitStruct->IC2Selection.ClockSelection) != 1U)
34183d74:	f7ff fae6 	bl	34183344 <LL_RCC_IC2_GetSource>
34183d78:	4602      	mov	r2, r0
34183d7a:	687b      	ldr	r3, [r7, #4]
34183d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34183d7e:	4619      	mov	r1, r3
34183d80:	4610      	mov	r0, r2
34183d82:	f000 fc7f 	bl	34184684 <RCC_IC_CheckPLLSources>
34183d86:	4603      	mov	r3, r0
34183d88:	2b01      	cmp	r3, #1
34183d8a:	d001      	beq.n	34183d90 <HAL_RCC_ClockConfig+0x218>
      {
        return HAL_ERROR;
34183d8c:	2301      	movs	r3, #1
34183d8e:	e0ef      	b.n	34183f70 <HAL_RCC_ClockConfig+0x3f8>
      }
      if (RCC_IC_CheckPLLSources(LL_RCC_IC6_GetSource(), pRCC_ClkInitStruct->IC6Selection.ClockSelection) != 1U)
34183d90:	f7ff faf6 	bl	34183380 <LL_RCC_IC6_GetSource>
34183d94:	4602      	mov	r2, r0
34183d96:	687b      	ldr	r3, [r7, #4]
34183d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
34183d9a:	4619      	mov	r1, r3
34183d9c:	4610      	mov	r0, r2
34183d9e:	f000 fc71 	bl	34184684 <RCC_IC_CheckPLLSources>
34183da2:	4603      	mov	r3, r0
34183da4:	2b01      	cmp	r3, #1
34183da6:	d001      	beq.n	34183dac <HAL_RCC_ClockConfig+0x234>
      {
        return HAL_ERROR;
34183da8:	2301      	movs	r3, #1
34183daa:	e0e1      	b.n	34183f70 <HAL_RCC_ClockConfig+0x3f8>
      }
      if (RCC_IC_CheckPLLSources(LL_RCC_IC11_GetSource(), pRCC_ClkInitStruct->IC11Selection.ClockSelection) != 1U)
34183dac:	f7ff faf6 	bl	3418339c <LL_RCC_IC11_GetSource>
34183db0:	4602      	mov	r2, r0
34183db2:	687b      	ldr	r3, [r7, #4]
34183db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34183db6:	4619      	mov	r1, r3
34183db8:	4610      	mov	r0, r2
34183dba:	f000 fc63 	bl	34184684 <RCC_IC_CheckPLLSources>
34183dbe:	4603      	mov	r3, r0
34183dc0:	2b01      	cmp	r3, #1
34183dc2:	d001      	beq.n	34183dc8 <HAL_RCC_ClockConfig+0x250>
      {
        return HAL_ERROR;
34183dc4:	2301      	movs	r3, #1
34183dc6:	e0d3      	b.n	34183f70 <HAL_RCC_ClockConfig+0x3f8>
      }

      /* Configure IC2, IC6 and IC11 sources and dividers */
      WRITE_REG(RCC->IC2CFGR, pRCC_ClkInitStruct->IC2Selection.ClockSelection | \
34183dc8:	687b      	ldr	r3, [r7, #4]
34183dca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34183dcc:	687b      	ldr	r3, [r7, #4]
34183dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34183dd0:	3b01      	subs	r3, #1
34183dd2:	041b      	lsls	r3, r3, #16
34183dd4:	4914      	ldr	r1, [pc, #80]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183dd6:	4313      	orrs	r3, r2
34183dd8:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
                ((pRCC_ClkInitStruct->IC2Selection.ClockDivider - 1U) << RCC_IC2CFGR_IC2INT_Pos));
      WRITE_REG(RCC->IC6CFGR, pRCC_ClkInitStruct->IC6Selection.ClockSelection | \
34183ddc:	687b      	ldr	r3, [r7, #4]
34183dde:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
34183de0:	687b      	ldr	r3, [r7, #4]
34183de2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34183de4:	3b01      	subs	r3, #1
34183de6:	041b      	lsls	r3, r3, #16
34183de8:	490f      	ldr	r1, [pc, #60]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183dea:	4313      	orrs	r3, r2
34183dec:	f8c1 30d8 	str.w	r3, [r1, #216]	@ 0xd8
                ((pRCC_ClkInitStruct->IC6Selection.ClockDivider - 1U) << RCC_IC6CFGR_IC6INT_Pos));
      WRITE_REG(RCC->IC11CFGR, pRCC_ClkInitStruct->IC11Selection.ClockSelection | \
34183df0:	687b      	ldr	r3, [r7, #4]
34183df2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34183df4:	687b      	ldr	r3, [r7, #4]
34183df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34183df8:	3b01      	subs	r3, #1
34183dfa:	041b      	lsls	r3, r3, #16
34183dfc:	490a      	ldr	r1, [pc, #40]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183dfe:	4313      	orrs	r3, r2
34183e00:	f8c1 30ec 	str.w	r3, [r1, #236]	@ 0xec
                ((pRCC_ClkInitStruct->IC11Selection.ClockDivider - 1U) << RCC_IC11CFGR_IC11INT_Pos));

      /* Require to have IC2, IC6 and IC11 outputs enabled */
      WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC2ENS | RCC_DIVENSR_IC6ENS | RCC_DIVENSR_IC11ENS);
34183e04:	4b08      	ldr	r3, [pc, #32]	@ (34183e28 <HAL_RCC_ClockConfig+0x2b0>)
34183e06:	f240 4222 	movw	r2, #1058	@ 0x422
34183e0a:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
34183e0e:	e016      	b.n	34183e3e <HAL_RCC_ClockConfig+0x2c6>
    }
    /* HSI is selected as System bus clock source */
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
34183e10:	687b      	ldr	r3, [r7, #4]
34183e12:	689b      	ldr	r3, [r3, #8]
34183e14:	2b00      	cmp	r3, #0
34183e16:	d10b      	bne.n	34183e30 <HAL_RCC_ClockConfig+0x2b8>
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
34183e18:	f7ff f884 	bl	34182f24 <LL_RCC_HSI_IsReady>
34183e1c:	4603      	mov	r3, r0
34183e1e:	2b00      	cmp	r3, #0
34183e20:	d10d      	bne.n	34183e3e <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
34183e22:	2301      	movs	r3, #1
34183e24:	e0a4      	b.n	34183f70 <HAL_RCC_ClockConfig+0x3f8>
34183e26:	bf00      	nop
34183e28:	56028000 	.word	0x56028000
34183e2c:	341c0000 	.word	0x341c0000
    }
    /* MSI is selected as System bus clock source */
    else
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
34183e30:	f7ff f8e0 	bl	34182ff4 <LL_RCC_MSI_IsReady>
34183e34:	4603      	mov	r3, r0
34183e36:	2b00      	cmp	r3, #0
34183e38:	d101      	bne.n	34183e3e <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
34183e3a:	2301      	movs	r3, #1
34183e3c:	e098      	b.n	34183f70 <HAL_RCC_ClockConfig+0x3f8>
      }
    }

    /* Switch the system bus clocks */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SYSSW, pRCC_ClkInitStruct->SYSCLKSource);
34183e3e:	4b4e      	ldr	r3, [pc, #312]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183e40:	6a1b      	ldr	r3, [r3, #32]
34183e42:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
34183e46:	687b      	ldr	r3, [r7, #4]
34183e48:	689b      	ldr	r3, [r3, #8]
34183e4a:	494b      	ldr	r1, [pc, #300]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183e4c:	4313      	orrs	r3, r2
34183e4e:	620b      	str	r3, [r1, #32]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34183e50:	f7fe fc3a 	bl	341826c8 <HAL_GetTick>
34183e54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
34183e56:	e00a      	b.n	34183e6e <HAL_RCC_ClockConfig+0x2f6>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
34183e58:	f7fe fc36 	bl	341826c8 <HAL_GetTick>
34183e5c:	4602      	mov	r2, r0
34183e5e:	68fb      	ldr	r3, [r7, #12]
34183e60:	1ad3      	subs	r3, r2, r3
34183e62:	f241 3288 	movw	r2, #5000	@ 0x1388
34183e66:	4293      	cmp	r3, r2
34183e68:	d901      	bls.n	34183e6e <HAL_RCC_ClockConfig+0x2f6>
      {
        return HAL_TIMEOUT;
34183e6a:	2303      	movs	r3, #3
34183e6c:	e080      	b.n	34183f70 <HAL_RCC_ClockConfig+0x3f8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
34183e6e:	f7ff f957 	bl	34183120 <LL_RCC_GetSysClkSource>
34183e72:	4602      	mov	r2, r0
34183e74:	687b      	ldr	r3, [r7, #4]
34183e76:	689b      	ldr	r3, [r3, #8]
34183e78:	011b      	lsls	r3, r3, #4
34183e7a:	429a      	cmp	r2, r3
34183e7c:	d1ec      	bne.n	34183e58 <HAL_RCC_ClockConfig+0x2e0>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
34183e7e:	687b      	ldr	r3, [r7, #4]
34183e80:	681b      	ldr	r3, [r3, #0]
34183e82:	f003 0304 	and.w	r3, r3, #4
34183e86:	2b00      	cmp	r3, #0
34183e88:	d010      	beq.n	34183eac <HAL_RCC_ClockConfig+0x334>
  {
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
34183e8a:	687b      	ldr	r3, [r7, #4]
34183e8c:	68da      	ldr	r2, [r3, #12]
34183e8e:	4b3a      	ldr	r3, [pc, #232]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183e92:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
34183e96:	429a      	cmp	r2, r3
34183e98:	d208      	bcs.n	34183eac <HAL_RCC_ClockConfig+0x334>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
34183e9a:	4b37      	ldr	r3, [pc, #220]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183e9e:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
34183ea2:	687b      	ldr	r3, [r7, #4]
34183ea4:	68db      	ldr	r3, [r3, #12]
34183ea6:	4934      	ldr	r1, [pc, #208]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183ea8:	4313      	orrs	r3, r2
34183eaa:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
34183eac:	687b      	ldr	r3, [r7, #4]
34183eae:	681b      	ldr	r3, [r3, #0]
34183eb0:	f003 0308 	and.w	r3, r3, #8
34183eb4:	2b00      	cmp	r3, #0
34183eb6:	d010      	beq.n	34183eda <HAL_RCC_ClockConfig+0x362>
  {
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
34183eb8:	687b      	ldr	r3, [r7, #4]
34183eba:	691a      	ldr	r2, [r3, #16]
34183ebc:	4b2e      	ldr	r3, [pc, #184]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183ec0:	f003 0307 	and.w	r3, r3, #7
34183ec4:	429a      	cmp	r2, r3
34183ec6:	d208      	bcs.n	34183eda <HAL_RCC_ClockConfig+0x362>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
34183ec8:	4b2b      	ldr	r3, [pc, #172]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183ecc:	f023 0207 	bic.w	r2, r3, #7
34183ed0:	687b      	ldr	r3, [r7, #4]
34183ed2:	691b      	ldr	r3, [r3, #16]
34183ed4:	4928      	ldr	r1, [pc, #160]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183ed6:	4313      	orrs	r3, r2
34183ed8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
34183eda:	687b      	ldr	r3, [r7, #4]
34183edc:	681b      	ldr	r3, [r3, #0]
34183ede:	f003 0310 	and.w	r3, r3, #16
34183ee2:	2b00      	cmp	r3, #0
34183ee4:	d010      	beq.n	34183f08 <HAL_RCC_ClockConfig+0x390>
  {
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE2))
34183ee6:	687b      	ldr	r3, [r7, #4]
34183ee8:	695a      	ldr	r2, [r3, #20]
34183eea:	4b23      	ldr	r3, [pc, #140]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183eee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
34183ef2:	429a      	cmp	r2, r3
34183ef4:	d208      	bcs.n	34183f08 <HAL_RCC_ClockConfig+0x390>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
34183ef6:	4b20      	ldr	r3, [pc, #128]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183efa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
34183efe:	687b      	ldr	r3, [r7, #4]
34183f00:	695b      	ldr	r3, [r3, #20]
34183f02:	491d      	ldr	r1, [pc, #116]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183f04:	4313      	orrs	r3, r2
34183f06:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
34183f08:	687b      	ldr	r3, [r7, #4]
34183f0a:	681b      	ldr	r3, [r3, #0]
34183f0c:	f003 0320 	and.w	r3, r3, #32
34183f10:	2b00      	cmp	r3, #0
34183f12:	d010      	beq.n	34183f36 <HAL_RCC_ClockConfig+0x3be>
  {
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
    if ((pRCC_ClkInitStruct->APB4CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE4))
34183f14:	687b      	ldr	r3, [r7, #4]
34183f16:	699a      	ldr	r2, [r3, #24]
34183f18:	4b17      	ldr	r3, [pc, #92]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183f1c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
34183f20:	429a      	cmp	r2, r3
34183f22:	d208      	bcs.n	34183f36 <HAL_RCC_ClockConfig+0x3be>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
34183f24:	4b14      	ldr	r3, [pc, #80]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183f28:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
34183f2c:	687b      	ldr	r3, [r7, #4]
34183f2e:	699b      	ldr	r3, [r3, #24]
34183f30:	4911      	ldr	r1, [pc, #68]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183f32:	4313      	orrs	r3, r2
34183f34:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
34183f36:	687b      	ldr	r3, [r7, #4]
34183f38:	681b      	ldr	r3, [r3, #0]
34183f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34183f3e:	2b00      	cmp	r3, #0
34183f40:	d010      	beq.n	34183f64 <HAL_RCC_ClockConfig+0x3ec>
  {
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
    if ((pRCC_ClkInitStruct->APB5CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE5))
34183f42:	687b      	ldr	r3, [r7, #4]
34183f44:	69da      	ldr	r2, [r3, #28]
34183f46:	4b0c      	ldr	r3, [pc, #48]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183f4a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
34183f4e:	429a      	cmp	r2, r3
34183f50:	d208      	bcs.n	34183f64 <HAL_RCC_ClockConfig+0x3ec>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
34183f52:	4b09      	ldr	r3, [pc, #36]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183f56:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34183f5a:	687b      	ldr	r3, [r7, #4]
34183f5c:	69db      	ldr	r3, [r3, #28]
34183f5e:	4906      	ldr	r1, [pc, #24]	@ (34183f78 <HAL_RCC_ClockConfig+0x400>)
34183f60:	4313      	orrs	r3, r2
34183f62:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
34183f64:	4b05      	ldr	r3, [pc, #20]	@ (34183f7c <HAL_RCC_ClockConfig+0x404>)
34183f66:	681b      	ldr	r3, [r3, #0]
34183f68:	4618      	mov	r0, r3
34183f6a:	f7fe fb63 	bl	34182634 <HAL_InitTick>
34183f6e:	4603      	mov	r3, r0
}
34183f70:	4618      	mov	r0, r3
34183f72:	3710      	adds	r7, #16
34183f74:	46bd      	mov	sp, r7
34183f76:	bd80      	pop	{r7, pc}
34183f78:	56028000 	.word	0x56028000
34183f7c:	341c0004 	.word	0x341c0004

34183f80 <HAL_RCC_GetCpuClockFreq>:
  *         will be incorrect.
  *
  * @retval CPUCLK frequency
  */
uint32_t HAL_RCC_GetCpuClockFreq(void)
{
34183f80:	b580      	push	{r7, lr}
34183f82:	b082      	sub	sp, #8
34183f84:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
34183f86:	2300      	movs	r3, #0
34183f88:	607b      	str	r3, [r7, #4]
  uint32_t ic_divider;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetCpuClkSource())
34183f8a:	f7ff f8bb 	bl	34183104 <LL_RCC_GetCpuClkSource>
34183f8e:	4603      	mov	r3, r0
34183f90:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34183f94:	d025      	beq.n	34183fe2 <HAL_RCC_GetCpuClockFreq+0x62>
34183f96:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34183f9a:	d860      	bhi.n	3418405e <HAL_RCC_GetCpuClockFreq+0xde>
34183f9c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34183fa0:	d01c      	beq.n	34183fdc <HAL_RCC_GetCpuClockFreq+0x5c>
34183fa2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34183fa6:	d85a      	bhi.n	3418405e <HAL_RCC_GetCpuClockFreq+0xde>
34183fa8:	2b00      	cmp	r3, #0
34183faa:	d003      	beq.n	34183fb4 <HAL_RCC_GetCpuClockFreq+0x34>
34183fac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34183fb0:	d009      	beq.n	34183fc6 <HAL_RCC_GetCpuClockFreq+0x46>
      }
      break;

    default:
      /* Unexpected case */
      break;
34183fb2:	e054      	b.n	3418405e <HAL_RCC_GetCpuClockFreq+0xde>
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34183fb4:	f7fe ffdc 	bl	34182f70 <LL_RCC_HSI_GetDivider>
34183fb8:	4603      	mov	r3, r0
34183fba:	09db      	lsrs	r3, r3, #7
34183fbc:	4a2b      	ldr	r2, [pc, #172]	@ (3418406c <HAL_RCC_GetCpuClockFreq+0xec>)
34183fbe:	fa22 f303 	lsr.w	r3, r2, r3
34183fc2:	607b      	str	r3, [r7, #4]
      break;
34183fc4:	e04c      	b.n	34184060 <HAL_RCC_GetCpuClockFreq+0xe0>
      if (LL_RCC_MSI_GetFrequency() == LL_RCC_MSI_FREQ_4MHZ)
34183fc6:	f7ff f83b 	bl	34183040 <LL_RCC_MSI_GetFrequency>
34183fca:	4603      	mov	r3, r0
34183fcc:	2b00      	cmp	r3, #0
34183fce:	d102      	bne.n	34183fd6 <HAL_RCC_GetCpuClockFreq+0x56>
        frequency = MSI_VALUE;
34183fd0:	4b27      	ldr	r3, [pc, #156]	@ (34184070 <HAL_RCC_GetCpuClockFreq+0xf0>)
34183fd2:	607b      	str	r3, [r7, #4]
      break;
34183fd4:	e044      	b.n	34184060 <HAL_RCC_GetCpuClockFreq+0xe0>
        frequency = 16000000UL;
34183fd6:	4b27      	ldr	r3, [pc, #156]	@ (34184074 <HAL_RCC_GetCpuClockFreq+0xf4>)
34183fd8:	607b      	str	r3, [r7, #4]
      break;
34183fda:	e041      	b.n	34184060 <HAL_RCC_GetCpuClockFreq+0xe0>
      frequency = HSE_VALUE;
34183fdc:	4b26      	ldr	r3, [pc, #152]	@ (34184078 <HAL_RCC_GetCpuClockFreq+0xf8>)
34183fde:	607b      	str	r3, [r7, #4]
      break;
34183fe0:	e03e      	b.n	34184060 <HAL_RCC_GetCpuClockFreq+0xe0>
      ic_divider = LL_RCC_IC1_GetDivider();
34183fe2:	f7ff f99f 	bl	34183324 <LL_RCC_IC1_GetDivider>
34183fe6:	6038      	str	r0, [r7, #0]
      switch (LL_RCC_IC1_GetSource())
34183fe8:	f7ff f98e 	bl	34183308 <LL_RCC_IC1_GetSource>
34183fec:	4603      	mov	r3, r0
34183fee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34183ff2:	d029      	beq.n	34184048 <HAL_RCC_GetCpuClockFreq+0xc8>
34183ff4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34183ff8:	d82f      	bhi.n	3418405a <HAL_RCC_GetCpuClockFreq+0xda>
34183ffa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183ffe:	d01a      	beq.n	34184036 <HAL_RCC_GetCpuClockFreq+0xb6>
34184000:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34184004:	d829      	bhi.n	3418405a <HAL_RCC_GetCpuClockFreq+0xda>
34184006:	2b00      	cmp	r3, #0
34184008:	d003      	beq.n	34184012 <HAL_RCC_GetCpuClockFreq+0x92>
3418400a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418400e:	d009      	beq.n	34184024 <HAL_RCC_GetCpuClockFreq+0xa4>
          break;
34184010:	e023      	b.n	3418405a <HAL_RCC_GetCpuClockFreq+0xda>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
34184012:	f004 feab 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
34184016:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34184018:	687a      	ldr	r2, [r7, #4]
3418401a:	683b      	ldr	r3, [r7, #0]
3418401c:	fbb2 f3f3 	udiv	r3, r2, r3
34184020:	607b      	str	r3, [r7, #4]
          break;
34184022:	e01b      	b.n	3418405c <HAL_RCC_GetCpuClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
34184024:	f004 fee8 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
34184028:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
3418402a:	687a      	ldr	r2, [r7, #4]
3418402c:	683b      	ldr	r3, [r7, #0]
3418402e:	fbb2 f3f3 	udiv	r3, r2, r3
34184032:	607b      	str	r3, [r7, #4]
          break;
34184034:	e012      	b.n	3418405c <HAL_RCC_GetCpuClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
34184036:	f004 ff25 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418403a:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
3418403c:	687a      	ldr	r2, [r7, #4]
3418403e:	683b      	ldr	r3, [r7, #0]
34184040:	fbb2 f3f3 	udiv	r3, r2, r3
34184044:	607b      	str	r3, [r7, #4]
          break;
34184046:	e009      	b.n	3418405c <HAL_RCC_GetCpuClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
34184048:	f004 ff62 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418404c:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
3418404e:	687a      	ldr	r2, [r7, #4]
34184050:	683b      	ldr	r3, [r7, #0]
34184052:	fbb2 f3f3 	udiv	r3, r2, r3
34184056:	607b      	str	r3, [r7, #4]
          break;
34184058:	e000      	b.n	3418405c <HAL_RCC_GetCpuClockFreq+0xdc>
          break;
3418405a:	bf00      	nop
      break;
3418405c:	e000      	b.n	34184060 <HAL_RCC_GetCpuClockFreq+0xe0>
      break;
3418405e:	bf00      	nop
  }

  return frequency;
34184060:	687b      	ldr	r3, [r7, #4]
}
34184062:	4618      	mov	r0, r3
34184064:	3708      	adds	r7, #8
34184066:	46bd      	mov	sp, r7
34184068:	bd80      	pop	{r7, pc}
3418406a:	bf00      	nop
3418406c:	03d09000 	.word	0x03d09000
34184070:	003d0900 	.word	0x003d0900
34184074:	00f42400 	.word	0x00f42400
34184078:	02dc6c00 	.word	0x02dc6c00

3418407c <HAL_RCC_GetSysClockFreq>:
  *         will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
3418407c:	b580      	push	{r7, lr}
3418407e:	b082      	sub	sp, #8
34184080:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
34184082:	2300      	movs	r3, #0
34184084:	607b      	str	r3, [r7, #4]
  uint32_t ic_divider;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
34184086:	f7ff f84b 	bl	34183120 <LL_RCC_GetSysClkSource>
3418408a:	4603      	mov	r3, r0
3418408c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34184090:	d025      	beq.n	341840de <HAL_RCC_GetSysClockFreq+0x62>
34184092:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34184096:	d860      	bhi.n	3418415a <HAL_RCC_GetSysClockFreq+0xde>
34184098:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418409c:	d01c      	beq.n	341840d8 <HAL_RCC_GetSysClockFreq+0x5c>
3418409e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341840a2:	d85a      	bhi.n	3418415a <HAL_RCC_GetSysClockFreq+0xde>
341840a4:	2b00      	cmp	r3, #0
341840a6:	d003      	beq.n	341840b0 <HAL_RCC_GetSysClockFreq+0x34>
341840a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341840ac:	d009      	beq.n	341840c2 <HAL_RCC_GetSysClockFreq+0x46>
      }
      break;

    default:
      /* Unexpected case */
      break;
341840ae:	e054      	b.n	3418415a <HAL_RCC_GetSysClockFreq+0xde>
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
341840b0:	f7fe ff5e 	bl	34182f70 <LL_RCC_HSI_GetDivider>
341840b4:	4603      	mov	r3, r0
341840b6:	09db      	lsrs	r3, r3, #7
341840b8:	4a2b      	ldr	r2, [pc, #172]	@ (34184168 <HAL_RCC_GetSysClockFreq+0xec>)
341840ba:	fa22 f303 	lsr.w	r3, r2, r3
341840be:	607b      	str	r3, [r7, #4]
      break;
341840c0:	e04c      	b.n	3418415c <HAL_RCC_GetSysClockFreq+0xe0>
      if (LL_RCC_MSI_GetFrequency() == LL_RCC_MSI_FREQ_4MHZ)
341840c2:	f7fe ffbd 	bl	34183040 <LL_RCC_MSI_GetFrequency>
341840c6:	4603      	mov	r3, r0
341840c8:	2b00      	cmp	r3, #0
341840ca:	d102      	bne.n	341840d2 <HAL_RCC_GetSysClockFreq+0x56>
        frequency = MSI_VALUE;
341840cc:	4b27      	ldr	r3, [pc, #156]	@ (3418416c <HAL_RCC_GetSysClockFreq+0xf0>)
341840ce:	607b      	str	r3, [r7, #4]
      break;
341840d0:	e044      	b.n	3418415c <HAL_RCC_GetSysClockFreq+0xe0>
        frequency = 16000000UL;
341840d2:	4b27      	ldr	r3, [pc, #156]	@ (34184170 <HAL_RCC_GetSysClockFreq+0xf4>)
341840d4:	607b      	str	r3, [r7, #4]
      break;
341840d6:	e041      	b.n	3418415c <HAL_RCC_GetSysClockFreq+0xe0>
      frequency = HSE_VALUE;
341840d8:	4b26      	ldr	r3, [pc, #152]	@ (34184174 <HAL_RCC_GetSysClockFreq+0xf8>)
341840da:	607b      	str	r3, [r7, #4]
      break;
341840dc:	e03e      	b.n	3418415c <HAL_RCC_GetSysClockFreq+0xe0>
      ic_divider = LL_RCC_IC2_GetDivider();
341840de:	f7ff f93f 	bl	34183360 <LL_RCC_IC2_GetDivider>
341840e2:	6038      	str	r0, [r7, #0]
      switch (LL_RCC_IC2_GetSource())
341840e4:	f7ff f92e 	bl	34183344 <LL_RCC_IC2_GetSource>
341840e8:	4603      	mov	r3, r0
341840ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341840ee:	d029      	beq.n	34184144 <HAL_RCC_GetSysClockFreq+0xc8>
341840f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341840f4:	d82f      	bhi.n	34184156 <HAL_RCC_GetSysClockFreq+0xda>
341840f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341840fa:	d01a      	beq.n	34184132 <HAL_RCC_GetSysClockFreq+0xb6>
341840fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34184100:	d829      	bhi.n	34184156 <HAL_RCC_GetSysClockFreq+0xda>
34184102:	2b00      	cmp	r3, #0
34184104:	d003      	beq.n	3418410e <HAL_RCC_GetSysClockFreq+0x92>
34184106:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418410a:	d009      	beq.n	34184120 <HAL_RCC_GetSysClockFreq+0xa4>
          break;
3418410c:	e023      	b.n	34184156 <HAL_RCC_GetSysClockFreq+0xda>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418410e:	f004 fe2d 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
34184112:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34184114:	687a      	ldr	r2, [r7, #4]
34184116:	683b      	ldr	r3, [r7, #0]
34184118:	fbb2 f3f3 	udiv	r3, r2, r3
3418411c:	607b      	str	r3, [r7, #4]
          break;
3418411e:	e01b      	b.n	34184158 <HAL_RCC_GetSysClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
34184120:	f004 fe6a 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
34184124:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34184126:	687a      	ldr	r2, [r7, #4]
34184128:	683b      	ldr	r3, [r7, #0]
3418412a:	fbb2 f3f3 	udiv	r3, r2, r3
3418412e:	607b      	str	r3, [r7, #4]
          break;
34184130:	e012      	b.n	34184158 <HAL_RCC_GetSysClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
34184132:	f004 fea7 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
34184136:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34184138:	687a      	ldr	r2, [r7, #4]
3418413a:	683b      	ldr	r3, [r7, #0]
3418413c:	fbb2 f3f3 	udiv	r3, r2, r3
34184140:	607b      	str	r3, [r7, #4]
          break;
34184142:	e009      	b.n	34184158 <HAL_RCC_GetSysClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
34184144:	f004 fee4 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
34184148:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
3418414a:	687a      	ldr	r2, [r7, #4]
3418414c:	683b      	ldr	r3, [r7, #0]
3418414e:	fbb2 f3f3 	udiv	r3, r2, r3
34184152:	607b      	str	r3, [r7, #4]
          break;
34184154:	e000      	b.n	34184158 <HAL_RCC_GetSysClockFreq+0xdc>
          break;
34184156:	bf00      	nop
      break;
34184158:	e000      	b.n	3418415c <HAL_RCC_GetSysClockFreq+0xe0>
      break;
3418415a:	bf00      	nop
  }

  return frequency;
3418415c:	687b      	ldr	r3, [r7, #4]
}
3418415e:	4618      	mov	r0, r3
34184160:	3708      	adds	r7, #8
34184162:	46bd      	mov	sp, r7
34184164:	bd80      	pop	{r7, pc}
34184166:	bf00      	nop
34184168:	03d09000 	.word	0x03d09000
3418416c:	003d0900 	.word	0x003d0900
34184170:	00f42400 	.word	0x00f42400
34184174:	02dc6c00 	.word	0x02dc6c00

34184178 <HAL_RCC_GetClockConfig>:
  * @param  pRCC_ClkInitStruct  Pointer to an RCC_ClkInitTypeDef structure that
  *         will return the configuration.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct)
{
34184178:	b480      	push	{r7}
3418417a:	b085      	sub	sp, #20
3418417c:	af00      	add	r7, sp, #0
3418417e:	6078      	str	r0, [r7, #4]
  uint32_t cfgr_value;

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK | \
34184180:	687b      	ldr	r3, [r7, #4]
34184182:	227f      	movs	r2, #127	@ 0x7f
34184184:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_HCLK   | \
                                  RCC_CLOCKTYPE_PCLK1  | RCC_CLOCKTYPE_PCLK2 | \
                                  RCC_CLOCKTYPE_PCLK4  | RCC_CLOCKTYPE_PCLK5;

  /* Get the configuration register 1 value */
  cfgr_value = RCC->CFGR1;
34184186:	4b36      	ldr	r3, [pc, #216]	@ (34184260 <HAL_RCC_GetClockConfig+0xe8>)
34184188:	6a1b      	ldr	r3, [r3, #32]
3418418a:	60fb      	str	r3, [r7, #12]

  /* Get the active CPU source -----------------------------------------------*/
  pRCC_ClkInitStruct->CPUCLKSource = (cfgr_value & RCC_CFGR1_CPUSWS) >> 4U;
3418418c:	68fb      	ldr	r3, [r7, #12]
3418418e:	091b      	lsrs	r3, r3, #4
34184190:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
34184194:	687b      	ldr	r3, [r7, #4]
34184196:	605a      	str	r2, [r3, #4]

  /* Get the active SYSCLK bus source ----------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (cfgr_value & RCC_CFGR1_SYSSWS) >> 4U;
34184198:	68fb      	ldr	r3, [r7, #12]
3418419a:	091b      	lsrs	r3, r3, #4
3418419c:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
341841a0:	687b      	ldr	r3, [r7, #4]
341841a2:	609a      	str	r2, [r3, #8]

  /* Get the configuration register 2 value */
  cfgr_value = RCC->CFGR2;
341841a4:	4b2e      	ldr	r3, [pc, #184]	@ (34184260 <HAL_RCC_GetClockConfig+0xe8>)
341841a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341841a8:	60fb      	str	r3, [r7, #12]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (cfgr_value & RCC_CFGR2_HPRE);
341841aa:	68fb      	ldr	r3, [r7, #12]
341841ac:	f403 02e0 	and.w	r2, r3, #7340032	@ 0x700000
341841b0:	687b      	ldr	r3, [r7, #4]
341841b2:	60da      	str	r2, [r3, #12]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (cfgr_value & RCC_CFGR2_PPRE1);
341841b4:	68fb      	ldr	r3, [r7, #12]
341841b6:	f003 0207 	and.w	r2, r3, #7
341841ba:	687b      	ldr	r3, [r7, #4]
341841bc:	611a      	str	r2, [r3, #16]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (cfgr_value & RCC_CFGR2_PPRE2);
341841be:	68fb      	ldr	r3, [r7, #12]
341841c0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
341841c4:	687b      	ldr	r3, [r7, #4]
341841c6:	615a      	str	r2, [r3, #20]

  /* Get the APB4 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB4CLKDivider = (cfgr_value & RCC_CFGR2_PPRE4);
341841c8:	68fb      	ldr	r3, [r7, #12]
341841ca:	f403 42e0 	and.w	r2, r3, #28672	@ 0x7000
341841ce:	687b      	ldr	r3, [r7, #4]
341841d0:	619a      	str	r2, [r3, #24]

  /* Get the APB5 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB5CLKDivider = (cfgr_value & RCC_CFGR2_PPRE5);
341841d2:	68fb      	ldr	r3, [r7, #12]
341841d4:	f403 22e0 	and.w	r2, r3, #458752	@ 0x70000
341841d8:	687b      	ldr	r3, [r7, #4]
341841da:	61da      	str	r2, [r3, #28]

  /* Get the IC1 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC1CFGR;
341841dc:	4b20      	ldr	r3, [pc, #128]	@ (34184260 <HAL_RCC_GetClockConfig+0xe8>)
341841de:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
341841e2:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC1Selection.ClockSelection = cfgr_value & RCC_IC1CFGR_IC1SEL;
341841e4:	68fb      	ldr	r3, [r7, #12]
341841e6:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
341841ea:	687b      	ldr	r3, [r7, #4]
341841ec:	621a      	str	r2, [r3, #32]
  pRCC_ClkInitStruct->IC1Selection.ClockDivider = ((cfgr_value & RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1U;
341841ee:	68fb      	ldr	r3, [r7, #12]
341841f0:	0c1b      	lsrs	r3, r3, #16
341841f2:	b2db      	uxtb	r3, r3
341841f4:	1c5a      	adds	r2, r3, #1
341841f6:	687b      	ldr	r3, [r7, #4]
341841f8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Get the IC2 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC2CFGR;
341841fa:	4b19      	ldr	r3, [pc, #100]	@ (34184260 <HAL_RCC_GetClockConfig+0xe8>)
341841fc:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34184200:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC2Selection.ClockSelection = cfgr_value & RCC_IC2CFGR_IC2SEL;
34184202:	68fb      	ldr	r3, [r7, #12]
34184204:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
34184208:	687b      	ldr	r3, [r7, #4]
3418420a:	629a      	str	r2, [r3, #40]	@ 0x28
  pRCC_ClkInitStruct->IC2Selection.ClockDivider = ((cfgr_value & RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1U;
3418420c:	68fb      	ldr	r3, [r7, #12]
3418420e:	0c1b      	lsrs	r3, r3, #16
34184210:	b2db      	uxtb	r3, r3
34184212:	1c5a      	adds	r2, r3, #1
34184214:	687b      	ldr	r3, [r7, #4]
34184216:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the IC6 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC6CFGR;
34184218:	4b11      	ldr	r3, [pc, #68]	@ (34184260 <HAL_RCC_GetClockConfig+0xe8>)
3418421a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
3418421e:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC6Selection.ClockSelection = cfgr_value & RCC_IC6CFGR_IC6SEL;
34184220:	68fb      	ldr	r3, [r7, #12]
34184222:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
34184226:	687b      	ldr	r3, [r7, #4]
34184228:	631a      	str	r2, [r3, #48]	@ 0x30
  pRCC_ClkInitStruct->IC6Selection.ClockDivider = ((cfgr_value & RCC_IC6CFGR_IC6INT) >> RCC_IC6CFGR_IC6INT_Pos) + 1U;
3418422a:	68fb      	ldr	r3, [r7, #12]
3418422c:	0c1b      	lsrs	r3, r3, #16
3418422e:	b2db      	uxtb	r3, r3
34184230:	1c5a      	adds	r2, r3, #1
34184232:	687b      	ldr	r3, [r7, #4]
34184234:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the IC11 configuration ----------------------------------------------*/
  cfgr_value = RCC->IC11CFGR;
34184236:	4b0a      	ldr	r3, [pc, #40]	@ (34184260 <HAL_RCC_GetClockConfig+0xe8>)
34184238:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
3418423c:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC11Selection.ClockSelection = cfgr_value & RCC_IC11CFGR_IC11SEL;
3418423e:	68fb      	ldr	r3, [r7, #12]
34184240:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
34184244:	687b      	ldr	r3, [r7, #4]
34184246:	639a      	str	r2, [r3, #56]	@ 0x38
  pRCC_ClkInitStruct->IC11Selection.ClockDivider = ((cfgr_value & RCC_IC11CFGR_IC11INT) >> RCC_IC11CFGR_IC11INT_Pos) + 1U;
34184248:	68fb      	ldr	r3, [r7, #12]
3418424a:	0c1b      	lsrs	r3, r3, #16
3418424c:	b2db      	uxtb	r3, r3
3418424e:	1c5a      	adds	r2, r3, #1
34184250:	687b      	ldr	r3, [r7, #4]
34184252:	63da      	str	r2, [r3, #60]	@ 0x3c
}
34184254:	bf00      	nop
34184256:	3714      	adds	r7, #20
34184258:	46bd      	mov	sp, r7
3418425a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418425e:	4770      	bx	lr
34184260:	56028000 	.word	0x56028000

34184264 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
34184264:	b580      	push	{r7, lr}
34184266:	b088      	sub	sp, #32
34184268:	af00      	add	r7, sp, #0
3418426a:	6078      	str	r0, [r7, #4]
3418426c:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_cfgr1_reg;
  __IO uint32_t *p_rcc_pll_cfgr2_reg;
  __IO uint32_t *p_rcc_pll_cfgr3_reg;
  HAL_StatusTypeDef ret = HAL_OK;
3418426e:	2300      	movs	r3, #0
34184270:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;

  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
34184272:	687b      	ldr	r3, [r7, #4]
34184274:	011a      	lsls	r2, r3, #4
34184276:	4b8e      	ldr	r3, [pc, #568]	@ (341844b0 <RCC_PLL_Config+0x24c>)
34184278:	4413      	add	r3, r2
3418427a:	61bb      	str	r3, [r7, #24]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
3418427c:	687b      	ldr	r3, [r7, #4]
3418427e:	011a      	lsls	r2, r3, #4
34184280:	4b8c      	ldr	r3, [pc, #560]	@ (341844b4 <RCC_PLL_Config+0x250>)
34184282:	4413      	add	r3, r2
34184284:	617b      	str	r3, [r7, #20]
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
34184286:	687b      	ldr	r3, [r7, #4]
34184288:	011a      	lsls	r2, r3, #4
3418428a:	4b8b      	ldr	r3, [pc, #556]	@ (341844b8 <RCC_PLL_Config+0x254>)
3418428c:	4413      	add	r3, r2
3418428e:	613b      	str	r3, [r7, #16]

  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */
  if (pPLLInit->PLLState == RCC_PLL_ON)
34184290:	683b      	ldr	r3, [r7, #0]
34184292:	681b      	ldr	r3, [r3, #0]
34184294:	2b02      	cmp	r3, #2
34184296:	f040 8091 	bne.w	341843bc <RCC_PLL_Config+0x158>
    assert_param(IS_RCC_PLLN_VALUE(pPLLInit->PLLN));
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP1));
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP2));

    /* Ensure PLLx is disabled */
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
3418429a:	4a88      	ldr	r2, [pc, #544]	@ (341844bc <RCC_PLL_Config+0x258>)
3418429c:	f44f 7180 	mov.w	r1, #256	@ 0x100
341842a0:	687b      	ldr	r3, [r7, #4]
341842a2:	fa01 f303 	lsl.w	r3, r1, r3
341842a6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
341842aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
341842ac:	f7fe fa0c 	bl	341826c8 <HAL_GetTick>
341842b0:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is disabled */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
341842b2:	e008      	b.n	341842c6 <RCC_PLL_Config+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
341842b4:	f7fe fa08 	bl	341826c8 <HAL_GetTick>
341842b8:	4602      	mov	r2, r0
341842ba:	68fb      	ldr	r3, [r7, #12]
341842bc:	1ad3      	subs	r3, r2, r3
341842be:	2b01      	cmp	r3, #1
341842c0:	d901      	bls.n	341842c6 <RCC_PLL_Config+0x62>
      {
        return HAL_TIMEOUT;
341842c2:	2303      	movs	r3, #3
341842c4:	e0f0      	b.n	341844a8 <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
341842c6:	4b7d      	ldr	r3, [pc, #500]	@ (341844bc <RCC_PLL_Config+0x258>)
341842c8:	685a      	ldr	r2, [r3, #4]
341842ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
341842ce:	687b      	ldr	r3, [r7, #4]
341842d0:	fa01 f303 	lsl.w	r3, r1, r3
341842d4:	401a      	ands	r2, r3
341842d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
341842da:	687b      	ldr	r3, [r7, #4]
341842dc:	fa01 f303 	lsl.w	r3, r1, r3
341842e0:	429a      	cmp	r2, r3
341842e2:	d0e7      	beq.n	341842b4 <RCC_PLL_Config+0x50>
      }
    }

    /* Ensure PLLxMODSSDIS='1' */
    SET_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODSSDIS);
341842e4:	693b      	ldr	r3, [r7, #16]
341842e6:	681b      	ldr	r3, [r3, #0]
341842e8:	f043 0204 	orr.w	r2, r3, #4
341842ec:	693b      	ldr	r3, [r7, #16]
341842ee:	601a      	str	r2, [r3, #0]

    /* Clear bypass mode */
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
341842f0:	69bb      	ldr	r3, [r7, #24]
341842f2:	681b      	ldr	r3, [r3, #0]
341842f4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
341842f8:	69bb      	ldr	r3, [r7, #24]
341842fa:	601a      	str	r2, [r3, #0]

    /* Configure the PLLx clock source, multiplication and division factors. */
    MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN), \
341842fc:	69bb      	ldr	r3, [r7, #24]
341842fe:	681a      	ldr	r2, [r3, #0]
34184300:	4b6f      	ldr	r3, [pc, #444]	@ (341844c0 <RCC_PLL_Config+0x25c>)
34184302:	4013      	ands	r3, r2
34184304:	683a      	ldr	r2, [r7, #0]
34184306:	6851      	ldr	r1, [r2, #4]
34184308:	683a      	ldr	r2, [r7, #0]
3418430a:	6892      	ldr	r2, [r2, #8]
3418430c:	0512      	lsls	r2, r2, #20
3418430e:	4311      	orrs	r1, r2
34184310:	683a      	ldr	r2, [r7, #0]
34184312:	6912      	ldr	r2, [r2, #16]
34184314:	0212      	lsls	r2, r2, #8
34184316:	430a      	orrs	r2, r1
34184318:	431a      	orrs	r2, r3
3418431a:	69bb      	ldr	r3, [r7, #24]
3418431c:	601a      	str	r2, [r3, #0]
               (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
                | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)));
    MODIFY_REG(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2), \
3418431e:	693b      	ldr	r3, [r7, #16]
34184320:	681b      	ldr	r3, [r3, #0]
34184322:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
34184326:	683b      	ldr	r3, [r7, #0]
34184328:	695b      	ldr	r3, [r3, #20]
3418432a:	06d9      	lsls	r1, r3, #27
3418432c:	683b      	ldr	r3, [r7, #0]
3418432e:	699b      	ldr	r3, [r3, #24]
34184330:	061b      	lsls	r3, r3, #24
34184332:	430b      	orrs	r3, r1
34184334:	431a      	orrs	r2, r3
34184336:	693b      	ldr	r3, [r7, #16]
34184338:	601a      	str	r2, [r3, #0]
               ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)));

    /* Configure PLLx DIVNFRAC */
    MODIFY_REG(*p_rcc_pll_cfgr2_reg, RCC_PLL1CFGR2_PLL1DIVNFRAC, \
3418433a:	697b      	ldr	r3, [r7, #20]
3418433c:	681b      	ldr	r3, [r3, #0]
3418433e:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
34184342:	683b      	ldr	r3, [r7, #0]
34184344:	68db      	ldr	r3, [r3, #12]
34184346:	431a      	orrs	r2, r3
34184348:	697b      	ldr	r3, [r7, #20]
3418434a:	601a      	str	r2, [r3, #0]
               pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);

    /* Clear PLLxMODDSEN (Also clear in Fractional Mode to ensure the latch of updated FRAC value when set again) */
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODDSEN);
3418434c:	693b      	ldr	r3, [r7, #16]
3418434e:	681b      	ldr	r3, [r3, #0]
34184350:	f023 0208 	bic.w	r2, r3, #8
34184354:	693b      	ldr	r3, [r7, #16]
34184356:	601a      	str	r2, [r3, #0]

    /* Fractional Mode specificities Management */
    if (pPLLInit->PLLFractional != 0U)
34184358:	683b      	ldr	r3, [r7, #0]
3418435a:	68db      	ldr	r3, [r3, #12]
3418435c:	2b00      	cmp	r3, #0
3418435e:	d005      	beq.n	3418436c <RCC_PLL_Config+0x108>
    {
      /* Set PLLxMODDSEN and DACEN */
      SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODDSEN | RCC_PLL1CFGR3_PLL1DACEN));
34184360:	693b      	ldr	r3, [r7, #16]
34184362:	681b      	ldr	r3, [r3, #0]
34184364:	f043 020a 	orr.w	r2, r3, #10
34184368:	693b      	ldr	r3, [r7, #16]
3418436a:	601a      	str	r2, [r3, #0]
    }

    /* Ensure PLLxMODSSRST='1' and Enable PLLx post divider output */
    SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODSSRST | RCC_PLL1CFGR3_PLL1PDIVEN));
3418436c:	693b      	ldr	r3, [r7, #16]
3418436e:	681b      	ldr	r3, [r3, #0]
34184370:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34184374:	f043 0301 	orr.w	r3, r3, #1
34184378:	693a      	ldr	r2, [r7, #16]
3418437a:	6013      	str	r3, [r2, #0]

    /* Enable the PLLx */
    WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
3418437c:	4a4f      	ldr	r2, [pc, #316]	@ (341844bc <RCC_PLL_Config+0x258>)
3418437e:	f44f 7180 	mov.w	r1, #256	@ 0x100
34184382:	687b      	ldr	r3, [r7, #4]
34184384:	fa01 f303 	lsl.w	r3, r1, r3
34184388:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
3418438c:	f7fe f99c 	bl	341826c8 <HAL_GetTick>
34184390:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34184392:	e008      	b.n	341843a6 <RCC_PLL_Config+0x142>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34184394:	f7fe f998 	bl	341826c8 <HAL_GetTick>
34184398:	4602      	mov	r2, r0
3418439a:	68fb      	ldr	r3, [r7, #12]
3418439c:	1ad3      	subs	r3, r2, r3
3418439e:	2b01      	cmp	r3, #1
341843a0:	d901      	bls.n	341843a6 <RCC_PLL_Config+0x142>
      {
        return HAL_TIMEOUT;
341843a2:	2303      	movs	r3, #3
341843a4:	e080      	b.n	341844a8 <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
341843a6:	4b45      	ldr	r3, [pc, #276]	@ (341844bc <RCC_PLL_Config+0x258>)
341843a8:	685a      	ldr	r2, [r3, #4]
341843aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
341843ae:	687b      	ldr	r3, [r7, #4]
341843b0:	fa01 f303 	lsl.w	r3, r1, r3
341843b4:	4013      	ands	r3, r2
341843b6:	2b00      	cmp	r3, #0
341843b8:	d0ec      	beq.n	34184394 <RCC_PLL_Config+0x130>
341843ba:	e074      	b.n	341844a6 <RCC_PLL_Config+0x242>
      }
    }
  }
  else if (pPLLInit->PLLState == RCC_PLL_BYPASS)
341843bc:	683b      	ldr	r3, [r7, #0]
341843be:	681b      	ldr	r3, [r3, #0]
341843c0:	2b03      	cmp	r3, #3
341843c2:	d13b      	bne.n	3418443c <RCC_PLL_Config+0x1d8>
  {
    assert_param(IS_RCC_PLLSOURCE(pPLLInit->PLLSource));

    /* Check selected source is ready */
    if (RCC_PLL_Source_IsReady(pPLLInit->PLLSource) == 1U)
341843c4:	683b      	ldr	r3, [r7, #0]
341843c6:	685b      	ldr	r3, [r3, #4]
341843c8:	4618      	mov	r0, r3
341843ca:	f000 f921 	bl	34184610 <RCC_PLL_Source_IsReady>
341843ce:	4603      	mov	r3, r0
341843d0:	2b01      	cmp	r3, #1
341843d2:	d130      	bne.n	34184436 <RCC_PLL_Config+0x1d2>
    {
      /* Ensure PLLx is disabled */
      WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
341843d4:	4a39      	ldr	r2, [pc, #228]	@ (341844bc <RCC_PLL_Config+0x258>)
341843d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
341843da:	687b      	ldr	r3, [r7, #4]
341843dc:	fa01 f303 	lsl.w	r3, r1, r3
341843e0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
341843e4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
341843e6:	f7fe f96f 	bl	341826c8 <HAL_GetTick>
341843ea:	60f8      	str	r0, [r7, #12]

      /* Wait till PLLx is disabled */
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
341843ec:	e008      	b.n	34184400 <RCC_PLL_Config+0x19c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
341843ee:	f7fe f96b 	bl	341826c8 <HAL_GetTick>
341843f2:	4602      	mov	r2, r0
341843f4:	68fb      	ldr	r3, [r7, #12]
341843f6:	1ad3      	subs	r3, r2, r3
341843f8:	2b01      	cmp	r3, #1
341843fa:	d901      	bls.n	34184400 <RCC_PLL_Config+0x19c>
        {
          return HAL_TIMEOUT;
341843fc:	2303      	movs	r3, #3
341843fe:	e053      	b.n	341844a8 <RCC_PLL_Config+0x244>
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34184400:	4b2e      	ldr	r3, [pc, #184]	@ (341844bc <RCC_PLL_Config+0x258>)
34184402:	685a      	ldr	r2, [r3, #4]
34184404:	f44f 7180 	mov.w	r1, #256	@ 0x100
34184408:	687b      	ldr	r3, [r7, #4]
3418440a:	fa01 f303 	lsl.w	r3, r1, r3
3418440e:	401a      	ands	r2, r3
34184410:	f44f 7180 	mov.w	r1, #256	@ 0x100
34184414:	687b      	ldr	r3, [r7, #4]
34184416:	fa01 f303 	lsl.w	r3, r1, r3
3418441a:	429a      	cmp	r2, r3
3418441c:	d0e7      	beq.n	341843ee <RCC_PLL_Config+0x18a>
        }
      }

      /* Set bypass mode with selected source */
      MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1BYP | RCC_PLL1CFGR1_PLL1SEL), \
3418441e:	69bb      	ldr	r3, [r7, #24]
34184420:	681b      	ldr	r3, [r3, #0]
34184422:	f023 42f0 	bic.w	r2, r3, #2013265920	@ 0x78000000
34184426:	683b      	ldr	r3, [r7, #0]
34184428:	685b      	ldr	r3, [r3, #4]
3418442a:	4313      	orrs	r3, r2
3418442c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
34184430:	69bb      	ldr	r3, [r7, #24]
34184432:	601a      	str	r2, [r3, #0]
34184434:	e037      	b.n	341844a6 <RCC_PLL_Config+0x242>
                 (RCC_PLL1CFGR1_PLL1BYP | pPLLInit->PLLSource));
    }
    else
    {
      ret = HAL_ERROR;
34184436:	2301      	movs	r3, #1
34184438:	77fb      	strb	r3, [r7, #31]
3418443a:	e034      	b.n	341844a6 <RCC_PLL_Config+0x242>
    }
  }
  else if (pPLLInit->PLLState == RCC_PLL_OFF)
3418443c:	683b      	ldr	r3, [r7, #0]
3418443e:	681b      	ldr	r3, [r3, #0]
34184440:	2b01      	cmp	r3, #1
34184442:	d130      	bne.n	341844a6 <RCC_PLL_Config+0x242>
  {
    /* Disable PLLx post divider output */
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1PDIVEN);
34184444:	693b      	ldr	r3, [r7, #16]
34184446:	681b      	ldr	r3, [r3, #0]
34184448:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
3418444c:	693b      	ldr	r3, [r7, #16]
3418444e:	601a      	str	r2, [r3, #0]

    /* Ensure PLLx is disabled */
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34184450:	4a1a      	ldr	r2, [pc, #104]	@ (341844bc <RCC_PLL_Config+0x258>)
34184452:	f44f 7180 	mov.w	r1, #256	@ 0x100
34184456:	687b      	ldr	r3, [r7, #4]
34184458:	fa01 f303 	lsl.w	r3, r1, r3
3418445c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
34184460:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34184462:	f7fe f931 	bl	341826c8 <HAL_GetTick>
34184466:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is disabled */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34184468:	e008      	b.n	3418447c <RCC_PLL_Config+0x218>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
3418446a:	f7fe f92d 	bl	341826c8 <HAL_GetTick>
3418446e:	4602      	mov	r2, r0
34184470:	68fb      	ldr	r3, [r7, #12]
34184472:	1ad3      	subs	r3, r2, r3
34184474:	2b01      	cmp	r3, #1
34184476:	d901      	bls.n	3418447c <RCC_PLL_Config+0x218>
      {
        return HAL_TIMEOUT;
34184478:	2303      	movs	r3, #3
3418447a:	e015      	b.n	341844a8 <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
3418447c:	4b0f      	ldr	r3, [pc, #60]	@ (341844bc <RCC_PLL_Config+0x258>)
3418447e:	685a      	ldr	r2, [r3, #4]
34184480:	f44f 7180 	mov.w	r1, #256	@ 0x100
34184484:	687b      	ldr	r3, [r7, #4]
34184486:	fa01 f303 	lsl.w	r3, r1, r3
3418448a:	401a      	ands	r2, r3
3418448c:	f44f 7180 	mov.w	r1, #256	@ 0x100
34184490:	687b      	ldr	r3, [r7, #4]
34184492:	fa01 f303 	lsl.w	r3, r1, r3
34184496:	429a      	cmp	r2, r3
34184498:	d0e7      	beq.n	3418446a <RCC_PLL_Config+0x206>
      }
    }

    /* Clear bypass mode */
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
3418449a:	69bb      	ldr	r3, [r7, #24]
3418449c:	681b      	ldr	r3, [r3, #0]
3418449e:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
341844a2:	69bb      	ldr	r3, [r7, #24]
341844a4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  return ret;
341844a6:	7ffb      	ldrb	r3, [r7, #31]
}
341844a8:	4618      	mov	r0, r3
341844aa:	3720      	adds	r7, #32
341844ac:	46bd      	mov	sp, r7
341844ae:	bd80      	pop	{r7, pc}
341844b0:	56028080 	.word	0x56028080
341844b4:	56028084 	.word	0x56028084
341844b8:	56028088 	.word	0x56028088
341844bc:	56028000 	.word	0x56028000
341844c0:	8c0000ff 	.word	0x8c0000ff

341844c4 <RCC_PLL_Enable>:
  * @param  PLLnumber PLL number to enable
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Enable(uint32_t PLLnumber)
{
341844c4:	b580      	push	{r7, lr}
341844c6:	b084      	sub	sp, #16
341844c8:	af00      	add	r7, sp, #0
341844ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
341844cc:	2300      	movs	r3, #0
341844ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;

  /* Enable the PLLx */
  WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
341844d0:	4a11      	ldr	r2, [pc, #68]	@ (34184518 <RCC_PLL_Enable+0x54>)
341844d2:	f44f 7180 	mov.w	r1, #256	@ 0x100
341844d6:	687b      	ldr	r3, [r7, #4]
341844d8:	fa01 f303 	lsl.w	r3, r1, r3
341844dc:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
341844e0:	f7fe f8f2 	bl	341826c8 <HAL_GetTick>
341844e4:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLx is ready */
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
341844e6:	e008      	b.n	341844fa <RCC_PLL_Enable+0x36>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
341844e8:	f7fe f8ee 	bl	341826c8 <HAL_GetTick>
341844ec:	4602      	mov	r2, r0
341844ee:	68bb      	ldr	r3, [r7, #8]
341844f0:	1ad3      	subs	r3, r2, r3
341844f2:	2b01      	cmp	r3, #1
341844f4:	d901      	bls.n	341844fa <RCC_PLL_Enable+0x36>
    {
      return HAL_TIMEOUT;
341844f6:	2303      	movs	r3, #3
341844f8:	e00a      	b.n	34184510 <RCC_PLL_Enable+0x4c>
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
341844fa:	4b07      	ldr	r3, [pc, #28]	@ (34184518 <RCC_PLL_Enable+0x54>)
341844fc:	685a      	ldr	r2, [r3, #4]
341844fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
34184502:	687b      	ldr	r3, [r7, #4]
34184504:	fa01 f303 	lsl.w	r3, r1, r3
34184508:	4013      	ands	r3, r2
3418450a:	2b00      	cmp	r3, #0
3418450c:	d0ec      	beq.n	341844e8 <RCC_PLL_Enable+0x24>
    }
  }

  return ret;
3418450e:	7bfb      	ldrb	r3, [r7, #15]
}
34184510:	4618      	mov	r0, r3
34184512:	3710      	adds	r7, #16
34184514:	46bd      	mov	sp, r7
34184516:	bd80      	pop	{r7, pc}
34184518:	56028000 	.word	0x56028000

3418451c <RCC_PLL_IsNewConfig>:
  * @param  pPLLInit Pointer to an RCC_PLLInitTypeDef structure that
  *                  contains the configuration parameters.  *
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_IsNewConfig(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
3418451c:	b480      	push	{r7}
3418451e:	b089      	sub	sp, #36	@ 0x24
34184520:	af00      	add	r7, sp, #0
34184522:	6078      	str	r0, [r7, #4]
34184524:	6039      	str	r1, [r7, #0]
  __IO const uint32_t *p_rcc_pll_cfgr1_reg, *p_rcc_pll_cfgr2_reg, *p_rcc_pll_cfgr3_reg;
  uint32_t ret = 0U;
34184526:	2300      	movs	r3, #0
34184528:	61fb      	str	r3, [r7, #28]

  /* No assert since done in calling function */

  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
3418452a:	687b      	ldr	r3, [r7, #4]
3418452c:	011a      	lsls	r2, r3, #4
3418452e:	4b34      	ldr	r3, [pc, #208]	@ (34184600 <RCC_PLL_IsNewConfig+0xe4>)
34184530:	4413      	add	r3, r2
34184532:	617b      	str	r3, [r7, #20]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
34184534:	687b      	ldr	r3, [r7, #4]
34184536:	011a      	lsls	r2, r3, #4
34184538:	4b32      	ldr	r3, [pc, #200]	@ (34184604 <RCC_PLL_IsNewConfig+0xe8>)
3418453a:	4413      	add	r3, r2
3418453c:	613b      	str	r3, [r7, #16]
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
3418453e:	687b      	ldr	r3, [r7, #4]
34184540:	011a      	lsls	r2, r3, #4
34184542:	4b31      	ldr	r3, [pc, #196]	@ (34184608 <RCC_PLL_IsNewConfig+0xec>)
34184544:	4413      	add	r3, r2
34184546:	60fb      	str	r3, [r7, #12]

  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */

  /* Check for PLLCFGR1, PLLCFGR2 and PLLCFGR3 parameters updates */
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
34184548:	697b      	ldr	r3, [r7, #20]
3418454a:	681b      	ldr	r3, [r3, #0]
3418454c:	f023 430c 	bic.w	r3, r3, #2348810240	@ 0x8c000000
34184550:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
      (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
34184554:	683a      	ldr	r2, [r7, #0]
34184556:	6851      	ldr	r1, [r2, #4]
34184558:	683a      	ldr	r2, [r7, #0]
3418455a:	6892      	ldr	r2, [r2, #8]
3418455c:	0512      	lsls	r2, r2, #20
3418455e:	4311      	orrs	r1, r2
       | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)))
34184560:	683a      	ldr	r2, [r7, #0]
34184562:	6912      	ldr	r2, [r2, #16]
34184564:	0212      	lsls	r2, r2, #8
34184566:	430a      	orrs	r2, r1
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
34184568:	4293      	cmp	r3, r2
3418456a:	d002      	beq.n	34184572 <RCC_PLL_IsNewConfig+0x56>
  {
    ret = 1U; /* New PLL configuration */
3418456c:	2301      	movs	r3, #1
3418456e:	61fb      	str	r3, [r7, #28]
34184570:	e03e      	b.n	341845f0 <RCC_PLL_IsNewConfig+0xd4>
  }
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
34184572:	693b      	ldr	r3, [r7, #16]
34184574:	681b      	ldr	r3, [r3, #0]
34184576:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
           (pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos))
3418457a:	683b      	ldr	r3, [r7, #0]
3418457c:	68db      	ldr	r3, [r3, #12]
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
3418457e:	429a      	cmp	r2, r3
34184580:	d002      	beq.n	34184588 <RCC_PLL_IsNewConfig+0x6c>
  {
    ret = 1U; /* New PLL configuration */
34184582:	2301      	movs	r3, #1
34184584:	61fb      	str	r3, [r7, #28]
34184586:	e033      	b.n	341845f0 <RCC_PLL_IsNewConfig+0xd4>
  }
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
34184588:	68fb      	ldr	r3, [r7, #12]
3418458a:	681b      	ldr	r3, [r3, #0]
3418458c:	f003 527c 	and.w	r2, r3, #1056964608	@ 0x3f000000
           ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)))
34184590:	683b      	ldr	r3, [r7, #0]
34184592:	695b      	ldr	r3, [r3, #20]
34184594:	06d9      	lsls	r1, r3, #27
34184596:	683b      	ldr	r3, [r7, #0]
34184598:	699b      	ldr	r3, [r3, #24]
3418459a:	061b      	lsls	r3, r3, #24
3418459c:	430b      	orrs	r3, r1
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
3418459e:	429a      	cmp	r2, r3
341845a0:	d002      	beq.n	341845a8 <RCC_PLL_IsNewConfig+0x8c>
  {
    ret = 1U; /* New PLL configuration */
341845a2:	2301      	movs	r3, #1
341845a4:	61fb      	str	r3, [r7, #28]
341845a6:	e023      	b.n	341845f0 <RCC_PLL_IsNewConfig+0xd4>
  {
    /* Mode change detection*/
    uint32_t pllState;

    /* Get current Mode*/
    if (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
341845a8:	4b18      	ldr	r3, [pc, #96]	@ (3418460c <RCC_PLL_IsNewConfig+0xf0>)
341845aa:	685a      	ldr	r2, [r3, #4]
341845ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
341845b0:	687b      	ldr	r3, [r7, #4]
341845b2:	fa01 f303 	lsl.w	r3, r1, r3
341845b6:	401a      	ands	r2, r3
341845b8:	f44f 7180 	mov.w	r1, #256	@ 0x100
341845bc:	687b      	ldr	r3, [r7, #4]
341845be:	fa01 f303 	lsl.w	r3, r1, r3
341845c2:	429a      	cmp	r2, r3
341845c4:	d102      	bne.n	341845cc <RCC_PLL_IsNewConfig+0xb0>
    {
      pllState = RCC_PLL_ON;
341845c6:	2302      	movs	r3, #2
341845c8:	61bb      	str	r3, [r7, #24]
341845ca:	e00a      	b.n	341845e2 <RCC_PLL_IsNewConfig+0xc6>
    }
    else
    {
      if ((*p_rcc_pll_cfgr1_reg & RCC_PLL1CFGR1_PLL1BYP) != 0UL)
341845cc:	697b      	ldr	r3, [r7, #20]
341845ce:	681b      	ldr	r3, [r3, #0]
341845d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
341845d4:	2b00      	cmp	r3, #0
341845d6:	d002      	beq.n	341845de <RCC_PLL_IsNewConfig+0xc2>
      {
        pllState = RCC_PLL_BYPASS;
341845d8:	2303      	movs	r3, #3
341845da:	61bb      	str	r3, [r7, #24]
341845dc:	e001      	b.n	341845e2 <RCC_PLL_IsNewConfig+0xc6>
      }
      else
      {
        pllState = RCC_PLL_OFF;
341845de:	2301      	movs	r3, #1
341845e0:	61bb      	str	r3, [r7, #24]
      }
    }

    /* Compare with new mode */
    if (pllState != pPLLInit->PLLState)
341845e2:	683b      	ldr	r3, [r7, #0]
341845e4:	681b      	ldr	r3, [r3, #0]
341845e6:	69ba      	ldr	r2, [r7, #24]
341845e8:	429a      	cmp	r2, r3
341845ea:	d001      	beq.n	341845f0 <RCC_PLL_IsNewConfig+0xd4>
    {
      ret = 1U; /* New PLL configuration */
341845ec:	2301      	movs	r3, #1
341845ee:	61fb      	str	r3, [r7, #28]
    }
  }

  return ret;
341845f0:	69fb      	ldr	r3, [r7, #28]
}
341845f2:	4618      	mov	r0, r3
341845f4:	3724      	adds	r7, #36	@ 0x24
341845f6:	46bd      	mov	sp, r7
341845f8:	f85d 7b04 	ldr.w	r7, [sp], #4
341845fc:	4770      	bx	lr
341845fe:	bf00      	nop
34184600:	56028080 	.word	0x56028080
34184604:	56028084 	.word	0x56028084
34184608:	56028088 	.word	0x56028088
3418460c:	56028000 	.word	0x56028000

34184610 <RCC_PLL_Source_IsReady>:
  * @brief  Check whether the PLL source is ready
  * @param  PLLSource PLL source
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_Source_IsReady(uint32_t PLLSource)
{
34184610:	b580      	push	{r7, lr}
34184612:	b084      	sub	sp, #16
34184614:	af00      	add	r7, sp, #0
34184616:	6078      	str	r0, [r7, #4]
  uint32_t ret = 1U;
34184618:	2301      	movs	r3, #1
3418461a:	60fb      	str	r3, [r7, #12]

  /* No assert since done in calling function */

  switch (PLLSource)
3418461c:	687b      	ldr	r3, [r7, #4]
3418461e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34184622:	d01b      	beq.n	3418465c <RCC_PLL_Source_IsReady+0x4c>
34184624:	687b      	ldr	r3, [r7, #4]
34184626:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418462a:	d81f      	bhi.n	3418466c <RCC_PLL_Source_IsReady+0x5c>
3418462c:	687b      	ldr	r3, [r7, #4]
3418462e:	2b00      	cmp	r3, #0
34184630:	d004      	beq.n	3418463c <RCC_PLL_Source_IsReady+0x2c>
34184632:	687b      	ldr	r3, [r7, #4]
34184634:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34184638:	d008      	beq.n	3418464c <RCC_PLL_Source_IsReady+0x3c>
        ret = 0U;
      }
      break;
    case RCC_PLLSOURCE_PIN:
    default:
      break;
3418463a:	e017      	b.n	3418466c <RCC_PLL_Source_IsReady+0x5c>
      if (LL_RCC_HSI_IsReady() == 0U)
3418463c:	f7fe fc72 	bl	34182f24 <LL_RCC_HSI_IsReady>
34184640:	4603      	mov	r3, r0
34184642:	2b00      	cmp	r3, #0
34184644:	d114      	bne.n	34184670 <RCC_PLL_Source_IsReady+0x60>
        ret = 0U;
34184646:	2300      	movs	r3, #0
34184648:	60fb      	str	r3, [r7, #12]
      break;
3418464a:	e011      	b.n	34184670 <RCC_PLL_Source_IsReady+0x60>
      if (LL_RCC_MSI_IsReady() == 0U)
3418464c:	f7fe fcd2 	bl	34182ff4 <LL_RCC_MSI_IsReady>
34184650:	4603      	mov	r3, r0
34184652:	2b00      	cmp	r3, #0
34184654:	d10e      	bne.n	34184674 <RCC_PLL_Source_IsReady+0x64>
        ret = 0U;
34184656:	2300      	movs	r3, #0
34184658:	60fb      	str	r3, [r7, #12]
      break;
3418465a:	e00b      	b.n	34184674 <RCC_PLL_Source_IsReady+0x64>
      if (LL_RCC_HSE_IsReady() == 0U)
3418465c:	f7fe fc32 	bl	34182ec4 <LL_RCC_HSE_IsReady>
34184660:	4603      	mov	r3, r0
34184662:	2b00      	cmp	r3, #0
34184664:	d108      	bne.n	34184678 <RCC_PLL_Source_IsReady+0x68>
        ret = 0U;
34184666:	2300      	movs	r3, #0
34184668:	60fb      	str	r3, [r7, #12]
      break;
3418466a:	e005      	b.n	34184678 <RCC_PLL_Source_IsReady+0x68>
      break;
3418466c:	bf00      	nop
3418466e:	e004      	b.n	3418467a <RCC_PLL_Source_IsReady+0x6a>
      break;
34184670:	bf00      	nop
34184672:	e002      	b.n	3418467a <RCC_PLL_Source_IsReady+0x6a>
      break;
34184674:	bf00      	nop
34184676:	e000      	b.n	3418467a <RCC_PLL_Source_IsReady+0x6a>
      break;
34184678:	bf00      	nop
  }

  return ret;
3418467a:	68fb      	ldr	r3, [r7, #12]
}
3418467c:	4618      	mov	r0, r3
3418467e:	3710      	adds	r7, #16
34184680:	46bd      	mov	sp, r7
34184682:	bd80      	pop	{r7, pc}

34184684 <RCC_IC_CheckPLLSources>:
  * @param  PLLSource1 First PLL source
  * @param  PLLSource2 Second PLL source
  * @retval 1 if success else 0
  */
static uint32_t RCC_IC_CheckPLLSources(uint32_t PLLSource1, uint32_t PLLSource2)
{
34184684:	b580      	push	{r7, lr}
34184686:	b084      	sub	sp, #16
34184688:	af00      	add	r7, sp, #0
3418468a:	6078      	str	r0, [r7, #4]
3418468c:	6039      	str	r1, [r7, #0]
  uint32_t ret = 1U;
3418468e:	2301      	movs	r3, #1
34184690:	60fb      	str	r3, [r7, #12]

  /* No assert since done in calling function */

  /* Check PLLSource1 clock source */
  switch (PLLSource1)
34184692:	687b      	ldr	r3, [r7, #4]
34184694:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34184698:	d03a      	beq.n	34184710 <RCC_IC_CheckPLLSources+0x8c>
3418469a:	687b      	ldr	r3, [r7, #4]
3418469c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341846a0:	d843      	bhi.n	3418472a <RCC_IC_CheckPLLSources+0xa6>
341846a2:	687b      	ldr	r3, [r7, #4]
341846a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341846a8:	d025      	beq.n	341846f6 <RCC_IC_CheckPLLSources+0x72>
341846aa:	687b      	ldr	r3, [r7, #4]
341846ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341846b0:	d83b      	bhi.n	3418472a <RCC_IC_CheckPLLSources+0xa6>
341846b2:	687b      	ldr	r3, [r7, #4]
341846b4:	2b00      	cmp	r3, #0
341846b6:	d004      	beq.n	341846c2 <RCC_IC_CheckPLLSources+0x3e>
341846b8:	687b      	ldr	r3, [r7, #4]
341846ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341846be:	d00d      	beq.n	341846dc <RCC_IC_CheckPLLSources+0x58>
341846c0:	e033      	b.n	3418472a <RCC_IC_CheckPLLSources+0xa6>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
341846c2:	f7fe fd49 	bl	34183158 <LL_RCC_PLL1_IsReady>
341846c6:	4603      	mov	r3, r0
341846c8:	2b00      	cmp	r3, #0
341846ca:	d131      	bne.n	34184730 <RCC_IC_CheckPLLSources+0xac>
      {
        if (LL_RCC_PLL1_IsEnabledBypass() == 0U)
341846cc:	f7fe fd58 	bl	34183180 <LL_RCC_PLL1_IsEnabledBypass>
341846d0:	4603      	mov	r3, r0
341846d2:	2b00      	cmp	r3, #0
341846d4:	d12c      	bne.n	34184730 <RCC_IC_CheckPLLSources+0xac>
        {
          ret = 0U;
341846d6:	2300      	movs	r3, #0
341846d8:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
341846da:	e029      	b.n	34184730 <RCC_IC_CheckPLLSources+0xac>
    case LL_RCC_ICCLKSOURCE_PLL2:
      if (LL_RCC_PLL2_IsReady() == 0U)
341846dc:	f7fe fd72 	bl	341831c4 <LL_RCC_PLL2_IsReady>
341846e0:	4603      	mov	r3, r0
341846e2:	2b00      	cmp	r3, #0
341846e4:	d126      	bne.n	34184734 <RCC_IC_CheckPLLSources+0xb0>
      {
        if (LL_RCC_PLL2_IsEnabledBypass() == 0U)
341846e6:	f7fe fd81 	bl	341831ec <LL_RCC_PLL2_IsEnabledBypass>
341846ea:	4603      	mov	r3, r0
341846ec:	2b00      	cmp	r3, #0
341846ee:	d121      	bne.n	34184734 <RCC_IC_CheckPLLSources+0xb0>
        {
          ret = 0U;
341846f0:	2300      	movs	r3, #0
341846f2:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
341846f4:	e01e      	b.n	34184734 <RCC_IC_CheckPLLSources+0xb0>
    case LL_RCC_ICCLKSOURCE_PLL3:
      if (LL_RCC_PLL3_IsReady() == 0U)
341846f6:	f7fe fd9b 	bl	34183230 <LL_RCC_PLL3_IsReady>
341846fa:	4603      	mov	r3, r0
341846fc:	2b00      	cmp	r3, #0
341846fe:	d11b      	bne.n	34184738 <RCC_IC_CheckPLLSources+0xb4>
      {
        if (LL_RCC_PLL3_IsEnabledBypass() == 0U)
34184700:	f7fe fdaa 	bl	34183258 <LL_RCC_PLL3_IsEnabledBypass>
34184704:	4603      	mov	r3, r0
34184706:	2b00      	cmp	r3, #0
34184708:	d116      	bne.n	34184738 <RCC_IC_CheckPLLSources+0xb4>
        {
          ret = 0U;
3418470a:	2300      	movs	r3, #0
3418470c:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
3418470e:	e013      	b.n	34184738 <RCC_IC_CheckPLLSources+0xb4>
    case LL_RCC_ICCLKSOURCE_PLL4:
      if (LL_RCC_PLL4_IsReady() == 0U)
34184710:	f7fe fdc4 	bl	3418329c <LL_RCC_PLL4_IsReady>
34184714:	4603      	mov	r3, r0
34184716:	2b00      	cmp	r3, #0
34184718:	d110      	bne.n	3418473c <RCC_IC_CheckPLLSources+0xb8>
      {
        if (LL_RCC_PLL4_IsEnabledBypass() == 0U)
3418471a:	f7fe fdd3 	bl	341832c4 <LL_RCC_PLL4_IsEnabledBypass>
3418471e:	4603      	mov	r3, r0
34184720:	2b00      	cmp	r3, #0
34184722:	d10b      	bne.n	3418473c <RCC_IC_CheckPLLSources+0xb8>
        {
          ret = 0U;
34184724:	2300      	movs	r3, #0
34184726:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34184728:	e008      	b.n	3418473c <RCC_IC_CheckPLLSources+0xb8>
    default:
      /* Unexpected */
      ret = 0U;
3418472a:	2300      	movs	r3, #0
3418472c:	60fb      	str	r3, [r7, #12]
      break;
3418472e:	e006      	b.n	3418473e <RCC_IC_CheckPLLSources+0xba>
      break;
34184730:	bf00      	nop
34184732:	e004      	b.n	3418473e <RCC_IC_CheckPLLSources+0xba>
      break;
34184734:	bf00      	nop
34184736:	e002      	b.n	3418473e <RCC_IC_CheckPLLSources+0xba>
      break;
34184738:	bf00      	nop
3418473a:	e000      	b.n	3418473e <RCC_IC_CheckPLLSources+0xba>
      break;
3418473c:	bf00      	nop
  }

  /* Check PLLSource2 clock source */
  switch (PLLSource2)
3418473e:	683b      	ldr	r3, [r7, #0]
34184740:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34184744:	d03a      	beq.n	341847bc <RCC_IC_CheckPLLSources+0x138>
34184746:	683b      	ldr	r3, [r7, #0]
34184748:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418474c:	d843      	bhi.n	341847d6 <RCC_IC_CheckPLLSources+0x152>
3418474e:	683b      	ldr	r3, [r7, #0]
34184750:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34184754:	d025      	beq.n	341847a2 <RCC_IC_CheckPLLSources+0x11e>
34184756:	683b      	ldr	r3, [r7, #0]
34184758:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418475c:	d83b      	bhi.n	341847d6 <RCC_IC_CheckPLLSources+0x152>
3418475e:	683b      	ldr	r3, [r7, #0]
34184760:	2b00      	cmp	r3, #0
34184762:	d004      	beq.n	3418476e <RCC_IC_CheckPLLSources+0xea>
34184764:	683b      	ldr	r3, [r7, #0]
34184766:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418476a:	d00d      	beq.n	34184788 <RCC_IC_CheckPLLSources+0x104>
3418476c:	e033      	b.n	341847d6 <RCC_IC_CheckPLLSources+0x152>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
3418476e:	f7fe fcf3 	bl	34183158 <LL_RCC_PLL1_IsReady>
34184772:	4603      	mov	r3, r0
34184774:	2b00      	cmp	r3, #0
34184776:	d131      	bne.n	341847dc <RCC_IC_CheckPLLSources+0x158>
      {
        if (LL_RCC_PLL1_IsEnabledBypass() == 0U)
34184778:	f7fe fd02 	bl	34183180 <LL_RCC_PLL1_IsEnabledBypass>
3418477c:	4603      	mov	r3, r0
3418477e:	2b00      	cmp	r3, #0
34184780:	d12c      	bne.n	341847dc <RCC_IC_CheckPLLSources+0x158>
        {
          ret = 0U;
34184782:	2300      	movs	r3, #0
34184784:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34184786:	e029      	b.n	341847dc <RCC_IC_CheckPLLSources+0x158>
    case LL_RCC_ICCLKSOURCE_PLL2:
      if (LL_RCC_PLL2_IsReady() == 0U)
34184788:	f7fe fd1c 	bl	341831c4 <LL_RCC_PLL2_IsReady>
3418478c:	4603      	mov	r3, r0
3418478e:	2b00      	cmp	r3, #0
34184790:	d126      	bne.n	341847e0 <RCC_IC_CheckPLLSources+0x15c>
      {
        if (LL_RCC_PLL2_IsEnabledBypass() == 0U)
34184792:	f7fe fd2b 	bl	341831ec <LL_RCC_PLL2_IsEnabledBypass>
34184796:	4603      	mov	r3, r0
34184798:	2b00      	cmp	r3, #0
3418479a:	d121      	bne.n	341847e0 <RCC_IC_CheckPLLSources+0x15c>
        {
          ret = 0U;
3418479c:	2300      	movs	r3, #0
3418479e:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
341847a0:	e01e      	b.n	341847e0 <RCC_IC_CheckPLLSources+0x15c>
    case LL_RCC_ICCLKSOURCE_PLL3:
      if (LL_RCC_PLL3_IsReady() == 0U)
341847a2:	f7fe fd45 	bl	34183230 <LL_RCC_PLL3_IsReady>
341847a6:	4603      	mov	r3, r0
341847a8:	2b00      	cmp	r3, #0
341847aa:	d11b      	bne.n	341847e4 <RCC_IC_CheckPLLSources+0x160>
      {
        if (LL_RCC_PLL3_IsEnabledBypass() == 0U)
341847ac:	f7fe fd54 	bl	34183258 <LL_RCC_PLL3_IsEnabledBypass>
341847b0:	4603      	mov	r3, r0
341847b2:	2b00      	cmp	r3, #0
341847b4:	d116      	bne.n	341847e4 <RCC_IC_CheckPLLSources+0x160>
        {
          ret = 0U;
341847b6:	2300      	movs	r3, #0
341847b8:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
341847ba:	e013      	b.n	341847e4 <RCC_IC_CheckPLLSources+0x160>
    case LL_RCC_ICCLKSOURCE_PLL4:
      if (LL_RCC_PLL4_IsReady() == 0U)
341847bc:	f7fe fd6e 	bl	3418329c <LL_RCC_PLL4_IsReady>
341847c0:	4603      	mov	r3, r0
341847c2:	2b00      	cmp	r3, #0
341847c4:	d110      	bne.n	341847e8 <RCC_IC_CheckPLLSources+0x164>
      {
        if (LL_RCC_PLL4_IsEnabledBypass() == 0U)
341847c6:	f7fe fd7d 	bl	341832c4 <LL_RCC_PLL4_IsEnabledBypass>
341847ca:	4603      	mov	r3, r0
341847cc:	2b00      	cmp	r3, #0
341847ce:	d10b      	bne.n	341847e8 <RCC_IC_CheckPLLSources+0x164>
        {
          ret = 0U;
341847d0:	2300      	movs	r3, #0
341847d2:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
341847d4:	e008      	b.n	341847e8 <RCC_IC_CheckPLLSources+0x164>
    default:
      /* Unexpected */
      ret = 0U;
341847d6:	2300      	movs	r3, #0
341847d8:	60fb      	str	r3, [r7, #12]
      break;
341847da:	e006      	b.n	341847ea <RCC_IC_CheckPLLSources+0x166>
      break;
341847dc:	bf00      	nop
341847de:	e004      	b.n	341847ea <RCC_IC_CheckPLLSources+0x166>
      break;
341847e0:	bf00      	nop
341847e2:	e002      	b.n	341847ea <RCC_IC_CheckPLLSources+0x166>
      break;
341847e4:	bf00      	nop
341847e6:	e000      	b.n	341847ea <RCC_IC_CheckPLLSources+0x166>
      break;
341847e8:	bf00      	nop
  }

  return ret;
341847ea:	68fb      	ldr	r3, [r7, #12]
}
341847ec:	4618      	mov	r0, r3
341847ee:	3710      	adds	r7, #16
341847f0:	46bd      	mov	sp, r7
341847f2:	bd80      	pop	{r7, pc}

341847f4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>:
{
341847f4:	b480      	push	{r7}
341847f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
341847f8:	4b05      	ldr	r3, [pc, #20]	@ (34184810 <LL_RCC_HSE_SelectHSEAsDiv2Clock+0x1c>)
341847fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341847fc:	4a04      	ldr	r2, [pc, #16]	@ (34184810 <LL_RCC_HSE_SelectHSEAsDiv2Clock+0x1c>)
341847fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
34184802:	6553      	str	r3, [r2, #84]	@ 0x54
}
34184804:	bf00      	nop
34184806:	46bd      	mov	sp, r7
34184808:	f85d 7b04 	ldr.w	r7, [sp], #4
3418480c:	4770      	bx	lr
3418480e:	bf00      	nop
34184810:	56028000 	.word	0x56028000

34184814 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>:
{
34184814:	b480      	push	{r7}
34184816:	af00      	add	r7, sp, #0
  SET_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
34184818:	4b05      	ldr	r3, [pc, #20]	@ (34184830 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0x1c>)
3418481a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418481c:	4a04      	ldr	r2, [pc, #16]	@ (34184830 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0x1c>)
3418481e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
34184822:	6553      	str	r3, [r2, #84]	@ 0x54
}
34184824:	bf00      	nop
34184826:	46bd      	mov	sp, r7
34184828:	f85d 7b04 	ldr.w	r7, [sp], #4
3418482c:	4770      	bx	lr
3418482e:	bf00      	nop
34184830:	56028000 	.word	0x56028000

34184834 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>:
{
34184834:	b480      	push	{r7}
34184836:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL) == RCC_HSECFGR_HSEDIV2SEL) ? 1UL : 0UL);
34184838:	4b06      	ldr	r3, [pc, #24]	@ (34184854 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x20>)
3418483a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418483c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34184840:	2b40      	cmp	r3, #64	@ 0x40
34184842:	d101      	bne.n	34184848 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x14>
34184844:	2301      	movs	r3, #1
34184846:	e000      	b.n	3418484a <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x16>
34184848:	2300      	movs	r3, #0
}
3418484a:	4618      	mov	r0, r3
3418484c:	46bd      	mov	sp, r7
3418484e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184852:	4770      	bx	lr
34184854:	56028000 	.word	0x56028000

34184858 <LL_RCC_HSE_IsReady>:
{
34184858:	b480      	push	{r7}
3418485a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
3418485c:	4b06      	ldr	r3, [pc, #24]	@ (34184878 <LL_RCC_HSE_IsReady+0x20>)
3418485e:	685b      	ldr	r3, [r3, #4]
34184860:	f003 0310 	and.w	r3, r3, #16
34184864:	2b00      	cmp	r3, #0
34184866:	d001      	beq.n	3418486c <LL_RCC_HSE_IsReady+0x14>
34184868:	2301      	movs	r3, #1
3418486a:	e000      	b.n	3418486e <LL_RCC_HSE_IsReady+0x16>
3418486c:	2300      	movs	r3, #0
}
3418486e:	4618      	mov	r0, r3
34184870:	46bd      	mov	sp, r7
34184872:	f85d 7b04 	ldr.w	r7, [sp], #4
34184876:	4770      	bx	lr
34184878:	56028000 	.word	0x56028000

3418487c <LL_RCC_HSI_IsReady>:
{
3418487c:	b480      	push	{r7}
3418487e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
34184880:	4b06      	ldr	r3, [pc, #24]	@ (3418489c <LL_RCC_HSI_IsReady+0x20>)
34184882:	685b      	ldr	r3, [r3, #4]
34184884:	f003 0308 	and.w	r3, r3, #8
34184888:	2b00      	cmp	r3, #0
3418488a:	d001      	beq.n	34184890 <LL_RCC_HSI_IsReady+0x14>
3418488c:	2301      	movs	r3, #1
3418488e:	e000      	b.n	34184892 <LL_RCC_HSI_IsReady+0x16>
34184890:	2300      	movs	r3, #0
}
34184892:	4618      	mov	r0, r3
34184894:	46bd      	mov	sp, r7
34184896:	f85d 7b04 	ldr.w	r7, [sp], #4
3418489a:	4770      	bx	lr
3418489c:	56028000 	.word	0x56028000

341848a0 <LL_RCC_HSI_GetDivider>:
{
341848a0:	b480      	push	{r7}
341848a2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
341848a4:	4b04      	ldr	r3, [pc, #16]	@ (341848b8 <LL_RCC_HSI_GetDivider+0x18>)
341848a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
341848a8:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
}
341848ac:	4618      	mov	r0, r3
341848ae:	46bd      	mov	sp, r7
341848b0:	f85d 7b04 	ldr.w	r7, [sp], #4
341848b4:	4770      	bx	lr
341848b6:	bf00      	nop
341848b8:	56028000 	.word	0x56028000

341848bc <LL_RCC_MSI_IsReady>:
{
341848bc:	b480      	push	{r7}
341848be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
341848c0:	4b06      	ldr	r3, [pc, #24]	@ (341848dc <LL_RCC_MSI_IsReady+0x20>)
341848c2:	685b      	ldr	r3, [r3, #4]
341848c4:	f003 0304 	and.w	r3, r3, #4
341848c8:	2b00      	cmp	r3, #0
341848ca:	d001      	beq.n	341848d0 <LL_RCC_MSI_IsReady+0x14>
341848cc:	2301      	movs	r3, #1
341848ce:	e000      	b.n	341848d2 <LL_RCC_MSI_IsReady+0x16>
341848d0:	2300      	movs	r3, #0
}
341848d2:	4618      	mov	r0, r3
341848d4:	46bd      	mov	sp, r7
341848d6:	f85d 7b04 	ldr.w	r7, [sp], #4
341848da:	4770      	bx	lr
341848dc:	56028000 	.word	0x56028000

341848e0 <LL_RCC_MSI_GetFrequency>:
{
341848e0:	b480      	push	{r7}
341848e2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL));
341848e4:	4b04      	ldr	r3, [pc, #16]	@ (341848f8 <LL_RCC_MSI_GetFrequency+0x18>)
341848e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341848e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
}
341848ec:	4618      	mov	r0, r3
341848ee:	46bd      	mov	sp, r7
341848f0:	f85d 7b04 	ldr.w	r7, [sp], #4
341848f4:	4770      	bx	lr
341848f6:	bf00      	nop
341848f8:	56028000 	.word	0x56028000

341848fc <LL_RCC_LSE_IsReady>:
{
341848fc:	b480      	push	{r7}
341848fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
34184900:	4b06      	ldr	r3, [pc, #24]	@ (3418491c <LL_RCC_LSE_IsReady+0x20>)
34184902:	685b      	ldr	r3, [r3, #4]
34184904:	f003 0302 	and.w	r3, r3, #2
34184908:	2b00      	cmp	r3, #0
3418490a:	d001      	beq.n	34184910 <LL_RCC_LSE_IsReady+0x14>
3418490c:	2301      	movs	r3, #1
3418490e:	e000      	b.n	34184912 <LL_RCC_LSE_IsReady+0x16>
34184910:	2300      	movs	r3, #0
}
34184912:	4618      	mov	r0, r3
34184914:	46bd      	mov	sp, r7
34184916:	f85d 7b04 	ldr.w	r7, [sp], #4
3418491a:	4770      	bx	lr
3418491c:	56028000 	.word	0x56028000

34184920 <LL_RCC_LSI_IsReady>:
{
34184920:	b480      	push	{r7}
34184922:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34184924:	4b04      	ldr	r3, [pc, #16]	@ (34184938 <LL_RCC_LSI_IsReady+0x18>)
34184926:	685b      	ldr	r3, [r3, #4]
34184928:	f003 0301 	and.w	r3, r3, #1
}
3418492c:	4618      	mov	r0, r3
3418492e:	46bd      	mov	sp, r7
34184930:	f85d 7b04 	ldr.w	r7, [sp], #4
34184934:	4770      	bx	lr
34184936:	bf00      	nop
34184938:	56028000 	.word	0x56028000

3418493c <LL_RCC_GetAHBPrescaler>:
{
3418493c:	b480      	push	{r7}
3418493e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_HPRE));
34184940:	4b04      	ldr	r3, [pc, #16]	@ (34184954 <LL_RCC_GetAHBPrescaler+0x18>)
34184942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184944:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
}
34184948:	4618      	mov	r0, r3
3418494a:	46bd      	mov	sp, r7
3418494c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184950:	4770      	bx	lr
34184952:	bf00      	nop
34184954:	56028000 	.word	0x56028000

34184958 <LL_RCC_GetAPB1Prescaler>:
{
34184958:	b480      	push	{r7}
3418495a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
3418495c:	4b04      	ldr	r3, [pc, #16]	@ (34184970 <LL_RCC_GetAPB1Prescaler+0x18>)
3418495e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184960:	f003 0307 	and.w	r3, r3, #7
}
34184964:	4618      	mov	r0, r3
34184966:	46bd      	mov	sp, r7
34184968:	f85d 7b04 	ldr.w	r7, [sp], #4
3418496c:	4770      	bx	lr
3418496e:	bf00      	nop
34184970:	56028000 	.word	0x56028000

34184974 <LL_RCC_GetAPB2Prescaler>:
{
34184974:	b480      	push	{r7}
34184976:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE2));
34184978:	4b04      	ldr	r3, [pc, #16]	@ (3418498c <LL_RCC_GetAPB2Prescaler+0x18>)
3418497a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418497c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
34184980:	4618      	mov	r0, r3
34184982:	46bd      	mov	sp, r7
34184984:	f85d 7b04 	ldr.w	r7, [sp], #4
34184988:	4770      	bx	lr
3418498a:	bf00      	nop
3418498c:	56028000 	.word	0x56028000

34184990 <LL_RCC_GetAPB4Prescaler>:
{
34184990:	b480      	push	{r7}
34184992:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE4));
34184994:	4b04      	ldr	r3, [pc, #16]	@ (341849a8 <LL_RCC_GetAPB4Prescaler+0x18>)
34184996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184998:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
}
3418499c:	4618      	mov	r0, r3
3418499e:	46bd      	mov	sp, r7
341849a0:	f85d 7b04 	ldr.w	r7, [sp], #4
341849a4:	4770      	bx	lr
341849a6:	bf00      	nop
341849a8:	56028000 	.word	0x56028000

341849ac <LL_RCC_GetAPB5Prescaler>:
{
341849ac:	b480      	push	{r7}
341849ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE5));
341849b0:	4b04      	ldr	r3, [pc, #16]	@ (341849c4 <LL_RCC_GetAPB5Prescaler+0x18>)
341849b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341849b4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
}
341849b8:	4618      	mov	r0, r3
341849ba:	46bd      	mov	sp, r7
341849bc:	f85d 7b04 	ldr.w	r7, [sp], #4
341849c0:	4770      	bx	lr
341849c2:	bf00      	nop
341849c4:	56028000 	.word	0x56028000

341849c8 <LL_RCC_SetClockSource>:
{
341849c8:	b480      	push	{r7}
341849ca:	b085      	sub	sp, #20
341849cc:	af00      	add	r7, sp, #0
341849ce:	6078      	str	r0, [r7, #4]
  volatile uint32_t *pReg = (uint32_t *)((uint32_t)&RCC->CCIPR1 + LL_CLKSOURCE_REG(ClkSource));
341849d0:	687b      	ldr	r3, [r7, #4]
341849d2:	b2da      	uxtb	r2, r3
341849d4:	4b10      	ldr	r3, [pc, #64]	@ (34184a18 <LL_RCC_SetClockSource+0x50>)
341849d6:	4413      	add	r3, r2
341849d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*pReg, LL_CLKSOURCE_MASK(ClkSource), LL_CLKSOURCE_CONFIG(ClkSource));
341849da:	68fb      	ldr	r3, [r7, #12]
341849dc:	681a      	ldr	r2, [r3, #0]
341849de:	687b      	ldr	r3, [r7, #4]
341849e0:	0e19      	lsrs	r1, r3, #24
341849e2:	687b      	ldr	r3, [r7, #4]
341849e4:	0a1b      	lsrs	r3, r3, #8
341849e6:	f003 031f 	and.w	r3, r3, #31
341849ea:	fa01 f303 	lsl.w	r3, r1, r3
341849ee:	43db      	mvns	r3, r3
341849f0:	401a      	ands	r2, r3
341849f2:	687b      	ldr	r3, [r7, #4]
341849f4:	0c1b      	lsrs	r3, r3, #16
341849f6:	b2d9      	uxtb	r1, r3
341849f8:	687b      	ldr	r3, [r7, #4]
341849fa:	0a1b      	lsrs	r3, r3, #8
341849fc:	f003 031f 	and.w	r3, r3, #31
34184a00:	fa01 f303 	lsl.w	r3, r1, r3
34184a04:	431a      	orrs	r2, r3
34184a06:	68fb      	ldr	r3, [r7, #12]
34184a08:	601a      	str	r2, [r3, #0]
}
34184a0a:	bf00      	nop
34184a0c:	3714      	adds	r7, #20
34184a0e:	46bd      	mov	sp, r7
34184a10:	f85d 7b04 	ldr.w	r7, [sp], #4
34184a14:	4770      	bx	lr
34184a16:	bf00      	nop
34184a18:	56028144 	.word	0x56028144

34184a1c <LL_RCC_GetADCPrescaler>:
{
34184a1c:	b480      	push	{r7}
34184a1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADCPRE) >> RCC_CCIPR1_ADCPRE_Pos);
34184a20:	4b04      	ldr	r3, [pc, #16]	@ (34184a34 <LL_RCC_GetADCPrescaler+0x18>)
34184a22:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34184a26:	0a1b      	lsrs	r3, r3, #8
34184a28:	b2db      	uxtb	r3, r3
}
34184a2a:	4618      	mov	r0, r3
34184a2c:	46bd      	mov	sp, r7
34184a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184a32:	4770      	bx	lr
34184a34:	56028000 	.word	0x56028000

34184a38 <LL_RCC_SetADFClockSource>:
{
34184a38:	b480      	push	{r7}
34184a3a:	b083      	sub	sp, #12
34184a3c:	af00      	add	r7, sp, #0
34184a3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL, ClkSource);
34184a40:	4b07      	ldr	r3, [pc, #28]	@ (34184a60 <LL_RCC_SetADFClockSource+0x28>)
34184a42:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34184a46:	f023 0207 	bic.w	r2, r3, #7
34184a4a:	4905      	ldr	r1, [pc, #20]	@ (34184a60 <LL_RCC_SetADFClockSource+0x28>)
34184a4c:	687b      	ldr	r3, [r7, #4]
34184a4e:	4313      	orrs	r3, r2
34184a50:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
}
34184a54:	bf00      	nop
34184a56:	370c      	adds	r7, #12
34184a58:	46bd      	mov	sp, r7
34184a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
34184a5e:	4770      	bx	lr
34184a60:	56028000 	.word	0x56028000

34184a64 <LL_RCC_SetCLKPClockSource>:
{
34184a64:	b480      	push	{r7}
34184a66:	b083      	sub	sp, #12
34184a68:	af00      	add	r7, sp, #0
34184a6a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PERSEL, ClkSource);
34184a6c:	4b07      	ldr	r3, [pc, #28]	@ (34184a8c <LL_RCC_SetCLKPClockSource+0x28>)
34184a6e:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34184a72:	f023 0207 	bic.w	r2, r3, #7
34184a76:	4905      	ldr	r1, [pc, #20]	@ (34184a8c <LL_RCC_SetCLKPClockSource+0x28>)
34184a78:	687b      	ldr	r3, [r7, #4]
34184a7a:	4313      	orrs	r3, r2
34184a7c:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34184a80:	bf00      	nop
34184a82:	370c      	adds	r7, #12
34184a84:	46bd      	mov	sp, r7
34184a86:	f85d 7b04 	ldr.w	r7, [sp], #4
34184a8a:	4770      	bx	lr
34184a8c:	56028000 	.word	0x56028000

34184a90 <LL_RCC_SetDCMIPPClockSource>:
{
34184a90:	b480      	push	{r7}
34184a92:	b083      	sub	sp, #12
34184a94:	af00      	add	r7, sp, #0
34184a96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL, ClkSource);
34184a98:	4b07      	ldr	r3, [pc, #28]	@ (34184ab8 <LL_RCC_SetDCMIPPClockSource+0x28>)
34184a9a:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34184a9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
34184aa2:	4905      	ldr	r1, [pc, #20]	@ (34184ab8 <LL_RCC_SetDCMIPPClockSource+0x28>)
34184aa4:	687b      	ldr	r3, [r7, #4]
34184aa6:	4313      	orrs	r3, r2
34184aa8:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
}
34184aac:	bf00      	nop
34184aae:	370c      	adds	r7, #12
34184ab0:	46bd      	mov	sp, r7
34184ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
34184ab6:	4770      	bx	lr
34184ab8:	56028000 	.word	0x56028000

34184abc <LL_RCC_SetETHClockSource>:
{
34184abc:	b480      	push	{r7}
34184abe:	b083      	sub	sp, #12
34184ac0:	af00      	add	r7, sp, #0
34184ac2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL, ClkSource);
34184ac4:	4b07      	ldr	r3, [pc, #28]	@ (34184ae4 <LL_RCC_SetETHClockSource+0x28>)
34184ac6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34184aca:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
34184ace:	4905      	ldr	r1, [pc, #20]	@ (34184ae4 <LL_RCC_SetETHClockSource+0x28>)
34184ad0:	687b      	ldr	r3, [r7, #4]
34184ad2:	4313      	orrs	r3, r2
34184ad4:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34184ad8:	bf00      	nop
34184ada:	370c      	adds	r7, #12
34184adc:	46bd      	mov	sp, r7
34184ade:	f85d 7b04 	ldr.w	r7, [sp], #4
34184ae2:	4770      	bx	lr
34184ae4:	56028000 	.word	0x56028000

34184ae8 <LL_RCC_SetETHPHYInterface>:
{
34184ae8:	b480      	push	{r7}
34184aea:	b083      	sub	sp, #12
34184aec:	af00      	add	r7, sp, #0
34184aee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1SEL, Interface);
34184af0:	4b07      	ldr	r3, [pc, #28]	@ (34184b10 <LL_RCC_SetETHPHYInterface+0x28>)
34184af2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34184af6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34184afa:	4905      	ldr	r1, [pc, #20]	@ (34184b10 <LL_RCC_SetETHPHYInterface+0x28>)
34184afc:	687b      	ldr	r3, [r7, #4]
34184afe:	4313      	orrs	r3, r2
34184b00:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34184b04:	bf00      	nop
34184b06:	370c      	adds	r7, #12
34184b08:	46bd      	mov	sp, r7
34184b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
34184b0e:	4770      	bx	lr
34184b10:	56028000 	.word	0x56028000

34184b14 <LL_RCC_GetETH1PTPDivider>:
{
34184b14:	b480      	push	{r7}
34184b16:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPDIV));
34184b18:	4b04      	ldr	r3, [pc, #16]	@ (34184b2c <LL_RCC_GetETH1PTPDivider+0x18>)
34184b1a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34184b1e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
34184b22:	4618      	mov	r0, r3
34184b24:	46bd      	mov	sp, r7
34184b26:	f85d 7b04 	ldr.w	r7, [sp], #4
34184b2a:	4770      	bx	lr
34184b2c:	56028000 	.word	0x56028000

34184b30 <LL_RCC_SetETHREFRXClockSource>:
{
34184b30:	b480      	push	{r7}
34184b32:	b083      	sub	sp, #12
34184b34:	af00      	add	r7, sp, #0
34184b36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1REFCLKSEL, ClkSource);
34184b38:	4b07      	ldr	r3, [pc, #28]	@ (34184b58 <LL_RCC_SetETHREFRXClockSource+0x28>)
34184b3a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34184b3e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
34184b42:	4905      	ldr	r1, [pc, #20]	@ (34184b58 <LL_RCC_SetETHREFRXClockSource+0x28>)
34184b44:	687b      	ldr	r3, [r7, #4]
34184b46:	4313      	orrs	r3, r2
34184b48:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34184b4c:	bf00      	nop
34184b4e:	370c      	adds	r7, #12
34184b50:	46bd      	mov	sp, r7
34184b52:	f85d 7b04 	ldr.w	r7, [sp], #4
34184b56:	4770      	bx	lr
34184b58:	56028000 	.word	0x56028000

34184b5c <LL_RCC_SetETHREFTXClockSource>:
{
34184b5c:	b480      	push	{r7}
34184b5e:	b083      	sub	sp, #12
34184b60:	af00      	add	r7, sp, #0
34184b62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1GTXCLKSEL, ClkSource);
34184b64:	4b07      	ldr	r3, [pc, #28]	@ (34184b84 <LL_RCC_SetETHREFTXClockSource+0x28>)
34184b66:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34184b6a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
34184b6e:	4905      	ldr	r1, [pc, #20]	@ (34184b84 <LL_RCC_SetETHREFTXClockSource+0x28>)
34184b70:	687b      	ldr	r3, [r7, #4]
34184b72:	4313      	orrs	r3, r2
34184b74:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34184b78:	bf00      	nop
34184b7a:	370c      	adds	r7, #12
34184b7c:	46bd      	mov	sp, r7
34184b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184b82:	4770      	bx	lr
34184b84:	56028000 	.word	0x56028000

34184b88 <LL_RCC_SetFDCANClockSource>:
{
34184b88:	b480      	push	{r7}
34184b8a:	b083      	sub	sp, #12
34184b8c:	af00      	add	r7, sp, #0
34184b8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL, ClkSource);
34184b90:	4b07      	ldr	r3, [pc, #28]	@ (34184bb0 <LL_RCC_SetFDCANClockSource+0x28>)
34184b92:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34184b96:	f023 0203 	bic.w	r2, r3, #3
34184b9a:	4905      	ldr	r1, [pc, #20]	@ (34184bb0 <LL_RCC_SetFDCANClockSource+0x28>)
34184b9c:	687b      	ldr	r3, [r7, #4]
34184b9e:	4313      	orrs	r3, r2
34184ba0:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
}
34184ba4:	bf00      	nop
34184ba6:	370c      	adds	r7, #12
34184ba8:	46bd      	mov	sp, r7
34184baa:	f85d 7b04 	ldr.w	r7, [sp], #4
34184bae:	4770      	bx	lr
34184bb0:	56028000 	.word	0x56028000

34184bb4 <LL_RCC_SetFMCClockSource>:
{
34184bb4:	b480      	push	{r7}
34184bb6:	b083      	sub	sp, #12
34184bb8:	af00      	add	r7, sp, #0
34184bba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FMCSEL, ClkSource);
34184bbc:	4b07      	ldr	r3, [pc, #28]	@ (34184bdc <LL_RCC_SetFMCClockSource+0x28>)
34184bbe:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34184bc2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
34184bc6:	4905      	ldr	r1, [pc, #20]	@ (34184bdc <LL_RCC_SetFMCClockSource+0x28>)
34184bc8:	687b      	ldr	r3, [r7, #4]
34184bca:	4313      	orrs	r3, r2
34184bcc:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
}
34184bd0:	bf00      	nop
34184bd2:	370c      	adds	r7, #12
34184bd4:	46bd      	mov	sp, r7
34184bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
34184bda:	4770      	bx	lr
34184bdc:	56028000 	.word	0x56028000

34184be0 <LL_RCC_SetI2CClockSource>:
{
34184be0:	b580      	push	{r7, lr}
34184be2:	b082      	sub	sp, #8
34184be4:	af00      	add	r7, sp, #0
34184be6:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34184be8:	6878      	ldr	r0, [r7, #4]
34184bea:	f7ff feed 	bl	341849c8 <LL_RCC_SetClockSource>
}
34184bee:	bf00      	nop
34184bf0:	3708      	adds	r7, #8
34184bf2:	46bd      	mov	sp, r7
34184bf4:	bd80      	pop	{r7, pc}

34184bf6 <LL_RCC_SetI3CClockSource>:
{
34184bf6:	b580      	push	{r7, lr}
34184bf8:	b082      	sub	sp, #8
34184bfa:	af00      	add	r7, sp, #0
34184bfc:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34184bfe:	6878      	ldr	r0, [r7, #4]
34184c00:	f7ff fee2 	bl	341849c8 <LL_RCC_SetClockSource>
}
34184c04:	bf00      	nop
34184c06:	3708      	adds	r7, #8
34184c08:	46bd      	mov	sp, r7
34184c0a:	bd80      	pop	{r7, pc}

34184c0c <LL_RCC_SetLPTIMClockSource>:
{
34184c0c:	b580      	push	{r7, lr}
34184c0e:	b082      	sub	sp, #8
34184c10:	af00      	add	r7, sp, #0
34184c12:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34184c14:	6878      	ldr	r0, [r7, #4]
34184c16:	f7ff fed7 	bl	341849c8 <LL_RCC_SetClockSource>
}
34184c1a:	bf00      	nop
34184c1c:	3708      	adds	r7, #8
34184c1e:	46bd      	mov	sp, r7
34184c20:	bd80      	pop	{r7, pc}
	...

34184c24 <LL_RCC_SetLPUARTClockSource>:
{
34184c24:	b480      	push	{r7}
34184c26:	b083      	sub	sp, #12
34184c28:	af00      	add	r7, sp, #0
34184c2a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL, ClkSource);
34184c2c:	4b07      	ldr	r3, [pc, #28]	@ (34184c4c <LL_RCC_SetLPUARTClockSource+0x28>)
34184c2e:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34184c32:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
34184c36:	4905      	ldr	r1, [pc, #20]	@ (34184c4c <LL_RCC_SetLPUARTClockSource+0x28>)
34184c38:	687b      	ldr	r3, [r7, #4]
34184c3a:	4313      	orrs	r3, r2
34184c3c:	f8c1 3178 	str.w	r3, [r1, #376]	@ 0x178
}
34184c40:	bf00      	nop
34184c42:	370c      	adds	r7, #12
34184c44:	46bd      	mov	sp, r7
34184c46:	f85d 7b04 	ldr.w	r7, [sp], #4
34184c4a:	4770      	bx	lr
34184c4c:	56028000 	.word	0x56028000

34184c50 <LL_RCC_SetLTDCClockSource>:
{
34184c50:	b480      	push	{r7}
34184c52:	b083      	sub	sp, #12
34184c54:	af00      	add	r7, sp, #0
34184c56:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL, ClkSource);
34184c58:	4b07      	ldr	r3, [pc, #28]	@ (34184c78 <LL_RCC_SetLTDCClockSource+0x28>)
34184c5a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
34184c5e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
34184c62:	4905      	ldr	r1, [pc, #20]	@ (34184c78 <LL_RCC_SetLTDCClockSource+0x28>)
34184c64:	687b      	ldr	r3, [r7, #4]
34184c66:	4313      	orrs	r3, r2
34184c68:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
}
34184c6c:	bf00      	nop
34184c6e:	370c      	adds	r7, #12
34184c70:	46bd      	mov	sp, r7
34184c72:	f85d 7b04 	ldr.w	r7, [sp], #4
34184c76:	4770      	bx	lr
34184c78:	56028000 	.word	0x56028000

34184c7c <LL_RCC_SetMDFClockSource>:
{
34184c7c:	b480      	push	{r7}
34184c7e:	b083      	sub	sp, #12
34184c80:	af00      	add	r7, sp, #0
34184c82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL, ClkSource);
34184c84:	4b07      	ldr	r3, [pc, #28]	@ (34184ca4 <LL_RCC_SetMDFClockSource+0x28>)
34184c86:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
34184c8a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34184c8e:	4905      	ldr	r1, [pc, #20]	@ (34184ca4 <LL_RCC_SetMDFClockSource+0x28>)
34184c90:	687b      	ldr	r3, [r7, #4]
34184c92:	4313      	orrs	r3, r2
34184c94:	f8c1 3154 	str.w	r3, [r1, #340]	@ 0x154
}
34184c98:	bf00      	nop
34184c9a:	370c      	adds	r7, #12
34184c9c:	46bd      	mov	sp, r7
34184c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184ca2:	4770      	bx	lr
34184ca4:	56028000 	.word	0x56028000

34184ca8 <LL_RCC_SetOTGPHYClockSource>:
{
34184ca8:	b580      	push	{r7, lr}
34184caa:	b082      	sub	sp, #8
34184cac:	af00      	add	r7, sp, #0
34184cae:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34184cb0:	6878      	ldr	r0, [r7, #4]
34184cb2:	f7ff fe89 	bl	341849c8 <LL_RCC_SetClockSource>
}
34184cb6:	bf00      	nop
34184cb8:	3708      	adds	r7, #8
34184cba:	46bd      	mov	sp, r7
34184cbc:	bd80      	pop	{r7, pc}

34184cbe <LL_RCC_SetOTGPHYCKREFClockSource>:
{
34184cbe:	b580      	push	{r7, lr}
34184cc0:	b082      	sub	sp, #8
34184cc2:	af00      	add	r7, sp, #0
34184cc4:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34184cc6:	6878      	ldr	r0, [r7, #4]
34184cc8:	f7ff fe7e 	bl	341849c8 <LL_RCC_SetClockSource>
}
34184ccc:	bf00      	nop
34184cce:	3708      	adds	r7, #8
34184cd0:	46bd      	mov	sp, r7
34184cd2:	bd80      	pop	{r7, pc}

34184cd4 <LL_RCC_SetPSSIClockSource>:
{
34184cd4:	b480      	push	{r7}
34184cd6:	b083      	sub	sp, #12
34184cd8:	af00      	add	r7, sp, #0
34184cda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PSSISEL, ClkSource);
34184cdc:	4b07      	ldr	r3, [pc, #28]	@ (34184cfc <LL_RCC_SetPSSIClockSource+0x28>)
34184cde:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34184ce2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
34184ce6:	4905      	ldr	r1, [pc, #20]	@ (34184cfc <LL_RCC_SetPSSIClockSource+0x28>)
34184ce8:	687b      	ldr	r3, [r7, #4]
34184cea:	4313      	orrs	r3, r2
34184cec:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34184cf0:	bf00      	nop
34184cf2:	370c      	adds	r7, #12
34184cf4:	46bd      	mov	sp, r7
34184cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
34184cfa:	4770      	bx	lr
34184cfc:	56028000 	.word	0x56028000

34184d00 <LL_RCC_SetSAIClockSource>:
{
34184d00:	b580      	push	{r7, lr}
34184d02:	b082      	sub	sp, #8
34184d04:	af00      	add	r7, sp, #0
34184d06:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34184d08:	6878      	ldr	r0, [r7, #4]
34184d0a:	f7ff fe5d 	bl	341849c8 <LL_RCC_SetClockSource>
}
34184d0e:	bf00      	nop
34184d10:	3708      	adds	r7, #8
34184d12:	46bd      	mov	sp, r7
34184d14:	bd80      	pop	{r7, pc}

34184d16 <LL_RCC_SetSDMMCClockSource>:
{
34184d16:	b580      	push	{r7, lr}
34184d18:	b082      	sub	sp, #8
34184d1a:	af00      	add	r7, sp, #0
34184d1c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34184d1e:	6878      	ldr	r0, [r7, #4]
34184d20:	f7ff fe52 	bl	341849c8 <LL_RCC_SetClockSource>
}
34184d24:	bf00      	nop
34184d26:	3708      	adds	r7, #8
34184d28:	46bd      	mov	sp, r7
34184d2a:	bd80      	pop	{r7, pc}

34184d2c <LL_RCC_SetSPDIFRXClockSource>:
{
34184d2c:	b480      	push	{r7}
34184d2e:	b083      	sub	sp, #12
34184d30:	af00      	add	r7, sp, #0
34184d32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL, ClkSource);
34184d34:	4b07      	ldr	r3, [pc, #28]	@ (34184d54 <LL_RCC_SetSPDIFRXClockSource+0x28>)
34184d36:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
34184d3a:	f023 0207 	bic.w	r2, r3, #7
34184d3e:	4905      	ldr	r1, [pc, #20]	@ (34184d54 <LL_RCC_SetSPDIFRXClockSource+0x28>)
34184d40:	687b      	ldr	r3, [r7, #4]
34184d42:	4313      	orrs	r3, r2
34184d44:	f8c1 3164 	str.w	r3, [r1, #356]	@ 0x164
}
34184d48:	bf00      	nop
34184d4a:	370c      	adds	r7, #12
34184d4c:	46bd      	mov	sp, r7
34184d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184d52:	4770      	bx	lr
34184d54:	56028000 	.word	0x56028000

34184d58 <LL_RCC_SetSPIClockSource>:
{
34184d58:	b580      	push	{r7, lr}
34184d5a:	b082      	sub	sp, #8
34184d5c:	af00      	add	r7, sp, #0
34184d5e:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34184d60:	6878      	ldr	r0, [r7, #4]
34184d62:	f7ff fe31 	bl	341849c8 <LL_RCC_SetClockSource>
}
34184d66:	bf00      	nop
34184d68:	3708      	adds	r7, #8
34184d6a:	46bd      	mov	sp, r7
34184d6c:	bd80      	pop	{r7, pc}

34184d6e <LL_RCC_SetUSARTClockSource>:
{
34184d6e:	b580      	push	{r7, lr}
34184d70:	b082      	sub	sp, #8
34184d72:	af00      	add	r7, sp, #0
34184d74:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34184d76:	6878      	ldr	r0, [r7, #4]
34184d78:	f7ff fe26 	bl	341849c8 <LL_RCC_SetClockSource>
}
34184d7c:	bf00      	nop
34184d7e:	3708      	adds	r7, #8
34184d80:	46bd      	mov	sp, r7
34184d82:	bd80      	pop	{r7, pc}

34184d84 <LL_RCC_SetXSPIClockSource>:
{
34184d84:	b580      	push	{r7, lr}
34184d86:	b082      	sub	sp, #8
34184d88:	af00      	add	r7, sp, #0
34184d8a:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34184d8c:	6878      	ldr	r0, [r7, #4]
34184d8e:	f7ff fe1b 	bl	341849c8 <LL_RCC_SetClockSource>
}
34184d92:	bf00      	nop
34184d94:	3708      	adds	r7, #8
34184d96:	46bd      	mov	sp, r7
34184d98:	bd80      	pop	{r7, pc}
	...

34184d9c <LL_RCC_GetClockSource>:
{
34184d9c:	b480      	push	{r7}
34184d9e:	b085      	sub	sp, #20
34184da0:	af00      	add	r7, sp, #0
34184da2:	6078      	str	r0, [r7, #4]
  const volatile uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CCIPR1) + LL_CLKSOURCE_REG(Periph)));
34184da4:	687b      	ldr	r3, [r7, #4]
34184da6:	b2da      	uxtb	r2, r3
34184da8:	4b0e      	ldr	r3, [pc, #56]	@ (34184de4 <LL_RCC_GetClockSource+0x48>)
34184daa:	4413      	add	r3, r2
34184dac:	60fb      	str	r3, [r7, #12]
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
34184dae:	68fb      	ldr	r3, [r7, #12]
34184db0:	681a      	ldr	r2, [r3, #0]
34184db2:	687b      	ldr	r3, [r7, #4]
34184db4:	0e19      	lsrs	r1, r3, #24
34184db6:	687b      	ldr	r3, [r7, #4]
34184db8:	0a1b      	lsrs	r3, r3, #8
34184dba:	f003 031f 	and.w	r3, r3, #31
34184dbe:	fa01 f303 	lsl.w	r3, r1, r3
34184dc2:	401a      	ands	r2, r3
34184dc4:	687b      	ldr	r3, [r7, #4]
34184dc6:	0a1b      	lsrs	r3, r3, #8
34184dc8:	f003 031f 	and.w	r3, r3, #31
34184dcc:	fa22 f303 	lsr.w	r3, r2, r3
34184dd0:	041a      	lsls	r2, r3, #16
34184dd2:	687b      	ldr	r3, [r7, #4]
34184dd4:	4313      	orrs	r3, r2
}
34184dd6:	4618      	mov	r0, r3
34184dd8:	3714      	adds	r7, #20
34184dda:	46bd      	mov	sp, r7
34184ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
34184de0:	4770      	bx	lr
34184de2:	bf00      	nop
34184de4:	56028144 	.word	0x56028144

34184de8 <LL_RCC_GetADCClockSource>:
{
34184de8:	b480      	push	{r7}
34184dea:	b083      	sub	sp, #12
34184dec:	af00      	add	r7, sp, #0
34184dee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADC12SEL));
34184df0:	4b05      	ldr	r3, [pc, #20]	@ (34184e08 <LL_RCC_GetADCClockSource+0x20>)
34184df2:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34184df6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
34184dfa:	4618      	mov	r0, r3
34184dfc:	370c      	adds	r7, #12
34184dfe:	46bd      	mov	sp, r7
34184e00:	f85d 7b04 	ldr.w	r7, [sp], #4
34184e04:	4770      	bx	lr
34184e06:	bf00      	nop
34184e08:	56028000 	.word	0x56028000

34184e0c <LL_RCC_GetADFClockSource>:
{
34184e0c:	b480      	push	{r7}
34184e0e:	b083      	sub	sp, #12
34184e10:	af00      	add	r7, sp, #0
34184e12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL));
34184e14:	4b05      	ldr	r3, [pc, #20]	@ (34184e2c <LL_RCC_GetADFClockSource+0x20>)
34184e16:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34184e1a:	f003 0307 	and.w	r3, r3, #7
}
34184e1e:	4618      	mov	r0, r3
34184e20:	370c      	adds	r7, #12
34184e22:	46bd      	mov	sp, r7
34184e24:	f85d 7b04 	ldr.w	r7, [sp], #4
34184e28:	4770      	bx	lr
34184e2a:	bf00      	nop
34184e2c:	56028000 	.word	0x56028000

34184e30 <LL_RCC_GetCLKPClockSource>:
{
34184e30:	b480      	push	{r7}
34184e32:	b083      	sub	sp, #12
34184e34:	af00      	add	r7, sp, #0
34184e36:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PERSEL));
34184e38:	4b05      	ldr	r3, [pc, #20]	@ (34184e50 <LL_RCC_GetCLKPClockSource+0x20>)
34184e3a:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34184e3e:	f003 0307 	and.w	r3, r3, #7
}
34184e42:	4618      	mov	r0, r3
34184e44:	370c      	adds	r7, #12
34184e46:	46bd      	mov	sp, r7
34184e48:	f85d 7b04 	ldr.w	r7, [sp], #4
34184e4c:	4770      	bx	lr
34184e4e:	bf00      	nop
34184e50:	56028000 	.word	0x56028000

34184e54 <LL_RCC_GetDCMIPPClockSource>:
{
34184e54:	b480      	push	{r7}
34184e56:	b083      	sub	sp, #12
34184e58:	af00      	add	r7, sp, #0
34184e5a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL));
34184e5c:	4b05      	ldr	r3, [pc, #20]	@ (34184e74 <LL_RCC_GetDCMIPPClockSource+0x20>)
34184e5e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34184e62:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
}
34184e66:	4618      	mov	r0, r3
34184e68:	370c      	adds	r7, #12
34184e6a:	46bd      	mov	sp, r7
34184e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184e70:	4770      	bx	lr
34184e72:	bf00      	nop
34184e74:	56028000 	.word	0x56028000

34184e78 <LL_RCC_GetETHClockSource>:
{
34184e78:	b480      	push	{r7}
34184e7a:	b083      	sub	sp, #12
34184e7c:	af00      	add	r7, sp, #0
34184e7e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL));
34184e80:	4b05      	ldr	r3, [pc, #20]	@ (34184e98 <LL_RCC_GetETHClockSource+0x20>)
34184e82:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34184e86:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
}
34184e8a:	4618      	mov	r0, r3
34184e8c:	370c      	adds	r7, #12
34184e8e:	46bd      	mov	sp, r7
34184e90:	f85d 7b04 	ldr.w	r7, [sp], #4
34184e94:	4770      	bx	lr
34184e96:	bf00      	nop
34184e98:	56028000 	.word	0x56028000

34184e9c <LL_RCC_GetETHPTPClockSource>:
{
34184e9c:	b480      	push	{r7}
34184e9e:	b083      	sub	sp, #12
34184ea0:	af00      	add	r7, sp, #0
34184ea2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPSEL));
34184ea4:	4b05      	ldr	r3, [pc, #20]	@ (34184ebc <LL_RCC_GetETHPTPClockSource+0x20>)
34184ea6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34184eaa:	f003 0303 	and.w	r3, r3, #3
}
34184eae:	4618      	mov	r0, r3
34184eb0:	370c      	adds	r7, #12
34184eb2:	46bd      	mov	sp, r7
34184eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
34184eb8:	4770      	bx	lr
34184eba:	bf00      	nop
34184ebc:	56028000 	.word	0x56028000

34184ec0 <LL_RCC_GetFDCANClockSource>:
{
34184ec0:	b480      	push	{r7}
34184ec2:	b083      	sub	sp, #12
34184ec4:	af00      	add	r7, sp, #0
34184ec6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL));
34184ec8:	4b05      	ldr	r3, [pc, #20]	@ (34184ee0 <LL_RCC_GetFDCANClockSource+0x20>)
34184eca:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34184ece:	f003 0303 	and.w	r3, r3, #3
}
34184ed2:	4618      	mov	r0, r3
34184ed4:	370c      	adds	r7, #12
34184ed6:	46bd      	mov	sp, r7
34184ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
34184edc:	4770      	bx	lr
34184ede:	bf00      	nop
34184ee0:	56028000 	.word	0x56028000

34184ee4 <LL_RCC_GetFMCClockSource>:
{
34184ee4:	b480      	push	{r7}
34184ee6:	b083      	sub	sp, #12
34184ee8:	af00      	add	r7, sp, #0
34184eea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FMCSEL));
34184eec:	4b05      	ldr	r3, [pc, #20]	@ (34184f04 <LL_RCC_GetFMCClockSource+0x20>)
34184eee:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34184ef2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
34184ef6:	4618      	mov	r0, r3
34184ef8:	370c      	adds	r7, #12
34184efa:	46bd      	mov	sp, r7
34184efc:	f85d 7b04 	ldr.w	r7, [sp], #4
34184f00:	4770      	bx	lr
34184f02:	bf00      	nop
34184f04:	56028000 	.word	0x56028000

34184f08 <LL_RCC_GetI2CClockSource>:
{
34184f08:	b580      	push	{r7, lr}
34184f0a:	b082      	sub	sp, #8
34184f0c:	af00      	add	r7, sp, #0
34184f0e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34184f10:	6878      	ldr	r0, [r7, #4]
34184f12:	f7ff ff43 	bl	34184d9c <LL_RCC_GetClockSource>
34184f16:	4603      	mov	r3, r0
}
34184f18:	4618      	mov	r0, r3
34184f1a:	3708      	adds	r7, #8
34184f1c:	46bd      	mov	sp, r7
34184f1e:	bd80      	pop	{r7, pc}

34184f20 <LL_RCC_GetI3CClockSource>:
{
34184f20:	b580      	push	{r7, lr}
34184f22:	b082      	sub	sp, #8
34184f24:	af00      	add	r7, sp, #0
34184f26:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34184f28:	6878      	ldr	r0, [r7, #4]
34184f2a:	f7ff ff37 	bl	34184d9c <LL_RCC_GetClockSource>
34184f2e:	4603      	mov	r3, r0
}
34184f30:	4618      	mov	r0, r3
34184f32:	3708      	adds	r7, #8
34184f34:	46bd      	mov	sp, r7
34184f36:	bd80      	pop	{r7, pc}

34184f38 <LL_RCC_GetLPTIMClockSource>:
{
34184f38:	b580      	push	{r7, lr}
34184f3a:	b082      	sub	sp, #8
34184f3c:	af00      	add	r7, sp, #0
34184f3e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34184f40:	6878      	ldr	r0, [r7, #4]
34184f42:	f7ff ff2b 	bl	34184d9c <LL_RCC_GetClockSource>
34184f46:	4603      	mov	r3, r0
}
34184f48:	4618      	mov	r0, r3
34184f4a:	3708      	adds	r7, #8
34184f4c:	46bd      	mov	sp, r7
34184f4e:	bd80      	pop	{r7, pc}

34184f50 <LL_RCC_GetLPUARTClockSource>:
{
34184f50:	b480      	push	{r7}
34184f52:	b083      	sub	sp, #12
34184f54:	af00      	add	r7, sp, #0
34184f56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL));
34184f58:	4b05      	ldr	r3, [pc, #20]	@ (34184f70 <LL_RCC_GetLPUARTClockSource+0x20>)
34184f5a:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34184f5e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
34184f62:	4618      	mov	r0, r3
34184f64:	370c      	adds	r7, #12
34184f66:	46bd      	mov	sp, r7
34184f68:	f85d 7b04 	ldr.w	r7, [sp], #4
34184f6c:	4770      	bx	lr
34184f6e:	bf00      	nop
34184f70:	56028000 	.word	0x56028000

34184f74 <LL_RCC_GetLTDCClockSource>:
{
34184f74:	b480      	push	{r7}
34184f76:	b083      	sub	sp, #12
34184f78:	af00      	add	r7, sp, #0
34184f7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL));
34184f7c:	4b05      	ldr	r3, [pc, #20]	@ (34184f94 <LL_RCC_GetLTDCClockSource+0x20>)
34184f7e:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
34184f82:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
}
34184f86:	4618      	mov	r0, r3
34184f88:	370c      	adds	r7, #12
34184f8a:	46bd      	mov	sp, r7
34184f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184f90:	4770      	bx	lr
34184f92:	bf00      	nop
34184f94:	56028000 	.word	0x56028000

34184f98 <LL_RCC_GetMDFClockSource>:
{
34184f98:	b480      	push	{r7}
34184f9a:	b083      	sub	sp, #12
34184f9c:	af00      	add	r7, sp, #0
34184f9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL));
34184fa0:	4b05      	ldr	r3, [pc, #20]	@ (34184fb8 <LL_RCC_GetMDFClockSource+0x20>)
34184fa2:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
34184fa6:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
}
34184faa:	4618      	mov	r0, r3
34184fac:	370c      	adds	r7, #12
34184fae:	46bd      	mov	sp, r7
34184fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
34184fb4:	4770      	bx	lr
34184fb6:	bf00      	nop
34184fb8:	56028000 	.word	0x56028000

34184fbc <LL_RCC_GetPSSIClockSource>:
{
34184fbc:	b480      	push	{r7}
34184fbe:	b083      	sub	sp, #12
34184fc0:	af00      	add	r7, sp, #0
34184fc2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PSSISEL));
34184fc4:	4b05      	ldr	r3, [pc, #20]	@ (34184fdc <LL_RCC_GetPSSIClockSource+0x20>)
34184fc6:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34184fca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
34184fce:	4618      	mov	r0, r3
34184fd0:	370c      	adds	r7, #12
34184fd2:	46bd      	mov	sp, r7
34184fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
34184fd8:	4770      	bx	lr
34184fda:	bf00      	nop
34184fdc:	56028000 	.word	0x56028000

34184fe0 <LL_RCC_GetSAIClockSource>:
{
34184fe0:	b580      	push	{r7, lr}
34184fe2:	b082      	sub	sp, #8
34184fe4:	af00      	add	r7, sp, #0
34184fe6:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34184fe8:	6878      	ldr	r0, [r7, #4]
34184fea:	f7ff fed7 	bl	34184d9c <LL_RCC_GetClockSource>
34184fee:	4603      	mov	r3, r0
}
34184ff0:	4618      	mov	r0, r3
34184ff2:	3708      	adds	r7, #8
34184ff4:	46bd      	mov	sp, r7
34184ff6:	bd80      	pop	{r7, pc}

34184ff8 <LL_RCC_GetSDMMCClockSource>:
{
34184ff8:	b580      	push	{r7, lr}
34184ffa:	b082      	sub	sp, #8
34184ffc:	af00      	add	r7, sp, #0
34184ffe:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34185000:	6878      	ldr	r0, [r7, #4]
34185002:	f7ff fecb 	bl	34184d9c <LL_RCC_GetClockSource>
34185006:	4603      	mov	r3, r0
}
34185008:	4618      	mov	r0, r3
3418500a:	3708      	adds	r7, #8
3418500c:	46bd      	mov	sp, r7
3418500e:	bd80      	pop	{r7, pc}

34185010 <LL_RCC_GetSPDIFRXClockSource>:
{
34185010:	b480      	push	{r7}
34185012:	b083      	sub	sp, #12
34185014:	af00      	add	r7, sp, #0
34185016:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL));
34185018:	4b05      	ldr	r3, [pc, #20]	@ (34185030 <LL_RCC_GetSPDIFRXClockSource+0x20>)
3418501a:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
3418501e:	f003 0307 	and.w	r3, r3, #7
}
34185022:	4618      	mov	r0, r3
34185024:	370c      	adds	r7, #12
34185026:	46bd      	mov	sp, r7
34185028:	f85d 7b04 	ldr.w	r7, [sp], #4
3418502c:	4770      	bx	lr
3418502e:	bf00      	nop
34185030:	56028000 	.word	0x56028000

34185034 <LL_RCC_GetSPIClockSource>:
{
34185034:	b580      	push	{r7, lr}
34185036:	b082      	sub	sp, #8
34185038:	af00      	add	r7, sp, #0
3418503a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
3418503c:	6878      	ldr	r0, [r7, #4]
3418503e:	f7ff fead 	bl	34184d9c <LL_RCC_GetClockSource>
34185042:	4603      	mov	r3, r0
}
34185044:	4618      	mov	r0, r3
34185046:	3708      	adds	r7, #8
34185048:	46bd      	mov	sp, r7
3418504a:	bd80      	pop	{r7, pc}

3418504c <LL_RCC_GetUSARTClockSource>:
{
3418504c:	b580      	push	{r7, lr}
3418504e:	b082      	sub	sp, #8
34185050:	af00      	add	r7, sp, #0
34185052:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34185054:	6878      	ldr	r0, [r7, #4]
34185056:	f7ff fea1 	bl	34184d9c <LL_RCC_GetClockSource>
3418505a:	4603      	mov	r3, r0
}
3418505c:	4618      	mov	r0, r3
3418505e:	3708      	adds	r7, #8
34185060:	46bd      	mov	sp, r7
34185062:	bd80      	pop	{r7, pc}

34185064 <LL_RCC_GetUARTClockSource>:
{
34185064:	b580      	push	{r7, lr}
34185066:	b082      	sub	sp, #8
34185068:	af00      	add	r7, sp, #0
3418506a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
3418506c:	6878      	ldr	r0, [r7, #4]
3418506e:	f7ff fe95 	bl	34184d9c <LL_RCC_GetClockSource>
34185072:	4603      	mov	r3, r0
}
34185074:	4618      	mov	r0, r3
34185076:	3708      	adds	r7, #8
34185078:	46bd      	mov	sp, r7
3418507a:	bd80      	pop	{r7, pc}

3418507c <LL_RCC_GetUSBClockSource>:
{
3418507c:	b580      	push	{r7, lr}
3418507e:	b082      	sub	sp, #8
34185080:	af00      	add	r7, sp, #0
34185082:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34185084:	6878      	ldr	r0, [r7, #4]
34185086:	f7ff fe89 	bl	34184d9c <LL_RCC_GetClockSource>
3418508a:	4603      	mov	r3, r0
}
3418508c:	4618      	mov	r0, r3
3418508e:	3708      	adds	r7, #8
34185090:	46bd      	mov	sp, r7
34185092:	bd80      	pop	{r7, pc}

34185094 <LL_RCC_GetXSPIClockSource>:
{
34185094:	b580      	push	{r7, lr}
34185096:	b082      	sub	sp, #8
34185098:	af00      	add	r7, sp, #0
3418509a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
3418509c:	6878      	ldr	r0, [r7, #4]
3418509e:	f7ff fe7d 	bl	34184d9c <LL_RCC_GetClockSource>
341850a2:	4603      	mov	r3, r0
}
341850a4:	4618      	mov	r0, r3
341850a6:	3708      	adds	r7, #8
341850a8:	46bd      	mov	sp, r7
341850aa:	bd80      	pop	{r7, pc}

341850ac <LL_RCC_SetRTCClockSource>:
{
341850ac:	b480      	push	{r7}
341850ae:	b083      	sub	sp, #12
341850b0:	af00      	add	r7, sp, #0
341850b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCSEL, Source);
341850b4:	4b07      	ldr	r3, [pc, #28]	@ (341850d4 <LL_RCC_SetRTCClockSource+0x28>)
341850b6:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
341850ba:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
341850be:	4905      	ldr	r1, [pc, #20]	@ (341850d4 <LL_RCC_SetRTCClockSource+0x28>)
341850c0:	687b      	ldr	r3, [r7, #4]
341850c2:	4313      	orrs	r3, r2
341850c4:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
341850c8:	bf00      	nop
341850ca:	370c      	adds	r7, #12
341850cc:	46bd      	mov	sp, r7
341850ce:	f85d 7b04 	ldr.w	r7, [sp], #4
341850d2:	4770      	bx	lr
341850d4:	56028000 	.word	0x56028000

341850d8 <LL_RCC_GetRTCClockSource>:
{
341850d8:	b480      	push	{r7}
341850da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCSEL));
341850dc:	4b04      	ldr	r3, [pc, #16]	@ (341850f0 <LL_RCC_GetRTCClockSource+0x18>)
341850de:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
341850e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
341850e6:	4618      	mov	r0, r3
341850e8:	46bd      	mov	sp, r7
341850ea:	f85d 7b04 	ldr.w	r7, [sp], #4
341850ee:	4770      	bx	lr
341850f0:	56028000 	.word	0x56028000

341850f4 <LL_RCC_SetRTC_HSEPrescaler>:
{
341850f4:	b480      	push	{r7}
341850f6:	b083      	sub	sp, #12
341850f8:	af00      	add	r7, sp, #0
341850fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCPRE, Prescaler);
341850fc:	4b07      	ldr	r3, [pc, #28]	@ (3418511c <LL_RCC_SetRTC_HSEPrescaler+0x28>)
341850fe:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34185102:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
34185106:	4905      	ldr	r1, [pc, #20]	@ (3418511c <LL_RCC_SetRTC_HSEPrescaler+0x28>)
34185108:	687b      	ldr	r3, [r7, #4]
3418510a:	4313      	orrs	r3, r2
3418510c:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34185110:	bf00      	nop
34185112:	370c      	adds	r7, #12
34185114:	46bd      	mov	sp, r7
34185116:	f85d 7b04 	ldr.w	r7, [sp], #4
3418511a:	4770      	bx	lr
3418511c:	56028000 	.word	0x56028000

34185120 <LL_RCC_SetTIMPrescaler>:
{
34185120:	b480      	push	{r7}
34185122:	b083      	sub	sp, #12
34185124:	af00      	add	r7, sp, #0
34185126:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_TIMPRE, Prescaler << RCC_CFGR2_TIMPRE_Pos);
34185128:	4b07      	ldr	r3, [pc, #28]	@ (34185148 <LL_RCC_SetTIMPrescaler+0x28>)
3418512a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418512c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
34185130:	687b      	ldr	r3, [r7, #4]
34185132:	061b      	lsls	r3, r3, #24
34185134:	4904      	ldr	r1, [pc, #16]	@ (34185148 <LL_RCC_SetTIMPrescaler+0x28>)
34185136:	4313      	orrs	r3, r2
34185138:	624b      	str	r3, [r1, #36]	@ 0x24
}
3418513a:	bf00      	nop
3418513c:	370c      	adds	r7, #12
3418513e:	46bd      	mov	sp, r7
34185140:	f85d 7b04 	ldr.w	r7, [sp], #4
34185144:	4770      	bx	lr
34185146:	bf00      	nop
34185148:	56028000 	.word	0x56028000

3418514c <LL_RCC_GetTIMPrescaler>:
{
3418514c:	b480      	push	{r7}
3418514e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_TIMPRE) >> RCC_CFGR2_TIMPRE_Pos);
34185150:	4b04      	ldr	r3, [pc, #16]	@ (34185164 <LL_RCC_GetTIMPrescaler+0x18>)
34185152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185154:	0e1b      	lsrs	r3, r3, #24
34185156:	f003 0303 	and.w	r3, r3, #3
}
3418515a:	4618      	mov	r0, r3
3418515c:	46bd      	mov	sp, r7
3418515e:	f85d 7b04 	ldr.w	r7, [sp], #4
34185162:	4770      	bx	lr
34185164:	56028000 	.word	0x56028000

34185168 <LL_RCC_PLL1_GetSource>:
{
34185168:	b480      	push	{r7}
3418516a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
3418516c:	4b04      	ldr	r3, [pc, #16]	@ (34185180 <LL_RCC_PLL1_GetSource+0x18>)
3418516e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34185172:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34185176:	4618      	mov	r0, r3
34185178:	46bd      	mov	sp, r7
3418517a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418517e:	4770      	bx	lr
34185180:	56028000 	.word	0x56028000

34185184 <LL_RCC_PLL1_IsReady>:
{
34185184:	b480      	push	{r7}
34185186:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
34185188:	4b07      	ldr	r3, [pc, #28]	@ (341851a8 <LL_RCC_PLL1_IsReady+0x24>)
3418518a:	685b      	ldr	r3, [r3, #4]
3418518c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34185190:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34185194:	d101      	bne.n	3418519a <LL_RCC_PLL1_IsReady+0x16>
34185196:	2301      	movs	r3, #1
34185198:	e000      	b.n	3418519c <LL_RCC_PLL1_IsReady+0x18>
3418519a:	2300      	movs	r3, #0
}
3418519c:	4618      	mov	r0, r3
3418519e:	46bd      	mov	sp, r7
341851a0:	f85d 7b04 	ldr.w	r7, [sp], #4
341851a4:	4770      	bx	lr
341851a6:	bf00      	nop
341851a8:	56028000 	.word	0x56028000

341851ac <LL_RCC_PLL1_IsEnabledBypass>:
{
341851ac:	b480      	push	{r7}
341851ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
341851b0:	4b07      	ldr	r3, [pc, #28]	@ (341851d0 <LL_RCC_PLL1_IsEnabledBypass+0x24>)
341851b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
341851b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
341851ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
341851be:	d101      	bne.n	341851c4 <LL_RCC_PLL1_IsEnabledBypass+0x18>
341851c0:	2301      	movs	r3, #1
341851c2:	e000      	b.n	341851c6 <LL_RCC_PLL1_IsEnabledBypass+0x1a>
341851c4:	2300      	movs	r3, #0
}
341851c6:	4618      	mov	r0, r3
341851c8:	46bd      	mov	sp, r7
341851ca:	f85d 7b04 	ldr.w	r7, [sp], #4
341851ce:	4770      	bx	lr
341851d0:	56028000 	.word	0x56028000

341851d4 <LL_RCC_PLL1_GetN>:
{
341851d4:	b480      	push	{r7}
341851d6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVN) >> RCC_PLL1CFGR1_PLL1DIVN_Pos));
341851d8:	4b05      	ldr	r3, [pc, #20]	@ (341851f0 <LL_RCC_PLL1_GetN+0x1c>)
341851da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
341851de:	0a1b      	lsrs	r3, r3, #8
341851e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
341851e4:	4618      	mov	r0, r3
341851e6:	46bd      	mov	sp, r7
341851e8:	f85d 7b04 	ldr.w	r7, [sp], #4
341851ec:	4770      	bx	lr
341851ee:	bf00      	nop
341851f0:	56028000 	.word	0x56028000

341851f4 <LL_RCC_PLL1_GetM>:
{
341851f4:	b480      	push	{r7}
341851f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVM) >> RCC_PLL1CFGR1_PLL1DIVM_Pos);
341851f8:	4b05      	ldr	r3, [pc, #20]	@ (34185210 <LL_RCC_PLL1_GetM+0x1c>)
341851fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
341851fe:	0d1b      	lsrs	r3, r3, #20
34185200:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34185204:	4618      	mov	r0, r3
34185206:	46bd      	mov	sp, r7
34185208:	f85d 7b04 	ldr.w	r7, [sp], #4
3418520c:	4770      	bx	lr
3418520e:	bf00      	nop
34185210:	56028000 	.word	0x56028000

34185214 <LL_RCC_PLL1_GetP1>:
{
34185214:	b480      	push	{r7}
34185216:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV1) >> RCC_PLL1CFGR3_PLL1PDIV1_Pos);
34185218:	4b05      	ldr	r3, [pc, #20]	@ (34185230 <LL_RCC_PLL1_GetP1+0x1c>)
3418521a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418521e:	0edb      	lsrs	r3, r3, #27
34185220:	f003 0307 	and.w	r3, r3, #7
}
34185224:	4618      	mov	r0, r3
34185226:	46bd      	mov	sp, r7
34185228:	f85d 7b04 	ldr.w	r7, [sp], #4
3418522c:	4770      	bx	lr
3418522e:	bf00      	nop
34185230:	56028000 	.word	0x56028000

34185234 <LL_RCC_PLL1_GetP2>:
{
34185234:	b480      	push	{r7}
34185236:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV2) >> RCC_PLL1CFGR3_PLL1PDIV2_Pos);
34185238:	4b05      	ldr	r3, [pc, #20]	@ (34185250 <LL_RCC_PLL1_GetP2+0x1c>)
3418523a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418523e:	0e1b      	lsrs	r3, r3, #24
34185240:	f003 0307 	and.w	r3, r3, #7
}
34185244:	4618      	mov	r0, r3
34185246:	46bd      	mov	sp, r7
34185248:	f85d 7b04 	ldr.w	r7, [sp], #4
3418524c:	4770      	bx	lr
3418524e:	bf00      	nop
34185250:	56028000 	.word	0x56028000

34185254 <LL_RCC_PLL1P_IsEnabled>:
{
34185254:	b480      	push	{r7}
34185256:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIVEN) == RCC_PLL1CFGR3_PLL1PDIVEN) ? 1UL : 0UL);
34185258:	4b07      	ldr	r3, [pc, #28]	@ (34185278 <LL_RCC_PLL1P_IsEnabled+0x24>)
3418525a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418525e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34185262:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34185266:	d101      	bne.n	3418526c <LL_RCC_PLL1P_IsEnabled+0x18>
34185268:	2301      	movs	r3, #1
3418526a:	e000      	b.n	3418526e <LL_RCC_PLL1P_IsEnabled+0x1a>
3418526c:	2300      	movs	r3, #0
}
3418526e:	4618      	mov	r0, r3
34185270:	46bd      	mov	sp, r7
34185272:	f85d 7b04 	ldr.w	r7, [sp], #4
34185276:	4770      	bx	lr
34185278:	56028000 	.word	0x56028000

3418527c <LL_RCC_PLL1_GetFRACN>:
{
3418527c:	b480      	push	{r7}
3418527e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >> RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);
34185280:	4b04      	ldr	r3, [pc, #16]	@ (34185294 <LL_RCC_PLL1_GetFRACN+0x18>)
34185282:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34185286:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
3418528a:	4618      	mov	r0, r3
3418528c:	46bd      	mov	sp, r7
3418528e:	f85d 7b04 	ldr.w	r7, [sp], #4
34185292:	4770      	bx	lr
34185294:	56028000 	.word	0x56028000

34185298 <LL_RCC_PLL2_GetSource>:
{
34185298:	b480      	push	{r7}
3418529a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
3418529c:	4b04      	ldr	r3, [pc, #16]	@ (341852b0 <LL_RCC_PLL2_GetSource+0x18>)
3418529e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
341852a2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
341852a6:	4618      	mov	r0, r3
341852a8:	46bd      	mov	sp, r7
341852aa:	f85d 7b04 	ldr.w	r7, [sp], #4
341852ae:	4770      	bx	lr
341852b0:	56028000 	.word	0x56028000

341852b4 <LL_RCC_PLL2_IsReady>:
{
341852b4:	b480      	push	{r7}
341852b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
341852b8:	4b07      	ldr	r3, [pc, #28]	@ (341852d8 <LL_RCC_PLL2_IsReady+0x24>)
341852ba:	685b      	ldr	r3, [r3, #4]
341852bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341852c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
341852c4:	d101      	bne.n	341852ca <LL_RCC_PLL2_IsReady+0x16>
341852c6:	2301      	movs	r3, #1
341852c8:	e000      	b.n	341852cc <LL_RCC_PLL2_IsReady+0x18>
341852ca:	2300      	movs	r3, #0
}
341852cc:	4618      	mov	r0, r3
341852ce:	46bd      	mov	sp, r7
341852d0:	f85d 7b04 	ldr.w	r7, [sp], #4
341852d4:	4770      	bx	lr
341852d6:	bf00      	nop
341852d8:	56028000 	.word	0x56028000

341852dc <LL_RCC_PLL2_IsEnabledBypass>:
{
341852dc:	b480      	push	{r7}
341852de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
341852e0:	4b07      	ldr	r3, [pc, #28]	@ (34185300 <LL_RCC_PLL2_IsEnabledBypass+0x24>)
341852e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
341852e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
341852ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
341852ee:	d101      	bne.n	341852f4 <LL_RCC_PLL2_IsEnabledBypass+0x18>
341852f0:	2301      	movs	r3, #1
341852f2:	e000      	b.n	341852f6 <LL_RCC_PLL2_IsEnabledBypass+0x1a>
341852f4:	2300      	movs	r3, #0
}
341852f6:	4618      	mov	r0, r3
341852f8:	46bd      	mov	sp, r7
341852fa:	f85d 7b04 	ldr.w	r7, [sp], #4
341852fe:	4770      	bx	lr
34185300:	56028000 	.word	0x56028000

34185304 <LL_RCC_PLL2_GetN>:
{
34185304:	b480      	push	{r7}
34185306:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVN) >> RCC_PLL2CFGR1_PLL2DIVN_Pos));
34185308:	4b05      	ldr	r3, [pc, #20]	@ (34185320 <LL_RCC_PLL2_GetN+0x1c>)
3418530a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3418530e:	0a1b      	lsrs	r3, r3, #8
34185310:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34185314:	4618      	mov	r0, r3
34185316:	46bd      	mov	sp, r7
34185318:	f85d 7b04 	ldr.w	r7, [sp], #4
3418531c:	4770      	bx	lr
3418531e:	bf00      	nop
34185320:	56028000 	.word	0x56028000

34185324 <LL_RCC_PLL2_GetM>:
{
34185324:	b480      	push	{r7}
34185326:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVM) >> RCC_PLL2CFGR1_PLL2DIVM_Pos);
34185328:	4b05      	ldr	r3, [pc, #20]	@ (34185340 <LL_RCC_PLL2_GetM+0x1c>)
3418532a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
3418532e:	0d1b      	lsrs	r3, r3, #20
34185330:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34185334:	4618      	mov	r0, r3
34185336:	46bd      	mov	sp, r7
34185338:	f85d 7b04 	ldr.w	r7, [sp], #4
3418533c:	4770      	bx	lr
3418533e:	bf00      	nop
34185340:	56028000 	.word	0x56028000

34185344 <LL_RCC_PLL2_GetP1>:
{
34185344:	b480      	push	{r7}
34185346:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV1) >> RCC_PLL2CFGR3_PLL2PDIV1_Pos);
34185348:	4b05      	ldr	r3, [pc, #20]	@ (34185360 <LL_RCC_PLL2_GetP1+0x1c>)
3418534a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3418534e:	0edb      	lsrs	r3, r3, #27
34185350:	f003 0307 	and.w	r3, r3, #7
}
34185354:	4618      	mov	r0, r3
34185356:	46bd      	mov	sp, r7
34185358:	f85d 7b04 	ldr.w	r7, [sp], #4
3418535c:	4770      	bx	lr
3418535e:	bf00      	nop
34185360:	56028000 	.word	0x56028000

34185364 <LL_RCC_PLL2_GetP2>:
{
34185364:	b480      	push	{r7}
34185366:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV2) >> RCC_PLL2CFGR3_PLL2PDIV2_Pos);
34185368:	4b05      	ldr	r3, [pc, #20]	@ (34185380 <LL_RCC_PLL2_GetP2+0x1c>)
3418536a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3418536e:	0e1b      	lsrs	r3, r3, #24
34185370:	f003 0307 	and.w	r3, r3, #7
}
34185374:	4618      	mov	r0, r3
34185376:	46bd      	mov	sp, r7
34185378:	f85d 7b04 	ldr.w	r7, [sp], #4
3418537c:	4770      	bx	lr
3418537e:	bf00      	nop
34185380:	56028000 	.word	0x56028000

34185384 <LL_RCC_PLL2P_IsEnabled>:
{
34185384:	b480      	push	{r7}
34185386:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIVEN) == RCC_PLL2CFGR3_PLL2PDIVEN) ? 1UL : 0UL);
34185388:	4b07      	ldr	r3, [pc, #28]	@ (341853a8 <LL_RCC_PLL2P_IsEnabled+0x24>)
3418538a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
3418538e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34185392:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34185396:	d101      	bne.n	3418539c <LL_RCC_PLL2P_IsEnabled+0x18>
34185398:	2301      	movs	r3, #1
3418539a:	e000      	b.n	3418539e <LL_RCC_PLL2P_IsEnabled+0x1a>
3418539c:	2300      	movs	r3, #0
}
3418539e:	4618      	mov	r0, r3
341853a0:	46bd      	mov	sp, r7
341853a2:	f85d 7b04 	ldr.w	r7, [sp], #4
341853a6:	4770      	bx	lr
341853a8:	56028000 	.word	0x56028000

341853ac <LL_RCC_PLL2_GetFRACN>:
{
341853ac:	b480      	push	{r7}
341853ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >> RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos);
341853b0:	4b04      	ldr	r3, [pc, #16]	@ (341853c4 <LL_RCC_PLL2_GetFRACN+0x18>)
341853b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
341853b6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
341853ba:	4618      	mov	r0, r3
341853bc:	46bd      	mov	sp, r7
341853be:	f85d 7b04 	ldr.w	r7, [sp], #4
341853c2:	4770      	bx	lr
341853c4:	56028000 	.word	0x56028000

341853c8 <LL_RCC_PLL3_GetSource>:
{
341853c8:	b480      	push	{r7}
341853ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
341853cc:	4b04      	ldr	r3, [pc, #16]	@ (341853e0 <LL_RCC_PLL3_GetSource+0x18>)
341853ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
341853d2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
341853d6:	4618      	mov	r0, r3
341853d8:	46bd      	mov	sp, r7
341853da:	f85d 7b04 	ldr.w	r7, [sp], #4
341853de:	4770      	bx	lr
341853e0:	56028000 	.word	0x56028000

341853e4 <LL_RCC_PLL3_IsReady>:
{
341853e4:	b480      	push	{r7}
341853e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
341853e8:	4b07      	ldr	r3, [pc, #28]	@ (34185408 <LL_RCC_PLL3_IsReady+0x24>)
341853ea:	685b      	ldr	r3, [r3, #4]
341853ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
341853f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
341853f4:	d101      	bne.n	341853fa <LL_RCC_PLL3_IsReady+0x16>
341853f6:	2301      	movs	r3, #1
341853f8:	e000      	b.n	341853fc <LL_RCC_PLL3_IsReady+0x18>
341853fa:	2300      	movs	r3, #0
}
341853fc:	4618      	mov	r0, r3
341853fe:	46bd      	mov	sp, r7
34185400:	f85d 7b04 	ldr.w	r7, [sp], #4
34185404:	4770      	bx	lr
34185406:	bf00      	nop
34185408:	56028000 	.word	0x56028000

3418540c <LL_RCC_PLL3_IsEnabledBypass>:
{
3418540c:	b480      	push	{r7}
3418540e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
34185410:	4b07      	ldr	r3, [pc, #28]	@ (34185430 <LL_RCC_PLL3_IsEnabledBypass+0x24>)
34185412:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34185416:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418541a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418541e:	d101      	bne.n	34185424 <LL_RCC_PLL3_IsEnabledBypass+0x18>
34185420:	2301      	movs	r3, #1
34185422:	e000      	b.n	34185426 <LL_RCC_PLL3_IsEnabledBypass+0x1a>
34185424:	2300      	movs	r3, #0
}
34185426:	4618      	mov	r0, r3
34185428:	46bd      	mov	sp, r7
3418542a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418542e:	4770      	bx	lr
34185430:	56028000 	.word	0x56028000

34185434 <LL_RCC_PLL3_GetN>:
{
34185434:	b480      	push	{r7}
34185436:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVN) >> RCC_PLL3CFGR1_PLL3DIVN_Pos));
34185438:	4b05      	ldr	r3, [pc, #20]	@ (34185450 <LL_RCC_PLL3_GetN+0x1c>)
3418543a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3418543e:	0a1b      	lsrs	r3, r3, #8
34185440:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34185444:	4618      	mov	r0, r3
34185446:	46bd      	mov	sp, r7
34185448:	f85d 7b04 	ldr.w	r7, [sp], #4
3418544c:	4770      	bx	lr
3418544e:	bf00      	nop
34185450:	56028000 	.word	0x56028000

34185454 <LL_RCC_PLL3_GetM>:
{
34185454:	b480      	push	{r7}
34185456:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVM) >> RCC_PLL3CFGR1_PLL3DIVM_Pos);
34185458:	4b05      	ldr	r3, [pc, #20]	@ (34185470 <LL_RCC_PLL3_GetM+0x1c>)
3418545a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
3418545e:	0d1b      	lsrs	r3, r3, #20
34185460:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34185464:	4618      	mov	r0, r3
34185466:	46bd      	mov	sp, r7
34185468:	f85d 7b04 	ldr.w	r7, [sp], #4
3418546c:	4770      	bx	lr
3418546e:	bf00      	nop
34185470:	56028000 	.word	0x56028000

34185474 <LL_RCC_PLL3_GetP1>:
{
34185474:	b480      	push	{r7}
34185476:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV1) >> RCC_PLL3CFGR3_PLL3PDIV1_Pos);
34185478:	4b05      	ldr	r3, [pc, #20]	@ (34185490 <LL_RCC_PLL3_GetP1+0x1c>)
3418547a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3418547e:	0edb      	lsrs	r3, r3, #27
34185480:	f003 0307 	and.w	r3, r3, #7
}
34185484:	4618      	mov	r0, r3
34185486:	46bd      	mov	sp, r7
34185488:	f85d 7b04 	ldr.w	r7, [sp], #4
3418548c:	4770      	bx	lr
3418548e:	bf00      	nop
34185490:	56028000 	.word	0x56028000

34185494 <LL_RCC_PLL3_GetP2>:
{
34185494:	b480      	push	{r7}
34185496:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV2) >> RCC_PLL3CFGR3_PLL3PDIV2_Pos);
34185498:	4b05      	ldr	r3, [pc, #20]	@ (341854b0 <LL_RCC_PLL3_GetP2+0x1c>)
3418549a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3418549e:	0e1b      	lsrs	r3, r3, #24
341854a0:	f003 0307 	and.w	r3, r3, #7
}
341854a4:	4618      	mov	r0, r3
341854a6:	46bd      	mov	sp, r7
341854a8:	f85d 7b04 	ldr.w	r7, [sp], #4
341854ac:	4770      	bx	lr
341854ae:	bf00      	nop
341854b0:	56028000 	.word	0x56028000

341854b4 <LL_RCC_PLL3P_IsEnabled>:
{
341854b4:	b480      	push	{r7}
341854b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIVEN) == RCC_PLL3CFGR3_PLL3PDIVEN) ? 1UL : 0UL);
341854b8:	4b07      	ldr	r3, [pc, #28]	@ (341854d8 <LL_RCC_PLL3P_IsEnabled+0x24>)
341854ba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
341854be:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
341854c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
341854c6:	d101      	bne.n	341854cc <LL_RCC_PLL3P_IsEnabled+0x18>
341854c8:	2301      	movs	r3, #1
341854ca:	e000      	b.n	341854ce <LL_RCC_PLL3P_IsEnabled+0x1a>
341854cc:	2300      	movs	r3, #0
}
341854ce:	4618      	mov	r0, r3
341854d0:	46bd      	mov	sp, r7
341854d2:	f85d 7b04 	ldr.w	r7, [sp], #4
341854d6:	4770      	bx	lr
341854d8:	56028000 	.word	0x56028000

341854dc <LL_RCC_PLL3_GetFRACN>:
{
341854dc:	b480      	push	{r7}
341854de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >> RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos);
341854e0:	4b04      	ldr	r3, [pc, #16]	@ (341854f4 <LL_RCC_PLL3_GetFRACN+0x18>)
341854e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
341854e6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
341854ea:	4618      	mov	r0, r3
341854ec:	46bd      	mov	sp, r7
341854ee:	f85d 7b04 	ldr.w	r7, [sp], #4
341854f2:	4770      	bx	lr
341854f4:	56028000 	.word	0x56028000

341854f8 <LL_RCC_PLL4_GetSource>:
{
341854f8:	b480      	push	{r7}
341854fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
341854fc:	4b04      	ldr	r3, [pc, #16]	@ (34185510 <LL_RCC_PLL4_GetSource+0x18>)
341854fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34185502:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34185506:	4618      	mov	r0, r3
34185508:	46bd      	mov	sp, r7
3418550a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418550e:	4770      	bx	lr
34185510:	56028000 	.word	0x56028000

34185514 <LL_RCC_PLL4_IsReady>:
{
34185514:	b480      	push	{r7}
34185516:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
34185518:	4b07      	ldr	r3, [pc, #28]	@ (34185538 <LL_RCC_PLL4_IsReady+0x24>)
3418551a:	685b      	ldr	r3, [r3, #4]
3418551c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34185520:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34185524:	d101      	bne.n	3418552a <LL_RCC_PLL4_IsReady+0x16>
34185526:	2301      	movs	r3, #1
34185528:	e000      	b.n	3418552c <LL_RCC_PLL4_IsReady+0x18>
3418552a:	2300      	movs	r3, #0
}
3418552c:	4618      	mov	r0, r3
3418552e:	46bd      	mov	sp, r7
34185530:	f85d 7b04 	ldr.w	r7, [sp], #4
34185534:	4770      	bx	lr
34185536:	bf00      	nop
34185538:	56028000 	.word	0x56028000

3418553c <LL_RCC_PLL4_IsEnabledBypass>:
{
3418553c:	b480      	push	{r7}
3418553e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
34185540:	4b07      	ldr	r3, [pc, #28]	@ (34185560 <LL_RCC_PLL4_IsEnabledBypass+0x24>)
34185542:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34185546:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418554a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418554e:	d101      	bne.n	34185554 <LL_RCC_PLL4_IsEnabledBypass+0x18>
34185550:	2301      	movs	r3, #1
34185552:	e000      	b.n	34185556 <LL_RCC_PLL4_IsEnabledBypass+0x1a>
34185554:	2300      	movs	r3, #0
}
34185556:	4618      	mov	r0, r3
34185558:	46bd      	mov	sp, r7
3418555a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418555e:	4770      	bx	lr
34185560:	56028000 	.word	0x56028000

34185564 <LL_RCC_PLL4_GetN>:
{
34185564:	b480      	push	{r7}
34185566:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVN) >> RCC_PLL4CFGR1_PLL4DIVN_Pos));
34185568:	4b05      	ldr	r3, [pc, #20]	@ (34185580 <LL_RCC_PLL4_GetN+0x1c>)
3418556a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
3418556e:	0a1b      	lsrs	r3, r3, #8
34185570:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34185574:	4618      	mov	r0, r3
34185576:	46bd      	mov	sp, r7
34185578:	f85d 7b04 	ldr.w	r7, [sp], #4
3418557c:	4770      	bx	lr
3418557e:	bf00      	nop
34185580:	56028000 	.word	0x56028000

34185584 <LL_RCC_PLL4_GetM>:
{
34185584:	b480      	push	{r7}
34185586:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVM) >> RCC_PLL4CFGR1_PLL4DIVM_Pos);
34185588:	4b05      	ldr	r3, [pc, #20]	@ (341855a0 <LL_RCC_PLL4_GetM+0x1c>)
3418558a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
3418558e:	0d1b      	lsrs	r3, r3, #20
34185590:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34185594:	4618      	mov	r0, r3
34185596:	46bd      	mov	sp, r7
34185598:	f85d 7b04 	ldr.w	r7, [sp], #4
3418559c:	4770      	bx	lr
3418559e:	bf00      	nop
341855a0:	56028000 	.word	0x56028000

341855a4 <LL_RCC_PLL4_GetP1>:
{
341855a4:	b480      	push	{r7}
341855a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV1) >> RCC_PLL4CFGR3_PLL4PDIV1_Pos);
341855a8:	4b05      	ldr	r3, [pc, #20]	@ (341855c0 <LL_RCC_PLL4_GetP1+0x1c>)
341855aa:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
341855ae:	0edb      	lsrs	r3, r3, #27
341855b0:	f003 0307 	and.w	r3, r3, #7
}
341855b4:	4618      	mov	r0, r3
341855b6:	46bd      	mov	sp, r7
341855b8:	f85d 7b04 	ldr.w	r7, [sp], #4
341855bc:	4770      	bx	lr
341855be:	bf00      	nop
341855c0:	56028000 	.word	0x56028000

341855c4 <LL_RCC_PLL4_GetP2>:
{
341855c4:	b480      	push	{r7}
341855c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV2) >> RCC_PLL4CFGR3_PLL4PDIV2_Pos);
341855c8:	4b05      	ldr	r3, [pc, #20]	@ (341855e0 <LL_RCC_PLL4_GetP2+0x1c>)
341855ca:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
341855ce:	0e1b      	lsrs	r3, r3, #24
341855d0:	f003 0307 	and.w	r3, r3, #7
}
341855d4:	4618      	mov	r0, r3
341855d6:	46bd      	mov	sp, r7
341855d8:	f85d 7b04 	ldr.w	r7, [sp], #4
341855dc:	4770      	bx	lr
341855de:	bf00      	nop
341855e0:	56028000 	.word	0x56028000

341855e4 <LL_RCC_PLL4P_IsEnabled>:
{
341855e4:	b480      	push	{r7}
341855e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIVEN) == RCC_PLL4CFGR3_PLL4PDIVEN) ? 1UL : 0UL);
341855e8:	4b07      	ldr	r3, [pc, #28]	@ (34185608 <LL_RCC_PLL4P_IsEnabled+0x24>)
341855ea:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
341855ee:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
341855f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
341855f6:	d101      	bne.n	341855fc <LL_RCC_PLL4P_IsEnabled+0x18>
341855f8:	2301      	movs	r3, #1
341855fa:	e000      	b.n	341855fe <LL_RCC_PLL4P_IsEnabled+0x1a>
341855fc:	2300      	movs	r3, #0
}
341855fe:	4618      	mov	r0, r3
34185600:	46bd      	mov	sp, r7
34185602:	f85d 7b04 	ldr.w	r7, [sp], #4
34185606:	4770      	bx	lr
34185608:	56028000 	.word	0x56028000

3418560c <LL_RCC_PLL4_GetFRACN>:
{
3418560c:	b480      	push	{r7}
3418560e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >> RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos);
34185610:	4b04      	ldr	r3, [pc, #16]	@ (34185624 <LL_RCC_PLL4_GetFRACN+0x18>)
34185612:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34185616:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
3418561a:	4618      	mov	r0, r3
3418561c:	46bd      	mov	sp, r7
3418561e:	f85d 7b04 	ldr.w	r7, [sp], #4
34185622:	4770      	bx	lr
34185624:	56028000 	.word	0x56028000

34185628 <LL_RCC_IC3_Enable>:
{
34185628:	b480      	push	{r7}
3418562a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC3ENS);
3418562c:	4b04      	ldr	r3, [pc, #16]	@ (34185640 <LL_RCC_IC3_Enable+0x18>)
3418562e:	2204      	movs	r2, #4
34185630:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34185634:	bf00      	nop
34185636:	46bd      	mov	sp, r7
34185638:	f85d 7b04 	ldr.w	r7, [sp], #4
3418563c:	4770      	bx	lr
3418563e:	bf00      	nop
34185640:	56028000 	.word	0x56028000

34185644 <LL_RCC_IC3_IsEnabled>:
{
34185644:	b480      	push	{r7}
34185646:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC3EN) == RCC_DIVENR_IC3EN) ? 1UL : 0UL);
34185648:	4b07      	ldr	r3, [pc, #28]	@ (34185668 <LL_RCC_IC3_IsEnabled+0x24>)
3418564a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418564e:	f003 0304 	and.w	r3, r3, #4
34185652:	2b04      	cmp	r3, #4
34185654:	d101      	bne.n	3418565a <LL_RCC_IC3_IsEnabled+0x16>
34185656:	2301      	movs	r3, #1
34185658:	e000      	b.n	3418565c <LL_RCC_IC3_IsEnabled+0x18>
3418565a:	2300      	movs	r3, #0
}
3418565c:	4618      	mov	r0, r3
3418565e:	46bd      	mov	sp, r7
34185660:	f85d 7b04 	ldr.w	r7, [sp], #4
34185664:	4770      	bx	lr
34185666:	bf00      	nop
34185668:	56028000 	.word	0x56028000

3418566c <LL_RCC_IC3_GetSource>:
{
3418566c:	b480      	push	{r7}
3418566e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL));
34185670:	4b04      	ldr	r3, [pc, #16]	@ (34185684 <LL_RCC_IC3_GetSource+0x18>)
34185672:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34185676:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418567a:	4618      	mov	r0, r3
3418567c:	46bd      	mov	sp, r7
3418567e:	f85d 7b04 	ldr.w	r7, [sp], #4
34185682:	4770      	bx	lr
34185684:	56028000 	.word	0x56028000

34185688 <LL_RCC_IC3_GetDivider>:
{
34185688:	b480      	push	{r7}
3418568a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3INT) >> RCC_IC3CFGR_IC3INT_Pos) + 1UL);
3418568c:	4b05      	ldr	r3, [pc, #20]	@ (341856a4 <LL_RCC_IC3_GetDivider+0x1c>)
3418568e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34185692:	0c1b      	lsrs	r3, r3, #16
34185694:	b2db      	uxtb	r3, r3
34185696:	3301      	adds	r3, #1
}
34185698:	4618      	mov	r0, r3
3418569a:	46bd      	mov	sp, r7
3418569c:	f85d 7b04 	ldr.w	r7, [sp], #4
341856a0:	4770      	bx	lr
341856a2:	bf00      	nop
341856a4:	56028000 	.word	0x56028000

341856a8 <LL_RCC_IC4_Enable>:
{
341856a8:	b480      	push	{r7}
341856aa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
341856ac:	4b04      	ldr	r3, [pc, #16]	@ (341856c0 <LL_RCC_IC4_Enable+0x18>)
341856ae:	2208      	movs	r2, #8
341856b0:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
341856b4:	bf00      	nop
341856b6:	46bd      	mov	sp, r7
341856b8:	f85d 7b04 	ldr.w	r7, [sp], #4
341856bc:	4770      	bx	lr
341856be:	bf00      	nop
341856c0:	56028000 	.word	0x56028000

341856c4 <LL_RCC_IC4_IsEnabled>:
{
341856c4:	b480      	push	{r7}
341856c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC4EN) == RCC_DIVENR_IC4EN) ? 1UL : 0UL);
341856c8:	4b07      	ldr	r3, [pc, #28]	@ (341856e8 <LL_RCC_IC4_IsEnabled+0x24>)
341856ca:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
341856ce:	f003 0308 	and.w	r3, r3, #8
341856d2:	2b08      	cmp	r3, #8
341856d4:	d101      	bne.n	341856da <LL_RCC_IC4_IsEnabled+0x16>
341856d6:	2301      	movs	r3, #1
341856d8:	e000      	b.n	341856dc <LL_RCC_IC4_IsEnabled+0x18>
341856da:	2300      	movs	r3, #0
}
341856dc:	4618      	mov	r0, r3
341856de:	46bd      	mov	sp, r7
341856e0:	f85d 7b04 	ldr.w	r7, [sp], #4
341856e4:	4770      	bx	lr
341856e6:	bf00      	nop
341856e8:	56028000 	.word	0x56028000

341856ec <LL_RCC_IC4_GetSource>:
{
341856ec:	b480      	push	{r7}
341856ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL));
341856f0:	4b04      	ldr	r3, [pc, #16]	@ (34185704 <LL_RCC_IC4_GetSource+0x18>)
341856f2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341856f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341856fa:	4618      	mov	r0, r3
341856fc:	46bd      	mov	sp, r7
341856fe:	f85d 7b04 	ldr.w	r7, [sp], #4
34185702:	4770      	bx	lr
34185704:	56028000 	.word	0x56028000

34185708 <LL_RCC_IC4_GetDivider>:
{
34185708:	b480      	push	{r7}
3418570a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4INT) >> RCC_IC4CFGR_IC4INT_Pos) + 1UL);
3418570c:	4b05      	ldr	r3, [pc, #20]	@ (34185724 <LL_RCC_IC4_GetDivider+0x1c>)
3418570e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34185712:	0c1b      	lsrs	r3, r3, #16
34185714:	b2db      	uxtb	r3, r3
34185716:	3301      	adds	r3, #1
}
34185718:	4618      	mov	r0, r3
3418571a:	46bd      	mov	sp, r7
3418571c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185720:	4770      	bx	lr
34185722:	bf00      	nop
34185724:	56028000 	.word	0x56028000

34185728 <LL_RCC_IC5_Enable>:
{
34185728:	b480      	push	{r7}
3418572a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC5ENS);
3418572c:	4b04      	ldr	r3, [pc, #16]	@ (34185740 <LL_RCC_IC5_Enable+0x18>)
3418572e:	2210      	movs	r2, #16
34185730:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34185734:	bf00      	nop
34185736:	46bd      	mov	sp, r7
34185738:	f85d 7b04 	ldr.w	r7, [sp], #4
3418573c:	4770      	bx	lr
3418573e:	bf00      	nop
34185740:	56028000 	.word	0x56028000

34185744 <LL_RCC_IC5_IsEnabled>:
{
34185744:	b480      	push	{r7}
34185746:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC5EN) == RCC_DIVENR_IC5EN) ? 1UL : 0UL);
34185748:	4b07      	ldr	r3, [pc, #28]	@ (34185768 <LL_RCC_IC5_IsEnabled+0x24>)
3418574a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418574e:	f003 0310 	and.w	r3, r3, #16
34185752:	2b10      	cmp	r3, #16
34185754:	d101      	bne.n	3418575a <LL_RCC_IC5_IsEnabled+0x16>
34185756:	2301      	movs	r3, #1
34185758:	e000      	b.n	3418575c <LL_RCC_IC5_IsEnabled+0x18>
3418575a:	2300      	movs	r3, #0
}
3418575c:	4618      	mov	r0, r3
3418575e:	46bd      	mov	sp, r7
34185760:	f85d 7b04 	ldr.w	r7, [sp], #4
34185764:	4770      	bx	lr
34185766:	bf00      	nop
34185768:	56028000 	.word	0x56028000

3418576c <LL_RCC_IC5_GetSource>:
{
3418576c:	b480      	push	{r7}
3418576e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL));
34185770:	4b04      	ldr	r3, [pc, #16]	@ (34185784 <LL_RCC_IC5_GetSource+0x18>)
34185772:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34185776:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418577a:	4618      	mov	r0, r3
3418577c:	46bd      	mov	sp, r7
3418577e:	f85d 7b04 	ldr.w	r7, [sp], #4
34185782:	4770      	bx	lr
34185784:	56028000 	.word	0x56028000

34185788 <LL_RCC_IC5_GetDivider>:
{
34185788:	b480      	push	{r7}
3418578a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5INT) >> RCC_IC5CFGR_IC5INT_Pos) + 1UL);
3418578c:	4b05      	ldr	r3, [pc, #20]	@ (341857a4 <LL_RCC_IC5_GetDivider+0x1c>)
3418578e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34185792:	0c1b      	lsrs	r3, r3, #16
34185794:	b2db      	uxtb	r3, r3
34185796:	3301      	adds	r3, #1
}
34185798:	4618      	mov	r0, r3
3418579a:	46bd      	mov	sp, r7
3418579c:	f85d 7b04 	ldr.w	r7, [sp], #4
341857a0:	4770      	bx	lr
341857a2:	bf00      	nop
341857a4:	56028000 	.word	0x56028000

341857a8 <LL_RCC_IC7_Enable>:
{
341857a8:	b480      	push	{r7}
341857aa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC7ENS);
341857ac:	4b04      	ldr	r3, [pc, #16]	@ (341857c0 <LL_RCC_IC7_Enable+0x18>)
341857ae:	2240      	movs	r2, #64	@ 0x40
341857b0:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
341857b4:	bf00      	nop
341857b6:	46bd      	mov	sp, r7
341857b8:	f85d 7b04 	ldr.w	r7, [sp], #4
341857bc:	4770      	bx	lr
341857be:	bf00      	nop
341857c0:	56028000 	.word	0x56028000

341857c4 <LL_RCC_IC7_IsEnabled>:
{
341857c4:	b480      	push	{r7}
341857c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC7EN) == RCC_DIVENR_IC7EN) ? 1UL : 0UL);
341857c8:	4b07      	ldr	r3, [pc, #28]	@ (341857e8 <LL_RCC_IC7_IsEnabled+0x24>)
341857ca:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
341857ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
341857d2:	2b40      	cmp	r3, #64	@ 0x40
341857d4:	d101      	bne.n	341857da <LL_RCC_IC7_IsEnabled+0x16>
341857d6:	2301      	movs	r3, #1
341857d8:	e000      	b.n	341857dc <LL_RCC_IC7_IsEnabled+0x18>
341857da:	2300      	movs	r3, #0
}
341857dc:	4618      	mov	r0, r3
341857de:	46bd      	mov	sp, r7
341857e0:	f85d 7b04 	ldr.w	r7, [sp], #4
341857e4:	4770      	bx	lr
341857e6:	bf00      	nop
341857e8:	56028000 	.word	0x56028000

341857ec <LL_RCC_IC7_GetSource>:
{
341857ec:	b480      	push	{r7}
341857ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL));
341857f0:	4b04      	ldr	r3, [pc, #16]	@ (34185804 <LL_RCC_IC7_GetSource+0x18>)
341857f2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
341857f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341857fa:	4618      	mov	r0, r3
341857fc:	46bd      	mov	sp, r7
341857fe:	f85d 7b04 	ldr.w	r7, [sp], #4
34185802:	4770      	bx	lr
34185804:	56028000 	.word	0x56028000

34185808 <LL_RCC_IC7_GetDivider>:
{
34185808:	b480      	push	{r7}
3418580a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7INT) >> RCC_IC7CFGR_IC7INT_Pos) + 1UL);
3418580c:	4b05      	ldr	r3, [pc, #20]	@ (34185824 <LL_RCC_IC7_GetDivider+0x1c>)
3418580e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34185812:	0c1b      	lsrs	r3, r3, #16
34185814:	b2db      	uxtb	r3, r3
34185816:	3301      	adds	r3, #1
}
34185818:	4618      	mov	r0, r3
3418581a:	46bd      	mov	sp, r7
3418581c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185820:	4770      	bx	lr
34185822:	bf00      	nop
34185824:	56028000 	.word	0x56028000

34185828 <LL_RCC_IC8_Enable>:
{
34185828:	b480      	push	{r7}
3418582a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
3418582c:	4b04      	ldr	r3, [pc, #16]	@ (34185840 <LL_RCC_IC8_Enable+0x18>)
3418582e:	2280      	movs	r2, #128	@ 0x80
34185830:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34185834:	bf00      	nop
34185836:	46bd      	mov	sp, r7
34185838:	f85d 7b04 	ldr.w	r7, [sp], #4
3418583c:	4770      	bx	lr
3418583e:	bf00      	nop
34185840:	56028000 	.word	0x56028000

34185844 <LL_RCC_IC8_IsEnabled>:
{
34185844:	b480      	push	{r7}
34185846:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC8EN) == RCC_DIVENR_IC8EN) ? 1UL : 0UL);
34185848:	4b07      	ldr	r3, [pc, #28]	@ (34185868 <LL_RCC_IC8_IsEnabled+0x24>)
3418584a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418584e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34185852:	2b80      	cmp	r3, #128	@ 0x80
34185854:	d101      	bne.n	3418585a <LL_RCC_IC8_IsEnabled+0x16>
34185856:	2301      	movs	r3, #1
34185858:	e000      	b.n	3418585c <LL_RCC_IC8_IsEnabled+0x18>
3418585a:	2300      	movs	r3, #0
}
3418585c:	4618      	mov	r0, r3
3418585e:	46bd      	mov	sp, r7
34185860:	f85d 7b04 	ldr.w	r7, [sp], #4
34185864:	4770      	bx	lr
34185866:	bf00      	nop
34185868:	56028000 	.word	0x56028000

3418586c <LL_RCC_IC8_GetSource>:
{
3418586c:	b480      	push	{r7}
3418586e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL));
34185870:	4b04      	ldr	r3, [pc, #16]	@ (34185884 <LL_RCC_IC8_GetSource+0x18>)
34185872:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34185876:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418587a:	4618      	mov	r0, r3
3418587c:	46bd      	mov	sp, r7
3418587e:	f85d 7b04 	ldr.w	r7, [sp], #4
34185882:	4770      	bx	lr
34185884:	56028000 	.word	0x56028000

34185888 <LL_RCC_IC8_GetDivider>:
{
34185888:	b480      	push	{r7}
3418588a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8INT) >> RCC_IC8CFGR_IC8INT_Pos) + 1UL);
3418588c:	4b05      	ldr	r3, [pc, #20]	@ (341858a4 <LL_RCC_IC8_GetDivider+0x1c>)
3418588e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34185892:	0c1b      	lsrs	r3, r3, #16
34185894:	b2db      	uxtb	r3, r3
34185896:	3301      	adds	r3, #1
}
34185898:	4618      	mov	r0, r3
3418589a:	46bd      	mov	sp, r7
3418589c:	f85d 7b04 	ldr.w	r7, [sp], #4
341858a0:	4770      	bx	lr
341858a2:	bf00      	nop
341858a4:	56028000 	.word	0x56028000

341858a8 <LL_RCC_IC9_Enable>:
{
341858a8:	b480      	push	{r7}
341858aa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
341858ac:	4b04      	ldr	r3, [pc, #16]	@ (341858c0 <LL_RCC_IC9_Enable+0x18>)
341858ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
341858b2:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
341858b6:	bf00      	nop
341858b8:	46bd      	mov	sp, r7
341858ba:	f85d 7b04 	ldr.w	r7, [sp], #4
341858be:	4770      	bx	lr
341858c0:	56028000 	.word	0x56028000

341858c4 <LL_RCC_IC9_IsEnabled>:
{
341858c4:	b480      	push	{r7}
341858c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC9EN) == RCC_DIVENR_IC9EN) ? 1UL : 0UL);
341858c8:	4b07      	ldr	r3, [pc, #28]	@ (341858e8 <LL_RCC_IC9_IsEnabled+0x24>)
341858ca:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
341858ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
341858d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
341858d6:	d101      	bne.n	341858dc <LL_RCC_IC9_IsEnabled+0x18>
341858d8:	2301      	movs	r3, #1
341858da:	e000      	b.n	341858de <LL_RCC_IC9_IsEnabled+0x1a>
341858dc:	2300      	movs	r3, #0
}
341858de:	4618      	mov	r0, r3
341858e0:	46bd      	mov	sp, r7
341858e2:	f85d 7b04 	ldr.w	r7, [sp], #4
341858e6:	4770      	bx	lr
341858e8:	56028000 	.word	0x56028000

341858ec <LL_RCC_IC9_GetSource>:
{
341858ec:	b480      	push	{r7}
341858ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL));
341858f0:	4b04      	ldr	r3, [pc, #16]	@ (34185904 <LL_RCC_IC9_GetSource+0x18>)
341858f2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341858f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341858fa:	4618      	mov	r0, r3
341858fc:	46bd      	mov	sp, r7
341858fe:	f85d 7b04 	ldr.w	r7, [sp], #4
34185902:	4770      	bx	lr
34185904:	56028000 	.word	0x56028000

34185908 <LL_RCC_IC9_GetDivider>:
{
34185908:	b480      	push	{r7}
3418590a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9INT) >> RCC_IC9CFGR_IC9INT_Pos) + 1UL);
3418590c:	4b05      	ldr	r3, [pc, #20]	@ (34185924 <LL_RCC_IC9_GetDivider+0x1c>)
3418590e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34185912:	0c1b      	lsrs	r3, r3, #16
34185914:	b2db      	uxtb	r3, r3
34185916:	3301      	adds	r3, #1
}
34185918:	4618      	mov	r0, r3
3418591a:	46bd      	mov	sp, r7
3418591c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185920:	4770      	bx	lr
34185922:	bf00      	nop
34185924:	56028000 	.word	0x56028000

34185928 <LL_RCC_IC10_Enable>:
{
34185928:	b480      	push	{r7}
3418592a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC10ENS);
3418592c:	4b04      	ldr	r3, [pc, #16]	@ (34185940 <LL_RCC_IC10_Enable+0x18>)
3418592e:	f44f 7200 	mov.w	r2, #512	@ 0x200
34185932:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34185936:	bf00      	nop
34185938:	46bd      	mov	sp, r7
3418593a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418593e:	4770      	bx	lr
34185940:	56028000 	.word	0x56028000

34185944 <LL_RCC_IC10_IsEnabled>:
{
34185944:	b480      	push	{r7}
34185946:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC10EN) == RCC_DIVENR_IC10EN) ? 1UL : 0UL);
34185948:	4b07      	ldr	r3, [pc, #28]	@ (34185968 <LL_RCC_IC10_IsEnabled+0x24>)
3418594a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418594e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34185952:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34185956:	d101      	bne.n	3418595c <LL_RCC_IC10_IsEnabled+0x18>
34185958:	2301      	movs	r3, #1
3418595a:	e000      	b.n	3418595e <LL_RCC_IC10_IsEnabled+0x1a>
3418595c:	2300      	movs	r3, #0
}
3418595e:	4618      	mov	r0, r3
34185960:	46bd      	mov	sp, r7
34185962:	f85d 7b04 	ldr.w	r7, [sp], #4
34185966:	4770      	bx	lr
34185968:	56028000 	.word	0x56028000

3418596c <LL_RCC_IC10_GetSource>:
{
3418596c:	b480      	push	{r7}
3418596e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL));
34185970:	4b04      	ldr	r3, [pc, #16]	@ (34185984 <LL_RCC_IC10_GetSource+0x18>)
34185972:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34185976:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418597a:	4618      	mov	r0, r3
3418597c:	46bd      	mov	sp, r7
3418597e:	f85d 7b04 	ldr.w	r7, [sp], #4
34185982:	4770      	bx	lr
34185984:	56028000 	.word	0x56028000

34185988 <LL_RCC_IC10_GetDivider>:
{
34185988:	b480      	push	{r7}
3418598a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10INT) >> RCC_IC10CFGR_IC10INT_Pos) + 1UL);
3418598c:	4b05      	ldr	r3, [pc, #20]	@ (341859a4 <LL_RCC_IC10_GetDivider+0x1c>)
3418598e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34185992:	0c1b      	lsrs	r3, r3, #16
34185994:	b2db      	uxtb	r3, r3
34185996:	3301      	adds	r3, #1
}
34185998:	4618      	mov	r0, r3
3418599a:	46bd      	mov	sp, r7
3418599c:	f85d 7b04 	ldr.w	r7, [sp], #4
341859a0:	4770      	bx	lr
341859a2:	bf00      	nop
341859a4:	56028000 	.word	0x56028000

341859a8 <LL_RCC_IC12_Enable>:
  * @brief  Enable IC12
  * @rmtoll DIVENSR       IC12ENS        LL_RCC_IC12_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC12_Enable(void)
{
341859a8:	b480      	push	{r7}
341859aa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC12ENS);
341859ac:	4b04      	ldr	r3, [pc, #16]	@ (341859c0 <LL_RCC_IC12_Enable+0x18>)
341859ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
341859b2:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
341859b6:	bf00      	nop
341859b8:	46bd      	mov	sp, r7
341859ba:	f85d 7b04 	ldr.w	r7, [sp], #4
341859be:	4770      	bx	lr
341859c0:	56028000 	.word	0x56028000

341859c4 <LL_RCC_IC12_IsEnabled>:
  * @brief  Check if IC12 is enabled
  * @rmtoll DIVENR       IC12EN         LL_RCC_IC12_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_IsEnabled(void)
{
341859c4:	b480      	push	{r7}
341859c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC12EN) == RCC_DIVENR_IC12EN) ? 1UL : 0UL);
341859c8:	4b07      	ldr	r3, [pc, #28]	@ (341859e8 <LL_RCC_IC12_IsEnabled+0x24>)
341859ca:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
341859ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
341859d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
341859d6:	d101      	bne.n	341859dc <LL_RCC_IC12_IsEnabled+0x18>
341859d8:	2301      	movs	r3, #1
341859da:	e000      	b.n	341859de <LL_RCC_IC12_IsEnabled+0x1a>
341859dc:	2300      	movs	r3, #0
}
341859de:	4618      	mov	r0, r3
341859e0:	46bd      	mov	sp, r7
341859e2:	f85d 7b04 	ldr.w	r7, [sp], #4
341859e6:	4770      	bx	lr
341859e8:	56028000 	.word	0x56028000

341859ec <LL_RCC_IC12_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_GetSource(void)
{
341859ec:	b480      	push	{r7}
341859ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL));
341859f0:	4b04      	ldr	r3, [pc, #16]	@ (34185a04 <LL_RCC_IC12_GetSource+0x18>)
341859f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
341859f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341859fa:	4618      	mov	r0, r3
341859fc:	46bd      	mov	sp, r7
341859fe:	f85d 7b04 	ldr.w	r7, [sp], #4
34185a02:	4770      	bx	lr
34185a04:	56028000 	.word	0x56028000

34185a08 <LL_RCC_IC12_GetDivider>:
  * @brief  Get IC12 divider
  * @rmtoll IC12CFGR      IC12INT        LL_RCC_IC12_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_GetDivider(void)
{
34185a08:	b480      	push	{r7}
34185a0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12INT) >> RCC_IC12CFGR_IC12INT_Pos) + 1UL);
34185a0c:	4b05      	ldr	r3, [pc, #20]	@ (34185a24 <LL_RCC_IC12_GetDivider+0x1c>)
34185a0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
34185a12:	0c1b      	lsrs	r3, r3, #16
34185a14:	b2db      	uxtb	r3, r3
34185a16:	3301      	adds	r3, #1
}
34185a18:	4618      	mov	r0, r3
34185a1a:	46bd      	mov	sp, r7
34185a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185a20:	4770      	bx	lr
34185a22:	bf00      	nop
34185a24:	56028000 	.word	0x56028000

34185a28 <LL_RCC_IC13_Enable>:
  * @brief  Enable IC13
  * @rmtoll DIVENSR       IC13ENS        LL_RCC_IC13_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC13_Enable(void)
{
34185a28:	b480      	push	{r7}
34185a2a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC13ENS);
34185a2c:	4b04      	ldr	r3, [pc, #16]	@ (34185a40 <LL_RCC_IC13_Enable+0x18>)
34185a2e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34185a32:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34185a36:	bf00      	nop
34185a38:	46bd      	mov	sp, r7
34185a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
34185a3e:	4770      	bx	lr
34185a40:	56028000 	.word	0x56028000

34185a44 <LL_RCC_IC13_IsEnabled>:
  * @brief  Check if IC13 is enabled
  * @rmtoll DIVENR       IC13EN         LL_RCC_IC13_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_IsEnabled(void)
{
34185a44:	b480      	push	{r7}
34185a46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC13EN) == RCC_DIVENR_IC13EN) ? 1UL : 0UL);
34185a48:	4b07      	ldr	r3, [pc, #28]	@ (34185a68 <LL_RCC_IC13_IsEnabled+0x24>)
34185a4a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34185a4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34185a52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34185a56:	d101      	bne.n	34185a5c <LL_RCC_IC13_IsEnabled+0x18>
34185a58:	2301      	movs	r3, #1
34185a5a:	e000      	b.n	34185a5e <LL_RCC_IC13_IsEnabled+0x1a>
34185a5c:	2300      	movs	r3, #0
}
34185a5e:	4618      	mov	r0, r3
34185a60:	46bd      	mov	sp, r7
34185a62:	f85d 7b04 	ldr.w	r7, [sp], #4
34185a66:	4770      	bx	lr
34185a68:	56028000 	.word	0x56028000

34185a6c <LL_RCC_IC13_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_GetSource(void)
{
34185a6c:	b480      	push	{r7}
34185a6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL));
34185a70:	4b04      	ldr	r3, [pc, #16]	@ (34185a84 <LL_RCC_IC13_GetSource+0x18>)
34185a72:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34185a76:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34185a7a:	4618      	mov	r0, r3
34185a7c:	46bd      	mov	sp, r7
34185a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
34185a82:	4770      	bx	lr
34185a84:	56028000 	.word	0x56028000

34185a88 <LL_RCC_IC13_GetDivider>:
  * @brief  Get IC13 divider
  * @rmtoll IC13CFGR      IC13INT        LL_RCC_IC13_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_GetDivider(void)
{
34185a88:	b480      	push	{r7}
34185a8a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13INT) >> RCC_IC13CFGR_IC13INT_Pos) + 1UL);
34185a8c:	4b05      	ldr	r3, [pc, #20]	@ (34185aa4 <LL_RCC_IC13_GetDivider+0x1c>)
34185a8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34185a92:	0c1b      	lsrs	r3, r3, #16
34185a94:	b2db      	uxtb	r3, r3
34185a96:	3301      	adds	r3, #1
}
34185a98:	4618      	mov	r0, r3
34185a9a:	46bd      	mov	sp, r7
34185a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185aa0:	4770      	bx	lr
34185aa2:	bf00      	nop
34185aa4:	56028000 	.word	0x56028000

34185aa8 <LL_RCC_IC14_Enable>:
  * @brief  Enable IC14
  * @rmtoll DIVENSR       IC14ENS        LL_RCC_IC14_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC14_Enable(void)
{
34185aa8:	b480      	push	{r7}
34185aaa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34185aac:	4b04      	ldr	r3, [pc, #16]	@ (34185ac0 <LL_RCC_IC14_Enable+0x18>)
34185aae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34185ab2:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34185ab6:	bf00      	nop
34185ab8:	46bd      	mov	sp, r7
34185aba:	f85d 7b04 	ldr.w	r7, [sp], #4
34185abe:	4770      	bx	lr
34185ac0:	56028000 	.word	0x56028000

34185ac4 <LL_RCC_IC14_IsEnabled>:
  * @brief  Check if IC14 is enabled
  * @rmtoll DIVENR       IC14EN         LL_RCC_IC14_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_IsEnabled(void)
{
34185ac4:	b480      	push	{r7}
34185ac6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC14EN) == RCC_DIVENR_IC14EN) ? 1UL : 0UL);
34185ac8:	4b07      	ldr	r3, [pc, #28]	@ (34185ae8 <LL_RCC_IC14_IsEnabled+0x24>)
34185aca:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34185ace:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34185ad2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34185ad6:	d101      	bne.n	34185adc <LL_RCC_IC14_IsEnabled+0x18>
34185ad8:	2301      	movs	r3, #1
34185ada:	e000      	b.n	34185ade <LL_RCC_IC14_IsEnabled+0x1a>
34185adc:	2300      	movs	r3, #0
}
34185ade:	4618      	mov	r0, r3
34185ae0:	46bd      	mov	sp, r7
34185ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
34185ae6:	4770      	bx	lr
34185ae8:	56028000 	.word	0x56028000

34185aec <LL_RCC_IC14_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetSource(void)
{
34185aec:	b480      	push	{r7}
34185aee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL));
34185af0:	4b04      	ldr	r3, [pc, #16]	@ (34185b04 <LL_RCC_IC14_GetSource+0x18>)
34185af2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34185af6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34185afa:	4618      	mov	r0, r3
34185afc:	46bd      	mov	sp, r7
34185afe:	f85d 7b04 	ldr.w	r7, [sp], #4
34185b02:	4770      	bx	lr
34185b04:	56028000 	.word	0x56028000

34185b08 <LL_RCC_IC14_GetDivider>:
  * @brief  Get IC14 divider
  * @rmtoll IC14CFGR      IC14INT        LL_RCC_IC14_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetDivider(void)
{
34185b08:	b480      	push	{r7}
34185b0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14INT) >> RCC_IC14CFGR_IC14INT_Pos) + 1UL);
34185b0c:	4b05      	ldr	r3, [pc, #20]	@ (34185b24 <LL_RCC_IC14_GetDivider+0x1c>)
34185b0e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34185b12:	0c1b      	lsrs	r3, r3, #16
34185b14:	b2db      	uxtb	r3, r3
34185b16:	3301      	adds	r3, #1
}
34185b18:	4618      	mov	r0, r3
34185b1a:	46bd      	mov	sp, r7
34185b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185b20:	4770      	bx	lr
34185b22:	bf00      	nop
34185b24:	56028000 	.word	0x56028000

34185b28 <LL_RCC_IC15_Enable>:
  * @brief  Enable IC15
  * @rmtoll DIVENSR       IC15ENS        LL_RCC_IC15_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC15_Enable(void)
{
34185b28:	b480      	push	{r7}
34185b2a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34185b2c:	4b04      	ldr	r3, [pc, #16]	@ (34185b40 <LL_RCC_IC15_Enable+0x18>)
34185b2e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
34185b32:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34185b36:	bf00      	nop
34185b38:	46bd      	mov	sp, r7
34185b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
34185b3e:	4770      	bx	lr
34185b40:	56028000 	.word	0x56028000

34185b44 <LL_RCC_IC15_IsEnabled>:
  * @brief  Check if IC15 is enabled
  * @rmtoll DIVENR       IC15EN         LL_RCC_IC15_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_IsEnabled(void)
{
34185b44:	b480      	push	{r7}
34185b46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC15EN) == RCC_DIVENR_IC15EN) ? 1UL : 0UL);
34185b48:	4b07      	ldr	r3, [pc, #28]	@ (34185b68 <LL_RCC_IC15_IsEnabled+0x24>)
34185b4a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34185b4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34185b52:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
34185b56:	d101      	bne.n	34185b5c <LL_RCC_IC15_IsEnabled+0x18>
34185b58:	2301      	movs	r3, #1
34185b5a:	e000      	b.n	34185b5e <LL_RCC_IC15_IsEnabled+0x1a>
34185b5c:	2300      	movs	r3, #0
}
34185b5e:	4618      	mov	r0, r3
34185b60:	46bd      	mov	sp, r7
34185b62:	f85d 7b04 	ldr.w	r7, [sp], #4
34185b66:	4770      	bx	lr
34185b68:	56028000 	.word	0x56028000

34185b6c <LL_RCC_IC15_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetSource(void)
{
34185b6c:	b480      	push	{r7}
34185b6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL));
34185b70:	4b04      	ldr	r3, [pc, #16]	@ (34185b84 <LL_RCC_IC15_GetSource+0x18>)
34185b72:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185b76:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34185b7a:	4618      	mov	r0, r3
34185b7c:	46bd      	mov	sp, r7
34185b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
34185b82:	4770      	bx	lr
34185b84:	56028000 	.word	0x56028000

34185b88 <LL_RCC_IC15_GetDivider>:
  * @brief  Get IC15 divider
  * @rmtoll IC15CFGR      IC15INT        LL_RCC_IC15_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetDivider(void)
{
34185b88:	b480      	push	{r7}
34185b8a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15INT) >> RCC_IC15CFGR_IC15INT_Pos) + 1UL);
34185b8c:	4b05      	ldr	r3, [pc, #20]	@ (34185ba4 <LL_RCC_IC15_GetDivider+0x1c>)
34185b8e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185b92:	0c1b      	lsrs	r3, r3, #16
34185b94:	b2db      	uxtb	r3, r3
34185b96:	3301      	adds	r3, #1
}
34185b98:	4618      	mov	r0, r3
34185b9a:	46bd      	mov	sp, r7
34185b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185ba0:	4770      	bx	lr
34185ba2:	bf00      	nop
34185ba4:	56028000 	.word	0x56028000

34185ba8 <LL_RCC_IC16_Enable>:
  * @brief  Enable IC16
  * @rmtoll DIVENSR       IC16ENS        LL_RCC_IC16_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC16_Enable(void)
{
34185ba8:	b480      	push	{r7}
34185baa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC16ENS);
34185bac:	4b04      	ldr	r3, [pc, #16]	@ (34185bc0 <LL_RCC_IC16_Enable+0x18>)
34185bae:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
34185bb2:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34185bb6:	bf00      	nop
34185bb8:	46bd      	mov	sp, r7
34185bba:	f85d 7b04 	ldr.w	r7, [sp], #4
34185bbe:	4770      	bx	lr
34185bc0:	56028000 	.word	0x56028000

34185bc4 <LL_RCC_IC16_IsEnabled>:
  * @brief  Check if IC16 is enabled
  * @rmtoll DIVENR       IC16EN         LL_RCC_IC16_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_IsEnabled(void)
{
34185bc4:	b480      	push	{r7}
34185bc6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC16EN) == RCC_DIVENR_IC16EN) ? 1UL : 0UL);
34185bc8:	4b07      	ldr	r3, [pc, #28]	@ (34185be8 <LL_RCC_IC16_IsEnabled+0x24>)
34185bca:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34185bce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
34185bd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
34185bd6:	d101      	bne.n	34185bdc <LL_RCC_IC16_IsEnabled+0x18>
34185bd8:	2301      	movs	r3, #1
34185bda:	e000      	b.n	34185bde <LL_RCC_IC16_IsEnabled+0x1a>
34185bdc:	2300      	movs	r3, #0
}
34185bde:	4618      	mov	r0, r3
34185be0:	46bd      	mov	sp, r7
34185be2:	f85d 7b04 	ldr.w	r7, [sp], #4
34185be6:	4770      	bx	lr
34185be8:	56028000 	.word	0x56028000

34185bec <LL_RCC_IC16_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_GetSource(void)
{
34185bec:	b480      	push	{r7}
34185bee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL));
34185bf0:	4b04      	ldr	r3, [pc, #16]	@ (34185c04 <LL_RCC_IC16_GetSource+0x18>)
34185bf2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34185bf6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34185bfa:	4618      	mov	r0, r3
34185bfc:	46bd      	mov	sp, r7
34185bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
34185c02:	4770      	bx	lr
34185c04:	56028000 	.word	0x56028000

34185c08 <LL_RCC_IC16_GetDivider>:
  * @brief  Get IC16 divider
  * @rmtoll IC16CFGR      IC16INT        LL_RCC_IC16_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_GetDivider(void)
{
34185c08:	b480      	push	{r7}
34185c0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16INT) >> RCC_IC16CFGR_IC16INT_Pos) + 1UL);
34185c0c:	4b05      	ldr	r3, [pc, #20]	@ (34185c24 <LL_RCC_IC16_GetDivider+0x1c>)
34185c0e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34185c12:	0c1b      	lsrs	r3, r3, #16
34185c14:	b2db      	uxtb	r3, r3
34185c16:	3301      	adds	r3, #1
}
34185c18:	4618      	mov	r0, r3
34185c1a:	46bd      	mov	sp, r7
34185c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185c20:	4770      	bx	lr
34185c22:	bf00      	nop
34185c24:	56028000 	.word	0x56028000

34185c28 <LL_RCC_IC17_Enable>:
  * @brief  Enable IC17
  * @rmtoll DIVENSR       IC17ENS        LL_RCC_IC17_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC17_Enable(void)
{
34185c28:	b480      	push	{r7}
34185c2a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC17ENS);
34185c2c:	4b04      	ldr	r3, [pc, #16]	@ (34185c40 <LL_RCC_IC17_Enable+0x18>)
34185c2e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
34185c32:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34185c36:	bf00      	nop
34185c38:	46bd      	mov	sp, r7
34185c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
34185c3e:	4770      	bx	lr
34185c40:	56028000 	.word	0x56028000

34185c44 <LL_RCC_IC17_IsEnabled>:
  * @brief  Check if IC17 is enabled
  * @rmtoll DIVENR       IC17EN         LL_RCC_IC17_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_IsEnabled(void)
{
34185c44:	b480      	push	{r7}
34185c46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC17EN) == RCC_DIVENR_IC17EN) ? 1UL : 0UL);
34185c48:	4b07      	ldr	r3, [pc, #28]	@ (34185c68 <LL_RCC_IC17_IsEnabled+0x24>)
34185c4a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34185c4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34185c52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34185c56:	d101      	bne.n	34185c5c <LL_RCC_IC17_IsEnabled+0x18>
34185c58:	2301      	movs	r3, #1
34185c5a:	e000      	b.n	34185c5e <LL_RCC_IC17_IsEnabled+0x1a>
34185c5c:	2300      	movs	r3, #0
}
34185c5e:	4618      	mov	r0, r3
34185c60:	46bd      	mov	sp, r7
34185c62:	f85d 7b04 	ldr.w	r7, [sp], #4
34185c66:	4770      	bx	lr
34185c68:	56028000 	.word	0x56028000

34185c6c <LL_RCC_IC17_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_GetSource(void)
{
34185c6c:	b480      	push	{r7}
34185c6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL));
34185c70:	4b04      	ldr	r3, [pc, #16]	@ (34185c84 <LL_RCC_IC17_GetSource+0x18>)
34185c72:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
34185c76:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34185c7a:	4618      	mov	r0, r3
34185c7c:	46bd      	mov	sp, r7
34185c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
34185c82:	4770      	bx	lr
34185c84:	56028000 	.word	0x56028000

34185c88 <LL_RCC_IC17_GetDivider>:
  * @brief  Get IC17 divider
  * @rmtoll IC17CFGR      IC17INT        LL_RCC_IC17_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_GetDivider(void)
{
34185c88:	b480      	push	{r7}
34185c8a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17INT) >> RCC_IC17CFGR_IC17INT_Pos) + 1UL);
34185c8c:	4b05      	ldr	r3, [pc, #20]	@ (34185ca4 <LL_RCC_IC17_GetDivider+0x1c>)
34185c8e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
34185c92:	0c1b      	lsrs	r3, r3, #16
34185c94:	b2db      	uxtb	r3, r3
34185c96:	3301      	adds	r3, #1
}
34185c98:	4618      	mov	r0, r3
34185c9a:	46bd      	mov	sp, r7
34185c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185ca0:	4770      	bx	lr
34185ca2:	bf00      	nop
34185ca4:	56028000 	.word	0x56028000

34185ca8 <LL_RCC_IC18_Enable>:
  * @brief  Enable IC18
  * @rmtoll DIVENSR       IC18ENS        LL_RCC_IC18_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC18_Enable(void)
{
34185ca8:	b480      	push	{r7}
34185caa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC18ENS);
34185cac:	4b04      	ldr	r3, [pc, #16]	@ (34185cc0 <LL_RCC_IC18_Enable+0x18>)
34185cae:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
34185cb2:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34185cb6:	bf00      	nop
34185cb8:	46bd      	mov	sp, r7
34185cba:	f85d 7b04 	ldr.w	r7, [sp], #4
34185cbe:	4770      	bx	lr
34185cc0:	56028000 	.word	0x56028000

34185cc4 <LL_RCC_IC18_IsEnabled>:
  * @brief  Check if IC18 is enabled
  * @rmtoll DIVENR       IC18EN         LL_RCC_IC18_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_IsEnabled(void)
{
34185cc4:	b480      	push	{r7}
34185cc6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC18EN) == RCC_DIVENR_IC18EN) ? 1UL : 0UL);
34185cc8:	4b07      	ldr	r3, [pc, #28]	@ (34185ce8 <LL_RCC_IC18_IsEnabled+0x24>)
34185cca:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34185cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34185cd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34185cd6:	d101      	bne.n	34185cdc <LL_RCC_IC18_IsEnabled+0x18>
34185cd8:	2301      	movs	r3, #1
34185cda:	e000      	b.n	34185cde <LL_RCC_IC18_IsEnabled+0x1a>
34185cdc:	2300      	movs	r3, #0
}
34185cde:	4618      	mov	r0, r3
34185ce0:	46bd      	mov	sp, r7
34185ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
34185ce6:	4770      	bx	lr
34185ce8:	56028000 	.word	0x56028000

34185cec <LL_RCC_IC18_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_GetSource(void)
{
34185cec:	b480      	push	{r7}
34185cee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL));
34185cf0:	4b04      	ldr	r3, [pc, #16]	@ (34185d04 <LL_RCC_IC18_GetSource+0x18>)
34185cf2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34185cf6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34185cfa:	4618      	mov	r0, r3
34185cfc:	46bd      	mov	sp, r7
34185cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
34185d02:	4770      	bx	lr
34185d04:	56028000 	.word	0x56028000

34185d08 <LL_RCC_IC18_GetDivider>:
  * @brief  Get IC18 divider
  * @rmtoll IC18CFGR      IC18INT        LL_RCC_IC18_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_GetDivider(void)
{
34185d08:	b480      	push	{r7}
34185d0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18INT) >> RCC_IC18CFGR_IC18INT_Pos) + 1UL);
34185d0c:	4b05      	ldr	r3, [pc, #20]	@ (34185d24 <LL_RCC_IC18_GetDivider+0x1c>)
34185d0e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34185d12:	0c1b      	lsrs	r3, r3, #16
34185d14:	b2db      	uxtb	r3, r3
34185d16:	3301      	adds	r3, #1
}
34185d18:	4618      	mov	r0, r3
34185d1a:	46bd      	mov	sp, r7
34185d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185d20:	4770      	bx	lr
34185d22:	bf00      	nop
34185d24:	56028000 	.word	0x56028000

34185d28 <LL_RCC_IC19_Enable>:
  * @brief  Enable IC19
  * @rmtoll DIVENSR       IC19ENS        LL_RCC_IC19_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC19_Enable(void)
{
34185d28:	b480      	push	{r7}
34185d2a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC19ENS);
34185d2c:	4b04      	ldr	r3, [pc, #16]	@ (34185d40 <LL_RCC_IC19_Enable+0x18>)
34185d2e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
34185d32:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34185d36:	bf00      	nop
34185d38:	46bd      	mov	sp, r7
34185d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
34185d3e:	4770      	bx	lr
34185d40:	56028000 	.word	0x56028000

34185d44 <LL_RCC_IC19_IsEnabled>:
  * @brief  Check if IC19 is enabled
  * @rmtoll DIVENR       IC19EN         LL_RCC_IC19_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_IsEnabled(void)
{
34185d44:	b480      	push	{r7}
34185d46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC19EN) == RCC_DIVENR_IC19EN) ? 1UL : 0UL);
34185d48:	4b07      	ldr	r3, [pc, #28]	@ (34185d68 <LL_RCC_IC19_IsEnabled+0x24>)
34185d4a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34185d4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
34185d52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34185d56:	d101      	bne.n	34185d5c <LL_RCC_IC19_IsEnabled+0x18>
34185d58:	2301      	movs	r3, #1
34185d5a:	e000      	b.n	34185d5e <LL_RCC_IC19_IsEnabled+0x1a>
34185d5c:	2300      	movs	r3, #0
}
34185d5e:	4618      	mov	r0, r3
34185d60:	46bd      	mov	sp, r7
34185d62:	f85d 7b04 	ldr.w	r7, [sp], #4
34185d66:	4770      	bx	lr
34185d68:	56028000 	.word	0x56028000

34185d6c <LL_RCC_IC19_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_GetSource(void)
{
34185d6c:	b480      	push	{r7}
34185d6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL));
34185d70:	4b04      	ldr	r3, [pc, #16]	@ (34185d84 <LL_RCC_IC19_GetSource+0x18>)
34185d72:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34185d76:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34185d7a:	4618      	mov	r0, r3
34185d7c:	46bd      	mov	sp, r7
34185d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
34185d82:	4770      	bx	lr
34185d84:	56028000 	.word	0x56028000

34185d88 <LL_RCC_IC19_GetDivider>:
  * @brief  Get IC19 divider
  * @rmtoll IC19CFGR      IC19INT        LL_RCC_IC19_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_GetDivider(void)
{
34185d88:	b480      	push	{r7}
34185d8a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19INT) >> RCC_IC19CFGR_IC19INT_Pos) + 1UL);
34185d8c:	4b05      	ldr	r3, [pc, #20]	@ (34185da4 <LL_RCC_IC19_GetDivider+0x1c>)
34185d8e:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34185d92:	0c1b      	lsrs	r3, r3, #16
34185d94:	b2db      	uxtb	r3, r3
34185d96:	3301      	adds	r3, #1
}
34185d98:	4618      	mov	r0, r3
34185d9a:	46bd      	mov	sp, r7
34185d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185da0:	4770      	bx	lr
34185da2:	bf00      	nop
34185da4:	56028000 	.word	0x56028000

34185da8 <LL_RCC_IC20_Enable>:
  * @brief  Enable IC20
  * @rmtoll DIVENSR       IC20ENS        LL_RCC_IC20_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC20_Enable(void)
{
34185da8:	b480      	push	{r7}
34185daa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC20ENS);
34185dac:	4b04      	ldr	r3, [pc, #16]	@ (34185dc0 <LL_RCC_IC20_Enable+0x18>)
34185dae:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
34185db2:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34185db6:	bf00      	nop
34185db8:	46bd      	mov	sp, r7
34185dba:	f85d 7b04 	ldr.w	r7, [sp], #4
34185dbe:	4770      	bx	lr
34185dc0:	56028000 	.word	0x56028000

34185dc4 <LL_RCC_IC20_IsEnabled>:
  * @brief  Check if IC20 is enabled
  * @rmtoll DIVENR       IC20EN         LL_RCC_IC20_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_IsEnabled(void)
{
34185dc4:	b480      	push	{r7}
34185dc6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC20EN) == RCC_DIVENR_IC20EN) ? 1UL : 0UL);
34185dc8:	4b07      	ldr	r3, [pc, #28]	@ (34185de8 <LL_RCC_IC20_IsEnabled+0x24>)
34185dca:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
34185dce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
34185dd2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
34185dd6:	d101      	bne.n	34185ddc <LL_RCC_IC20_IsEnabled+0x18>
34185dd8:	2301      	movs	r3, #1
34185dda:	e000      	b.n	34185dde <LL_RCC_IC20_IsEnabled+0x1a>
34185ddc:	2300      	movs	r3, #0
}
34185dde:	4618      	mov	r0, r3
34185de0:	46bd      	mov	sp, r7
34185de2:	f85d 7b04 	ldr.w	r7, [sp], #4
34185de6:	4770      	bx	lr
34185de8:	56028000 	.word	0x56028000

34185dec <LL_RCC_IC20_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_GetSource(void)
{
34185dec:	b480      	push	{r7}
34185dee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL));
34185df0:	4b04      	ldr	r3, [pc, #16]	@ (34185e04 <LL_RCC_IC20_GetSource+0x18>)
34185df2:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34185df6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34185dfa:	4618      	mov	r0, r3
34185dfc:	46bd      	mov	sp, r7
34185dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
34185e02:	4770      	bx	lr
34185e04:	56028000 	.word	0x56028000

34185e08 <LL_RCC_IC20_GetDivider>:
  * @brief  Get IC20 divider
  * @rmtoll IC20CFGR      IC20INT        LL_RCC_IC20_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_GetDivider(void)
{
34185e08:	b480      	push	{r7}
34185e0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20INT) >> RCC_IC20CFGR_IC20INT_Pos) + 1UL);
34185e0c:	4b05      	ldr	r3, [pc, #20]	@ (34185e24 <LL_RCC_IC20_GetDivider+0x1c>)
34185e0e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34185e12:	0c1b      	lsrs	r3, r3, #16
34185e14:	b2db      	uxtb	r3, r3
34185e16:	3301      	adds	r3, #1
}
34185e18:	4618      	mov	r0, r3
34185e1a:	46bd      	mov	sp, r7
34185e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
34185e20:	4770      	bx	lr
34185e22:	bf00      	nop
34185e24:	56028000 	.word	0x56028000

34185e28 <LL_RCC_CLKP_Enable>:
  * @brief  Enable CLKP
  * @rmtoll MISCENSR      PERENS        LL_RCC_CLKP_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_CLKP_Enable(void)
{
34185e28:	b480      	push	{r7}
34185e2a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34185e2c:	4b04      	ldr	r3, [pc, #16]	@ (34185e40 <LL_RCC_CLKP_Enable+0x18>)
34185e2e:	2240      	movs	r2, #64	@ 0x40
34185e30:	f8c3 2a48 	str.w	r2, [r3, #2632]	@ 0xa48
}
34185e34:	bf00      	nop
34185e36:	46bd      	mov	sp, r7
34185e38:	f85d 7b04 	ldr.w	r7, [sp], #4
34185e3c:	4770      	bx	lr
34185e3e:	bf00      	nop
34185e40:	56028000 	.word	0x56028000

34185e44 <LL_RCC_CLKP_IsEnabled>:
  * @brief  Check if CLKP is enabled
  * @rmtoll MISCENR       PEREN         LL_RCC_CLKP_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_CLKP_IsEnabled(void)
{
34185e44:	b480      	push	{r7}
34185e46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->MISCENR, RCC_MISCENR_PEREN) == RCC_MISCENR_PEREN) ? 1UL : 0UL);
34185e48:	4b07      	ldr	r3, [pc, #28]	@ (34185e68 <LL_RCC_CLKP_IsEnabled+0x24>)
34185e4a:	f8d3 3248 	ldr.w	r3, [r3, #584]	@ 0x248
34185e4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34185e52:	2b40      	cmp	r3, #64	@ 0x40
34185e54:	d101      	bne.n	34185e5a <LL_RCC_CLKP_IsEnabled+0x16>
34185e56:	2301      	movs	r3, #1
34185e58:	e000      	b.n	34185e5c <LL_RCC_CLKP_IsEnabled+0x18>
34185e5a:	2300      	movs	r3, #0
}
34185e5c:	4618      	mov	r0, r3
34185e5e:	46bd      	mov	sp, r7
34185e60:	f85d 7b04 	ldr.w	r7, [sp], #4
34185e64:	4770      	bx	lr
34185e66:	bf00      	nop
34185e68:	56028000 	.word	0x56028000

34185e6c <HAL_RCCEx_PeriphCLKConfig>:
  *         modification indeed impacts all peripherals using this ICx as clock source.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
34185e6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
34185e70:	b0f2      	sub	sp, #456	@ 0x1c8
34185e72:	af00      	add	r7, sp, #0
34185e74:	f8c7 01b4 	str.w	r0, [r7, #436]	@ 0x1b4
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
34185e78:	2300      	movs	r3, #0
34185e7a:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
34185e7e:	2300      	movs	r3, #0
34185e80:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
34185e84:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e88:	e9d3 2300 	ldrd	r2, r3, [r3]
34185e8c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
34185e90:	2500      	movs	r5, #0
34185e92:	ea54 0305 	orrs.w	r3, r4, r5
34185e96:	d06c      	beq.n	34185f72 <HAL_RCCEx_PeriphCLKConfig+0x106>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = LL_RCC_GetRTCClockSource();
34185e98:	f7ff f91e 	bl	341850d8 <LL_RCC_GetRTCClockSource>
34185e9c:	f8c7 01c0 	str.w	r0, [r7, #448]	@ 0x1c0

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_CCIPR7_RTCSEL)))
34185ea0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
34185ea4:	2b00      	cmp	r3, #0
34185ea6:	d018      	beq.n	34185eda <HAL_RCCEx_PeriphCLKConfig+0x6e>
34185ea8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185eac:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34185eb0:	f403 7240 	and.w	r2, r3, #768	@ 0x300
34185eb4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
34185eb8:	4293      	cmp	r3, r2
34185eba:	d00e      	beq.n	34185eda <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
34185ebc:	4bc3      	ldr	r3, [pc, #780]	@ (341861cc <HAL_RCCEx_PeriphCLKConfig+0x360>)
34185ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34185ec0:	4ac2      	ldr	r2, [pc, #776]	@ (341861cc <HAL_RCCEx_PeriphCLKConfig+0x360>)
34185ec2:	f043 0301 	orr.w	r3, r3, #1
34185ec6:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->DBPCR, PWR_DBPCR_DBP) == 0U)
34185ec8:	4bc0      	ldr	r3, [pc, #768]	@ (341861cc <HAL_RCCEx_PeriphCLKConfig+0x360>)
34185eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34185ecc:	f003 0301 	and.w	r3, r3, #1
34185ed0:	2b00      	cmp	r3, #0
34185ed2:	d102      	bne.n	34185eda <HAL_RCCEx_PeriphCLKConfig+0x6e>
      {
        ret = HAL_ERROR;
34185ed4:	2301      	movs	r3, #1
34185ed6:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
        WRITE_REG(RCC->BDCR, tmpreg);
#endif /* #if 0  TO DO */
      }
    }

    if (ret == HAL_OK)
34185eda:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34185ede:	2b00      	cmp	r3, #0
34185ee0:	d143      	bne.n	34185f6a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
34185ee2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185ee6:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34185eea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34185eee:	d117      	bne.n	34185f20 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34185ef0:	f7fc fbea 	bl	341826c8 <HAL_GetTick>
34185ef4:	f8c7 01bc 	str.w	r0, [r7, #444]	@ 0x1bc

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() == 0U)
34185ef8:	e00d      	b.n	34185f16 <HAL_RCCEx_PeriphCLKConfig+0xaa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
34185efa:	f7fc fbe5 	bl	341826c8 <HAL_GetTick>
34185efe:	4602      	mov	r2, r0
34185f00:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
34185f04:	1ad2      	subs	r2, r2, r3
34185f06:	f241 3388 	movw	r3, #5000	@ 0x1388
34185f0a:	429a      	cmp	r2, r3
34185f0c:	d903      	bls.n	34185f16 <HAL_RCCEx_PeriphCLKConfig+0xaa>
          {
            ret = HAL_TIMEOUT;
34185f0e:	2303      	movs	r3, #3
34185f10:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
            break;
34185f14:	e004      	b.n	34185f20 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        while (LL_RCC_LSE_IsReady() == 0U)
34185f16:	f7fe fcf1 	bl	341848fc <LL_RCC_LSE_IsReady>
34185f1a:	4603      	mov	r3, r0
34185f1c:	2b00      	cmp	r3, #0
34185f1e:	d0ec      	beq.n	34185efa <HAL_RCCEx_PeriphCLKConfig+0x8e>
          }
        }
      }

      if (ret == HAL_OK)
34185f20:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34185f24:	2b00      	cmp	r3, #0
34185f26:	d11b      	bne.n	34185f60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
34185f28:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f2c:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34185f30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
34185f34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34185f38:	d108      	bne.n	34185f4c <HAL_RCCEx_PeriphCLKConfig+0xe0>
34185f3a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f3e:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34185f42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
34185f46:	4618      	mov	r0, r3
34185f48:	f7ff f8d4 	bl	341850f4 <LL_RCC_SetRTC_HSEPrescaler>
34185f4c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f50:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34185f54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
34185f58:	4618      	mov	r0, r3
34185f5a:	f7ff f8a7 	bl	341850ac <LL_RCC_SetRTCClockSource>
34185f5e:	e008      	b.n	34185f72 <HAL_RCCEx_PeriphCLKConfig+0x106>
      }
      else
      {
        /* set overall return value */
        status = ret;
34185f60:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34185f64:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6
34185f68:	e003      	b.n	34185f72 <HAL_RCCEx_PeriphCLKConfig+0x106>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
34185f6a:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34185f6e:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
34185f72:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f76:	e9d3 2300 	ldrd	r2, r3, [r3]
34185f7a:	f002 0804 	and.w	r8, r2, #4
34185f7e:	f04f 0900 	mov.w	r9, #0
34185f82:	ea58 0309 	orrs.w	r3, r8, r9
34185f86:	f000 809b 	beq.w	341860c0 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC5)
34185f8a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f8e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34185f92:	2b04      	cmp	r3, #4
34185f94:	d116      	bne.n	34185fc4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
34185f96:	4b8e      	ldr	r3, [pc, #568]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34185f98:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34185f9c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185fa0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185fa4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185fa8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34185faa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34185fb0:	3b01      	subs	r3, #1
34185fb2:	041b      	lsls	r3, r3, #16
34185fb4:	4313      	orrs	r3, r2
34185fb6:	4a86      	ldr	r2, [pc, #536]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34185fb8:	430b      	orrs	r3, r1
34185fba:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
34185fbe:	f7ff fbb3 	bl	34185728 <LL_RCC_IC5_Enable>
34185fc2:	e076      	b.n	341860b2 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC10)
34185fc4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185fc8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34185fcc:	2b05      	cmp	r3, #5
34185fce:	d116      	bne.n	34185ffe <HAL_RCCEx_PeriphCLKConfig+0x192>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34185fd0:	4b7f      	ldr	r3, [pc, #508]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34185fd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34185fd6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185fda:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185fde:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185fe2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34185fe4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185fea:	3b01      	subs	r3, #1
34185fec:	041b      	lsls	r3, r3, #16
34185fee:	4313      	orrs	r3, r2
34185ff0:	4a77      	ldr	r2, [pc, #476]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34185ff2:	430b      	orrs	r3, r1
34185ff4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34185ff8:	f7ff fc96 	bl	34185928 <LL_RCC_IC10_Enable>
34185ffc:	e059      	b.n	341860b2 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC15)
34185ffe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186002:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34186006:	2b06      	cmp	r3, #6
34186008:	d116      	bne.n	34186038 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3418600a:	4b71      	ldr	r3, [pc, #452]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
3418600c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34186010:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186014:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186018:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418601c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3418601e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186022:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34186024:	3b01      	subs	r3, #1
34186026:	041b      	lsls	r3, r3, #16
34186028:	4313      	orrs	r3, r2
3418602a:	4a69      	ldr	r2, [pc, #420]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
3418602c:	430b      	orrs	r3, r1
3418602e:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34186032:	f7ff fd79 	bl	34185b28 <LL_RCC_IC15_Enable>
34186036:	e03c      	b.n	341860b2 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC19)
34186038:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418603c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34186040:	2b03      	cmp	r3, #3
34186042:	d118      	bne.n	34186076 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));

      /* Set IC19 configuration */
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
34186044:	4b62      	ldr	r3, [pc, #392]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34186046:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
3418604a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418604e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186052:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186056:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
3418605a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418605e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
34186062:	3b01      	subs	r3, #1
34186064:	041b      	lsls	r3, r3, #16
34186066:	4313      	orrs	r3, r2
34186068:	4a59      	ldr	r2, [pc, #356]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
3418606a:	430b      	orrs	r3, r1
3418606c:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                 PeriphClkInit->ICSelection[RCC_IC19].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC19].ClockDivider - 1U) << RCC_IC19CFGR_IC19INT_Pos));

      LL_RCC_IC19_Enable();
34186070:	f7ff fe5a 	bl	34185d28 <LL_RCC_IC19_Enable>
34186074:	e01d      	b.n	341860b2 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC20)
34186076:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418607a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3418607e:	2b07      	cmp	r3, #7
34186080:	d117      	bne.n	341860b2 <HAL_RCCEx_PeriphCLKConfig+0x246>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));

      /* Set IC20 configuration */
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
34186082:	4b53      	ldr	r3, [pc, #332]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34186084:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34186088:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418608c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186090:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186094:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
34186098:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418609c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
341860a0:	3b01      	subs	r3, #1
341860a2:	041b      	lsls	r3, r3, #16
341860a4:	4313      	orrs	r3, r2
341860a6:	4a4a      	ldr	r2, [pc, #296]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
341860a8:	430b      	orrs	r3, r1
341860aa:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
                 PeriphClkInit->ICSelection[RCC_IC20].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC20].ClockDivider - 1U) << RCC_IC20CFGR_IC20INT_Pos));

      LL_RCC_IC20_Enable();
341860ae:	f7ff fe7b 	bl	34185da8 <LL_RCC_IC20_Enable>
    {
      /* No ICx selected as source */
    }

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
341860b2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341860b6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
341860ba:	4618      	mov	r0, r3
341860bc:	f7fe fcd2 	bl	34184a64 <LL_RCC_SetCLKPClockSource>
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
341860c0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341860c4:	e9d3 2300 	ldrd	r2, r3, [r3]
341860c8:	f04f 0a00 	mov.w	sl, #0
341860cc:	f403 0b80 	and.w	fp, r3, #4194304	@ 0x400000
341860d0:	ea5a 030b 	orrs.w	r3, sl, fp
341860d4:	d04b      	beq.n	3418616e <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC3)
341860d6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341860da:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
341860de:	4b3d      	ldr	r3, [pc, #244]	@ (341861d4 <HAL_RCCEx_PeriphCLKConfig+0x368>)
341860e0:	429a      	cmp	r2, r3
341860e2:	d116      	bne.n	34186112 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
341860e4:	4b3a      	ldr	r3, [pc, #232]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
341860e6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
341860ea:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341860ee:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341860f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341860f6:	699a      	ldr	r2, [r3, #24]
341860f8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341860fc:	69db      	ldr	r3, [r3, #28]
341860fe:	3b01      	subs	r3, #1
34186100:	041b      	lsls	r3, r3, #16
34186102:	4313      	orrs	r3, r2
34186104:	4a32      	ldr	r2, [pc, #200]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34186106:	430b      	orrs	r3, r1
34186108:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
3418610c:	f7ff fa8c 	bl	34185628 <LL_RCC_IC3_Enable>
34186110:	e026      	b.n	34186160 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC4)
34186112:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186116:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
3418611a:	4b2f      	ldr	r3, [pc, #188]	@ (341861d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
3418611c:	429a      	cmp	r2, r3
3418611e:	d116      	bne.n	3418614e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34186120:	4b2b      	ldr	r3, [pc, #172]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34186122:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34186126:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418612a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418612e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186132:	6a1a      	ldr	r2, [r3, #32]
34186134:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418613a:	3b01      	subs	r3, #1
3418613c:	041b      	lsls	r3, r3, #16
3418613e:	4313      	orrs	r3, r2
34186140:	4a23      	ldr	r2, [pc, #140]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34186142:	430b      	orrs	r3, r1
34186144:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34186148:	f7ff faae 	bl	341856a8 <LL_RCC_IC4_Enable>
3418614c:	e008      	b.n	34186160 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_CLKP)
3418614e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186152:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
34186156:	4b21      	ldr	r3, [pc, #132]	@ (341861dc <HAL_RCCEx_PeriphCLKConfig+0x370>)
34186158:	429a      	cmp	r2, r3
3418615a:	d101      	bne.n	34186160 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      LL_RCC_CLKP_Enable();
3418615c:	f7ff fe64 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI1 clock source */
    __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
34186160:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186164:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
34186168:	4618      	mov	r0, r3
3418616a:	f7fe fe0b 	bl	34184d84 <LL_RCC_SetXSPIClockSource>
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
3418616e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186172:	e9d3 2300 	ldrd	r2, r3, [r3]
34186176:	2100      	movs	r1, #0
34186178:	f8c7 11a8 	str.w	r1, [r7, #424]	@ 0x1a8
3418617c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
34186180:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
34186184:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	@ 0x1a8
34186188:	4603      	mov	r3, r0
3418618a:	460a      	mov	r2, r1
3418618c:	4313      	orrs	r3, r2
3418618e:	d057      	beq.n	34186240 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC3)
34186190:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186194:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
34186198:	4b11      	ldr	r3, [pc, #68]	@ (341861e0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
3418619a:	429a      	cmp	r2, r3
3418619c:	d122      	bne.n	341861e4 <HAL_RCCEx_PeriphCLKConfig+0x378>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
3418619e:	4b0c      	ldr	r3, [pc, #48]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
341861a0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
341861a4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341861a8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341861ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341861b0:	699a      	ldr	r2, [r3, #24]
341861b2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341861b6:	69db      	ldr	r3, [r3, #28]
341861b8:	3b01      	subs	r3, #1
341861ba:	041b      	lsls	r3, r3, #16
341861bc:	4313      	orrs	r3, r2
341861be:	4a04      	ldr	r2, [pc, #16]	@ (341861d0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
341861c0:	430b      	orrs	r3, r1
341861c2:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
341861c6:	f7ff fa2f 	bl	34185628 <LL_RCC_IC3_Enable>
341861ca:	e032      	b.n	34186232 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
341861cc:	56024800 	.word	0x56024800
341861d0:	56028000 	.word	0x56028000
341861d4:	03020014 	.word	0x03020014
341861d8:	03030014 	.word	0x03030014
341861dc:	03010014 	.word	0x03010014
341861e0:	03020414 	.word	0x03020414
    }
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC4)
341861e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341861e8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
341861ec:	4bc5      	ldr	r3, [pc, #788]	@ (34186504 <HAL_RCCEx_PeriphCLKConfig+0x698>)
341861ee:	429a      	cmp	r2, r3
341861f0:	d116      	bne.n	34186220 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
341861f2:	4bc5      	ldr	r3, [pc, #788]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341861f4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341861f8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341861fc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186200:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186204:	6a1a      	ldr	r2, [r3, #32]
34186206:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418620a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418620c:	3b01      	subs	r3, #1
3418620e:	041b      	lsls	r3, r3, #16
34186210:	4313      	orrs	r3, r2
34186212:	4abd      	ldr	r2, [pc, #756]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34186214:	430b      	orrs	r3, r1
34186216:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3418621a:	f7ff fa45 	bl	341856a8 <LL_RCC_IC4_Enable>
3418621e:	e008      	b.n	34186232 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
    }
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_CLKP)
34186220:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186224:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
34186228:	4bb8      	ldr	r3, [pc, #736]	@ (3418650c <HAL_RCCEx_PeriphCLKConfig+0x6a0>)
3418622a:	429a      	cmp	r2, r3
3418622c:	d101      	bne.n	34186232 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
    {
      LL_RCC_CLKP_Enable();
3418622e:	f7ff fdfb 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI2 clock source */
    __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
34186232:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186236:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
3418623a:	4618      	mov	r0, r3
3418623c:	f7fe fda2 	bl	34184d84 <LL_RCC_SetXSPIClockSource>
  }

  /*-------------------------- XSPI3 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI3) == RCC_PERIPHCLK_XSPI3)
34186240:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186244:	e9d3 2300 	ldrd	r2, r3, [r3]
34186248:	2100      	movs	r1, #0
3418624a:	f8c7 11a0 	str.w	r1, [r7, #416]	@ 0x1a0
3418624e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
34186252:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
34186256:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	@ 0x1a0
3418625a:	4603      	mov	r3, r0
3418625c:	460a      	mov	r2, r1
3418625e:	4313      	orrs	r3, r2
34186260:	d04b      	beq.n	341862fa <HAL_RCCEx_PeriphCLKConfig+0x48e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI3CLKSOURCE(PeriphClkInit->Xspi3ClockSelection));

    if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC3)
34186262:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186266:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
3418626a:	4ba9      	ldr	r3, [pc, #676]	@ (34186510 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
3418626c:	429a      	cmp	r2, r3
3418626e:	d116      	bne.n	3418629e <HAL_RCCEx_PeriphCLKConfig+0x432>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34186270:	4ba5      	ldr	r3, [pc, #660]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34186272:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34186276:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418627a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418627e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186282:	699a      	ldr	r2, [r3, #24]
34186284:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186288:	69db      	ldr	r3, [r3, #28]
3418628a:	3b01      	subs	r3, #1
3418628c:	041b      	lsls	r3, r3, #16
3418628e:	4313      	orrs	r3, r2
34186290:	4a9d      	ldr	r2, [pc, #628]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34186292:	430b      	orrs	r3, r1
34186294:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
34186298:	f7ff f9c6 	bl	34185628 <LL_RCC_IC3_Enable>
3418629c:	e026      	b.n	341862ec <HAL_RCCEx_PeriphCLKConfig+0x480>
    }
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC4)
3418629e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862a2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
341862a6:	4b9b      	ldr	r3, [pc, #620]	@ (34186514 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
341862a8:	429a      	cmp	r2, r3
341862aa:	d116      	bne.n	341862da <HAL_RCCEx_PeriphCLKConfig+0x46e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
341862ac:	4b96      	ldr	r3, [pc, #600]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341862ae:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341862b2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341862b6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341862ba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862be:	6a1a      	ldr	r2, [r3, #32]
341862c0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341862c6:	3b01      	subs	r3, #1
341862c8:	041b      	lsls	r3, r3, #16
341862ca:	4313      	orrs	r3, r2
341862cc:	4a8e      	ldr	r2, [pc, #568]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341862ce:	430b      	orrs	r3, r1
341862d0:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
341862d4:	f7ff f9e8 	bl	341856a8 <LL_RCC_IC4_Enable>
341862d8:	e008      	b.n	341862ec <HAL_RCCEx_PeriphCLKConfig+0x480>
    }
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_CLKP)
341862da:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862de:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
341862e2:	4b8d      	ldr	r3, [pc, #564]	@ (34186518 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
341862e4:	429a      	cmp	r2, r3
341862e6:	d101      	bne.n	341862ec <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      LL_RCC_CLKP_Enable();
341862e8:	f7ff fd9e 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI3 clock source */
    __HAL_RCC_XSPI3_CONFIG(PeriphClkInit->Xspi3ClockSelection);
341862ec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
341862f4:	4618      	mov	r0, r3
341862f6:	f7fe fd45 	bl	34184d84 <LL_RCC_SetXSPIClockSource>
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
341862fa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862fe:	e9d3 2300 	ldrd	r2, r3, [r3]
34186302:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
34186306:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
3418630a:	2300      	movs	r3, #0
3418630c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
34186310:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	@ 0x198
34186314:	4603      	mov	r3, r0
34186316:	460a      	mov	r2, r1
34186318:	4313      	orrs	r3, r2
3418631a:	d048      	beq.n	341863ae <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC3)
3418631c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186320:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34186324:	2b20      	cmp	r3, #32
34186326:	d116      	bne.n	34186356 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34186328:	4b77      	ldr	r3, [pc, #476]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418632a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3418632e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186332:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186336:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418633a:	699a      	ldr	r2, [r3, #24]
3418633c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186340:	69db      	ldr	r3, [r3, #28]
34186342:	3b01      	subs	r3, #1
34186344:	041b      	lsls	r3, r3, #16
34186346:	4313      	orrs	r3, r2
34186348:	4a6f      	ldr	r2, [pc, #444]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418634a:	430b      	orrs	r3, r1
3418634c:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
34186350:	f7ff f96a 	bl	34185628 <LL_RCC_IC3_Enable>
34186354:	e024      	b.n	341863a0 <HAL_RCCEx_PeriphCLKConfig+0x534>
    }
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC4)
34186356:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418635a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3418635e:	2b30      	cmp	r3, #48	@ 0x30
34186360:	d116      	bne.n	34186390 <HAL_RCCEx_PeriphCLKConfig+0x524>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34186362:	4b69      	ldr	r3, [pc, #420]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34186364:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34186368:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418636c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186370:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186374:	6a1a      	ldr	r2, [r3, #32]
34186376:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418637a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418637c:	3b01      	subs	r3, #1
3418637e:	041b      	lsls	r3, r3, #16
34186380:	4313      	orrs	r3, r2
34186382:	4a61      	ldr	r2, [pc, #388]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34186384:	430b      	orrs	r3, r1
34186386:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
3418638a:	f7ff f98d 	bl	341856a8 <LL_RCC_IC4_Enable>
3418638e:	e007      	b.n	341863a0 <HAL_RCCEx_PeriphCLKConfig+0x534>
    }
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_CLKP)
34186390:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186394:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34186398:	2b10      	cmp	r3, #16
3418639a:	d101      	bne.n	341863a0 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      LL_RCC_CLKP_Enable();
3418639c:	f7ff fd44 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of FMC kernel clock*/
    __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
341863a0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863a4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
341863a8:	4618      	mov	r0, r3
341863aa:	f7fe fc03 	bl	34184bb4 <LL_RCC_SetFMCClockSource>
  }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
341863ae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863b2:	e9d3 2300 	ldrd	r2, r3, [r3]
341863b6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
341863ba:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
341863be:	2300      	movs	r3, #0
341863c0:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
341863c4:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	@ 0x190
341863c8:	4603      	mov	r3, r0
341863ca:	460a      	mov	r2, r1
341863cc:	4313      	orrs	r3, r2
341863ce:	d04b      	beq.n	34186468 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC4)
341863d0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863d4:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
341863d8:	4b50      	ldr	r3, [pc, #320]	@ (3418651c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
341863da:	429a      	cmp	r2, r3
341863dc:	d116      	bne.n	3418640c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
341863de:	4b4a      	ldr	r3, [pc, #296]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341863e0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341863e4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341863e8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341863ec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863f0:	6a1a      	ldr	r2, [r3, #32]
341863f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341863f8:	3b01      	subs	r3, #1
341863fa:	041b      	lsls	r3, r3, #16
341863fc:	4313      	orrs	r3, r2
341863fe:	4a42      	ldr	r2, [pc, #264]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34186400:	430b      	orrs	r3, r1
34186402:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34186406:	f7ff f94f 	bl	341856a8 <LL_RCC_IC4_Enable>
3418640a:	e026      	b.n	3418645a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC5)
3418640c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186410:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
34186414:	4b42      	ldr	r3, [pc, #264]	@ (34186520 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
34186416:	429a      	cmp	r2, r3
34186418:	d116      	bne.n	34186448 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
3418641a:	4b3b      	ldr	r3, [pc, #236]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418641c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34186420:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186424:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186428:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418642c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3418642e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34186434:	3b01      	subs	r3, #1
34186436:	041b      	lsls	r3, r3, #16
34186438:	4313      	orrs	r3, r2
3418643a:	4a33      	ldr	r2, [pc, #204]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418643c:	430b      	orrs	r3, r1
3418643e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
34186442:	f7ff f971 	bl	34185728 <LL_RCC_IC5_Enable>
34186446:	e008      	b.n	3418645a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_CLKP)
34186448:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418644c:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
34186450:	4b34      	ldr	r3, [pc, #208]	@ (34186524 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
34186452:	429a      	cmp	r2, r3
34186454:	d101      	bne.n	3418645a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    {
      LL_RCC_CLKP_Enable();
34186456:	f7ff fce7 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SDMMC1 clock*/
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
3418645a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418645e:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
34186462:	4618      	mov	r0, r3
34186464:	f7fe fc57 	bl	34184d16 <LL_RCC_SetSDMMCClockSource>
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
34186468:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418646c:	e9d3 2300 	ldrd	r2, r3, [r3]
34186470:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
34186474:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
34186478:	2300      	movs	r3, #0
3418647a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
3418647e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
34186482:	4603      	mov	r3, r0
34186484:	460a      	mov	r2, r1
34186486:	4313      	orrs	r3, r2
34186488:	d062      	beq.n	34186550 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC4)
3418648a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418648e:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
34186492:	4b25      	ldr	r3, [pc, #148]	@ (34186528 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
34186494:	429a      	cmp	r2, r3
34186496:	d116      	bne.n	341864c6 <HAL_RCCEx_PeriphCLKConfig+0x65a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34186498:	4b1b      	ldr	r3, [pc, #108]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418649a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3418649e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341864a2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341864a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864aa:	6a1a      	ldr	r2, [r3, #32]
341864ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341864b2:	3b01      	subs	r3, #1
341864b4:	041b      	lsls	r3, r3, #16
341864b6:	4313      	orrs	r3, r2
341864b8:	4a13      	ldr	r2, [pc, #76]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341864ba:	430b      	orrs	r3, r1
341864bc:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
341864c0:	f7ff f8f2 	bl	341856a8 <LL_RCC_IC4_Enable>
341864c4:	e03d      	b.n	34186542 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    }
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC5)
341864c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864ca:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
341864ce:	4b17      	ldr	r3, [pc, #92]	@ (3418652c <HAL_RCCEx_PeriphCLKConfig+0x6c0>)
341864d0:	429a      	cmp	r2, r3
341864d2:	d12d      	bne.n	34186530 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
341864d4:	4b0c      	ldr	r3, [pc, #48]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341864d6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
341864da:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341864de:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341864e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
341864e8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
341864ee:	3b01      	subs	r3, #1
341864f0:	041b      	lsls	r3, r3, #16
341864f2:	4313      	orrs	r3, r2
341864f4:	4a04      	ldr	r2, [pc, #16]	@ (34186508 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
341864f6:	430b      	orrs	r3, r1
341864f8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
341864fc:	f7ff f914 	bl	34185728 <LL_RCC_IC5_Enable>
34186500:	e01f      	b.n	34186542 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
34186502:	bf00      	nop
34186504:	03030414 	.word	0x03030414
34186508:	56028000 	.word	0x56028000
3418650c:	03010414 	.word	0x03010414
34186510:	03020814 	.word	0x03020814
34186514:	03030814 	.word	0x03030814
34186518:	03010814 	.word	0x03010814
3418651c:	0302001c 	.word	0x0302001c
34186520:	0303001c 	.word	0x0303001c
34186524:	0301001c 	.word	0x0301001c
34186528:	0302041c 	.word	0x0302041c
3418652c:	0303041c 	.word	0x0303041c
    }
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_CLKP)
34186530:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186534:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
34186538:	4bb3      	ldr	r3, [pc, #716]	@ (34186808 <HAL_RCCEx_PeriphCLKConfig+0x99c>)
3418653a:	429a      	cmp	r2, r3
3418653c:	d101      	bne.n	34186542 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      LL_RCC_CLKP_Enable();
3418653e:	f7ff fc73 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SDMMC2 clock*/
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
34186542:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186546:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
3418654a:	4618      	mov	r0, r3
3418654c:	f7fe fbe3 	bl	34184d16 <LL_RCC_SetSDMMCClockSource>
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
34186550:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186554:	e9d3 2300 	ldrd	r2, r3, [r3]
34186558:	f002 0301 	and.w	r3, r2, #1
3418655c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
34186560:	2300      	movs	r3, #0
34186562:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
34186566:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	@ 0x180
3418656a:	4603      	mov	r3, r0
3418656c:	460a      	mov	r2, r1
3418656e:	4313      	orrs	r3, r2
34186570:	d057      	beq.n	34186622 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    assert_param(IS_RCC_ADCDIVIDER(PeriphClkInit->AdcDivider));

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC7)
34186572:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186576:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3418657a:	2b20      	cmp	r3, #32
3418657c:	d116      	bne.n	341865ac <HAL_RCCEx_PeriphCLKConfig+0x740>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3418657e:	4ba3      	ldr	r3, [pc, #652]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34186580:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34186584:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186588:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418658c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186590:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34186592:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34186598:	3b01      	subs	r3, #1
3418659a:	041b      	lsls	r3, r3, #16
3418659c:	4313      	orrs	r3, r2
3418659e:	4a9b      	ldr	r2, [pc, #620]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341865a0:	430b      	orrs	r3, r1
341865a2:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
341865a6:	f7ff f8ff 	bl	341857a8 <LL_RCC_IC7_Enable>
341865aa:	e024      	b.n	341865f6 <HAL_RCCEx_PeriphCLKConfig+0x78a>
    }
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC8)
341865ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341865b0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
341865b4:	2b30      	cmp	r3, #48	@ 0x30
341865b6:	d116      	bne.n	341865e6 <HAL_RCCEx_PeriphCLKConfig+0x77a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
341865b8:	4b94      	ldr	r3, [pc, #592]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341865ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341865be:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341865c2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341865c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341865ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
341865cc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341865d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341865d2:	3b01      	subs	r3, #1
341865d4:	041b      	lsls	r3, r3, #16
341865d6:	4313      	orrs	r3, r2
341865d8:	4a8c      	ldr	r2, [pc, #560]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341865da:	430b      	orrs	r3, r1
341865dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
341865e0:	f7ff f922 	bl	34185828 <LL_RCC_IC8_Enable>
341865e4:	e007      	b.n	341865f6 <HAL_RCCEx_PeriphCLKConfig+0x78a>
    }
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_CLKP)
341865e6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341865ea:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
341865ee:	2b10      	cmp	r3, #16
341865f0:	d101      	bne.n	341865f6 <HAL_RCCEx_PeriphCLKConfig+0x78a>
    {
      LL_RCC_CLKP_Enable();
341865f2:	f7ff fc19 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ADC clock source and divider */
    MODIFY_REG(RCC->CCIPR1, (RCC_CCIPR1_ADCPRE | RCC_CCIPR1_ADC12SEL), \
341865f6:	4b85      	ldr	r3, [pc, #532]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341865f8:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
341865fc:	f423 417f 	bic.w	r1, r3, #65280	@ 0xff00
34186600:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
34186604:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186608:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
3418660c:	3b01      	subs	r3, #1
3418660e:	021a      	lsls	r2, r3, #8
34186610:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186614:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
34186618:	4313      	orrs	r3, r2
3418661a:	4a7c      	ldr	r2, [pc, #496]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418661c:	430b      	orrs	r3, r1
3418661e:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
               (((PeriphClkInit->AdcDivider - 1U) << RCC_CCIPR1_ADCPRE_Pos) | (PeriphClkInit->AdcClockSelection)));
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
34186622:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186626:	e9d3 2300 	ldrd	r2, r3, [r3]
3418662a:	f002 0302 	and.w	r3, r2, #2
3418662e:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
34186632:	2300      	movs	r3, #0
34186634:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
34186638:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
3418663c:	4603      	mov	r3, r0
3418663e:	460a      	mov	r2, r1
34186640:	4313      	orrs	r3, r2
34186642:	d048      	beq.n	341866d6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC7)
34186644:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186648:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3418664c:	2b02      	cmp	r3, #2
3418664e:	d116      	bne.n	3418667e <HAL_RCCEx_PeriphCLKConfig+0x812>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34186650:	4b6e      	ldr	r3, [pc, #440]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34186652:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34186656:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418665a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418665e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186662:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34186664:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3418666a:	3b01      	subs	r3, #1
3418666c:	041b      	lsls	r3, r3, #16
3418666e:	4313      	orrs	r3, r2
34186670:	4a66      	ldr	r2, [pc, #408]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34186672:	430b      	orrs	r3, r1
34186674:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34186678:	f7ff f896 	bl	341857a8 <LL_RCC_IC7_Enable>
3418667c:	e024      	b.n	341866c8 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    }
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC8)
3418667e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186682:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34186686:	2b03      	cmp	r3, #3
34186688:	d116      	bne.n	341866b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3418668a:	4b60      	ldr	r3, [pc, #384]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418668c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34186690:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186694:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186698:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418669c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3418669e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341866a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341866a4:	3b01      	subs	r3, #1
341866a6:	041b      	lsls	r3, r3, #16
341866a8:	4313      	orrs	r3, r2
341866aa:	4a58      	ldr	r2, [pc, #352]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341866ac:	430b      	orrs	r3, r1
341866ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
341866b2:	f7ff f8b9 	bl	34185828 <LL_RCC_IC8_Enable>
341866b6:	e007      	b.n	341866c8 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    }
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_CLKP)
341866b8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341866bc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
341866c0:	2b01      	cmp	r3, #1
341866c2:	d101      	bne.n	341866c8 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      LL_RCC_CLKP_Enable();
341866c4:	f7ff fbb0 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of ADF1 clock*/
    __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
341866c8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341866cc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
341866d0:	4618      	mov	r0, r3
341866d2:	f7fe f9b1 	bl	34184a38 <LL_RCC_SetADFClockSource>
  }

  /*------------------------------------ CSI configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CSI) == RCC_PERIPHCLK_CSI)
341866d6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341866da:	e9d3 2300 	ldrd	r2, r3, [r3]
341866de:	f002 0308 	and.w	r3, r2, #8
341866e2:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
341866e6:	2300      	movs	r3, #0
341866e8:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
341866ec:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
341866f0:	4603      	mov	r3, r0
341866f2:	460a      	mov	r2, r1
341866f4:	4313      	orrs	r3, r2
341866f6:	d017      	beq.n	34186728 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
    /* Check the parameters */
    assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC18].ClockSelection));
    assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC18].ClockDivider));

    /* Set IC18 configuration */
    MODIFY_REG(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL | RCC_IC18CFGR_IC18INT,
341866f8:	4b44      	ldr	r3, [pc, #272]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341866fa:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
341866fe:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186702:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186706:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418670a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
3418670e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186712:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34186716:	3b01      	subs	r3, #1
34186718:	041b      	lsls	r3, r3, #16
3418671a:	4313      	orrs	r3, r2
3418671c:	4a3b      	ldr	r2, [pc, #236]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418671e:	430b      	orrs	r3, r1
34186720:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
               PeriphClkInit->ICSelection[RCC_IC18].ClockSelection | \
               ((PeriphClkInit->ICSelection[RCC_IC18].ClockDivider - 1U) << RCC_IC18CFGR_IC18INT_Pos));

    LL_RCC_IC18_Enable();
34186724:	f7ff fac0 	bl	34185ca8 <LL_RCC_IC18_Enable>
  }

  /*---------------------- DCMIPP configuration ------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_DCMIPP) == RCC_PERIPHCLK_DCMIPP)
34186728:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418672c:	e9d3 2300 	ldrd	r2, r3, [r3]
34186730:	f002 0310 	and.w	r3, r2, #16
34186734:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
34186738:	2300      	movs	r3, #0
3418673a:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
3418673e:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	@ 0x168
34186742:	4603      	mov	r3, r0
34186744:	460a      	mov	r2, r1
34186746:	4313      	orrs	r3, r2
34186748:	d02f      	beq.n	341867aa <HAL_RCCEx_PeriphCLKConfig+0x93e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DCMIPPCLKSOURCE(PeriphClkInit->DcmippClockSelection));

    if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_IC17)
3418674a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418674e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34186752:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34186756:	d118      	bne.n	3418678a <HAL_RCCEx_PeriphCLKConfig+0x91e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC17].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC17].ClockDivider));

      /* Set IC17 configuration */
      MODIFY_REG(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL | RCC_IC17CFGR_IC17INT,
34186758:	4b2c      	ldr	r3, [pc, #176]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418675a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
3418675e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186762:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186766:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418676a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
3418676e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186772:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
34186776:	3b01      	subs	r3, #1
34186778:	041b      	lsls	r3, r3, #16
3418677a:	4313      	orrs	r3, r2
3418677c:	4a23      	ldr	r2, [pc, #140]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418677e:	430b      	orrs	r3, r1
34186780:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
                 PeriphClkInit->ICSelection[RCC_IC17].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC17].ClockDivider - 1U) << RCC_IC17CFGR_IC17INT_Pos));

      LL_RCC_IC17_Enable();
34186784:	f7ff fa50 	bl	34185c28 <LL_RCC_IC17_Enable>
34186788:	e008      	b.n	3418679c <HAL_RCCEx_PeriphCLKConfig+0x930>
    }
    else if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_CLKP)
3418678a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418678e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34186792:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34186796:	d101      	bne.n	3418679c <HAL_RCCEx_PeriphCLKConfig+0x930>
    {
      LL_RCC_CLKP_Enable();
34186798:	f7ff fb46 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the CEC clock source */
    __HAL_RCC_DCMIPP_CONFIG(PeriphClkInit->DcmippClockSelection);
3418679c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341867a0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
341867a4:	4618      	mov	r0, r3
341867a6:	f7fe f973 	bl	34184a90 <LL_RCC_SetDCMIPPClockSource>
  }

  /*---------------------- ETH1 configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1) == RCC_PERIPHCLK_ETH1)
341867aa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341867ae:	e9d3 2300 	ldrd	r2, r3, [r3]
341867b2:	f002 0320 	and.w	r3, r2, #32
341867b6:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
341867ba:	2300      	movs	r3, #0
341867bc:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
341867c0:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	@ 0x160
341867c4:	4603      	mov	r3, r0
341867c6:	460a      	mov	r2, r1
341867c8:	4313      	orrs	r3, r2
341867ca:	d031      	beq.n	34186830 <HAL_RCCEx_PeriphCLKConfig+0x9c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1CLKSOURCE(PeriphClkInit->Eth1ClockSelection));

    if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_IC12)
341867cc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341867d0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
341867d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
341867d8:	d11a      	bne.n	34186810 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC12].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC12].ClockDivider));

      /* Set IC12 configuration */
      MODIFY_REG(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL | RCC_IC12CFGR_IC12INT,
341867da:	4b0c      	ldr	r3, [pc, #48]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341867dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
341867e0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341867e4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341867e8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341867ec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
341867ee:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341867f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
341867f4:	3b01      	subs	r3, #1
341867f6:	041b      	lsls	r3, r3, #16
341867f8:	4313      	orrs	r3, r2
341867fa:	4a04      	ldr	r2, [pc, #16]	@ (3418680c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341867fc:	430b      	orrs	r3, r1
341867fe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
                 PeriphClkInit->ICSelection[RCC_IC12].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC12].ClockDivider - 1U) << RCC_IC12CFGR_IC12INT_Pos));

      LL_RCC_IC12_Enable();
34186802:	f7ff f8d1 	bl	341859a8 <LL_RCC_IC12_Enable>
34186806:	e00c      	b.n	34186822 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
34186808:	0301041c 	.word	0x0301041c
3418680c:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_CLKP)
34186810:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186814:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34186818:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3418681c:	d101      	bne.n	34186822 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      LL_RCC_CLKP_Enable();
3418681e:	f7ff fb03 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ETH1 clock source */
    __HAL_RCC_ETH1_CONFIG(PeriphClkInit->Eth1ClockSelection);
34186822:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186826:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3418682a:	4618      	mov	r0, r3
3418682c:	f7fe f946 	bl	34184abc <LL_RCC_SetETHClockSource>
  }

  /*---------------------- ETH1PHY configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
34186830:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186834:	e9d3 2300 	ldrd	r2, r3, [r3]
34186838:	f002 0340 	and.w	r3, r2, #64	@ 0x40
3418683c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
34186840:	2300      	movs	r3, #0
34186842:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
34186846:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
3418684a:	4603      	mov	r3, r0
3418684c:	460a      	mov	r2, r1
3418684e:	4313      	orrs	r3, r2
34186850:	d006      	beq.n	34186860 <HAL_RCCEx_PeriphCLKConfig+0x9f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYIF(PeriphClkInit->Eth1PhyInterfaceSelection));

    /* Configure the source of ETH1 PHY interface */
    __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyInterfaceSelection);
34186852:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186856:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
3418685a:	4618      	mov	r0, r3
3418685c:	f7fe f944 	bl	34184ae8 <LL_RCC_SetETHPHYInterface>
  }

  /*---------------------- ETH1 RX configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1RX) == RCC_PERIPHCLK_ETH1RX)
34186860:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186864:	e9d3 2300 	ldrd	r2, r3, [r3]
34186868:	f002 0380 	and.w	r3, r2, #128	@ 0x80
3418686c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
34186870:	2300      	movs	r3, #0
34186872:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
34186876:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	@ 0x150
3418687a:	4603      	mov	r3, r0
3418687c:	460a      	mov	r2, r1
3418687e:	4313      	orrs	r3, r2
34186880:	d006      	beq.n	34186890 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1RXCLKSOURCE(PeriphClkInit->Eth1RxClockSelection));

    /* Configure the ETH1 RX clock source */
    __HAL_RCC_ETH1RX_CONFIG(PeriphClkInit->Eth1RxClockSelection);
34186882:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186886:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3418688a:	4618      	mov	r0, r3
3418688c:	f7fe f950 	bl	34184b30 <LL_RCC_SetETHREFRXClockSource>
  }

  /*---------------------- ETH1 TX configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1TX) == RCC_PERIPHCLK_ETH1TX)
34186890:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186894:	e9d3 2300 	ldrd	r2, r3, [r3]
34186898:	f402 7380 	and.w	r3, r2, #256	@ 0x100
3418689c:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
341868a0:	2300      	movs	r3, #0
341868a2:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
341868a6:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
341868aa:	4603      	mov	r3, r0
341868ac:	460a      	mov	r2, r1
341868ae:	4313      	orrs	r3, r2
341868b0:	d006      	beq.n	341868c0 <HAL_RCCEx_PeriphCLKConfig+0xa54>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1TXCLKSOURCE(PeriphClkInit->Eth1TxClockSelection));

    /* Configure the ETH1 TX clock source */
    __HAL_RCC_ETH1TX_CONFIG(PeriphClkInit->Eth1TxClockSelection);
341868b2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341868b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
341868ba:	4618      	mov	r0, r3
341868bc:	f7fe f94e 	bl	34184b5c <LL_RCC_SetETHREFTXClockSource>
  }

  /*---------------------- ETH1 PTP configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PTP) == RCC_PERIPHCLK_ETH1PTP)
341868c0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341868c4:	e9d3 2300 	ldrd	r2, r3, [r3]
341868c8:	f402 7300 	and.w	r3, r2, #512	@ 0x200
341868cc:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
341868d0:	2300      	movs	r3, #0
341868d2:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
341868d6:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
341868da:	4603      	mov	r3, r0
341868dc:	460a      	mov	r2, r1
341868de:	4313      	orrs	r3, r2
341868e0:	d038      	beq.n	34186954 <HAL_RCCEx_PeriphCLKConfig+0xae8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PTPCLKSOURCE(PeriphClkInit->Eth1PtpClockSelection));
    assert_param(IS_RCC_ETH1PTPDIVIDER(PeriphClkInit->Eth1PtpDivider));

    if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_IC13)
341868e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341868e6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
341868ea:	2b02      	cmp	r3, #2
341868ec:	d116      	bne.n	3418691c <HAL_RCCEx_PeriphCLKConfig+0xab0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC13].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC13].ClockDivider));

      /* Set IC13 configuration */
      MODIFY_REG(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL | RCC_IC13CFGR_IC13INT,
341868ee:	4bbc      	ldr	r3, [pc, #752]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341868f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
341868f4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341868f8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341868fc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186900:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
34186902:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186906:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
34186908:	3b01      	subs	r3, #1
3418690a:	041b      	lsls	r3, r3, #16
3418690c:	4313      	orrs	r3, r2
3418690e:	4ab4      	ldr	r2, [pc, #720]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34186910:	430b      	orrs	r3, r1
34186912:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
                 PeriphClkInit->ICSelection[RCC_IC13].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC13].ClockDivider - 1U) << RCC_IC13CFGR_IC13INT_Pos));

      LL_RCC_IC13_Enable();
34186916:	f7ff f887 	bl	34185a28 <LL_RCC_IC13_Enable>
3418691a:	e007      	b.n	3418692c <HAL_RCCEx_PeriphCLKConfig+0xac0>
    }
    else if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_CLKP)
3418691c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186920:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34186924:	2b01      	cmp	r3, #1
34186926:	d101      	bne.n	3418692c <HAL_RCCEx_PeriphCLKConfig+0xac0>
    {
      LL_RCC_CLKP_Enable();
34186928:	f7ff fa7e 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ETH1 PTP clock source and divider */
    MODIFY_REG(RCC->CCIPR2, (RCC_CCIPR2_ETH1PTPDIV | RCC_CCIPR2_ETH1PTPSEL), \
3418692c:	4bac      	ldr	r3, [pc, #688]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418692e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34186932:	f023 01f3 	bic.w	r1, r3, #243	@ 0xf3
34186936:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418693a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3418693e:	3b01      	subs	r3, #1
34186940:	011a      	lsls	r2, r3, #4
34186942:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186946:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3418694a:	4313      	orrs	r3, r2
3418694c:	4aa4      	ldr	r2, [pc, #656]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418694e:	430b      	orrs	r3, r1
34186950:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
               (((PeriphClkInit->Eth1PtpDivider - 1U) << RCC_CCIPR2_ETH1PTPDIV_Pos) | PeriphClkInit->Eth1PtpClockSelection));
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
34186954:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186958:	e9d3 2300 	ldrd	r2, r3, [r3]
3418695c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
34186960:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
34186964:	2300      	movs	r3, #0
34186966:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
3418696a:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
3418696e:	4603      	mov	r3, r0
34186970:	460a      	mov	r2, r1
34186972:	4313      	orrs	r3, r2
34186974:	d02d      	beq.n	341869d2 <HAL_RCCEx_PeriphCLKConfig+0xb66>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_IC19)
34186976:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418697a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418697e:	2b02      	cmp	r3, #2
34186980:	d118      	bne.n	341869b4 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));

      /* Set IC19 configuration */
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
34186982:	4b97      	ldr	r3, [pc, #604]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34186984:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34186988:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418698c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186990:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186994:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
34186998:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418699c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
341869a0:	3b01      	subs	r3, #1
341869a2:	041b      	lsls	r3, r3, #16
341869a4:	4313      	orrs	r3, r2
341869a6:	4a8e      	ldr	r2, [pc, #568]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341869a8:	430b      	orrs	r3, r1
341869aa:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                 PeriphClkInit->ICSelection[RCC_IC19].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC19].ClockDivider - 1U) << RCC_IC19CFGR_IC19INT_Pos));

      LL_RCC_IC19_Enable();
341869ae:	f7ff f9bb 	bl	34185d28 <LL_RCC_IC19_Enable>
341869b2:	e007      	b.n	341869c4 <HAL_RCCEx_PeriphCLKConfig+0xb58>
    }
    else if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_CLKP)
341869b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341869b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341869bc:	2b01      	cmp	r3, #1
341869be:	d101      	bne.n	341869c4 <HAL_RCCEx_PeriphCLKConfig+0xb58>
    {
      LL_RCC_CLKP_Enable();
341869c0:	f7ff fa32 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of FDCAN clock*/
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
341869c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341869c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341869cc:	4618      	mov	r0, r3
341869ce:	f7fe f8db 	bl	34184b88 <LL_RCC_SetFDCANClockSource>
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
341869d2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341869d6:	e9d3 2300 	ldrd	r2, r3, [r3]
341869da:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
341869de:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
341869e2:	2300      	movs	r3, #0
341869e4:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
341869e8:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
341869ec:	4603      	mov	r3, r0
341869ee:	460a      	mov	r2, r1
341869f0:	4313      	orrs	r3, r2
341869f2:	d04b      	beq.n	34186a8c <HAL_RCCEx_PeriphCLKConfig+0xc20>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC10)
341869f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341869f8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
341869fc:	4b79      	ldr	r3, [pc, #484]	@ (34186be4 <HAL_RCCEx_PeriphCLKConfig+0xd78>)
341869fe:	429a      	cmp	r2, r3
34186a00:	d116      	bne.n	34186a30 <HAL_RCCEx_PeriphCLKConfig+0xbc4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34186a02:	4b77      	ldr	r3, [pc, #476]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34186a04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34186a08:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186a0c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186a10:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34186a16:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34186a1c:	3b01      	subs	r3, #1
34186a1e:	041b      	lsls	r3, r3, #16
34186a20:	4313      	orrs	r3, r2
34186a22:	4a6f      	ldr	r2, [pc, #444]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34186a24:	430b      	orrs	r3, r1
34186a26:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34186a2a:	f7fe ff7d 	bl	34185928 <LL_RCC_IC10_Enable>
34186a2e:	e026      	b.n	34186a7e <HAL_RCCEx_PeriphCLKConfig+0xc12>
    }
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC15)
34186a30:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a34:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
34186a38:	4b6b      	ldr	r3, [pc, #428]	@ (34186be8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
34186a3a:	429a      	cmp	r2, r3
34186a3c:	d116      	bne.n	34186a6c <HAL_RCCEx_PeriphCLKConfig+0xc00>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34186a3e:	4b68      	ldr	r3, [pc, #416]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34186a40:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34186a44:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186a48:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186a4c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a50:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34186a52:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34186a58:	3b01      	subs	r3, #1
34186a5a:	041b      	lsls	r3, r3, #16
34186a5c:	4313      	orrs	r3, r2
34186a5e:	4a60      	ldr	r2, [pc, #384]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34186a60:	430b      	orrs	r3, r1
34186a62:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34186a66:	f7ff f85f 	bl	34185b28 <LL_RCC_IC15_Enable>
34186a6a:	e008      	b.n	34186a7e <HAL_RCCEx_PeriphCLKConfig+0xc12>
    }
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_CLKP)
34186a6c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a70:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
34186a74:	4b5d      	ldr	r3, [pc, #372]	@ (34186bec <HAL_RCCEx_PeriphCLKConfig+0xd80>)
34186a76:	429a      	cmp	r2, r3
34186a78:	d101      	bne.n	34186a7e <HAL_RCCEx_PeriphCLKConfig+0xc12>
    {
      LL_RCC_CLKP_Enable();
34186a7a:	f7ff f9d5 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C1 clock*/
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
34186a7e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34186a86:	4618      	mov	r0, r3
34186a88:	f7fe f8aa 	bl	34184be0 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C2 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
34186a8c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a90:	e9d3 2300 	ldrd	r2, r3, [r3]
34186a94:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
34186a98:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
34186a9c:	2300      	movs	r3, #0
34186a9e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
34186aa2:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
34186aa6:	4603      	mov	r3, r0
34186aa8:	460a      	mov	r2, r1
34186aaa:	4313      	orrs	r3, r2
34186aac:	d04b      	beq.n	34186b46 <HAL_RCCEx_PeriphCLKConfig+0xcda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC10)
34186aae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ab2:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
34186ab6:	4b4e      	ldr	r3, [pc, #312]	@ (34186bf0 <HAL_RCCEx_PeriphCLKConfig+0xd84>)
34186ab8:	429a      	cmp	r2, r3
34186aba:	d116      	bne.n	34186aea <HAL_RCCEx_PeriphCLKConfig+0xc7e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34186abc:	4b48      	ldr	r3, [pc, #288]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34186abe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34186ac2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186ac6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186aca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ace:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34186ad0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34186ad6:	3b01      	subs	r3, #1
34186ad8:	041b      	lsls	r3, r3, #16
34186ada:	4313      	orrs	r3, r2
34186adc:	4a40      	ldr	r2, [pc, #256]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34186ade:	430b      	orrs	r3, r1
34186ae0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34186ae4:	f7fe ff20 	bl	34185928 <LL_RCC_IC10_Enable>
34186ae8:	e026      	b.n	34186b38 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    }
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC15)
34186aea:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186aee:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
34186af2:	4b40      	ldr	r3, [pc, #256]	@ (34186bf4 <HAL_RCCEx_PeriphCLKConfig+0xd88>)
34186af4:	429a      	cmp	r2, r3
34186af6:	d116      	bne.n	34186b26 <HAL_RCCEx_PeriphCLKConfig+0xcba>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34186af8:	4b39      	ldr	r3, [pc, #228]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34186afa:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34186afe:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186b02:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186b06:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b0a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34186b0c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34186b12:	3b01      	subs	r3, #1
34186b14:	041b      	lsls	r3, r3, #16
34186b16:	4313      	orrs	r3, r2
34186b18:	4a31      	ldr	r2, [pc, #196]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34186b1a:	430b      	orrs	r3, r1
34186b1c:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34186b20:	f7ff f802 	bl	34185b28 <LL_RCC_IC15_Enable>
34186b24:	e008      	b.n	34186b38 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    }
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_CLKP)
34186b26:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b2a:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
34186b2e:	4b32      	ldr	r3, [pc, #200]	@ (34186bf8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>)
34186b30:	429a      	cmp	r2, r3
34186b32:	d101      	bne.n	34186b38 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    {
      LL_RCC_CLKP_Enable();
34186b34:	f7ff f978 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C2 clock*/
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
34186b38:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b3c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
34186b40:	4618      	mov	r0, r3
34186b42:	f7fe f84d 	bl	34184be0 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C3 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
34186b46:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
34186b4e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
34186b52:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
34186b56:	2300      	movs	r3, #0
34186b58:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
34186b5c:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
34186b60:	4603      	mov	r3, r0
34186b62:	460a      	mov	r2, r1
34186b64:	4313      	orrs	r3, r2
34186b66:	d05d      	beq.n	34186c24 <HAL_RCCEx_PeriphCLKConfig+0xdb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC10)
34186b68:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b6c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
34186b70:	4b22      	ldr	r3, [pc, #136]	@ (34186bfc <HAL_RCCEx_PeriphCLKConfig+0xd90>)
34186b72:	429a      	cmp	r2, r3
34186b74:	d116      	bne.n	34186ba4 <HAL_RCCEx_PeriphCLKConfig+0xd38>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34186b76:	4b1a      	ldr	r3, [pc, #104]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34186b78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34186b7c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186b80:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186b84:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b88:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34186b8a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34186b90:	3b01      	subs	r3, #1
34186b92:	041b      	lsls	r3, r3, #16
34186b94:	4313      	orrs	r3, r2
34186b96:	4a12      	ldr	r2, [pc, #72]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34186b98:	430b      	orrs	r3, r1
34186b9a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34186b9e:	f7fe fec3 	bl	34185928 <LL_RCC_IC10_Enable>
34186ba2:	e038      	b.n	34186c16 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC15)
34186ba4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ba8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
34186bac:	4b14      	ldr	r3, [pc, #80]	@ (34186c00 <HAL_RCCEx_PeriphCLKConfig+0xd94>)
34186bae:	429a      	cmp	r2, r3
34186bb0:	d128      	bne.n	34186c04 <HAL_RCCEx_PeriphCLKConfig+0xd98>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34186bb2:	4b0b      	ldr	r3, [pc, #44]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34186bb4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34186bb8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186bbc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186bc0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186bc4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34186bc6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186bca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34186bcc:	3b01      	subs	r3, #1
34186bce:	041b      	lsls	r3, r3, #16
34186bd0:	4313      	orrs	r3, r2
34186bd2:	4a03      	ldr	r2, [pc, #12]	@ (34186be0 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34186bd4:	430b      	orrs	r3, r1
34186bd6:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34186bda:	f7fe ffa5 	bl	34185b28 <LL_RCC_IC15_Enable>
34186bde:	e01a      	b.n	34186c16 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
34186be0:	56028000 	.word	0x56028000
34186be4:	0702000c 	.word	0x0702000c
34186be8:	0703000c 	.word	0x0703000c
34186bec:	0701000c 	.word	0x0701000c
34186bf0:	0702040c 	.word	0x0702040c
34186bf4:	0703040c 	.word	0x0703040c
34186bf8:	0701040c 	.word	0x0701040c
34186bfc:	0702080c 	.word	0x0702080c
34186c00:	0703080c 	.word	0x0703080c
    }
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_CLKP)
34186c04:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c08:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
34186c0c:	4bc8      	ldr	r3, [pc, #800]	@ (34186f30 <HAL_RCCEx_PeriphCLKConfig+0x10c4>)
34186c0e:	429a      	cmp	r2, r3
34186c10:	d101      	bne.n	34186c16 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      LL_RCC_CLKP_Enable();
34186c12:	f7ff f909 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C3 clock*/
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
34186c16:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
34186c1e:	4618      	mov	r0, r3
34186c20:	f7fd ffde 	bl	34184be0 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
34186c24:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c28:	e9d3 2300 	ldrd	r2, r3, [r3]
34186c2c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
34186c30:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
34186c34:	2300      	movs	r3, #0
34186c36:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
34186c3a:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
34186c3e:	4603      	mov	r3, r0
34186c40:	460a      	mov	r2, r1
34186c42:	4313      	orrs	r3, r2
34186c44:	d04b      	beq.n	34186cde <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC10)
34186c46:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c4a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
34186c4e:	4bb9      	ldr	r3, [pc, #740]	@ (34186f34 <HAL_RCCEx_PeriphCLKConfig+0x10c8>)
34186c50:	429a      	cmp	r2, r3
34186c52:	d116      	bne.n	34186c82 <HAL_RCCEx_PeriphCLKConfig+0xe16>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34186c54:	4bb8      	ldr	r3, [pc, #736]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186c56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34186c5a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186c5e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186c62:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c66:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34186c68:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34186c6e:	3b01      	subs	r3, #1
34186c70:	041b      	lsls	r3, r3, #16
34186c72:	4313      	orrs	r3, r2
34186c74:	4ab0      	ldr	r2, [pc, #704]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186c76:	430b      	orrs	r3, r1
34186c78:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34186c7c:	f7fe fe54 	bl	34185928 <LL_RCC_IC10_Enable>
34186c80:	e026      	b.n	34186cd0 <HAL_RCCEx_PeriphCLKConfig+0xe64>
    }
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC15)
34186c82:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c86:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
34186c8a:	4bac      	ldr	r3, [pc, #688]	@ (34186f3c <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
34186c8c:	429a      	cmp	r2, r3
34186c8e:	d116      	bne.n	34186cbe <HAL_RCCEx_PeriphCLKConfig+0xe52>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34186c90:	4ba9      	ldr	r3, [pc, #676]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186c92:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34186c96:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186c9a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186c9e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ca2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34186ca4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ca8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34186caa:	3b01      	subs	r3, #1
34186cac:	041b      	lsls	r3, r3, #16
34186cae:	4313      	orrs	r3, r2
34186cb0:	4aa1      	ldr	r2, [pc, #644]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186cb2:	430b      	orrs	r3, r1
34186cb4:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34186cb8:	f7fe ff36 	bl	34185b28 <LL_RCC_IC15_Enable>
34186cbc:	e008      	b.n	34186cd0 <HAL_RCCEx_PeriphCLKConfig+0xe64>
    }
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_CLKP)
34186cbe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186cc2:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
34186cc6:	4b9e      	ldr	r3, [pc, #632]	@ (34186f40 <HAL_RCCEx_PeriphCLKConfig+0x10d4>)
34186cc8:	429a      	cmp	r2, r3
34186cca:	d101      	bne.n	34186cd0 <HAL_RCCEx_PeriphCLKConfig+0xe64>
    {
      LL_RCC_CLKP_Enable();
34186ccc:	f7ff f8ac 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C4 clock*/
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
34186cd0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186cd4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34186cd8:	4618      	mov	r0, r3
34186cda:	f7fd ff81 	bl	34184be0 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
34186cde:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
34186ce6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
34186cea:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
34186cee:	2300      	movs	r3, #0
34186cf0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
34186cf4:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
34186cf8:	4603      	mov	r3, r0
34186cfa:	460a      	mov	r2, r1
34186cfc:	4313      	orrs	r3, r2
34186cfe:	d04b      	beq.n	34186d98 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(PeriphClkInit->I3c1ClockSelection));

    if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC10)
34186d00:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d04:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
34186d08:	4b8e      	ldr	r3, [pc, #568]	@ (34186f44 <HAL_RCCEx_PeriphCLKConfig+0x10d8>)
34186d0a:	429a      	cmp	r2, r3
34186d0c:	d116      	bne.n	34186d3c <HAL_RCCEx_PeriphCLKConfig+0xed0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34186d0e:	4b8a      	ldr	r3, [pc, #552]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186d10:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34186d14:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186d18:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186d1c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34186d22:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34186d28:	3b01      	subs	r3, #1
34186d2a:	041b      	lsls	r3, r3, #16
34186d2c:	4313      	orrs	r3, r2
34186d2e:	4a82      	ldr	r2, [pc, #520]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186d30:	430b      	orrs	r3, r1
34186d32:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34186d36:	f7fe fdf7 	bl	34185928 <LL_RCC_IC10_Enable>
34186d3a:	e026      	b.n	34186d8a <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    }
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC15)
34186d3c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d40:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
34186d44:	4b80      	ldr	r3, [pc, #512]	@ (34186f48 <HAL_RCCEx_PeriphCLKConfig+0x10dc>)
34186d46:	429a      	cmp	r2, r3
34186d48:	d116      	bne.n	34186d78 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34186d4a:	4b7b      	ldr	r3, [pc, #492]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186d4c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34186d50:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186d54:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186d58:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d5c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34186d5e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34186d64:	3b01      	subs	r3, #1
34186d66:	041b      	lsls	r3, r3, #16
34186d68:	4313      	orrs	r3, r2
34186d6a:	4a73      	ldr	r2, [pc, #460]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186d6c:	430b      	orrs	r3, r1
34186d6e:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34186d72:	f7fe fed9 	bl	34185b28 <LL_RCC_IC15_Enable>
34186d76:	e008      	b.n	34186d8a <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    }
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_CLKP)
34186d78:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d7c:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
34186d80:	4b72      	ldr	r3, [pc, #456]	@ (34186f4c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
34186d82:	429a      	cmp	r2, r3
34186d84:	d101      	bne.n	34186d8a <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    {
      LL_RCC_CLKP_Enable();
34186d86:	f7ff f84f 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I3C1 clock*/
    __HAL_RCC_I3C1_CONFIG(PeriphClkInit->I3c1ClockSelection);
34186d8a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d8e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186d92:	4618      	mov	r0, r3
34186d94:	f7fd ff2f 	bl	34184bf6 <LL_RCC_SetI3CClockSource>
  }

  /*------------------------------ I3C2 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
34186d98:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
34186da0:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
34186da4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
34186da8:	2300      	movs	r3, #0
34186daa:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
34186dae:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
34186db2:	4603      	mov	r3, r0
34186db4:	460a      	mov	r2, r1
34186db6:	4313      	orrs	r3, r2
34186db8:	d04b      	beq.n	34186e52 <HAL_RCCEx_PeriphCLKConfig+0xfe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(PeriphClkInit->I3c2ClockSelection));

    if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC10)
34186dba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186dbe:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
34186dc2:	4b63      	ldr	r3, [pc, #396]	@ (34186f50 <HAL_RCCEx_PeriphCLKConfig+0x10e4>)
34186dc4:	429a      	cmp	r2, r3
34186dc6:	d116      	bne.n	34186df6 <HAL_RCCEx_PeriphCLKConfig+0xf8a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34186dc8:	4b5b      	ldr	r3, [pc, #364]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186dca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34186dce:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186dd2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186dd6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186dda:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34186ddc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34186de2:	3b01      	subs	r3, #1
34186de4:	041b      	lsls	r3, r3, #16
34186de6:	4313      	orrs	r3, r2
34186de8:	4a53      	ldr	r2, [pc, #332]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186dea:	430b      	orrs	r3, r1
34186dec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34186df0:	f7fe fd9a 	bl	34185928 <LL_RCC_IC10_Enable>
34186df4:	e026      	b.n	34186e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    }
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC15)
34186df6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186dfa:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
34186dfe:	4b55      	ldr	r3, [pc, #340]	@ (34186f54 <HAL_RCCEx_PeriphCLKConfig+0x10e8>)
34186e00:	429a      	cmp	r2, r3
34186e02:	d116      	bne.n	34186e32 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34186e04:	4b4c      	ldr	r3, [pc, #304]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186e06:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34186e0a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186e0e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186e12:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e16:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34186e18:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34186e1e:	3b01      	subs	r3, #1
34186e20:	041b      	lsls	r3, r3, #16
34186e22:	4313      	orrs	r3, r2
34186e24:	4a44      	ldr	r2, [pc, #272]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186e26:	430b      	orrs	r3, r1
34186e28:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34186e2c:	f7fe fe7c 	bl	34185b28 <LL_RCC_IC15_Enable>
34186e30:	e008      	b.n	34186e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    }
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_CLKP)
34186e32:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e36:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
34186e3a:	4b47      	ldr	r3, [pc, #284]	@ (34186f58 <HAL_RCCEx_PeriphCLKConfig+0x10ec>)
34186e3c:	429a      	cmp	r2, r3
34186e3e:	d101      	bne.n	34186e44 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    {
      LL_RCC_CLKP_Enable();
34186e40:	f7fe fff2 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I3C2 clock*/
    __HAL_RCC_I3C2_CONFIG(PeriphClkInit->I3c2ClockSelection);
34186e44:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e48:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34186e4c:	4618      	mov	r0, r3
34186e4e:	f7fd fed2 	bl	34184bf6 <LL_RCC_SetI3CClockSource>
  }

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
34186e52:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e56:	e9d3 2300 	ldrd	r2, r3, [r3]
34186e5a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
34186e5e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
34186e62:	2300      	movs	r3, #0
34186e64:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
34186e68:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
34186e6c:	4603      	mov	r3, r0
34186e6e:	460a      	mov	r2, r1
34186e70:	4313      	orrs	r3, r2
34186e72:	d02d      	beq.n	34186ed0 <HAL_RCCEx_PeriphCLKConfig+0x1064>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_IC15)
34186e74:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e78:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
34186e7c:	4b37      	ldr	r3, [pc, #220]	@ (34186f5c <HAL_RCCEx_PeriphCLKConfig+0x10f0>)
34186e7e:	429a      	cmp	r2, r3
34186e80:	d116      	bne.n	34186eb0 <HAL_RCCEx_PeriphCLKConfig+0x1044>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34186e82:	4b2d      	ldr	r3, [pc, #180]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186e84:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34186e88:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186e8c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186e90:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e94:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34186e96:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34186e9c:	3b01      	subs	r3, #1
34186e9e:	041b      	lsls	r3, r3, #16
34186ea0:	4313      	orrs	r3, r2
34186ea2:	4a25      	ldr	r2, [pc, #148]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186ea4:	430b      	orrs	r3, r1
34186ea6:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34186eaa:	f7fe fe3d 	bl	34185b28 <LL_RCC_IC15_Enable>
34186eae:	e008      	b.n	34186ec2 <HAL_RCCEx_PeriphCLKConfig+0x1056>
    }
    else if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_CLKP)
34186eb0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186eb4:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
34186eb8:	4b29      	ldr	r3, [pc, #164]	@ (34186f60 <HAL_RCCEx_PeriphCLKConfig+0x10f4>)
34186eba:	429a      	cmp	r2, r3
34186ebc:	d101      	bne.n	34186ec2 <HAL_RCCEx_PeriphCLKConfig+0x1056>
    {
      LL_RCC_CLKP_Enable();
34186ebe:	f7fe ffb3 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM1 clock*/
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
34186ec2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ec6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34186eca:	4618      	mov	r0, r3
34186ecc:	f7fd fe9e 	bl	34184c0c <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM2 configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
34186ed0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
34186ed8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
34186edc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
34186ee0:	2300      	movs	r3, #0
34186ee2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
34186ee6:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
34186eea:	4603      	mov	r3, r0
34186eec:	460a      	mov	r2, r1
34186eee:	4313      	orrs	r3, r2
34186ef0:	d04a      	beq.n	34186f88 <HAL_RCCEx_PeriphCLKConfig+0x111c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_IC15)
34186ef2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ef6:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
34186efa:	4b1a      	ldr	r3, [pc, #104]	@ (34186f64 <HAL_RCCEx_PeriphCLKConfig+0x10f8>)
34186efc:	429a      	cmp	r2, r3
34186efe:	d133      	bne.n	34186f68 <HAL_RCCEx_PeriphCLKConfig+0x10fc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34186f00:	4b0d      	ldr	r3, [pc, #52]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186f02:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34186f06:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186f0a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186f0e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f12:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34186f14:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34186f1a:	3b01      	subs	r3, #1
34186f1c:	041b      	lsls	r3, r3, #16
34186f1e:	4313      	orrs	r3, r2
34186f20:	4a05      	ldr	r2, [pc, #20]	@ (34186f38 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34186f22:	430b      	orrs	r3, r1
34186f24:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34186f28:	f7fe fdfe 	bl	34185b28 <LL_RCC_IC15_Enable>
34186f2c:	e025      	b.n	34186f7a <HAL_RCCEx_PeriphCLKConfig+0x110e>
34186f2e:	bf00      	nop
34186f30:	0701080c 	.word	0x0701080c
34186f34:	07020c0c 	.word	0x07020c0c
34186f38:	56028000 	.word	0x56028000
34186f3c:	07030c0c 	.word	0x07030c0c
34186f40:	07010c0c 	.word	0x07010c0c
34186f44:	0702100c 	.word	0x0702100c
34186f48:	0703100c 	.word	0x0703100c
34186f4c:	0701100c 	.word	0x0701100c
34186f50:	0702140c 	.word	0x0702140c
34186f54:	0703140c 	.word	0x0703140c
34186f58:	0701140c 	.word	0x0701140c
34186f5c:	0702082c 	.word	0x0702082c
34186f60:	0701082c 	.word	0x0701082c
34186f64:	07020c2c 	.word	0x07020c2c
    }
    else if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_CLKP)
34186f68:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f6c:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
34186f70:	4bca      	ldr	r3, [pc, #808]	@ (3418729c <HAL_RCCEx_PeriphCLKConfig+0x1430>)
34186f72:	429a      	cmp	r2, r3
34186f74:	d101      	bne.n	34186f7a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      LL_RCC_CLKP_Enable();
34186f76:	f7fe ff57 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM2 clock*/
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
34186f7a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f7e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
34186f82:	4618      	mov	r0, r3
34186f84:	f7fd fe42 	bl	34184c0c <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
34186f88:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
34186f90:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
34186f94:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
34186f98:	2300      	movs	r3, #0
34186f9a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
34186f9e:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	@ 0xf0
34186fa2:	4603      	mov	r3, r0
34186fa4:	460a      	mov	r2, r1
34186fa6:	4313      	orrs	r3, r2
34186fa8:	d02d      	beq.n	34187006 <HAL_RCCEx_PeriphCLKConfig+0x119a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_IC15)
34186faa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186fae:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
34186fb2:	4bbb      	ldr	r3, [pc, #748]	@ (341872a0 <HAL_RCCEx_PeriphCLKConfig+0x1434>)
34186fb4:	429a      	cmp	r2, r3
34186fb6:	d116      	bne.n	34186fe6 <HAL_RCCEx_PeriphCLKConfig+0x117a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34186fb8:	4bba      	ldr	r3, [pc, #744]	@ (341872a4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34186fba:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34186fbe:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186fc2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186fc6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186fca:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34186fcc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186fd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34186fd2:	3b01      	subs	r3, #1
34186fd4:	041b      	lsls	r3, r3, #16
34186fd6:	4313      	orrs	r3, r2
34186fd8:	4ab2      	ldr	r2, [pc, #712]	@ (341872a4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34186fda:	430b      	orrs	r3, r1
34186fdc:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34186fe0:	f7fe fda2 	bl	34185b28 <LL_RCC_IC15_Enable>
34186fe4:	e008      	b.n	34186ff8 <HAL_RCCEx_PeriphCLKConfig+0x118c>
    }
    else if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_CLKP)
34186fe6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186fea:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
34186fee:	4bae      	ldr	r3, [pc, #696]	@ (341872a8 <HAL_RCCEx_PeriphCLKConfig+0x143c>)
34186ff0:	429a      	cmp	r2, r3
34186ff2:	d101      	bne.n	34186ff8 <HAL_RCCEx_PeriphCLKConfig+0x118c>
    {
      LL_RCC_CLKP_Enable();
34186ff4:	f7fe ff18 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM3 clock */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
34186ff8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ffc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34187000:	4618      	mov	r0, r3
34187002:	f7fd fe03 	bl	34184c0c <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM4 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
34187006:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418700a:	e9d3 2300 	ldrd	r2, r3, [r3]
3418700e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
34187012:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
34187016:	2300      	movs	r3, #0
34187018:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
3418701c:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
34187020:	4603      	mov	r3, r0
34187022:	460a      	mov	r2, r1
34187024:	4313      	orrs	r3, r2
34187026:	d02d      	beq.n	34187084 <HAL_RCCEx_PeriphCLKConfig+0x1218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLKSOURCE(PeriphClkInit->Lptim4ClockSelection));

    if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_IC15)
34187028:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418702c:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
34187030:	4b9e      	ldr	r3, [pc, #632]	@ (341872ac <HAL_RCCEx_PeriphCLKConfig+0x1440>)
34187032:	429a      	cmp	r2, r3
34187034:	d116      	bne.n	34187064 <HAL_RCCEx_PeriphCLKConfig+0x11f8>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34187036:	4b9b      	ldr	r3, [pc, #620]	@ (341872a4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34187038:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418703c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187040:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187044:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187048:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3418704a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418704e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34187050:	3b01      	subs	r3, #1
34187052:	041b      	lsls	r3, r3, #16
34187054:	4313      	orrs	r3, r2
34187056:	4a93      	ldr	r2, [pc, #588]	@ (341872a4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34187058:	430b      	orrs	r3, r1
3418705a:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3418705e:	f7fe fd63 	bl	34185b28 <LL_RCC_IC15_Enable>
34187062:	e008      	b.n	34187076 <HAL_RCCEx_PeriphCLKConfig+0x120a>
    }
    else if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_CLKP)
34187064:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187068:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
3418706c:	4b90      	ldr	r3, [pc, #576]	@ (341872b0 <HAL_RCCEx_PeriphCLKConfig+0x1444>)
3418706e:	429a      	cmp	r2, r3
34187070:	d101      	bne.n	34187076 <HAL_RCCEx_PeriphCLKConfig+0x120a>
    {
      LL_RCC_CLKP_Enable();
34187072:	f7fe fed9 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM4 clock */
    __HAL_RCC_LPTIM4_CONFIG(PeriphClkInit->Lptim4ClockSelection);
34187076:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418707a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
3418707e:	4618      	mov	r0, r3
34187080:	f7fd fdc4 	bl	34184c0c <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
34187084:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187088:	e9d3 2300 	ldrd	r2, r3, [r3]
3418708c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
34187090:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
34187094:	2300      	movs	r3, #0
34187096:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
3418709a:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
3418709e:	4603      	mov	r3, r0
341870a0:	460a      	mov	r2, r1
341870a2:	4313      	orrs	r3, r2
341870a4:	d02d      	beq.n	34187102 <HAL_RCCEx_PeriphCLKConfig+0x1296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLKSOURCE(PeriphClkInit->Lptim5ClockSelection));

    if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_IC15)
341870a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341870aa:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
341870ae:	4b81      	ldr	r3, [pc, #516]	@ (341872b4 <HAL_RCCEx_PeriphCLKConfig+0x1448>)
341870b0:	429a      	cmp	r2, r3
341870b2:	d116      	bne.n	341870e2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341870b4:	4b7b      	ldr	r3, [pc, #492]	@ (341872a4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341870b6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341870ba:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341870be:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341870c2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341870c6:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
341870c8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341870cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341870ce:	3b01      	subs	r3, #1
341870d0:	041b      	lsls	r3, r3, #16
341870d2:	4313      	orrs	r3, r2
341870d4:	4a73      	ldr	r2, [pc, #460]	@ (341872a4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341870d6:	430b      	orrs	r3, r1
341870d8:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
341870dc:	f7fe fd24 	bl	34185b28 <LL_RCC_IC15_Enable>
341870e0:	e008      	b.n	341870f4 <HAL_RCCEx_PeriphCLKConfig+0x1288>
    }
    else if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_CLKP)
341870e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341870e6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
341870ea:	4b73      	ldr	r3, [pc, #460]	@ (341872b8 <HAL_RCCEx_PeriphCLKConfig+0x144c>)
341870ec:	429a      	cmp	r2, r3
341870ee:	d101      	bne.n	341870f4 <HAL_RCCEx_PeriphCLKConfig+0x1288>
    {
      LL_RCC_CLKP_Enable();
341870f0:	f7fe fe9a 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM5 clock */
    __HAL_RCC_LPTIM5_CONFIG(PeriphClkInit->Lptim5ClockSelection);
341870f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341870f8:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
341870fc:	4618      	mov	r0, r3
341870fe:	f7fd fd85 	bl	34184c0c <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
34187102:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187106:	e9d3 2300 	ldrd	r2, r3, [r3]
3418710a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
3418710e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
34187112:	2300      	movs	r3, #0
34187114:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
34187118:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
3418711c:	4603      	mov	r3, r0
3418711e:	460a      	mov	r2, r1
34187120:	4313      	orrs	r3, r2
34187122:	d04b      	beq.n	341871bc <HAL_RCCEx_PeriphCLKConfig+0x1350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC9)
34187124:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187128:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
3418712c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34187130:	d116      	bne.n	34187160 <HAL_RCCEx_PeriphCLKConfig+0x12f4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34187132:	4b5c      	ldr	r3, [pc, #368]	@ (341872a4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34187134:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34187138:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418713c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187140:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187144:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34187146:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418714a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418714c:	3b01      	subs	r3, #1
3418714e:	041b      	lsls	r3, r3, #16
34187150:	4313      	orrs	r3, r2
34187152:	4a54      	ldr	r2, [pc, #336]	@ (341872a4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34187154:	430b      	orrs	r3, r1
34187156:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418715a:	f7fe fba5 	bl	341858a8 <LL_RCC_IC9_Enable>
3418715e:	e026      	b.n	341871ae <HAL_RCCEx_PeriphCLKConfig+0x1342>
    }
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC14)
34187160:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187164:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
34187168:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418716c:	d116      	bne.n	3418719c <HAL_RCCEx_PeriphCLKConfig+0x1330>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418716e:	4b4d      	ldr	r3, [pc, #308]	@ (341872a4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34187170:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34187174:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187178:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418717c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187180:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34187182:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187186:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34187188:	3b01      	subs	r3, #1
3418718a:	041b      	lsls	r3, r3, #16
3418718c:	4313      	orrs	r3, r2
3418718e:	4a45      	ldr	r2, [pc, #276]	@ (341872a4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34187190:	430b      	orrs	r3, r1
34187192:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34187196:	f7fe fc87 	bl	34185aa8 <LL_RCC_IC14_Enable>
3418719a:	e008      	b.n	341871ae <HAL_RCCEx_PeriphCLKConfig+0x1342>
    }
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_CLKP)
3418719c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341871a0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
341871a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
341871a8:	d101      	bne.n	341871ae <HAL_RCCEx_PeriphCLKConfig+0x1342>
    {
      LL_RCC_CLKP_Enable();
341871aa:	f7fe fe3d 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPUART1 clock */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
341871ae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341871b2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
341871b6:	4618      	mov	r0, r3
341871b8:	f7fd fd34 	bl	34184c24 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
341871bc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341871c0:	e9d3 2300 	ldrd	r2, r3, [r3]
341871c4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
341871c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
341871cc:	2300      	movs	r3, #0
341871ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
341871d2:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
341871d6:	4603      	mov	r3, r0
341871d8:	460a      	mov	r2, r1
341871da:	4313      	orrs	r3, r2
341871dc:	d02f      	beq.n	3418723e <HAL_RCCEx_PeriphCLKConfig+0x13d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_IC16)
341871de:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341871e2:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
341871e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
341871ea:	d118      	bne.n	3418721e <HAL_RCCEx_PeriphCLKConfig+0x13b2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC16].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC16].ClockDivider));

      /* Set IC16 configuration */
      MODIFY_REG(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL | RCC_IC16CFGR_IC16INT,
341871ec:	4b2d      	ldr	r3, [pc, #180]	@ (341872a4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
341871ee:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
341871f2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341871f6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341871fa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341871fe:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
34187202:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187206:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3418720a:	3b01      	subs	r3, #1
3418720c:	041b      	lsls	r3, r3, #16
3418720e:	4313      	orrs	r3, r2
34187210:	4a24      	ldr	r2, [pc, #144]	@ (341872a4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34187212:	430b      	orrs	r3, r1
34187214:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
                 PeriphClkInit->ICSelection[RCC_IC16].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC16].ClockDivider - 1U) << RCC_IC16CFGR_IC16INT_Pos));

      LL_RCC_IC16_Enable();
34187218:	f7fe fcc6 	bl	34185ba8 <LL_RCC_IC16_Enable>
3418721c:	e008      	b.n	34187230 <HAL_RCCEx_PeriphCLKConfig+0x13c4>
    }
    else if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_CLKP)
3418721e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187222:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
34187226:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3418722a:	d101      	bne.n	34187230 <HAL_RCCEx_PeriphCLKConfig+0x13c4>
    {
      LL_RCC_CLKP_Enable();
3418722c:	f7fe fdfc 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LTDC clock */
    __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
34187230:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187234:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
34187238:	4618      	mov	r0, r3
3418723a:	f7fd fd09 	bl	34184c50 <LL_RCC_SetLTDCClockSource>
  }

  /*---------------------------- MDF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
3418723e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187242:	e9d3 2300 	ldrd	r2, r3, [r3]
34187246:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
3418724a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
3418724e:	2300      	movs	r3, #0
34187250:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
34187254:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
34187258:	4603      	mov	r3, r0
3418725a:	460a      	mov	r2, r1
3418725c:	4313      	orrs	r3, r2
3418725e:	d05b      	beq.n	34187318 <HAL_RCCEx_PeriphCLKConfig+0x14ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(PeriphClkInit->Mdf1ClockSelection));

    if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC7)
34187260:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187264:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34187268:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3418726c:	d126      	bne.n	341872bc <HAL_RCCEx_PeriphCLKConfig+0x1450>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3418726e:	4b0d      	ldr	r3, [pc, #52]	@ (341872a4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34187270:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34187274:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187278:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418727c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187280:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34187282:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34187288:	3b01      	subs	r3, #1
3418728a:	041b      	lsls	r3, r3, #16
3418728c:	4313      	orrs	r3, r2
3418728e:	4a05      	ldr	r2, [pc, #20]	@ (341872a4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34187290:	430b      	orrs	r3, r1
34187292:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34187296:	f7fe fa87 	bl	341857a8 <LL_RCC_IC7_Enable>
3418729a:	e036      	b.n	3418730a <HAL_RCCEx_PeriphCLKConfig+0x149e>
3418729c:	07010c2c 	.word	0x07010c2c
341872a0:	0702102c 	.word	0x0702102c
341872a4:	56028000 	.word	0x56028000
341872a8:	0701102c 	.word	0x0701102c
341872ac:	0702142c 	.word	0x0702142c
341872b0:	0701142c 	.word	0x0701142c
341872b4:	0702182c 	.word	0x0702182c
341872b8:	0701182c 	.word	0x0701182c
    }
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC8)
341872bc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341872c0:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
341872c4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
341872c8:	d116      	bne.n	341872f8 <HAL_RCCEx_PeriphCLKConfig+0x148c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
341872ca:	4bb5      	ldr	r3, [pc, #724]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341872cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341872d0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341872d4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341872d8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341872dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
341872de:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341872e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341872e4:	3b01      	subs	r3, #1
341872e6:	041b      	lsls	r3, r3, #16
341872e8:	4313      	orrs	r3, r2
341872ea:	4aad      	ldr	r2, [pc, #692]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341872ec:	430b      	orrs	r3, r1
341872ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
341872f2:	f7fe fa99 	bl	34185828 <LL_RCC_IC8_Enable>
341872f6:	e008      	b.n	3418730a <HAL_RCCEx_PeriphCLKConfig+0x149e>
    }
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_CLKP)
341872f8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341872fc:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34187300:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34187304:	d101      	bne.n	3418730a <HAL_RCCEx_PeriphCLKConfig+0x149e>
    {
      LL_RCC_CLKP_Enable();
34187306:	f7fe fd8f 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of MDF1 clock*/
    __HAL_RCC_MDF1_CONFIG(PeriphClkInit->Mdf1ClockSelection);
3418730a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418730e:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34187312:	4618      	mov	r0, r3
34187314:	f7fd fcb2 	bl	34184c7c <LL_RCC_SetMDFClockSource>
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
34187318:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418731c:	e9d3 2300 	ldrd	r2, r3, [r3]
34187320:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
34187324:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
34187328:	2300      	movs	r3, #0
3418732a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
3418732e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
34187332:	4603      	mov	r3, r0
34187334:	460a      	mov	r2, r1
34187336:	4313      	orrs	r3, r2
34187338:	d02d      	beq.n	34187396 <HAL_RCCEx_PeriphCLKConfig+0x152a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_IC20)
3418733a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418733e:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
34187342:	2b20      	cmp	r3, #32
34187344:	d118      	bne.n	34187378 <HAL_RCCEx_PeriphCLKConfig+0x150c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));

      /* Set IC20 configuration */
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
34187346:	4b96      	ldr	r3, [pc, #600]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34187348:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3418734c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187350:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187354:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187358:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
3418735c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187360:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34187364:	3b01      	subs	r3, #1
34187366:	041b      	lsls	r3, r3, #16
34187368:	4313      	orrs	r3, r2
3418736a:	4a8d      	ldr	r2, [pc, #564]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
3418736c:	430b      	orrs	r3, r1
3418736e:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
                 PeriphClkInit->ICSelection[RCC_IC20].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC20].ClockDivider - 1U) << RCC_IC20CFGR_IC20INT_Pos));

      LL_RCC_IC20_Enable();
34187372:	f7fe fd19 	bl	34185da8 <LL_RCC_IC20_Enable>
34187376:	e007      	b.n	34187388 <HAL_RCCEx_PeriphCLKConfig+0x151c>
    }
    else if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_CLKP)
34187378:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418737c:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
34187380:	2b10      	cmp	r3, #16
34187382:	d101      	bne.n	34187388 <HAL_RCCEx_PeriphCLKConfig+0x151c>
    {
      LL_RCC_CLKP_Enable();
34187384:	f7fe fd50 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of PSSI clock*/
    __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
34187388:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418738c:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
34187390:	4618      	mov	r0, r3
34187392:	f7fd fc9f 	bl	34184cd4 <LL_RCC_SetPSSIClockSource>
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
34187396:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418739a:	e9d3 2300 	ldrd	r2, r3, [r3]
3418739e:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
341873a2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
341873a6:	2300      	movs	r3, #0
341873a8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
341873ac:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
341873b0:	4603      	mov	r3, r0
341873b2:	460a      	mov	r2, r1
341873b4:	4313      	orrs	r3, r2
341873b6:	d04b      	beq.n	34187450 <HAL_RCCEx_PeriphCLKConfig+0x15e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC7)
341873b8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341873bc:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
341873c0:	4b78      	ldr	r3, [pc, #480]	@ (341875a4 <HAL_RCCEx_PeriphCLKConfig+0x1738>)
341873c2:	429a      	cmp	r2, r3
341873c4:	d116      	bne.n	341873f4 <HAL_RCCEx_PeriphCLKConfig+0x1588>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
341873c6:	4b76      	ldr	r3, [pc, #472]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341873c8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
341873cc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341873d0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341873d4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341873d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
341873da:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341873de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341873e0:	3b01      	subs	r3, #1
341873e2:	041b      	lsls	r3, r3, #16
341873e4:	4313      	orrs	r3, r2
341873e6:	4a6e      	ldr	r2, [pc, #440]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341873e8:	430b      	orrs	r3, r1
341873ea:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
341873ee:	f7fe f9db 	bl	341857a8 <LL_RCC_IC7_Enable>
341873f2:	e026      	b.n	34187442 <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    }
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC8)
341873f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341873f8:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
341873fc:	4b6a      	ldr	r3, [pc, #424]	@ (341875a8 <HAL_RCCEx_PeriphCLKConfig+0x173c>)
341873fe:	429a      	cmp	r2, r3
34187400:	d116      	bne.n	34187430 <HAL_RCCEx_PeriphCLKConfig+0x15c4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34187402:	4b67      	ldr	r3, [pc, #412]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34187404:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34187408:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418740c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187410:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187414:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34187416:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418741a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418741c:	3b01      	subs	r3, #1
3418741e:	041b      	lsls	r3, r3, #16
34187420:	4313      	orrs	r3, r2
34187422:	4a5f      	ldr	r2, [pc, #380]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34187424:	430b      	orrs	r3, r1
34187426:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3418742a:	f7fe f9fd 	bl	34185828 <LL_RCC_IC8_Enable>
3418742e:	e008      	b.n	34187442 <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    }
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_CLKP)
34187430:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187434:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
34187438:	4b5c      	ldr	r3, [pc, #368]	@ (341875ac <HAL_RCCEx_PeriphCLKConfig+0x1740>)
3418743a:	429a      	cmp	r2, r3
3418743c:	d101      	bne.n	34187442 <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    {
      LL_RCC_CLKP_Enable();
3418743e:	f7fe fcf3 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SAI1 clock*/
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
34187442:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187446:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
3418744a:	4618      	mov	r0, r3
3418744c:	f7fd fc58 	bl	34184d00 <LL_RCC_SetSAIClockSource>
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
34187450:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187454:	e9d3 2300 	ldrd	r2, r3, [r3]
34187458:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
3418745c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
34187460:	2300      	movs	r3, #0
34187462:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
34187466:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
3418746a:	4603      	mov	r3, r0
3418746c:	460a      	mov	r2, r1
3418746e:	4313      	orrs	r3, r2
34187470:	d04b      	beq.n	3418750a <HAL_RCCEx_PeriphCLKConfig+0x169e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC7)
34187472:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187476:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
3418747a:	4b4d      	ldr	r3, [pc, #308]	@ (341875b0 <HAL_RCCEx_PeriphCLKConfig+0x1744>)
3418747c:	429a      	cmp	r2, r3
3418747e:	d116      	bne.n	341874ae <HAL_RCCEx_PeriphCLKConfig+0x1642>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34187480:	4b47      	ldr	r3, [pc, #284]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34187482:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34187486:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418748a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418748e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187492:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34187494:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3418749a:	3b01      	subs	r3, #1
3418749c:	041b      	lsls	r3, r3, #16
3418749e:	4313      	orrs	r3, r2
341874a0:	4a3f      	ldr	r2, [pc, #252]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341874a2:	430b      	orrs	r3, r1
341874a4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
341874a8:	f7fe f97e 	bl	341857a8 <LL_RCC_IC7_Enable>
341874ac:	e026      	b.n	341874fc <HAL_RCCEx_PeriphCLKConfig+0x1690>
    }
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC8)
341874ae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341874b2:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
341874b6:	4b3f      	ldr	r3, [pc, #252]	@ (341875b4 <HAL_RCCEx_PeriphCLKConfig+0x1748>)
341874b8:	429a      	cmp	r2, r3
341874ba:	d116      	bne.n	341874ea <HAL_RCCEx_PeriphCLKConfig+0x167e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
341874bc:	4b38      	ldr	r3, [pc, #224]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341874be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341874c2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341874c6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341874ca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341874ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
341874d0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341874d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341874d6:	3b01      	subs	r3, #1
341874d8:	041b      	lsls	r3, r3, #16
341874da:	4313      	orrs	r3, r2
341874dc:	4a30      	ldr	r2, [pc, #192]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341874de:	430b      	orrs	r3, r1
341874e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
341874e4:	f7fe f9a0 	bl	34185828 <LL_RCC_IC8_Enable>
341874e8:	e008      	b.n	341874fc <HAL_RCCEx_PeriphCLKConfig+0x1690>
    }
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_CLKP)
341874ea:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341874ee:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
341874f2:	4b31      	ldr	r3, [pc, #196]	@ (341875b8 <HAL_RCCEx_PeriphCLKConfig+0x174c>)
341874f4:	429a      	cmp	r2, r3
341874f6:	d101      	bne.n	341874fc <HAL_RCCEx_PeriphCLKConfig+0x1690>
    {
      LL_RCC_CLKP_Enable();
341874f8:	f7fe fc96 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SAI2 clock*/
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
341874fc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187500:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
34187504:	4618      	mov	r0, r3
34187506:	f7fd fbfb 	bl	34184d00 <LL_RCC_SetSAIClockSource>
  }

  /*---------------------------- SPDIFRX1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX1) == RCC_PERIPHCLK_SPDIFRX1)
3418750a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418750e:	e9d3 2300 	ldrd	r2, r3, [r3]
34187512:	2100      	movs	r1, #0
34187514:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
34187518:	f003 0301 	and.w	r3, r3, #1
3418751c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
34187520:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
34187524:	4603      	mov	r3, r0
34187526:	460a      	mov	r2, r1
34187528:	4313      	orrs	r3, r2
3418752a:	d056      	beq.n	341875da <HAL_RCCEx_PeriphCLKConfig+0x176e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRX1CLKSOURCE(PeriphClkInit->Spdifrx1ClockSelection));

    if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC7)
3418752c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187530:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34187534:	2b02      	cmp	r3, #2
34187536:	d116      	bne.n	34187566 <HAL_RCCEx_PeriphCLKConfig+0x16fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34187538:	4b19      	ldr	r3, [pc, #100]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
3418753a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3418753e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187542:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187546:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418754a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3418754c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34187552:	3b01      	subs	r3, #1
34187554:	041b      	lsls	r3, r3, #16
34187556:	4313      	orrs	r3, r2
34187558:	4a11      	ldr	r2, [pc, #68]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
3418755a:	430b      	orrs	r3, r1
3418755c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34187560:	f7fe f922 	bl	341857a8 <LL_RCC_IC7_Enable>
34187564:	e032      	b.n	341875cc <HAL_RCCEx_PeriphCLKConfig+0x1760>
    }
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC8)
34187566:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418756a:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
3418756e:	2b03      	cmp	r3, #3
34187570:	d124      	bne.n	341875bc <HAL_RCCEx_PeriphCLKConfig+0x1750>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34187572:	4b0b      	ldr	r3, [pc, #44]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34187574:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34187578:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418757c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187580:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187584:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34187586:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418758a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418758c:	3b01      	subs	r3, #1
3418758e:	041b      	lsls	r3, r3, #16
34187590:	4313      	orrs	r3, r2
34187592:	4a03      	ldr	r2, [pc, #12]	@ (341875a0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34187594:	430b      	orrs	r3, r1
34187596:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3418759a:	f7fe f945 	bl	34185828 <LL_RCC_IC8_Enable>
3418759e:	e015      	b.n	341875cc <HAL_RCCEx_PeriphCLKConfig+0x1760>
341875a0:	56028000 	.word	0x56028000
341875a4:	07021418 	.word	0x07021418
341875a8:	07031418 	.word	0x07031418
341875ac:	07011418 	.word	0x07011418
341875b0:	07021818 	.word	0x07021818
341875b4:	07031818 	.word	0x07031818
341875b8:	07011818 	.word	0x07011818
    }
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_CLKP)
341875bc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341875c0:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
341875c4:	2b01      	cmp	r3, #1
341875c6:	d101      	bne.n	341875cc <HAL_RCCEx_PeriphCLKConfig+0x1760>
    {
      LL_RCC_CLKP_Enable();
341875c8:	f7fe fc2e 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPDIFRX1 clock */
    __HAL_RCC_SPDIFRX1_CONFIG(PeriphClkInit->Spdifrx1ClockSelection);
341875cc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341875d0:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
341875d4:	4618      	mov	r0, r3
341875d6:	f7fd fba9 	bl	34184d2c <LL_RCC_SetSPDIFRXClockSource>
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
341875da:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341875de:	e9d3 2300 	ldrd	r2, r3, [r3]
341875e2:	2100      	movs	r1, #0
341875e4:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
341875e8:	f003 0302 	and.w	r3, r3, #2
341875ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
341875f0:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
341875f4:	4603      	mov	r3, r0
341875f6:	460a      	mov	r2, r1
341875f8:	4313      	orrs	r3, r2
341875fa:	d04b      	beq.n	34187694 <HAL_RCCEx_PeriphCLKConfig+0x1828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC8)
341875fc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187600:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
34187604:	4bc6      	ldr	r3, [pc, #792]	@ (34187920 <HAL_RCCEx_PeriphCLKConfig+0x1ab4>)
34187606:	429a      	cmp	r2, r3
34187608:	d116      	bne.n	34187638 <HAL_RCCEx_PeriphCLKConfig+0x17cc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3418760a:	4bc6      	ldr	r3, [pc, #792]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418760c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34187610:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187614:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187618:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418761c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3418761e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187622:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34187624:	3b01      	subs	r3, #1
34187626:	041b      	lsls	r3, r3, #16
34187628:	4313      	orrs	r3, r2
3418762a:	4abe      	ldr	r2, [pc, #760]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418762c:	430b      	orrs	r3, r1
3418762e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34187632:	f7fe f8f9 	bl	34185828 <LL_RCC_IC8_Enable>
34187636:	e026      	b.n	34187686 <HAL_RCCEx_PeriphCLKConfig+0x181a>
    }
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC9)
34187638:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418763c:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
34187640:	4bb9      	ldr	r3, [pc, #740]	@ (34187928 <HAL_RCCEx_PeriphCLKConfig+0x1abc>)
34187642:	429a      	cmp	r2, r3
34187644:	d116      	bne.n	34187674 <HAL_RCCEx_PeriphCLKConfig+0x1808>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34187646:	4bb7      	ldr	r3, [pc, #732]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34187648:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418764c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187650:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187654:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187658:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418765a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418765e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34187660:	3b01      	subs	r3, #1
34187662:	041b      	lsls	r3, r3, #16
34187664:	4313      	orrs	r3, r2
34187666:	4aaf      	ldr	r2, [pc, #700]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34187668:	430b      	orrs	r3, r1
3418766a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418766e:	f7fe f91b 	bl	341858a8 <LL_RCC_IC9_Enable>
34187672:	e008      	b.n	34187686 <HAL_RCCEx_PeriphCLKConfig+0x181a>
    }
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_CLKP)
34187674:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187678:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
3418767c:	4bab      	ldr	r3, [pc, #684]	@ (3418792c <HAL_RCCEx_PeriphCLKConfig+0x1ac0>)
3418767e:	429a      	cmp	r2, r3
34187680:	d101      	bne.n	34187686 <HAL_RCCEx_PeriphCLKConfig+0x181a>
    {
      LL_RCC_CLKP_Enable();
34187682:	f7fe fbd1 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI1 clock*/
    __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
34187686:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418768a:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
3418768e:	4618      	mov	r0, r3
34187690:	f7fd fb62 	bl	34184d58 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI2 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
34187694:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187698:	e9d3 2300 	ldrd	r2, r3, [r3]
3418769c:	2100      	movs	r1, #0
3418769e:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
341876a2:	f003 0304 	and.w	r3, r3, #4
341876a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
341876aa:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
341876ae:	4603      	mov	r3, r0
341876b0:	460a      	mov	r2, r1
341876b2:	4313      	orrs	r3, r2
341876b4:	d04b      	beq.n	3418774e <HAL_RCCEx_PeriphCLKConfig+0x18e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(PeriphClkInit->Spi2ClockSelection));

    if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC8)
341876b6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341876ba:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
341876be:	4b9c      	ldr	r3, [pc, #624]	@ (34187930 <HAL_RCCEx_PeriphCLKConfig+0x1ac4>)
341876c0:	429a      	cmp	r2, r3
341876c2:	d116      	bne.n	341876f2 <HAL_RCCEx_PeriphCLKConfig+0x1886>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
341876c4:	4b97      	ldr	r3, [pc, #604]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341876c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341876ca:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341876ce:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341876d2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341876d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
341876d8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341876dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341876de:	3b01      	subs	r3, #1
341876e0:	041b      	lsls	r3, r3, #16
341876e2:	4313      	orrs	r3, r2
341876e4:	4a8f      	ldr	r2, [pc, #572]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341876e6:	430b      	orrs	r3, r1
341876e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
341876ec:	f7fe f89c 	bl	34185828 <LL_RCC_IC8_Enable>
341876f0:	e026      	b.n	34187740 <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    }
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC9)
341876f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341876f6:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
341876fa:	4b8e      	ldr	r3, [pc, #568]	@ (34187934 <HAL_RCCEx_PeriphCLKConfig+0x1ac8>)
341876fc:	429a      	cmp	r2, r3
341876fe:	d116      	bne.n	3418772e <HAL_RCCEx_PeriphCLKConfig+0x18c2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34187700:	4b88      	ldr	r3, [pc, #544]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34187702:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34187706:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418770a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418770e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187712:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34187714:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418771a:	3b01      	subs	r3, #1
3418771c:	041b      	lsls	r3, r3, #16
3418771e:	4313      	orrs	r3, r2
34187720:	4a80      	ldr	r2, [pc, #512]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34187722:	430b      	orrs	r3, r1
34187724:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34187728:	f7fe f8be 	bl	341858a8 <LL_RCC_IC9_Enable>
3418772c:	e008      	b.n	34187740 <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    }
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_CLKP)
3418772e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187732:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
34187736:	4b80      	ldr	r3, [pc, #512]	@ (34187938 <HAL_RCCEx_PeriphCLKConfig+0x1acc>)
34187738:	429a      	cmp	r2, r3
3418773a:	d101      	bne.n	34187740 <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    {
      LL_RCC_CLKP_Enable();
3418773c:	f7fe fb74 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI2 clock*/
    __HAL_RCC_SPI2_CONFIG(PeriphClkInit->Spi2ClockSelection);
34187740:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187744:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
34187748:	4618      	mov	r0, r3
3418774a:	f7fd fb05 	bl	34184d58 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
3418774e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187752:	e9d3 2300 	ldrd	r2, r3, [r3]
34187756:	2100      	movs	r1, #0
34187758:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
3418775c:	f003 0308 	and.w	r3, r3, #8
34187760:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
34187764:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
34187768:	4603      	mov	r3, r0
3418776a:	460a      	mov	r2, r1
3418776c:	4313      	orrs	r3, r2
3418776e:	d04b      	beq.n	34187808 <HAL_RCCEx_PeriphCLKConfig+0x199c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(PeriphClkInit->Spi3ClockSelection));

    if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC8)
34187770:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187774:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
34187778:	4b70      	ldr	r3, [pc, #448]	@ (3418793c <HAL_RCCEx_PeriphCLKConfig+0x1ad0>)
3418777a:	429a      	cmp	r2, r3
3418777c:	d116      	bne.n	341877ac <HAL_RCCEx_PeriphCLKConfig+0x1940>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3418777e:	4b69      	ldr	r3, [pc, #420]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34187780:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34187784:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187788:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418778c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187790:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34187792:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187796:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34187798:	3b01      	subs	r3, #1
3418779a:	041b      	lsls	r3, r3, #16
3418779c:	4313      	orrs	r3, r2
3418779e:	4a61      	ldr	r2, [pc, #388]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341877a0:	430b      	orrs	r3, r1
341877a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
341877a6:	f7fe f83f 	bl	34185828 <LL_RCC_IC8_Enable>
341877aa:	e026      	b.n	341877fa <HAL_RCCEx_PeriphCLKConfig+0x198e>
    }
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC9)
341877ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341877b0:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
341877b4:	4b62      	ldr	r3, [pc, #392]	@ (34187940 <HAL_RCCEx_PeriphCLKConfig+0x1ad4>)
341877b6:	429a      	cmp	r2, r3
341877b8:	d116      	bne.n	341877e8 <HAL_RCCEx_PeriphCLKConfig+0x197c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
341877ba:	4b5a      	ldr	r3, [pc, #360]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341877bc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341877c0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341877c4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341877c8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341877cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
341877ce:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341877d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
341877d4:	3b01      	subs	r3, #1
341877d6:	041b      	lsls	r3, r3, #16
341877d8:	4313      	orrs	r3, r2
341877da:	4a52      	ldr	r2, [pc, #328]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341877dc:	430b      	orrs	r3, r1
341877de:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
341877e2:	f7fe f861 	bl	341858a8 <LL_RCC_IC9_Enable>
341877e6:	e008      	b.n	341877fa <HAL_RCCEx_PeriphCLKConfig+0x198e>
    }
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_CLKP)
341877e8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341877ec:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
341877f0:	4b54      	ldr	r3, [pc, #336]	@ (34187944 <HAL_RCCEx_PeriphCLKConfig+0x1ad8>)
341877f2:	429a      	cmp	r2, r3
341877f4:	d101      	bne.n	341877fa <HAL_RCCEx_PeriphCLKConfig+0x198e>
    {
      LL_RCC_CLKP_Enable();
341877f6:	f7fe fb17 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI3 clock*/
    __HAL_RCC_SPI3_CONFIG(PeriphClkInit->Spi3ClockSelection);
341877fa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341877fe:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
34187802:	4618      	mov	r0, r3
34187804:	f7fd faa8 	bl	34184d58 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI4 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
34187808:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418780c:	e9d3 2300 	ldrd	r2, r3, [r3]
34187810:	2100      	movs	r1, #0
34187812:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
34187816:	f003 0310 	and.w	r3, r3, #16
3418781a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
3418781e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
34187822:	4603      	mov	r3, r0
34187824:	460a      	mov	r2, r1
34187826:	4313      	orrs	r3, r2
34187828:	d04b      	beq.n	341878c2 <HAL_RCCEx_PeriphCLKConfig+0x1a56>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(PeriphClkInit->Spi4ClockSelection));

    if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC9)
3418782a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418782e:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
34187832:	4b45      	ldr	r3, [pc, #276]	@ (34187948 <HAL_RCCEx_PeriphCLKConfig+0x1adc>)
34187834:	429a      	cmp	r2, r3
34187836:	d116      	bne.n	34187866 <HAL_RCCEx_PeriphCLKConfig+0x19fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34187838:	4b3a      	ldr	r3, [pc, #232]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418783a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418783e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187842:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187846:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418784a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418784c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34187852:	3b01      	subs	r3, #1
34187854:	041b      	lsls	r3, r3, #16
34187856:	4313      	orrs	r3, r2
34187858:	4a32      	ldr	r2, [pc, #200]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418785a:	430b      	orrs	r3, r1
3418785c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34187860:	f7fe f822 	bl	341858a8 <LL_RCC_IC9_Enable>
34187864:	e026      	b.n	341878b4 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    }
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC14)
34187866:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418786a:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
3418786e:	4b37      	ldr	r3, [pc, #220]	@ (3418794c <HAL_RCCEx_PeriphCLKConfig+0x1ae0>)
34187870:	429a      	cmp	r2, r3
34187872:	d116      	bne.n	341878a2 <HAL_RCCEx_PeriphCLKConfig+0x1a36>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34187874:	4b2b      	ldr	r3, [pc, #172]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34187876:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418787a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418787e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187882:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187886:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34187888:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418788c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418788e:	3b01      	subs	r3, #1
34187890:	041b      	lsls	r3, r3, #16
34187892:	4313      	orrs	r3, r2
34187894:	4a23      	ldr	r2, [pc, #140]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34187896:	430b      	orrs	r3, r1
34187898:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418789c:	f7fe f904 	bl	34185aa8 <LL_RCC_IC14_Enable>
341878a0:	e008      	b.n	341878b4 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    }
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_CLKP)
341878a2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341878a6:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
341878aa:	4b29      	ldr	r3, [pc, #164]	@ (34187950 <HAL_RCCEx_PeriphCLKConfig+0x1ae4>)
341878ac:	429a      	cmp	r2, r3
341878ae:	d101      	bne.n	341878b4 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    {
      LL_RCC_CLKP_Enable();
341878b0:	f7fe faba 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI4 clock */
    __HAL_RCC_SPI4_CONFIG(PeriphClkInit->Spi4ClockSelection);
341878b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341878b8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
341878bc:	4618      	mov	r0, r3
341878be:	f7fd fa4b 	bl	34184d58 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
341878c2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341878c6:	e9d3 2300 	ldrd	r2, r3, [r3]
341878ca:	2100      	movs	r1, #0
341878cc:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
341878d0:	f003 0320 	and.w	r3, r3, #32
341878d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
341878d8:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
341878dc:	4603      	mov	r3, r0
341878de:	460a      	mov	r2, r1
341878e0:	4313      	orrs	r3, r2
341878e2:	d067      	beq.n	341879b4 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(PeriphClkInit->Spi5ClockSelection));

    if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC9)
341878e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341878e8:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
341878ec:	4b19      	ldr	r3, [pc, #100]	@ (34187954 <HAL_RCCEx_PeriphCLKConfig+0x1ae8>)
341878ee:	429a      	cmp	r2, r3
341878f0:	d132      	bne.n	34187958 <HAL_RCCEx_PeriphCLKConfig+0x1aec>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
341878f2:	4b0c      	ldr	r3, [pc, #48]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341878f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341878f8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341878fc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187900:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187904:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34187906:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418790a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418790c:	3b01      	subs	r3, #1
3418790e:	041b      	lsls	r3, r3, #16
34187910:	4313      	orrs	r3, r2
34187912:	4a04      	ldr	r2, [pc, #16]	@ (34187924 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34187914:	430b      	orrs	r3, r1
34187916:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418791a:	f7fd ffc5 	bl	341858a8 <LL_RCC_IC9_Enable>
3418791e:	e042      	b.n	341879a6 <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
34187920:	07020420 	.word	0x07020420
34187924:	56028000 	.word	0x56028000
34187928:	07030420 	.word	0x07030420
3418792c:	07010420 	.word	0x07010420
34187930:	07020820 	.word	0x07020820
34187934:	07030820 	.word	0x07030820
34187938:	07010820 	.word	0x07010820
3418793c:	07020c20 	.word	0x07020c20
34187940:	07030c20 	.word	0x07030c20
34187944:	07010c20 	.word	0x07010c20
34187948:	07021020 	.word	0x07021020
3418794c:	07031020 	.word	0x07031020
34187950:	07011020 	.word	0x07011020
34187954:	07021420 	.word	0x07021420
    }
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC14)
34187958:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418795c:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
34187960:	4bc2      	ldr	r3, [pc, #776]	@ (34187c6c <HAL_RCCEx_PeriphCLKConfig+0x1e00>)
34187962:	429a      	cmp	r2, r3
34187964:	d116      	bne.n	34187994 <HAL_RCCEx_PeriphCLKConfig+0x1b28>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34187966:	4bc2      	ldr	r3, [pc, #776]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187968:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418796c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187970:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187974:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187978:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418797a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418797e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34187980:	3b01      	subs	r3, #1
34187982:	041b      	lsls	r3, r3, #16
34187984:	4313      	orrs	r3, r2
34187986:	4aba      	ldr	r2, [pc, #744]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187988:	430b      	orrs	r3, r1
3418798a:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418798e:	f7fe f88b 	bl	34185aa8 <LL_RCC_IC14_Enable>
34187992:	e008      	b.n	341879a6 <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
    }
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_CLKP)
34187994:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187998:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3418799c:	4bb5      	ldr	r3, [pc, #724]	@ (34187c74 <HAL_RCCEx_PeriphCLKConfig+0x1e08>)
3418799e:	429a      	cmp	r2, r3
341879a0:	d101      	bne.n	341879a6 <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
    {
      LL_RCC_CLKP_Enable();
341879a2:	f7fe fa41 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI5 clock */
    __HAL_RCC_SPI5_CONFIG(PeriphClkInit->Spi5ClockSelection);
341879a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341879aa:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
341879ae:	4618      	mov	r0, r3
341879b0:	f7fd f9d2 	bl	34184d58 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
341879b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341879b8:	e9d3 2300 	ldrd	r2, r3, [r3]
341879bc:	2100      	movs	r1, #0
341879be:	67b9      	str	r1, [r7, #120]	@ 0x78
341879c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
341879c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
341879c6:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
341879ca:	4603      	mov	r3, r0
341879cc:	460a      	mov	r2, r1
341879ce:	4313      	orrs	r3, r2
341879d0:	d04b      	beq.n	34187a6a <HAL_RCCEx_PeriphCLKConfig+0x1bfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC8)
341879d2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341879d6:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
341879da:	4ba7      	ldr	r3, [pc, #668]	@ (34187c78 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>)
341879dc:	429a      	cmp	r2, r3
341879de:	d116      	bne.n	34187a0e <HAL_RCCEx_PeriphCLKConfig+0x1ba2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
341879e0:	4ba3      	ldr	r3, [pc, #652]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341879e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341879e6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341879ea:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341879ee:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341879f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
341879f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341879f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341879fa:	3b01      	subs	r3, #1
341879fc:	041b      	lsls	r3, r3, #16
341879fe:	4313      	orrs	r3, r2
34187a00:	4a9b      	ldr	r2, [pc, #620]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187a02:	430b      	orrs	r3, r1
34187a04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34187a08:	f7fd ff0e 	bl	34185828 <LL_RCC_IC8_Enable>
34187a0c:	e026      	b.n	34187a5c <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    }
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC9)
34187a0e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187a12:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
34187a16:	4b99      	ldr	r3, [pc, #612]	@ (34187c7c <HAL_RCCEx_PeriphCLKConfig+0x1e10>)
34187a18:	429a      	cmp	r2, r3
34187a1a:	d116      	bne.n	34187a4a <HAL_RCCEx_PeriphCLKConfig+0x1bde>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34187a1c:	4b94      	ldr	r3, [pc, #592]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187a1e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34187a22:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187a26:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187a2a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187a2e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34187a30:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34187a36:	3b01      	subs	r3, #1
34187a38:	041b      	lsls	r3, r3, #16
34187a3a:	4313      	orrs	r3, r2
34187a3c:	4a8c      	ldr	r2, [pc, #560]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187a3e:	430b      	orrs	r3, r1
34187a40:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34187a44:	f7fd ff30 	bl	341858a8 <LL_RCC_IC9_Enable>
34187a48:	e008      	b.n	34187a5c <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    }
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_CLKP)
34187a4a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187a4e:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
34187a52:	4b8b      	ldr	r3, [pc, #556]	@ (34187c80 <HAL_RCCEx_PeriphCLKConfig+0x1e14>)
34187a54:	429a      	cmp	r2, r3
34187a56:	d101      	bne.n	34187a5c <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    {
      LL_RCC_CLKP_Enable();
34187a58:	f7fe f9e6 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI6 clock*/
    __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
34187a5c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187a60:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34187a64:	4618      	mov	r0, r3
34187a66:	f7fd f977 	bl	34184d58 <LL_RCC_SetSPIClockSource>
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
34187a6a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
34187a72:	2100      	movs	r1, #0
34187a74:	6739      	str	r1, [r7, #112]	@ 0x70
34187a76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34187a7a:	677b      	str	r3, [r7, #116]	@ 0x74
34187a7c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
34187a80:	4603      	mov	r3, r0
34187a82:	460a      	mov	r2, r1
34187a84:	4313      	orrs	r3, r2
34187a86:	d04b      	beq.n	34187b20 <HAL_RCCEx_PeriphCLKConfig+0x1cb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC9)
34187a88:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187a8c:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
34187a90:	4b7c      	ldr	r3, [pc, #496]	@ (34187c84 <HAL_RCCEx_PeriphCLKConfig+0x1e18>)
34187a92:	429a      	cmp	r2, r3
34187a94:	d116      	bne.n	34187ac4 <HAL_RCCEx_PeriphCLKConfig+0x1c58>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34187a96:	4b76      	ldr	r3, [pc, #472]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187a98:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34187a9c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187aa0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187aa4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187aa8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34187aaa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34187ab0:	3b01      	subs	r3, #1
34187ab2:	041b      	lsls	r3, r3, #16
34187ab4:	4313      	orrs	r3, r2
34187ab6:	4a6e      	ldr	r2, [pc, #440]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187ab8:	430b      	orrs	r3, r1
34187aba:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34187abe:	f7fd fef3 	bl	341858a8 <LL_RCC_IC9_Enable>
34187ac2:	e026      	b.n	34187b12 <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    }
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC14)
34187ac4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187ac8:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
34187acc:	4b6e      	ldr	r3, [pc, #440]	@ (34187c88 <HAL_RCCEx_PeriphCLKConfig+0x1e1c>)
34187ace:	429a      	cmp	r2, r3
34187ad0:	d116      	bne.n	34187b00 <HAL_RCCEx_PeriphCLKConfig+0x1c94>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34187ad2:	4b67      	ldr	r3, [pc, #412]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187ad4:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34187ad8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187adc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187ae0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187ae4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34187ae6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187aea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34187aec:	3b01      	subs	r3, #1
34187aee:	041b      	lsls	r3, r3, #16
34187af0:	4313      	orrs	r3, r2
34187af2:	4a5f      	ldr	r2, [pc, #380]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187af4:	430b      	orrs	r3, r1
34187af6:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34187afa:	f7fd ffd5 	bl	34185aa8 <LL_RCC_IC14_Enable>
34187afe:	e008      	b.n	34187b12 <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    }
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_CLKP)
34187b00:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b04:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
34187b08:	4b60      	ldr	r3, [pc, #384]	@ (34187c8c <HAL_RCCEx_PeriphCLKConfig+0x1e20>)
34187b0a:	429a      	cmp	r2, r3
34187b0c:	d101      	bne.n	34187b12 <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    {
      LL_RCC_CLKP_Enable();
34187b0e:	f7fe f98b 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART1 clock */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
34187b12:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b16:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
34187b1a:	4618      	mov	r0, r3
34187b1c:	f7fd f927 	bl	34184d6e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
34187b20:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b24:	e9d3 2300 	ldrd	r2, r3, [r3]
34187b28:	2100      	movs	r1, #0
34187b2a:	66b9      	str	r1, [r7, #104]	@ 0x68
34187b2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34187b30:	66fb      	str	r3, [r7, #108]	@ 0x6c
34187b32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
34187b36:	4603      	mov	r3, r0
34187b38:	460a      	mov	r2, r1
34187b3a:	4313      	orrs	r3, r2
34187b3c:	d04b      	beq.n	34187bd6 <HAL_RCCEx_PeriphCLKConfig+0x1d6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC9)
34187b3e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b42:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
34187b46:	4b52      	ldr	r3, [pc, #328]	@ (34187c90 <HAL_RCCEx_PeriphCLKConfig+0x1e24>)
34187b48:	429a      	cmp	r2, r3
34187b4a:	d116      	bne.n	34187b7a <HAL_RCCEx_PeriphCLKConfig+0x1d0e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34187b4c:	4b48      	ldr	r3, [pc, #288]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187b4e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34187b52:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187b56:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187b5a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b5e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34187b60:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34187b66:	3b01      	subs	r3, #1
34187b68:	041b      	lsls	r3, r3, #16
34187b6a:	4313      	orrs	r3, r2
34187b6c:	4a40      	ldr	r2, [pc, #256]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187b6e:	430b      	orrs	r3, r1
34187b70:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34187b74:	f7fd fe98 	bl	341858a8 <LL_RCC_IC9_Enable>
34187b78:	e026      	b.n	34187bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    }
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC14)
34187b7a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b7e:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
34187b82:	4b44      	ldr	r3, [pc, #272]	@ (34187c94 <HAL_RCCEx_PeriphCLKConfig+0x1e28>)
34187b84:	429a      	cmp	r2, r3
34187b86:	d116      	bne.n	34187bb6 <HAL_RCCEx_PeriphCLKConfig+0x1d4a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34187b88:	4b39      	ldr	r3, [pc, #228]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187b8a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34187b8e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187b92:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187b96:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187b9a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34187b9c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187ba0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34187ba2:	3b01      	subs	r3, #1
34187ba4:	041b      	lsls	r3, r3, #16
34187ba6:	4313      	orrs	r3, r2
34187ba8:	4a31      	ldr	r2, [pc, #196]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187baa:	430b      	orrs	r3, r1
34187bac:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34187bb0:	f7fd ff7a 	bl	34185aa8 <LL_RCC_IC14_Enable>
34187bb4:	e008      	b.n	34187bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    }
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_CLKP)
34187bb6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187bba:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
34187bbe:	4b36      	ldr	r3, [pc, #216]	@ (34187c98 <HAL_RCCEx_PeriphCLKConfig+0x1e2c>)
34187bc0:	429a      	cmp	r2, r3
34187bc2:	d101      	bne.n	34187bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    {
      LL_RCC_CLKP_Enable();
34187bc4:	f7fe f930 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART2 clock */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
34187bc8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187bcc:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
34187bd0:	4618      	mov	r0, r3
34187bd2:	f7fd f8cc 	bl	34184d6e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART3 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
34187bd6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187bda:	e9d3 2300 	ldrd	r2, r3, [r3]
34187bde:	2100      	movs	r1, #0
34187be0:	6639      	str	r1, [r7, #96]	@ 0x60
34187be2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34187be6:	667b      	str	r3, [r7, #100]	@ 0x64
34187be8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
34187bec:	4603      	mov	r3, r0
34187bee:	460a      	mov	r2, r1
34187bf0:	4313      	orrs	r3, r2
34187bf2:	d067      	beq.n	34187cc4 <HAL_RCCEx_PeriphCLKConfig+0x1e58>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC9)
34187bf4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187bf8:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
34187bfc:	4b27      	ldr	r3, [pc, #156]	@ (34187c9c <HAL_RCCEx_PeriphCLKConfig+0x1e30>)
34187bfe:	429a      	cmp	r2, r3
34187c00:	d116      	bne.n	34187c30 <HAL_RCCEx_PeriphCLKConfig+0x1dc4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34187c02:	4b1b      	ldr	r3, [pc, #108]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187c04:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34187c08:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187c0c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187c10:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187c14:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34187c16:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187c1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34187c1c:	3b01      	subs	r3, #1
34187c1e:	041b      	lsls	r3, r3, #16
34187c20:	4313      	orrs	r3, r2
34187c22:	4a13      	ldr	r2, [pc, #76]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187c24:	430b      	orrs	r3, r1
34187c26:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34187c2a:	f7fd fe3d 	bl	341858a8 <LL_RCC_IC9_Enable>
34187c2e:	e042      	b.n	34187cb6 <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
    }
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC14)
34187c30:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187c34:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
34187c38:	4b19      	ldr	r3, [pc, #100]	@ (34187ca0 <HAL_RCCEx_PeriphCLKConfig+0x1e34>)
34187c3a:	429a      	cmp	r2, r3
34187c3c:	d132      	bne.n	34187ca4 <HAL_RCCEx_PeriphCLKConfig+0x1e38>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34187c3e:	4b0c      	ldr	r3, [pc, #48]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187c40:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34187c44:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187c48:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187c4c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187c50:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34187c52:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187c56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34187c58:	3b01      	subs	r3, #1
34187c5a:	041b      	lsls	r3, r3, #16
34187c5c:	4313      	orrs	r3, r2
34187c5e:	4a04      	ldr	r2, [pc, #16]	@ (34187c70 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34187c60:	430b      	orrs	r3, r1
34187c62:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34187c66:	f7fd ff1f 	bl	34185aa8 <LL_RCC_IC14_Enable>
34187c6a:	e024      	b.n	34187cb6 <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
34187c6c:	07031420 	.word	0x07031420
34187c70:	56028000 	.word	0x56028000
34187c74:	07011420 	.word	0x07011420
34187c78:	07021820 	.word	0x07021820
34187c7c:	07031820 	.word	0x07031820
34187c80:	07011820 	.word	0x07011820
34187c84:	07020030 	.word	0x07020030
34187c88:	07030030 	.word	0x07030030
34187c8c:	07010030 	.word	0x07010030
34187c90:	07020430 	.word	0x07020430
34187c94:	07030430 	.word	0x07030430
34187c98:	07010430 	.word	0x07010430
34187c9c:	07020830 	.word	0x07020830
34187ca0:	07030830 	.word	0x07030830
    }
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_CLKP)
34187ca4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187ca8:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
34187cac:	4bb3      	ldr	r3, [pc, #716]	@ (34187f7c <HAL_RCCEx_PeriphCLKConfig+0x2110>)
34187cae:	429a      	cmp	r2, r3
34187cb0:	d101      	bne.n	34187cb6 <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
    {
      LL_RCC_CLKP_Enable();
34187cb2:	f7fe f8b9 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART3 clock */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
34187cb6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187cba:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
34187cbe:	4618      	mov	r0, r3
34187cc0:	f7fd f855 	bl	34184d6e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART4 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
34187cc4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
34187ccc:	2100      	movs	r1, #0
34187cce:	65b9      	str	r1, [r7, #88]	@ 0x58
34187cd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34187cd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
34187cd6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
34187cda:	4603      	mov	r3, r0
34187cdc:	460a      	mov	r2, r1
34187cde:	4313      	orrs	r3, r2
34187ce0:	d04b      	beq.n	34187d7a <HAL_RCCEx_PeriphCLKConfig+0x1f0e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC9)
34187ce2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187ce6:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
34187cea:	4ba5      	ldr	r3, [pc, #660]	@ (34187f80 <HAL_RCCEx_PeriphCLKConfig+0x2114>)
34187cec:	429a      	cmp	r2, r3
34187cee:	d116      	bne.n	34187d1e <HAL_RCCEx_PeriphCLKConfig+0x1eb2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34187cf0:	4ba4      	ldr	r3, [pc, #656]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187cf2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34187cf6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187cfa:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187cfe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d02:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34187d04:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34187d0a:	3b01      	subs	r3, #1
34187d0c:	041b      	lsls	r3, r3, #16
34187d0e:	4313      	orrs	r3, r2
34187d10:	4a9c      	ldr	r2, [pc, #624]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187d12:	430b      	orrs	r3, r1
34187d14:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34187d18:	f7fd fdc6 	bl	341858a8 <LL_RCC_IC9_Enable>
34187d1c:	e026      	b.n	34187d6c <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    }
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC14)
34187d1e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d22:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
34187d26:	4b98      	ldr	r3, [pc, #608]	@ (34187f88 <HAL_RCCEx_PeriphCLKConfig+0x211c>)
34187d28:	429a      	cmp	r2, r3
34187d2a:	d116      	bne.n	34187d5a <HAL_RCCEx_PeriphCLKConfig+0x1eee>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34187d2c:	4b95      	ldr	r3, [pc, #596]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187d2e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34187d32:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187d36:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187d3a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d3e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34187d40:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34187d46:	3b01      	subs	r3, #1
34187d48:	041b      	lsls	r3, r3, #16
34187d4a:	4313      	orrs	r3, r2
34187d4c:	4a8d      	ldr	r2, [pc, #564]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187d4e:	430b      	orrs	r3, r1
34187d50:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34187d54:	f7fd fea8 	bl	34185aa8 <LL_RCC_IC14_Enable>
34187d58:	e008      	b.n	34187d6c <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    }
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_CLKP)
34187d5a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d5e:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
34187d62:	4b8a      	ldr	r3, [pc, #552]	@ (34187f8c <HAL_RCCEx_PeriphCLKConfig+0x2120>)
34187d64:	429a      	cmp	r2, r3
34187d66:	d101      	bne.n	34187d6c <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    {
      LL_RCC_CLKP_Enable();
34187d68:	f7fe f85e 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART4 clock */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
34187d6c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d70:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34187d74:	4618      	mov	r0, r3
34187d76:	f7fc fffa 	bl	34184d6e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART5 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
34187d7a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
34187d82:	2100      	movs	r1, #0
34187d84:	6539      	str	r1, [r7, #80]	@ 0x50
34187d86:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34187d8a:	657b      	str	r3, [r7, #84]	@ 0x54
34187d8c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
34187d90:	4603      	mov	r3, r0
34187d92:	460a      	mov	r2, r1
34187d94:	4313      	orrs	r3, r2
34187d96:	d04b      	beq.n	34187e30 <HAL_RCCEx_PeriphCLKConfig+0x1fc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC9)
34187d98:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187d9c:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
34187da0:	4b7b      	ldr	r3, [pc, #492]	@ (34187f90 <HAL_RCCEx_PeriphCLKConfig+0x2124>)
34187da2:	429a      	cmp	r2, r3
34187da4:	d116      	bne.n	34187dd4 <HAL_RCCEx_PeriphCLKConfig+0x1f68>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34187da6:	4b77      	ldr	r3, [pc, #476]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187da8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34187dac:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187db0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187db4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187db8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34187dba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187dbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34187dc0:	3b01      	subs	r3, #1
34187dc2:	041b      	lsls	r3, r3, #16
34187dc4:	4313      	orrs	r3, r2
34187dc6:	4a6f      	ldr	r2, [pc, #444]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187dc8:	430b      	orrs	r3, r1
34187dca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34187dce:	f7fd fd6b 	bl	341858a8 <LL_RCC_IC9_Enable>
34187dd2:	e026      	b.n	34187e22 <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    }
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC14)
34187dd4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187dd8:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
34187ddc:	4b6d      	ldr	r3, [pc, #436]	@ (34187f94 <HAL_RCCEx_PeriphCLKConfig+0x2128>)
34187dde:	429a      	cmp	r2, r3
34187de0:	d116      	bne.n	34187e10 <HAL_RCCEx_PeriphCLKConfig+0x1fa4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34187de2:	4b68      	ldr	r3, [pc, #416]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187de4:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34187de8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187dec:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187df0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187df4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34187df6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187dfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34187dfc:	3b01      	subs	r3, #1
34187dfe:	041b      	lsls	r3, r3, #16
34187e00:	4313      	orrs	r3, r2
34187e02:	4a60      	ldr	r2, [pc, #384]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187e04:	430b      	orrs	r3, r1
34187e06:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34187e0a:	f7fd fe4d 	bl	34185aa8 <LL_RCC_IC14_Enable>
34187e0e:	e008      	b.n	34187e22 <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    }
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_CLKP)
34187e10:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e14:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
34187e18:	4b5f      	ldr	r3, [pc, #380]	@ (34187f98 <HAL_RCCEx_PeriphCLKConfig+0x212c>)
34187e1a:	429a      	cmp	r2, r3
34187e1c:	d101      	bne.n	34187e22 <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    {
      LL_RCC_CLKP_Enable();
34187e1e:	f7fe f803 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART5 clock */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
34187e22:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e26:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
34187e2a:	4618      	mov	r0, r3
34187e2c:	f7fc ff9f 	bl	34184d6e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
34187e30:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e34:	e9d3 2300 	ldrd	r2, r3, [r3]
34187e38:	2100      	movs	r1, #0
34187e3a:	64b9      	str	r1, [r7, #72]	@ 0x48
34187e3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34187e40:	64fb      	str	r3, [r7, #76]	@ 0x4c
34187e42:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
34187e46:	4603      	mov	r3, r0
34187e48:	460a      	mov	r2, r1
34187e4a:	4313      	orrs	r3, r2
34187e4c:	d04b      	beq.n	34187ee6 <HAL_RCCEx_PeriphCLKConfig+0x207a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC9)
34187e4e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e52:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
34187e56:	4b51      	ldr	r3, [pc, #324]	@ (34187f9c <HAL_RCCEx_PeriphCLKConfig+0x2130>)
34187e58:	429a      	cmp	r2, r3
34187e5a:	d116      	bne.n	34187e8a <HAL_RCCEx_PeriphCLKConfig+0x201e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34187e5c:	4b49      	ldr	r3, [pc, #292]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187e5e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34187e62:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187e66:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187e6a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e6e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34187e70:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34187e76:	3b01      	subs	r3, #1
34187e78:	041b      	lsls	r3, r3, #16
34187e7a:	4313      	orrs	r3, r2
34187e7c:	4a41      	ldr	r2, [pc, #260]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187e7e:	430b      	orrs	r3, r1
34187e80:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34187e84:	f7fd fd10 	bl	341858a8 <LL_RCC_IC9_Enable>
34187e88:	e026      	b.n	34187ed8 <HAL_RCCEx_PeriphCLKConfig+0x206c>
    }
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC14)
34187e8a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187e8e:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
34187e92:	4b43      	ldr	r3, [pc, #268]	@ (34187fa0 <HAL_RCCEx_PeriphCLKConfig+0x2134>)
34187e94:	429a      	cmp	r2, r3
34187e96:	d116      	bne.n	34187ec6 <HAL_RCCEx_PeriphCLKConfig+0x205a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34187e98:	4b3a      	ldr	r3, [pc, #232]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187e9a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34187e9e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187ea2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187ea6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187eaa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34187eac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34187eb2:	3b01      	subs	r3, #1
34187eb4:	041b      	lsls	r3, r3, #16
34187eb6:	4313      	orrs	r3, r2
34187eb8:	4a32      	ldr	r2, [pc, #200]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187eba:	430b      	orrs	r3, r1
34187ebc:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34187ec0:	f7fd fdf2 	bl	34185aa8 <LL_RCC_IC14_Enable>
34187ec4:	e008      	b.n	34187ed8 <HAL_RCCEx_PeriphCLKConfig+0x206c>
    }
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_CLKP)
34187ec6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187eca:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
34187ece:	4b35      	ldr	r3, [pc, #212]	@ (34187fa4 <HAL_RCCEx_PeriphCLKConfig+0x2138>)
34187ed0:	429a      	cmp	r2, r3
34187ed2:	d101      	bne.n	34187ed8 <HAL_RCCEx_PeriphCLKConfig+0x206c>
    {
      LL_RCC_CLKP_Enable();
34187ed4:	f7fd ffa8 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART6 clock */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
34187ed8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187edc:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
34187ee0:	4618      	mov	r0, r3
34187ee2:	f7fc ff44 	bl	34184d6e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART7 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
34187ee6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187eea:	e9d3 2300 	ldrd	r2, r3, [r3]
34187eee:	2100      	movs	r1, #0
34187ef0:	6439      	str	r1, [r7, #64]	@ 0x40
34187ef2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34187ef6:	647b      	str	r3, [r7, #68]	@ 0x44
34187ef8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
34187efc:	4603      	mov	r3, r0
34187efe:	460a      	mov	r2, r1
34187f00:	4313      	orrs	r3, r2
34187f02:	d065      	beq.n	34187fd0 <HAL_RCCEx_PeriphCLKConfig+0x2164>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC9)
34187f04:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187f08:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
34187f0c:	4b26      	ldr	r3, [pc, #152]	@ (34187fa8 <HAL_RCCEx_PeriphCLKConfig+0x213c>)
34187f0e:	429a      	cmp	r2, r3
34187f10:	d116      	bne.n	34187f40 <HAL_RCCEx_PeriphCLKConfig+0x20d4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34187f12:	4b1c      	ldr	r3, [pc, #112]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187f14:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34187f18:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187f1c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187f20:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187f24:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34187f26:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187f2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34187f2c:	3b01      	subs	r3, #1
34187f2e:	041b      	lsls	r3, r3, #16
34187f30:	4313      	orrs	r3, r2
34187f32:	4a14      	ldr	r2, [pc, #80]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187f34:	430b      	orrs	r3, r1
34187f36:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34187f3a:	f7fd fcb5 	bl	341858a8 <LL_RCC_IC9_Enable>
34187f3e:	e040      	b.n	34187fc2 <HAL_RCCEx_PeriphCLKConfig+0x2156>
    }
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC14)
34187f40:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187f44:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
34187f48:	4b18      	ldr	r3, [pc, #96]	@ (34187fac <HAL_RCCEx_PeriphCLKConfig+0x2140>)
34187f4a:	429a      	cmp	r2, r3
34187f4c:	d130      	bne.n	34187fb0 <HAL_RCCEx_PeriphCLKConfig+0x2144>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34187f4e:	4b0d      	ldr	r3, [pc, #52]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187f50:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34187f54:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34187f58:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34187f5c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187f60:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34187f62:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187f66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34187f68:	3b01      	subs	r3, #1
34187f6a:	041b      	lsls	r3, r3, #16
34187f6c:	4313      	orrs	r3, r2
34187f6e:	4a05      	ldr	r2, [pc, #20]	@ (34187f84 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34187f70:	430b      	orrs	r3, r1
34187f72:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34187f76:	f7fd fd97 	bl	34185aa8 <LL_RCC_IC14_Enable>
34187f7a:	e022      	b.n	34187fc2 <HAL_RCCEx_PeriphCLKConfig+0x2156>
34187f7c:	07010830 	.word	0x07010830
34187f80:	07020c30 	.word	0x07020c30
34187f84:	56028000 	.word	0x56028000
34187f88:	07030c30 	.word	0x07030c30
34187f8c:	07010c30 	.word	0x07010c30
34187f90:	07021030 	.word	0x07021030
34187f94:	07031030 	.word	0x07031030
34187f98:	07011030 	.word	0x07011030
34187f9c:	07021430 	.word	0x07021430
34187fa0:	07031430 	.word	0x07031430
34187fa4:	07011430 	.word	0x07011430
34187fa8:	07021830 	.word	0x07021830
34187fac:	07031830 	.word	0x07031830
    }
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_CLKP)
34187fb0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187fb4:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
34187fb8:	4bc8      	ldr	r3, [pc, #800]	@ (341882dc <HAL_RCCEx_PeriphCLKConfig+0x2470>)
34187fba:	429a      	cmp	r2, r3
34187fbc:	d101      	bne.n	34187fc2 <HAL_RCCEx_PeriphCLKConfig+0x2156>
    {
      LL_RCC_CLKP_Enable();
34187fbe:	f7fd ff33 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART7 clock */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
34187fc2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187fc6:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
34187fca:	4618      	mov	r0, r3
34187fcc:	f7fc fecf 	bl	34184d6e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART8 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
34187fd0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
34187fd8:	2100      	movs	r1, #0
34187fda:	63b9      	str	r1, [r7, #56]	@ 0x38
34187fdc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
34187fe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
34187fe2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
34187fe6:	4603      	mov	r3, r0
34187fe8:	460a      	mov	r2, r1
34187fea:	4313      	orrs	r3, r2
34187fec:	d04b      	beq.n	34188086 <HAL_RCCEx_PeriphCLKConfig+0x221a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC9)
34187fee:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34187ff2:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
34187ff6:	4bba      	ldr	r3, [pc, #744]	@ (341882e0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
34187ff8:	429a      	cmp	r2, r3
34187ffa:	d116      	bne.n	3418802a <HAL_RCCEx_PeriphCLKConfig+0x21be>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34187ffc:	4bb9      	ldr	r3, [pc, #740]	@ (341882e4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34187ffe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34188002:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188006:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418800a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418800e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34188010:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34188016:	3b01      	subs	r3, #1
34188018:	041b      	lsls	r3, r3, #16
3418801a:	4313      	orrs	r3, r2
3418801c:	4ab1      	ldr	r2, [pc, #708]	@ (341882e4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
3418801e:	430b      	orrs	r3, r1
34188020:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34188024:	f7fd fc40 	bl	341858a8 <LL_RCC_IC9_Enable>
34188028:	e026      	b.n	34188078 <HAL_RCCEx_PeriphCLKConfig+0x220c>
    }
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC14)
3418802a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418802e:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
34188032:	4bad      	ldr	r3, [pc, #692]	@ (341882e8 <HAL_RCCEx_PeriphCLKConfig+0x247c>)
34188034:	429a      	cmp	r2, r3
34188036:	d116      	bne.n	34188066 <HAL_RCCEx_PeriphCLKConfig+0x21fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34188038:	4baa      	ldr	r3, [pc, #680]	@ (341882e4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
3418803a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3418803e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34188042:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34188046:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418804a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
3418804c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188050:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34188052:	3b01      	subs	r3, #1
34188054:	041b      	lsls	r3, r3, #16
34188056:	4313      	orrs	r3, r2
34188058:	4aa2      	ldr	r2, [pc, #648]	@ (341882e4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
3418805a:	430b      	orrs	r3, r1
3418805c:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34188060:	f7fd fd22 	bl	34185aa8 <LL_RCC_IC14_Enable>
34188064:	e008      	b.n	34188078 <HAL_RCCEx_PeriphCLKConfig+0x220c>
    }
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_CLKP)
34188066:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418806a:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
3418806e:	4b9f      	ldr	r3, [pc, #636]	@ (341882ec <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34188070:	429a      	cmp	r2, r3
34188072:	d101      	bne.n	34188078 <HAL_RCCEx_PeriphCLKConfig+0x220c>
    {
      LL_RCC_CLKP_Enable();
34188074:	f7fd fed8 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART8 clock */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
34188078:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418807c:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
34188080:	4618      	mov	r0, r3
34188082:	f7fc fe74 	bl	34184d6e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART9 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
34188086:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418808a:	e9d3 2300 	ldrd	r2, r3, [r3]
3418808e:	2100      	movs	r1, #0
34188090:	6339      	str	r1, [r7, #48]	@ 0x30
34188092:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34188096:	637b      	str	r3, [r7, #52]	@ 0x34
34188098:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
3418809c:	4603      	mov	r3, r0
3418809e:	460a      	mov	r2, r1
341880a0:	4313      	orrs	r3, r2
341880a2:	d04b      	beq.n	3418813c <HAL_RCCEx_PeriphCLKConfig+0x22d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(PeriphClkInit->Uart9ClockSelection));

    if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC9)
341880a4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341880a8:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
341880ac:	4a90      	ldr	r2, [pc, #576]	@ (341882f0 <HAL_RCCEx_PeriphCLKConfig+0x2484>)
341880ae:	4293      	cmp	r3, r2
341880b0:	d116      	bne.n	341880e0 <HAL_RCCEx_PeriphCLKConfig+0x2274>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
341880b2:	4b8c      	ldr	r3, [pc, #560]	@ (341882e4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
341880b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341880b8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341880bc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341880c0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341880c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
341880c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341880ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
341880cc:	3b01      	subs	r3, #1
341880ce:	041b      	lsls	r3, r3, #16
341880d0:	4313      	orrs	r3, r2
341880d2:	4a84      	ldr	r2, [pc, #528]	@ (341882e4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
341880d4:	430b      	orrs	r3, r1
341880d6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
341880da:	f7fd fbe5 	bl	341858a8 <LL_RCC_IC9_Enable>
341880de:	e026      	b.n	3418812e <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    }
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC14)
341880e0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341880e4:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
341880e8:	4a82      	ldr	r2, [pc, #520]	@ (341882f4 <HAL_RCCEx_PeriphCLKConfig+0x2488>)
341880ea:	4293      	cmp	r3, r2
341880ec:	d116      	bne.n	3418811c <HAL_RCCEx_PeriphCLKConfig+0x22b0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
341880ee:	4b7d      	ldr	r3, [pc, #500]	@ (341882e4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
341880f0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341880f4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341880f8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341880fc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188100:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34188102:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188106:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34188108:	3b01      	subs	r3, #1
3418810a:	041b      	lsls	r3, r3, #16
3418810c:	4313      	orrs	r3, r2
3418810e:	4a75      	ldr	r2, [pc, #468]	@ (341882e4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34188110:	430b      	orrs	r3, r1
34188112:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34188116:	f7fd fcc7 	bl	34185aa8 <LL_RCC_IC14_Enable>
3418811a:	e008      	b.n	3418812e <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    }
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_CLKP)
3418811c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188120:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
34188124:	4a74      	ldr	r2, [pc, #464]	@ (341882f8 <HAL_RCCEx_PeriphCLKConfig+0x248c>)
34188126:	4293      	cmp	r3, r2
34188128:	d101      	bne.n	3418812e <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    {
      LL_RCC_CLKP_Enable();
3418812a:	f7fd fe7d 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART9 clock */
    __HAL_RCC_UART9_CONFIG(PeriphClkInit->Uart9ClockSelection);
3418812e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188132:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
34188136:	4618      	mov	r0, r3
34188138:	f7fc fe19 	bl	34184d6e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART10 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
3418813c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188140:	e9d3 2300 	ldrd	r2, r3, [r3]
34188144:	2100      	movs	r1, #0
34188146:	62b9      	str	r1, [r7, #40]	@ 0x28
34188148:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
3418814c:	62fb      	str	r3, [r7, #44]	@ 0x2c
3418814e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
34188152:	4603      	mov	r3, r0
34188154:	460a      	mov	r2, r1
34188156:	4313      	orrs	r3, r2
34188158:	d04b      	beq.n	341881f2 <HAL_RCCEx_PeriphCLKConfig+0x2386>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(PeriphClkInit->Usart10ClockSelection));

    if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC9)
3418815a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418815e:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
34188162:	4a66      	ldr	r2, [pc, #408]	@ (341882fc <HAL_RCCEx_PeriphCLKConfig+0x2490>)
34188164:	4293      	cmp	r3, r2
34188166:	d116      	bne.n	34188196 <HAL_RCCEx_PeriphCLKConfig+0x232a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34188168:	4b5e      	ldr	r3, [pc, #376]	@ (341882e4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
3418816a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418816e:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34188172:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34188176:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
3418817a:	6c91      	ldr	r1, [r2, #72]	@ 0x48
3418817c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34188180:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
34188182:	3a01      	subs	r2, #1
34188184:	0412      	lsls	r2, r2, #16
34188186:	430a      	orrs	r2, r1
34188188:	4956      	ldr	r1, [pc, #344]	@ (341882e4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
3418818a:	4313      	orrs	r3, r2
3418818c:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34188190:	f7fd fb8a 	bl	341858a8 <LL_RCC_IC9_Enable>
34188194:	e026      	b.n	341881e4 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    }
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC14)
34188196:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418819a:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
3418819e:	4a58      	ldr	r2, [pc, #352]	@ (34188300 <HAL_RCCEx_PeriphCLKConfig+0x2494>)
341881a0:	4293      	cmp	r3, r2
341881a2:	d116      	bne.n	341881d2 <HAL_RCCEx_PeriphCLKConfig+0x2366>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
341881a4:	4b4f      	ldr	r3, [pc, #316]	@ (341882e4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
341881a6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341881aa:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
341881ae:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
341881b2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
341881b6:	6f11      	ldr	r1, [r2, #112]	@ 0x70
341881b8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
341881bc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
341881be:	3a01      	subs	r2, #1
341881c0:	0412      	lsls	r2, r2, #16
341881c2:	430a      	orrs	r2, r1
341881c4:	4947      	ldr	r1, [pc, #284]	@ (341882e4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
341881c6:	4313      	orrs	r3, r2
341881c8:	f8c1 30f8 	str.w	r3, [r1, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
341881cc:	f7fd fc6c 	bl	34185aa8 <LL_RCC_IC14_Enable>
341881d0:	e008      	b.n	341881e4 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    }
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_CLKP)
341881d2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341881d6:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
341881da:	4a4a      	ldr	r2, [pc, #296]	@ (34188304 <HAL_RCCEx_PeriphCLKConfig+0x2498>)
341881dc:	4293      	cmp	r3, r2
341881de:	d101      	bne.n	341881e4 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    {
      LL_RCC_CLKP_Enable();
341881e0:	f7fd fe22 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART10 clock */
    __HAL_RCC_USART10_CONFIG(PeriphClkInit->Usart10ClockSelection);
341881e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341881e8:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
341881ec:	4618      	mov	r0, r3
341881ee:	f7fc fdbe 	bl	34184d6e <LL_RCC_SetUSARTClockSource>
  }

  /*------------------------------ USBPHY1 Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY1) == RCC_PERIPHCLK_USBPHY1)
341881f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341881f6:	e9d3 2300 	ldrd	r2, r3, [r3]
341881fa:	2100      	movs	r1, #0
341881fc:	6239      	str	r1, [r7, #32]
341881fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
34188202:	627b      	str	r3, [r7, #36]	@ 0x24
34188204:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
34188208:	4603      	mov	r3, r0
3418820a:	460a      	mov	r2, r1
3418820c:	4313      	orrs	r3, r2
3418820e:	d014      	beq.n	3418823a <HAL_RCCEx_PeriphCLKConfig+0x23ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHY1CLKSOURCE(PeriphClkInit->UsbPhy1ClockSelection));

    /* Set the source of USBPHY1 clock*/
    __HAL_RCC_USBPHY1_CONFIG(PeriphClkInit->UsbPhy1ClockSelection);
34188210:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188214:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34188218:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
3418821c:	4618      	mov	r0, r3
3418821e:	f7fc fd4e 	bl	34184cbe <LL_RCC_SetOTGPHYCKREFClockSource>
34188222:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188226:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
3418822a:	0fdb      	lsrs	r3, r3, #31
3418822c:	2b01      	cmp	r3, #1
3418822e:	d102      	bne.n	34188236 <HAL_RCCEx_PeriphCLKConfig+0x23ca>
34188230:	f7fc faf0 	bl	34184814 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
34188234:	e001      	b.n	3418823a <HAL_RCCEx_PeriphCLKConfig+0x23ce>
34188236:	f7fc fadd 	bl	341847f4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBPHY2 Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY2) == RCC_PERIPHCLK_USBPHY2)
3418823a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418823e:	e9d3 2300 	ldrd	r2, r3, [r3]
34188242:	2100      	movs	r1, #0
34188244:	61b9      	str	r1, [r7, #24]
34188246:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
3418824a:	61fb      	str	r3, [r7, #28]
3418824c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
34188250:	4603      	mov	r3, r0
34188252:	460a      	mov	r2, r1
34188254:	4313      	orrs	r3, r2
34188256:	d014      	beq.n	34188282 <HAL_RCCEx_PeriphCLKConfig+0x2416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHY2CLKSOURCE(PeriphClkInit->UsbPhy2ClockSelection));

    /* Set the source of USBPHY2 clock*/
    __HAL_RCC_USBPHY2_CONFIG(PeriphClkInit->UsbPhy2ClockSelection);
34188258:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418825c:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
34188260:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
34188264:	4618      	mov	r0, r3
34188266:	f7fc fd2a 	bl	34184cbe <LL_RCC_SetOTGPHYCKREFClockSource>
3418826a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418826e:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
34188272:	0fdb      	lsrs	r3, r3, #31
34188274:	2b01      	cmp	r3, #1
34188276:	d102      	bne.n	3418827e <HAL_RCCEx_PeriphCLKConfig+0x2412>
34188278:	f7fc facc 	bl	34184814 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
3418827c:	e001      	b.n	34188282 <HAL_RCCEx_PeriphCLKConfig+0x2416>
3418827e:	f7fc fab9 	bl	341847f4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBOTGHS1 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS1) == RCC_PERIPHCLK_USBOTGHS1)
34188282:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188286:	e9d3 2300 	ldrd	r2, r3, [r3]
3418828a:	2100      	movs	r1, #0
3418828c:	6139      	str	r1, [r7, #16]
3418828e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
34188292:	617b      	str	r3, [r7, #20]
34188294:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
34188298:	4603      	mov	r3, r0
3418829a:	460a      	mov	r2, r1
3418829c:	4313      	orrs	r3, r2
3418829e:	d053      	beq.n	34188348 <HAL_RCCEx_PeriphCLKConfig+0x24dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGHS1CLKSOURCE(PeriphClkInit->UsbOtgHs1ClockSelection));

    if (PeriphClkInit->UsbOtgHs1ClockSelection == RCC_USBOTGHS1CLKSOURCE_IC15)
341882a0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341882a4:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
341882a8:	4a17      	ldr	r2, [pc, #92]	@ (34188308 <HAL_RCCEx_PeriphCLKConfig+0x249c>)
341882aa:	4293      	cmp	r3, r2
341882ac:	d12e      	bne.n	3418830c <HAL_RCCEx_PeriphCLKConfig+0x24a0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341882ae:	4b0d      	ldr	r3, [pc, #52]	@ (341882e4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
341882b0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341882b4:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
341882b8:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
341882bc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
341882c0:	6f91      	ldr	r1, [r2, #120]	@ 0x78
341882c2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
341882c6:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
341882c8:	3a01      	subs	r2, #1
341882ca:	0412      	lsls	r2, r2, #16
341882cc:	430a      	orrs	r2, r1
341882ce:	4905      	ldr	r1, [pc, #20]	@ (341882e4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
341882d0:	4313      	orrs	r3, r2
341882d2:	f8c1 30fc 	str.w	r3, [r1, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
341882d6:	f7fd fc27 	bl	34185b28 <LL_RCC_IC15_Enable>
341882da:	e020      	b.n	3418831e <HAL_RCCEx_PeriphCLKConfig+0x24b2>
341882dc:	07011830 	.word	0x07011830
341882e0:	07021c30 	.word	0x07021c30
341882e4:	56028000 	.word	0x56028000
341882e8:	07031c30 	.word	0x07031c30
341882ec:	07011c30 	.word	0x07011c30
341882f0:	07020034 	.word	0x07020034
341882f4:	07030034 	.word	0x07030034
341882f8:	07010034 	.word	0x07010034
341882fc:	07020434 	.word	0x07020434
34188300:	07030434 	.word	0x07030434
34188304:	07010434 	.word	0x07010434
34188308:	03020c14 	.word	0x03020c14
    }
    else if (PeriphClkInit->UsbOtgHs1ClockSelection == RCC_USBOTGHS1CLKSOURCE_CLKP)
3418830c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188310:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34188314:	4a43      	ldr	r2, [pc, #268]	@ (34188424 <HAL_RCCEx_PeriphCLKConfig+0x25b8>)
34188316:	4293      	cmp	r3, r2
34188318:	d101      	bne.n	3418831e <HAL_RCCEx_PeriphCLKConfig+0x24b2>
    {
      LL_RCC_CLKP_Enable();
3418831a:	f7fd fd85 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USBOTGHS1 clock */
    __HAL_RCC_USBOTGHS1_CONFIG(PeriphClkInit->UsbOtgHs1ClockSelection);
3418831e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188322:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34188326:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
3418832a:	4618      	mov	r0, r3
3418832c:	f7fc fcbc 	bl	34184ca8 <LL_RCC_SetOTGPHYClockSource>
34188330:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188334:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34188338:	0fdb      	lsrs	r3, r3, #31
3418833a:	2b01      	cmp	r3, #1
3418833c:	d102      	bne.n	34188344 <HAL_RCCEx_PeriphCLKConfig+0x24d8>
3418833e:	f7fc fa69 	bl	34184814 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
34188342:	e001      	b.n	34188348 <HAL_RCCEx_PeriphCLKConfig+0x24dc>
34188344:	f7fc fa56 	bl	341847f4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBOTGHS2 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS2) == RCC_PERIPHCLK_USBOTGHS2)
34188348:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418834c:	e9d3 2300 	ldrd	r2, r3, [r3]
34188350:	2100      	movs	r1, #0
34188352:	60b9      	str	r1, [r7, #8]
34188354:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34188358:	60fb      	str	r3, [r7, #12]
3418835a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
3418835e:	4603      	mov	r3, r0
34188360:	460a      	mov	r2, r1
34188362:	4313      	orrs	r3, r2
34188364:	d03b      	beq.n	341883de <HAL_RCCEx_PeriphCLKConfig+0x2572>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGHS2CLKSOURCE(PeriphClkInit->UsbOtgHs2ClockSelection));

    if (PeriphClkInit->UsbOtgHs2ClockSelection == RCC_USBOTGHS2CLKSOURCE_IC15)
34188366:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418836a:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
3418836e:	4a2e      	ldr	r2, [pc, #184]	@ (34188428 <HAL_RCCEx_PeriphCLKConfig+0x25bc>)
34188370:	4293      	cmp	r3, r2
34188372:	d116      	bne.n	341883a2 <HAL_RCCEx_PeriphCLKConfig+0x2536>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34188374:	4b2d      	ldr	r3, [pc, #180]	@ (3418842c <HAL_RCCEx_PeriphCLKConfig+0x25c0>)
34188376:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418837a:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3418837e:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34188382:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34188386:	6f91      	ldr	r1, [r2, #120]	@ 0x78
34188388:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
3418838c:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
3418838e:	3a01      	subs	r2, #1
34188390:	0412      	lsls	r2, r2, #16
34188392:	430a      	orrs	r2, r1
34188394:	4925      	ldr	r1, [pc, #148]	@ (3418842c <HAL_RCCEx_PeriphCLKConfig+0x25c0>)
34188396:	4313      	orrs	r3, r2
34188398:	f8c1 30fc 	str.w	r3, [r1, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3418839c:	f7fd fbc4 	bl	34185b28 <LL_RCC_IC15_Enable>
341883a0:	e008      	b.n	341883b4 <HAL_RCCEx_PeriphCLKConfig+0x2548>
    }
    else if (PeriphClkInit->UsbOtgHs2ClockSelection == RCC_USBOTGHS2CLKSOURCE_CLKP)
341883a2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341883a6:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
341883aa:	4a21      	ldr	r2, [pc, #132]	@ (34188430 <HAL_RCCEx_PeriphCLKConfig+0x25c4>)
341883ac:	4293      	cmp	r3, r2
341883ae:	d101      	bne.n	341883b4 <HAL_RCCEx_PeriphCLKConfig+0x2548>
    {
      LL_RCC_CLKP_Enable();
341883b0:	f7fd fd3a 	bl	34185e28 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USBOTGHS2 clock */
    __HAL_RCC_USBOTGHS2_CONFIG(PeriphClkInit->UsbOtgHs2ClockSelection);
341883b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341883b8:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
341883bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
341883c0:	4618      	mov	r0, r3
341883c2:	f7fc fc71 	bl	34184ca8 <LL_RCC_SetOTGPHYClockSource>
341883c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341883ca:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
341883ce:	0fdb      	lsrs	r3, r3, #31
341883d0:	2b01      	cmp	r3, #1
341883d2:	d102      	bne.n	341883da <HAL_RCCEx_PeriphCLKConfig+0x256e>
341883d4:	f7fc fa1e 	bl	34184814 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
341883d8:	e001      	b.n	341883de <HAL_RCCEx_PeriphCLKConfig+0x2572>
341883da:	f7fc fa0b 	bl	341847f4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
341883de:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341883e2:	e9d3 2300 	ldrd	r2, r3, [r3]
341883e6:	2100      	movs	r1, #0
341883e8:	6039      	str	r1, [r7, #0]
341883ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
341883ee:	607b      	str	r3, [r7, #4]
341883f0:	e9d7 0100 	ldrd	r0, r1, [r7]
341883f4:	4603      	mov	r3, r0
341883f6:	460a      	mov	r2, r1
341883f8:	4313      	orrs	r3, r2
341883fa:	d006      	beq.n	3418840a <HAL_RCCEx_PeriphCLKConfig+0x259e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
341883fc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34188400:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
34188404:	4618      	mov	r0, r3
34188406:	f7fc fe8b 	bl	34185120 <LL_RCC_SetTIMPrescaler>
  }

  if (status == HAL_OK)
3418840a:	f897 31c6 	ldrb.w	r3, [r7, #454]	@ 0x1c6
3418840e:	2b00      	cmp	r3, #0
34188410:	d101      	bne.n	34188416 <HAL_RCCEx_PeriphCLKConfig+0x25aa>
  {
    return HAL_OK;
34188412:	2300      	movs	r3, #0
34188414:	e000      	b.n	34188418 <HAL_RCCEx_PeriphCLKConfig+0x25ac>
  }
  return HAL_ERROR;
34188416:	2301      	movs	r3, #1
}
34188418:	4618      	mov	r0, r3
3418841a:	f507 77e4 	add.w	r7, r7, #456	@ 0x1c8
3418841e:	46bd      	mov	sp, r7
34188420:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
34188424:	03010c14 	.word	0x03010c14
34188428:	03021414 	.word	0x03021414
3418842c:	56028000 	.word	0x56028000
34188430:	03011414 	.word	0x03011414

34188434 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_XSPI2    : XSPI2 peripheral clock
  *            @arg RCC_PERIPHCLK_XSPI3    : XSPI3 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
34188434:	b590      	push	{r4, r7, lr}
34188436:	b085      	sub	sp, #20
34188438:	af00      	add	r7, sp, #0
3418843a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t frequency = 0;   /* Set to 0 for returned value if no source clock */
3418843e:	2100      	movs	r1, #0
34188440:	60f9      	str	r1, [r7, #12]

  switch (PeriphClk)
34188442:	e9d7 0100 	ldrd	r0, r1, [r7]
34188446:	f101 447f 	add.w	r4, r1, #4278190080	@ 0xff000000
3418844a:	ea50 0104 	orrs.w	r1, r0, r4
3418844e:	f000 8436 	beq.w	34188cbe <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
34188452:	e9d7 0100 	ldrd	r0, r1, [r7]
34188456:	2801      	cmp	r0, #1
34188458:	f171 7180 	sbcs.w	r1, r1, #16777216	@ 0x1000000
3418845c:	f080 8434 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34188460:	e9d7 0100 	ldrd	r0, r1, [r7]
34188464:	f5a1 0400 	sub.w	r4, r1, #8388608	@ 0x800000
34188468:	ea50 0104 	orrs.w	r1, r0, r4
3418846c:	f000 8422 	beq.w	34188cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x880>
34188470:	e9d7 0100 	ldrd	r0, r1, [r7]
34188474:	2801      	cmp	r0, #1
34188476:	f571 0100 	sbcs.w	r1, r1, #8388608	@ 0x800000
3418847a:	f080 8425 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418847e:	e9d7 0100 	ldrd	r0, r1, [r7]
34188482:	f5a1 0480 	sub.w	r4, r1, #4194304	@ 0x400000
34188486:	ea50 0104 	orrs.w	r1, r0, r4
3418848a:	f000 840e 	beq.w	34188caa <HAL_RCCEx_GetPeriphCLKFreq+0x876>
3418848e:	e9d7 0100 	ldrd	r0, r1, [r7]
34188492:	2801      	cmp	r0, #1
34188494:	f571 0180 	sbcs.w	r1, r1, #4194304	@ 0x400000
34188498:	f080 8416 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418849c:	e9d7 0100 	ldrd	r0, r1, [r7]
341884a0:	f5a1 1400 	sub.w	r4, r1, #2097152	@ 0x200000
341884a4:	ea50 0104 	orrs.w	r1, r0, r4
341884a8:	f000 83fa 	beq.w	34188ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x86c>
341884ac:	e9d7 0100 	ldrd	r0, r1, [r7]
341884b0:	2801      	cmp	r0, #1
341884b2:	f571 1100 	sbcs.w	r1, r1, #2097152	@ 0x200000
341884b6:	f080 8407 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341884ba:	e9d7 0100 	ldrd	r0, r1, [r7]
341884be:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
341884c2:	ea50 0104 	orrs.w	r1, r0, r4
341884c6:	f000 83e6 	beq.w	34188c96 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
341884ca:	e9d7 0100 	ldrd	r0, r1, [r7]
341884ce:	2801      	cmp	r0, #1
341884d0:	f571 1180 	sbcs.w	r1, r1, #1048576	@ 0x100000
341884d4:	f080 83f8 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341884d8:	e9d7 0100 	ldrd	r0, r1, [r7]
341884dc:	f5a1 2400 	sub.w	r4, r1, #524288	@ 0x80000
341884e0:	ea50 0104 	orrs.w	r1, r0, r4
341884e4:	f000 83d2 	beq.w	34188c8c <HAL_RCCEx_GetPeriphCLKFreq+0x858>
341884e8:	e9d7 0100 	ldrd	r0, r1, [r7]
341884ec:	2801      	cmp	r0, #1
341884ee:	f571 2100 	sbcs.w	r1, r1, #524288	@ 0x80000
341884f2:	f080 83e9 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341884f6:	e9d7 0100 	ldrd	r0, r1, [r7]
341884fa:	f5a1 2480 	sub.w	r4, r1, #262144	@ 0x40000
341884fe:	ea50 0104 	orrs.w	r1, r0, r4
34188502:	f000 83be 	beq.w	34188c82 <HAL_RCCEx_GetPeriphCLKFreq+0x84e>
34188506:	e9d7 0100 	ldrd	r0, r1, [r7]
3418850a:	2801      	cmp	r0, #1
3418850c:	f571 2180 	sbcs.w	r1, r1, #262144	@ 0x40000
34188510:	f080 83da 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34188514:	e9d7 0100 	ldrd	r0, r1, [r7]
34188518:	f5a1 3400 	sub.w	r4, r1, #131072	@ 0x20000
3418851c:	ea50 0104 	orrs.w	r1, r0, r4
34188520:	f000 83aa 	beq.w	34188c78 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
34188524:	e9d7 0100 	ldrd	r0, r1, [r7]
34188528:	2801      	cmp	r0, #1
3418852a:	f571 3100 	sbcs.w	r1, r1, #131072	@ 0x20000
3418852e:	f080 83cb 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34188532:	e9d7 0100 	ldrd	r0, r1, [r7]
34188536:	f5a1 3480 	sub.w	r4, r1, #65536	@ 0x10000
3418853a:	ea50 0104 	orrs.w	r1, r0, r4
3418853e:	f000 8396 	beq.w	34188c6e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
34188542:	e9d7 0100 	ldrd	r0, r1, [r7]
34188546:	2801      	cmp	r0, #1
34188548:	f571 3180 	sbcs.w	r1, r1, #65536	@ 0x10000
3418854c:	f080 83bc 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34188550:	e9d7 0100 	ldrd	r0, r1, [r7]
34188554:	f5a1 4400 	sub.w	r4, r1, #32768	@ 0x8000
34188558:	ea50 0104 	orrs.w	r1, r0, r4
3418855c:	f000 8382 	beq.w	34188c64 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
34188560:	e9d7 0100 	ldrd	r0, r1, [r7]
34188564:	2801      	cmp	r0, #1
34188566:	f571 4100 	sbcs.w	r1, r1, #32768	@ 0x8000
3418856a:	f080 83ad 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418856e:	e9d7 0100 	ldrd	r0, r1, [r7]
34188572:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
34188576:	ea50 0104 	orrs.w	r1, r0, r4
3418857a:	f000 836e 	beq.w	34188c5a <HAL_RCCEx_GetPeriphCLKFreq+0x826>
3418857e:	e9d7 0100 	ldrd	r0, r1, [r7]
34188582:	2801      	cmp	r0, #1
34188584:	f571 4180 	sbcs.w	r1, r1, #16384	@ 0x4000
34188588:	f080 839e 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418858c:	e9d7 0100 	ldrd	r0, r1, [r7]
34188590:	f5a1 5400 	sub.w	r4, r1, #8192	@ 0x2000
34188594:	ea50 0104 	orrs.w	r1, r0, r4
34188598:	f000 835a 	beq.w	34188c50 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>
3418859c:	e9d7 0100 	ldrd	r0, r1, [r7]
341885a0:	2801      	cmp	r0, #1
341885a2:	f571 5100 	sbcs.w	r1, r1, #8192	@ 0x2000
341885a6:	f080 838f 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341885aa:	e9d7 0100 	ldrd	r0, r1, [r7]
341885ae:	f5a1 5480 	sub.w	r4, r1, #4096	@ 0x1000
341885b2:	ea50 0104 	orrs.w	r1, r0, r4
341885b6:	f000 8346 	beq.w	34188c46 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
341885ba:	e9d7 0100 	ldrd	r0, r1, [r7]
341885be:	2801      	cmp	r0, #1
341885c0:	f571 5180 	sbcs.w	r1, r1, #4096	@ 0x1000
341885c4:	f080 8380 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341885c8:	e9d7 0100 	ldrd	r0, r1, [r7]
341885cc:	f5a1 6400 	sub.w	r4, r1, #2048	@ 0x800
341885d0:	ea50 0104 	orrs.w	r1, r0, r4
341885d4:	f000 8332 	beq.w	34188c3c <HAL_RCCEx_GetPeriphCLKFreq+0x808>
341885d8:	e9d7 0100 	ldrd	r0, r1, [r7]
341885dc:	2801      	cmp	r0, #1
341885de:	f571 6100 	sbcs.w	r1, r1, #2048	@ 0x800
341885e2:	f080 8371 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341885e6:	e9d7 0100 	ldrd	r0, r1, [r7]
341885ea:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
341885ee:	ea50 0104 	orrs.w	r1, r0, r4
341885f2:	f000 831e 	beq.w	34188c32 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
341885f6:	e9d7 0100 	ldrd	r0, r1, [r7]
341885fa:	2801      	cmp	r0, #1
341885fc:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
34188600:	f080 8362 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34188604:	e9d7 0100 	ldrd	r0, r1, [r7]
34188608:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
3418860c:	ea50 0104 	orrs.w	r1, r0, r4
34188610:	f000 830a 	beq.w	34188c28 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
34188614:	e9d7 0100 	ldrd	r0, r1, [r7]
34188618:	2801      	cmp	r0, #1
3418861a:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
3418861e:	f080 8353 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34188622:	e9d7 0100 	ldrd	r0, r1, [r7]
34188626:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
3418862a:	ea50 0104 	orrs.w	r1, r0, r4
3418862e:	f000 82f6 	beq.w	34188c1e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
34188632:	e9d7 0100 	ldrd	r0, r1, [r7]
34188636:	2801      	cmp	r0, #1
34188638:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
3418863c:	f080 8344 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34188640:	e9d7 0100 	ldrd	r0, r1, [r7]
34188644:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
34188648:	ea50 0104 	orrs.w	r1, r0, r4
3418864c:	f000 82e2 	beq.w	34188c14 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
34188650:	e9d7 0100 	ldrd	r0, r1, [r7]
34188654:	2801      	cmp	r0, #1
34188656:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
3418865a:	f080 8335 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418865e:	e9d7 0100 	ldrd	r0, r1, [r7]
34188662:	f1a1 0420 	sub.w	r4, r1, #32
34188666:	ea50 0104 	orrs.w	r1, r0, r4
3418866a:	f000 82ce 	beq.w	34188c0a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
3418866e:	e9d7 0100 	ldrd	r0, r1, [r7]
34188672:	2801      	cmp	r0, #1
34188674:	f171 0120 	sbcs.w	r1, r1, #32
34188678:	f080 8326 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418867c:	e9d7 0100 	ldrd	r0, r1, [r7]
34188680:	f1a1 0410 	sub.w	r4, r1, #16
34188684:	ea50 0104 	orrs.w	r1, r0, r4
34188688:	f000 82ba 	beq.w	34188c00 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
3418868c:	e9d7 0100 	ldrd	r0, r1, [r7]
34188690:	2801      	cmp	r0, #1
34188692:	f171 0110 	sbcs.w	r1, r1, #16
34188696:	f080 8317 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418869a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418869e:	f1a1 0408 	sub.w	r4, r1, #8
341886a2:	ea50 0104 	orrs.w	r1, r0, r4
341886a6:	f000 82a6 	beq.w	34188bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
341886aa:	e9d7 0100 	ldrd	r0, r1, [r7]
341886ae:	2801      	cmp	r0, #1
341886b0:	f171 0108 	sbcs.w	r1, r1, #8
341886b4:	f080 8308 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341886b8:	e9d7 0100 	ldrd	r0, r1, [r7]
341886bc:	1f0c      	subs	r4, r1, #4
341886be:	ea50 0104 	orrs.w	r1, r0, r4
341886c2:	f000 8293 	beq.w	34188bec <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
341886c6:	e9d7 0100 	ldrd	r0, r1, [r7]
341886ca:	2801      	cmp	r0, #1
341886cc:	f171 0104 	sbcs.w	r1, r1, #4
341886d0:	f080 82fa 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341886d4:	e9d7 0100 	ldrd	r0, r1, [r7]
341886d8:	1e8c      	subs	r4, r1, #2
341886da:	ea50 0104 	orrs.w	r1, r0, r4
341886de:	f000 8280 	beq.w	34188be2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
341886e2:	e9d7 0100 	ldrd	r0, r1, [r7]
341886e6:	2801      	cmp	r0, #1
341886e8:	f171 0102 	sbcs.w	r1, r1, #2
341886ec:	f080 82ec 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341886f0:	e9d7 0100 	ldrd	r0, r1, [r7]
341886f4:	1e4c      	subs	r4, r1, #1
341886f6:	ea50 0104 	orrs.w	r1, r0, r4
341886fa:	f000 826d 	beq.w	34188bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
341886fe:	e9d7 0100 	ldrd	r0, r1, [r7]
34188702:	2801      	cmp	r0, #1
34188704:	f171 0101 	sbcs.w	r1, r1, #1
34188708:	f080 82de 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418870c:	e9d7 0100 	ldrd	r0, r1, [r7]
34188710:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
34188714:	4321      	orrs	r1, r4
34188716:	f000 825a 	beq.w	34188bce <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
3418871a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418871e:	4cda      	ldr	r4, [pc, #872]	@ (34188a88 <HAL_RCCEx_GetPeriphCLKFreq+0x654>)
34188720:	42a0      	cmp	r0, r4
34188722:	f171 0100 	sbcs.w	r1, r1, #0
34188726:	f080 82cf 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418872a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418872e:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
34188732:	4321      	orrs	r1, r4
34188734:	f000 8246 	beq.w	34188bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
34188738:	e9d7 0100 	ldrd	r0, r1, [r7]
3418873c:	4cd3      	ldr	r4, [pc, #844]	@ (34188a8c <HAL_RCCEx_GetPeriphCLKFreq+0x658>)
3418873e:	42a0      	cmp	r0, r4
34188740:	f171 0100 	sbcs.w	r1, r1, #0
34188744:	f080 82c0 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34188748:	e9d7 0100 	ldrd	r0, r1, [r7]
3418874c:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
34188750:	4321      	orrs	r1, r4
34188752:	f000 8232 	beq.w	34188bba <HAL_RCCEx_GetPeriphCLKFreq+0x786>
34188756:	e9d7 0100 	ldrd	r0, r1, [r7]
3418875a:	4ccd      	ldr	r4, [pc, #820]	@ (34188a90 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>)
3418875c:	42a0      	cmp	r0, r4
3418875e:	f171 0100 	sbcs.w	r1, r1, #0
34188762:	f080 82b1 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34188766:	e9d7 0100 	ldrd	r0, r1, [r7]
3418876a:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
3418876e:	4321      	orrs	r1, r4
34188770:	f000 821e 	beq.w	34188bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
34188774:	e9d7 0100 	ldrd	r0, r1, [r7]
34188778:	4cc6      	ldr	r4, [pc, #792]	@ (34188a94 <HAL_RCCEx_GetPeriphCLKFreq+0x660>)
3418877a:	42a0      	cmp	r0, r4
3418877c:	f171 0100 	sbcs.w	r1, r1, #0
34188780:	f080 82a2 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34188784:	e9d7 0100 	ldrd	r0, r1, [r7]
34188788:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
3418878c:	4321      	orrs	r1, r4
3418878e:	f000 820b 	beq.w	34188ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
34188792:	e9d7 0100 	ldrd	r0, r1, [r7]
34188796:	4cc0      	ldr	r4, [pc, #768]	@ (34188a98 <HAL_RCCEx_GetPeriphCLKFreq+0x664>)
34188798:	42a0      	cmp	r0, r4
3418879a:	f171 0100 	sbcs.w	r1, r1, #0
3418879e:	f080 8293 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341887a2:	e9d7 0100 	ldrd	r0, r1, [r7]
341887a6:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
341887aa:	4321      	orrs	r1, r4
341887ac:	f000 81f7 	beq.w	34188b9e <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
341887b0:	e9d7 0100 	ldrd	r0, r1, [r7]
341887b4:	4cb9      	ldr	r4, [pc, #740]	@ (34188a9c <HAL_RCCEx_GetPeriphCLKFreq+0x668>)
341887b6:	42a0      	cmp	r0, r4
341887b8:	f171 0100 	sbcs.w	r1, r1, #0
341887bc:	f080 8284 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341887c0:	e9d7 0100 	ldrd	r0, r1, [r7]
341887c4:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
341887c8:	4321      	orrs	r1, r4
341887ca:	f000 81e2 	beq.w	34188b92 <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
341887ce:	e9d7 0100 	ldrd	r0, r1, [r7]
341887d2:	4cb3      	ldr	r4, [pc, #716]	@ (34188aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
341887d4:	42a0      	cmp	r0, r4
341887d6:	f171 0100 	sbcs.w	r1, r1, #0
341887da:	f080 8275 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341887de:	e9d7 0100 	ldrd	r0, r1, [r7]
341887e2:	f100 447f 	add.w	r4, r0, #4278190080	@ 0xff000000
341887e6:	4321      	orrs	r1, r4
341887e8:	f000 81cd 	beq.w	34188b86 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
341887ec:	e9d7 0100 	ldrd	r0, r1, [r7]
341887f0:	4cac      	ldr	r4, [pc, #688]	@ (34188aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
341887f2:	42a0      	cmp	r0, r4
341887f4:	f171 0100 	sbcs.w	r1, r1, #0
341887f8:	f080 8266 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341887fc:	e9d7 0100 	ldrd	r0, r1, [r7]
34188800:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
34188804:	4321      	orrs	r1, r4
34188806:	f000 81b8 	beq.w	34188b7a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
3418880a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418880e:	4ca6      	ldr	r4, [pc, #664]	@ (34188aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
34188810:	42a0      	cmp	r0, r4
34188812:	f171 0100 	sbcs.w	r1, r1, #0
34188816:	f080 8257 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418881a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418881e:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
34188822:	4321      	orrs	r1, r4
34188824:	f000 81a4 	beq.w	34188b70 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
34188828:	e9d7 0100 	ldrd	r0, r1, [r7]
3418882c:	4c9f      	ldr	r4, [pc, #636]	@ (34188aac <HAL_RCCEx_GetPeriphCLKFreq+0x678>)
3418882e:	42a0      	cmp	r0, r4
34188830:	f171 0100 	sbcs.w	r1, r1, #0
34188834:	f080 8248 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34188838:	e9d7 0100 	ldrd	r0, r1, [r7]
3418883c:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
34188840:	4321      	orrs	r1, r4
34188842:	f000 8190 	beq.w	34188b66 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
34188846:	e9d7 0100 	ldrd	r0, r1, [r7]
3418884a:	4c99      	ldr	r4, [pc, #612]	@ (34188ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>)
3418884c:	42a0      	cmp	r0, r4
3418884e:	f171 0100 	sbcs.w	r1, r1, #0
34188852:	f080 8239 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34188856:	e9d7 0100 	ldrd	r0, r1, [r7]
3418885a:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
3418885e:	4321      	orrs	r1, r4
34188860:	f000 817c 	beq.w	34188b5c <HAL_RCCEx_GetPeriphCLKFreq+0x728>
34188864:	e9d7 0100 	ldrd	r0, r1, [r7]
34188868:	4c92      	ldr	r4, [pc, #584]	@ (34188ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x680>)
3418886a:	42a0      	cmp	r0, r4
3418886c:	f171 0100 	sbcs.w	r1, r1, #0
34188870:	f080 822a 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34188874:	e9d7 0100 	ldrd	r0, r1, [r7]
34188878:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
3418887c:	4321      	orrs	r1, r4
3418887e:	f000 8168 	beq.w	34188b52 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
34188882:	e9d7 0100 	ldrd	r0, r1, [r7]
34188886:	4c8c      	ldr	r4, [pc, #560]	@ (34188ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
34188888:	42a0      	cmp	r0, r4
3418888a:	f171 0100 	sbcs.w	r1, r1, #0
3418888e:	f080 821b 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34188892:	e9d7 0100 	ldrd	r0, r1, [r7]
34188896:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
3418889a:	4321      	orrs	r1, r4
3418889c:	f000 8154 	beq.w	34188b48 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
341888a0:	e9d7 0100 	ldrd	r0, r1, [r7]
341888a4:	4c85      	ldr	r4, [pc, #532]	@ (34188abc <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
341888a6:	42a0      	cmp	r0, r4
341888a8:	f171 0100 	sbcs.w	r1, r1, #0
341888ac:	f080 820c 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341888b0:	e9d7 0100 	ldrd	r0, r1, [r7]
341888b4:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
341888b8:	4321      	orrs	r1, r4
341888ba:	f000 8140 	beq.w	34188b3e <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
341888be:	e9d7 0100 	ldrd	r0, r1, [r7]
341888c2:	4c7f      	ldr	r4, [pc, #508]	@ (34188ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
341888c4:	42a0      	cmp	r0, r4
341888c6:	f171 0100 	sbcs.w	r1, r1, #0
341888ca:	f080 81fd 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341888ce:	e9d7 0100 	ldrd	r0, r1, [r7]
341888d2:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
341888d6:	4321      	orrs	r1, r4
341888d8:	f000 812c 	beq.w	34188b34 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
341888dc:	e9d7 0100 	ldrd	r0, r1, [r7]
341888e0:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
341888e4:	f171 0100 	sbcs.w	r1, r1, #0
341888e8:	f080 81ee 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341888ec:	e9d7 0100 	ldrd	r0, r1, [r7]
341888f0:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
341888f4:	4321      	orrs	r1, r4
341888f6:	f000 8118 	beq.w	34188b2a <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
341888fa:	e9d7 0100 	ldrd	r0, r1, [r7]
341888fe:	f248 0401 	movw	r4, #32769	@ 0x8001
34188902:	42a0      	cmp	r0, r4
34188904:	f171 0100 	sbcs.w	r1, r1, #0
34188908:	f080 81de 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418890c:	e9d7 0100 	ldrd	r0, r1, [r7]
34188910:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
34188914:	4321      	orrs	r1, r4
34188916:	f000 8103 	beq.w	34188b20 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
3418891a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418891e:	f244 0401 	movw	r4, #16385	@ 0x4001
34188922:	42a0      	cmp	r0, r4
34188924:	f171 0100 	sbcs.w	r1, r1, #0
34188928:	f080 81ce 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418892c:	e9d7 0100 	ldrd	r0, r1, [r7]
34188930:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
34188934:	4321      	orrs	r1, r4
34188936:	f000 80ee 	beq.w	34188b16 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
3418893a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418893e:	f242 0401 	movw	r4, #8193	@ 0x2001
34188942:	42a0      	cmp	r0, r4
34188944:	f171 0100 	sbcs.w	r1, r1, #0
34188948:	f080 81be 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418894c:	e9d7 0100 	ldrd	r0, r1, [r7]
34188950:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
34188954:	4321      	orrs	r1, r4
34188956:	f000 80d9 	beq.w	34188b0c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
3418895a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418895e:	f241 0401 	movw	r4, #4097	@ 0x1001
34188962:	42a0      	cmp	r0, r4
34188964:	f171 0100 	sbcs.w	r1, r1, #0
34188968:	f080 81ae 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418896c:	e9d7 0100 	ldrd	r0, r1, [r7]
34188970:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
34188974:	4321      	orrs	r1, r4
34188976:	f000 80c4 	beq.w	34188b02 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
3418897a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418897e:	f640 0401 	movw	r4, #2049	@ 0x801
34188982:	42a0      	cmp	r0, r4
34188984:	f171 0100 	sbcs.w	r1, r1, #0
34188988:	f080 819e 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418898c:	e9d7 0100 	ldrd	r0, r1, [r7]
34188990:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
34188994:	4321      	orrs	r1, r4
34188996:	f000 80af 	beq.w	34188af8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
3418899a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418899e:	f240 4401 	movw	r4, #1025	@ 0x401
341889a2:	42a0      	cmp	r0, r4
341889a4:	f171 0100 	sbcs.w	r1, r1, #0
341889a8:	f080 818e 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341889ac:	e9d7 0100 	ldrd	r0, r1, [r7]
341889b0:	2821      	cmp	r0, #33	@ 0x21
341889b2:	f171 0100 	sbcs.w	r1, r1, #0
341889b6:	d255      	bcs.n	34188a64 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
341889b8:	e9d7 0100 	ldrd	r0, r1, [r7]
341889bc:	4301      	orrs	r1, r0
341889be:	f000 8183 	beq.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341889c2:	e9d7 0100 	ldrd	r0, r1, [r7]
341889c6:	1e42      	subs	r2, r0, #1
341889c8:	f141 33ff 	adc.w	r3, r1, #4294967295
341889cc:	2a20      	cmp	r2, #32
341889ce:	f173 0100 	sbcs.w	r1, r3, #0
341889d2:	f080 8179 	bcs.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341889d6:	2a1f      	cmp	r2, #31
341889d8:	f200 8176 	bhi.w	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341889dc:	a101      	add	r1, pc, #4	@ (adr r1, 341889e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
341889de:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
341889e2:	bf00      	nop
341889e4:	34188a73 	.word	0x34188a73
341889e8:	34188a7d 	.word	0x34188a7d
341889ec:	34188cc9 	.word	0x34188cc9
341889f0:	34188acd 	.word	0x34188acd
341889f4:	34188cc9 	.word	0x34188cc9
341889f8:	34188cc9 	.word	0x34188cc9
341889fc:	34188cc9 	.word	0x34188cc9
34188a00:	34188ac5 	.word	0x34188ac5
34188a04:	34188cc9 	.word	0x34188cc9
34188a08:	34188cc9 	.word	0x34188cc9
34188a0c:	34188cc9 	.word	0x34188cc9
34188a10:	34188cc9 	.word	0x34188cc9
34188a14:	34188cc9 	.word	0x34188cc9
34188a18:	34188cc9 	.word	0x34188cc9
34188a1c:	34188cc9 	.word	0x34188cc9
34188a20:	34188ad7 	.word	0x34188ad7
34188a24:	34188cc9 	.word	0x34188cc9
34188a28:	34188cc9 	.word	0x34188cc9
34188a2c:	34188cc9 	.word	0x34188cc9
34188a30:	34188cc9 	.word	0x34188cc9
34188a34:	34188cc9 	.word	0x34188cc9
34188a38:	34188cc9 	.word	0x34188cc9
34188a3c:	34188cc9 	.word	0x34188cc9
34188a40:	34188cc9 	.word	0x34188cc9
34188a44:	34188cc9 	.word	0x34188cc9
34188a48:	34188cc9 	.word	0x34188cc9
34188a4c:	34188cc9 	.word	0x34188cc9
34188a50:	34188cc9 	.word	0x34188cc9
34188a54:	34188cc9 	.word	0x34188cc9
34188a58:	34188cc9 	.word	0x34188cc9
34188a5c:	34188cc9 	.word	0x34188cc9
34188a60:	34188ae3 	.word	0x34188ae3
34188a64:	e9d7 2300 	ldrd	r2, r3, [r7]
34188a68:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
34188a6c:	430b      	orrs	r3, r1
34188a6e:	d03e      	beq.n	34188aee <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
      break;

    default:
      /* Unexpected case, frequency is by default set to 0 */
      break;
34188a70:	e12a      	b.n	34188cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
      frequency = RCCEx_GetADCCLKFreq(LL_RCC_ADC_CLKSOURCE);
34188a72:	2070      	movs	r0, #112	@ 0x70
34188a74:	f000 fb90 	bl	34189198 <RCCEx_GetADCCLKFreq>
34188a78:	60f8      	str	r0, [r7, #12]
      break;
34188a7a:	e126      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetADFCLKFreq(LL_RCC_ADF1_CLKSOURCE);
34188a7c:	2007      	movs	r0, #7
34188a7e:	f000 fc8d 	bl	3418939c <RCCEx_GetADFCLKFreq>
34188a82:	60f8      	str	r0, [r7, #12]
      break;
34188a84:	e121      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
34188a86:	bf00      	nop
34188a88:	80000001 	.word	0x80000001
34188a8c:	40000001 	.word	0x40000001
34188a90:	20000001 	.word	0x20000001
34188a94:	10000001 	.word	0x10000001
34188a98:	08000001 	.word	0x08000001
34188a9c:	04000001 	.word	0x04000001
34188aa0:	02000001 	.word	0x02000001
34188aa4:	01000001 	.word	0x01000001
34188aa8:	00800001 	.word	0x00800001
34188aac:	00400001 	.word	0x00400001
34188ab0:	00200001 	.word	0x00200001
34188ab4:	00100001 	.word	0x00100001
34188ab8:	00080001 	.word	0x00080001
34188abc:	00040001 	.word	0x00040001
34188ac0:	00020001 	.word	0x00020001
      frequency = RCCEx_GetCSICLKFreq();
34188ac4:	f000 ff0c 	bl	341898e0 <RCCEx_GetCSICLKFreq>
34188ac8:	60f8      	str	r0, [r7, #12]
      break;
34188aca:	e0fe      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34188acc:	2007      	movs	r0, #7
34188ace:	f000 fd51 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
34188ad2:	60f8      	str	r0, [r7, #12]
      break;
34188ad4:	e0f9      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetDCMIPPCLKFreq(LL_RCC_DCMIPP_CLKSOURCE);
34188ad6:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
34188ada:	f000 ff4d 	bl	34189978 <RCCEx_GetDCMIPPCLKFreq>
34188ade:	60f8      	str	r0, [r7, #12]
      break;
34188ae0:	e0f3      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetETH1CLKFreq(LL_RCC_ETH1_CLKSOURCE);
34188ae2:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
34188ae6:	f000 ffd1 	bl	34189a8c <RCCEx_GetETH1CLKFreq>
34188aea:	60f8      	str	r0, [r7, #12]
      break;
34188aec:	e0ed      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetETH1PTPCLKFreq(LL_RCC_ETH1PTP_CLKSOURCE);
34188aee:	2003      	movs	r0, #3
34188af0:	f001 f84c 	bl	34189b8c <RCCEx_GetETH1PTPCLKFreq>
34188af4:	60f8      	str	r0, [r7, #12]
      break;
34188af6:	e0e8      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetFDCANCLKFreq(LL_RCC_FDCAN_CLKSOURCE);
34188af8:	2003      	movs	r0, #3
34188afa:	f001 f8cb 	bl	34189c94 <RCCEx_GetFDCANCLKFreq>
34188afe:	60f8      	str	r0, [r7, #12]
      break;
34188b00:	e0e3      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetFMCCLKFreq(LL_RCC_FMC_CLKSOURCE);
34188b02:	2030      	movs	r0, #48	@ 0x30
34188b04:	f001 f946 	bl	34189d94 <RCCEx_GetFMCCLKFreq>
34188b08:	60f8      	str	r0, [r7, #12]
      break;
34188b0a:	e0de      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C1_CLKSOURCE);
34188b0c:	4871      	ldr	r0, [pc, #452]	@ (34188cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>)
34188b0e:	f001 f9f9 	bl	34189f04 <RCCEx_GetI2CCLKFreq>
34188b12:	60f8      	str	r0, [r7, #12]
      break;
34188b14:	e0d9      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C2_CLKSOURCE);
34188b16:	4870      	ldr	r0, [pc, #448]	@ (34188cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>)
34188b18:	f001 f9f4 	bl	34189f04 <RCCEx_GetI2CCLKFreq>
34188b1c:	60f8      	str	r0, [r7, #12]
      break;
34188b1e:	e0d4      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C3_CLKSOURCE);
34188b20:	486e      	ldr	r0, [pc, #440]	@ (34188cdc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
34188b22:	f001 f9ef 	bl	34189f04 <RCCEx_GetI2CCLKFreq>
34188b26:	60f8      	str	r0, [r7, #12]
      break;
34188b28:	e0cf      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C4_CLKSOURCE);
34188b2a:	486d      	ldr	r0, [pc, #436]	@ (34188ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
34188b2c:	f001 f9ea 	bl	34189f04 <RCCEx_GetI2CCLKFreq>
34188b30:	60f8      	str	r0, [r7, #12]
      break;
34188b32:	e0ca      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C1_CLKSOURCE);
34188b34:	486b      	ldr	r0, [pc, #428]	@ (34188ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>)
34188b36:	f001 fb8d 	bl	3418a254 <RCCEx_GetI3CCLKFreq>
34188b3a:	60f8      	str	r0, [r7, #12]
      break;
34188b3c:	e0c5      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C2_CLKSOURCE);
34188b3e:	486a      	ldr	r0, [pc, #424]	@ (34188ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>)
34188b40:	f001 fb88 	bl	3418a254 <RCCEx_GetI3CCLKFreq>
34188b44:	60f8      	str	r0, [r7, #12]
      break;
34188b46:	e0c0      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM1_CLKSOURCE);
34188b48:	4868      	ldr	r0, [pc, #416]	@ (34188cec <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>)
34188b4a:	f001 fcb7 	bl	3418a4bc <RCCEx_GetLPTIMCLKFreq>
34188b4e:	60f8      	str	r0, [r7, #12]
      break;
34188b50:	e0bb      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM2_CLKSOURCE);
34188b52:	4867      	ldr	r0, [pc, #412]	@ (34188cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x8bc>)
34188b54:	f001 fcb2 	bl	3418a4bc <RCCEx_GetLPTIMCLKFreq>
34188b58:	60f8      	str	r0, [r7, #12]
      break;
34188b5a:	e0b6      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM3_CLKSOURCE);
34188b5c:	4865      	ldr	r0, [pc, #404]	@ (34188cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>)
34188b5e:	f001 fcad 	bl	3418a4bc <RCCEx_GetLPTIMCLKFreq>
34188b62:	60f8      	str	r0, [r7, #12]
      break;
34188b64:	e0b1      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM4_CLKSOURCE);
34188b66:	4864      	ldr	r0, [pc, #400]	@ (34188cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>)
34188b68:	f001 fca8 	bl	3418a4bc <RCCEx_GetLPTIMCLKFreq>
34188b6c:	60f8      	str	r0, [r7, #12]
      break;
34188b6e:	e0ac      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM5_CLKSOURCE);
34188b70:	4862      	ldr	r0, [pc, #392]	@ (34188cfc <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>)
34188b72:	f001 fca3 	bl	3418a4bc <RCCEx_GetLPTIMCLKFreq>
34188b76:	60f8      	str	r0, [r7, #12]
      break;
34188b78:	e0a7      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPUARTCLKFreq(LL_RCC_LPUART1_CLKSOURCE);
34188b7a:	f44f 60e0 	mov.w	r0, #1792	@ 0x700
34188b7e:	f001 fe47 	bl	3418a810 <RCCEx_GetLPUARTCLKFreq>
34188b82:	60f8      	str	r0, [r7, #12]
      break;
34188b84:	e0a1      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLTDCCLKFreq(LL_RCC_LTDC_CLKSOURCE);
34188b86:	f04f 7040 	mov.w	r0, #50331648	@ 0x3000000
34188b8a:	f001 ff43 	bl	3418aa14 <RCCEx_GetLTDCCLKFreq>
34188b8e:	60f8      	str	r0, [r7, #12]
      break;
34188b90:	e09b      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetMDFCLKFreq(LL_RCC_MDF1_CLKSOURCE);
34188b92:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
34188b96:	f001 ffc7 	bl	3418ab28 <RCCEx_GetMDFCLKFreq>
34188b9a:	60f8      	str	r0, [r7, #12]
      break;
34188b9c:	e095      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetPSSICLKFreq(LL_RCC_PSSI_CLKSOURCE);
34188b9e:	2030      	movs	r0, #48	@ 0x30
34188ba0:	f002 f8cc 	bl	3418ad3c <RCCEx_GetPSSICLKFreq>
34188ba4:	60f8      	str	r0, [r7, #12]
      break;
34188ba6:	e090      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetRTCCLKFreq();
34188ba8:	f002 f94a 	bl	3418ae40 <RCCEx_GetRTCCLKFreq>
34188bac:	60f8      	str	r0, [r7, #12]
      break;
34188bae:	e08c      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI1_CLKSOURCE);
34188bb0:	4853      	ldr	r0, [pc, #332]	@ (34188d00 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>)
34188bb2:	f002 f997 	bl	3418aee4 <RCCEx_GetSAICLKFreq>
34188bb6:	60f8      	str	r0, [r7, #12]
      break;
34188bb8:	e087      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI2_CLKSOURCE);
34188bba:	4852      	ldr	r0, [pc, #328]	@ (34188d04 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>)
34188bbc:	f002 f992 	bl	3418aee4 <RCCEx_GetSAICLKFreq>
34188bc0:	60f8      	str	r0, [r7, #12]
      break;
34188bc2:	e082      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC1_CLKSOURCE);
34188bc4:	4850      	ldr	r0, [pc, #320]	@ (34188d08 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>)
34188bc6:	f002 faf3 	bl	3418b1b0 <RCCEx_GetSDMMCCLKFreq>
34188bca:	60f8      	str	r0, [r7, #12]
      break;
34188bcc:	e07d      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC2_CLKSOURCE);
34188bce:	484f      	ldr	r0, [pc, #316]	@ (34188d0c <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>)
34188bd0:	f002 faee 	bl	3418b1b0 <RCCEx_GetSDMMCCLKFreq>
34188bd4:	60f8      	str	r0, [r7, #12]
      break;
34188bd6:	e078      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
34188bd8:	2007      	movs	r0, #7
34188bda:	f002 fbd3 	bl	3418b384 <RCCEx_GetSPDIFRXCLKFreq>
34188bde:	60f8      	str	r0, [r7, #12]
      break;
34188be0:	e073      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI1_CLKSOURCE);
34188be2:	484b      	ldr	r0, [pc, #300]	@ (34188d10 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>)
34188be4:	f002 fcb2 	bl	3418b54c <RCCEx_GetSPICLKFreq>
34188be8:	60f8      	str	r0, [r7, #12]
      break;
34188bea:	e06e      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI2_CLKSOURCE);
34188bec:	4849      	ldr	r0, [pc, #292]	@ (34188d14 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>)
34188bee:	f002 fcad 	bl	3418b54c <RCCEx_GetSPICLKFreq>
34188bf2:	60f8      	str	r0, [r7, #12]
      break;
34188bf4:	e069      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI3_CLKSOURCE);
34188bf6:	4848      	ldr	r0, [pc, #288]	@ (34188d18 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>)
34188bf8:	f002 fca8 	bl	3418b54c <RCCEx_GetSPICLKFreq>
34188bfc:	60f8      	str	r0, [r7, #12]
      break;
34188bfe:	e064      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI4_CLKSOURCE);
34188c00:	4846      	ldr	r0, [pc, #280]	@ (34188d1c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
34188c02:	f002 fca3 	bl	3418b54c <RCCEx_GetSPICLKFreq>
34188c06:	60f8      	str	r0, [r7, #12]
      break;
34188c08:	e05f      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI5_CLKSOURCE);
34188c0a:	4845      	ldr	r0, [pc, #276]	@ (34188d20 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
34188c0c:	f002 fc9e 	bl	3418b54c <RCCEx_GetSPICLKFreq>
34188c10:	60f8      	str	r0, [r7, #12]
      break;
34188c12:	e05a      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI6_CLKSOURCE);
34188c14:	4843      	ldr	r0, [pc, #268]	@ (34188d24 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>)
34188c16:	f002 fc99 	bl	3418b54c <RCCEx_GetSPICLKFreq>
34188c1a:	60f8      	str	r0, [r7, #12]
      break;
34188c1c:	e055      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART1_CLKSOURCE);
34188c1e:	4842      	ldr	r0, [pc, #264]	@ (34188d28 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>)
34188c20:	f003 f990 	bl	3418bf44 <RCCEx_GetUSARTCLKFreq>
34188c24:	60f8      	str	r0, [r7, #12]
      break;
34188c26:	e050      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART2_CLKSOURCE);
34188c28:	4840      	ldr	r0, [pc, #256]	@ (34188d2c <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>)
34188c2a:	f003 f98b 	bl	3418bf44 <RCCEx_GetUSARTCLKFreq>
34188c2e:	60f8      	str	r0, [r7, #12]
      break;
34188c30:	e04b      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART3_CLKSOURCE);
34188c32:	483f      	ldr	r0, [pc, #252]	@ (34188d30 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>)
34188c34:	f003 f986 	bl	3418bf44 <RCCEx_GetUSARTCLKFreq>
34188c38:	60f8      	str	r0, [r7, #12]
      break;
34188c3a:	e046      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART4_CLKSOURCE);
34188c3c:	483d      	ldr	r0, [pc, #244]	@ (34188d34 <HAL_RCCEx_GetPeriphCLKFreq+0x900>)
34188c3e:	f002 ff57 	bl	3418baf0 <RCCEx_GetUARTCLKFreq>
34188c42:	60f8      	str	r0, [r7, #12]
      break;
34188c44:	e041      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART5_CLKSOURCE);
34188c46:	483c      	ldr	r0, [pc, #240]	@ (34188d38 <HAL_RCCEx_GetPeriphCLKFreq+0x904>)
34188c48:	f002 ff52 	bl	3418baf0 <RCCEx_GetUARTCLKFreq>
34188c4c:	60f8      	str	r0, [r7, #12]
      break;
34188c4e:	e03c      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART6_CLKSOURCE);
34188c50:	483a      	ldr	r0, [pc, #232]	@ (34188d3c <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
34188c52:	f003 f977 	bl	3418bf44 <RCCEx_GetUSARTCLKFreq>
34188c56:	60f8      	str	r0, [r7, #12]
      break;
34188c58:	e037      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART7_CLKSOURCE);
34188c5a:	4839      	ldr	r0, [pc, #228]	@ (34188d40 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>)
34188c5c:	f002 ff48 	bl	3418baf0 <RCCEx_GetUARTCLKFreq>
34188c60:	60f8      	str	r0, [r7, #12]
      break;
34188c62:	e032      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART8_CLKSOURCE);
34188c64:	4837      	ldr	r0, [pc, #220]	@ (34188d44 <HAL_RCCEx_GetPeriphCLKFreq+0x910>)
34188c66:	f002 ff43 	bl	3418baf0 <RCCEx_GetUARTCLKFreq>
34188c6a:	60f8      	str	r0, [r7, #12]
      break;
34188c6c:	e02d      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART9_CLKSOURCE);
34188c6e:	4836      	ldr	r0, [pc, #216]	@ (34188d48 <HAL_RCCEx_GetPeriphCLKFreq+0x914>)
34188c70:	f002 ff3e 	bl	3418baf0 <RCCEx_GetUARTCLKFreq>
34188c74:	60f8      	str	r0, [r7, #12]
      break;
34188c76:	e028      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART10_CLKSOURCE);
34188c78:	4834      	ldr	r0, [pc, #208]	@ (34188d4c <HAL_RCCEx_GetPeriphCLKFreq+0x918>)
34188c7a:	f003 f963 	bl	3418bf44 <RCCEx_GetUSARTCLKFreq>
34188c7e:	60f8      	str	r0, [r7, #12]
      break;
34188c80:	e023      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY1CKREF_CLKSOURCE);
34188c82:	4833      	ldr	r0, [pc, #204]	@ (34188d50 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>)
34188c84:	f003 fc3e 	bl	3418c504 <RCCEx_GetOTGPHYCKREFCLKFreq>
34188c88:	60f8      	str	r0, [r7, #12]
      break;
34188c8a:	e01e      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
34188c8c:	4831      	ldr	r0, [pc, #196]	@ (34188d54 <HAL_RCCEx_GetPeriphCLKFreq+0x920>)
34188c8e:	f003 fb83 	bl	3418c398 <RCCEx_GetOTGPHYCLKFreq>
34188c92:	60f8      	str	r0, [r7, #12]
      break;
34188c94:	e019      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY2CKREF_CLKSOURCE);
34188c96:	4830      	ldr	r0, [pc, #192]	@ (34188d58 <HAL_RCCEx_GetPeriphCLKFreq+0x924>)
34188c98:	f003 fc34 	bl	3418c504 <RCCEx_GetOTGPHYCKREFCLKFreq>
34188c9c:	60f8      	str	r0, [r7, #12]
      break;
34188c9e:	e014      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
34188ca0:	482e      	ldr	r0, [pc, #184]	@ (34188d5c <HAL_RCCEx_GetPeriphCLKFreq+0x928>)
34188ca2:	f003 fb79 	bl	3418c398 <RCCEx_GetOTGPHYCLKFreq>
34188ca6:	60f8      	str	r0, [r7, #12]
      break;
34188ca8:	e00f      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI1_CLKSOURCE);
34188caa:	482d      	ldr	r0, [pc, #180]	@ (34188d60 <HAL_RCCEx_GetPeriphCLKFreq+0x92c>)
34188cac:	f003 fc7a 	bl	3418c5a4 <RCCEx_GetXSPICLKFreq>
34188cb0:	60f8      	str	r0, [r7, #12]
      break;
34188cb2:	e00a      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI2_CLKSOURCE);
34188cb4:	482b      	ldr	r0, [pc, #172]	@ (34188d64 <HAL_RCCEx_GetPeriphCLKFreq+0x930>)
34188cb6:	f003 fc75 	bl	3418c5a4 <RCCEx_GetXSPICLKFreq>
34188cba:	60f8      	str	r0, [r7, #12]
      break;
34188cbc:	e005      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
34188cbe:	482a      	ldr	r0, [pc, #168]	@ (34188d68 <HAL_RCCEx_GetPeriphCLKFreq+0x934>)
34188cc0:	f003 fc70 	bl	3418c5a4 <RCCEx_GetXSPICLKFreq>
34188cc4:	60f8      	str	r0, [r7, #12]
      break;
34188cc6:	e000      	b.n	34188cca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      break;
34188cc8:	bf00      	nop
  }

  return frequency;
34188cca:	68fb      	ldr	r3, [r7, #12]
}
34188ccc:	4618      	mov	r0, r3
34188cce:	3714      	adds	r7, #20
34188cd0:	46bd      	mov	sp, r7
34188cd2:	bd90      	pop	{r4, r7, pc}
34188cd4:	0700000c 	.word	0x0700000c
34188cd8:	0700040c 	.word	0x0700040c
34188cdc:	0700080c 	.word	0x0700080c
34188ce0:	07000c0c 	.word	0x07000c0c
34188ce4:	0700100c 	.word	0x0700100c
34188ce8:	0700140c 	.word	0x0700140c
34188cec:	0700082c 	.word	0x0700082c
34188cf0:	07000c2c 	.word	0x07000c2c
34188cf4:	0700102c 	.word	0x0700102c
34188cf8:	0700142c 	.word	0x0700142c
34188cfc:	0700182c 	.word	0x0700182c
34188d00:	07001418 	.word	0x07001418
34188d04:	07001818 	.word	0x07001818
34188d08:	0300001c 	.word	0x0300001c
34188d0c:	0300041c 	.word	0x0300041c
34188d10:	07000420 	.word	0x07000420
34188d14:	07000820 	.word	0x07000820
34188d18:	07000c20 	.word	0x07000c20
34188d1c:	07001020 	.word	0x07001020
34188d20:	07001420 	.word	0x07001420
34188d24:	07001820 	.word	0x07001820
34188d28:	07000030 	.word	0x07000030
34188d2c:	07000430 	.word	0x07000430
34188d30:	07000830 	.word	0x07000830
34188d34:	07000c30 	.word	0x07000c30
34188d38:	07001030 	.word	0x07001030
34188d3c:	07001430 	.word	0x07001430
34188d40:	07001830 	.word	0x07001830
34188d44:	07001c30 	.word	0x07001c30
34188d48:	07000034 	.word	0x07000034
34188d4c:	07000434 	.word	0x07000434
34188d50:	01001014 	.word	0x01001014
34188d54:	03000c14 	.word	0x03000c14
34188d58:	01001814 	.word	0x01001814
34188d5c:	03001414 	.word	0x03001414
34188d60:	03000014 	.word	0x03000014
34188d64:	03000414 	.word	0x03000414
34188d68:	03000814 	.word	0x03000814

34188d6c <HAL_RCCEx_GetPLL1CLKFreq>:
  * @brief  Return PLL1 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL1 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL1CLKFreq(void)
{
34188d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
34188d6e:	b087      	sub	sp, #28
34188d70:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34188d72:	2300      	movs	r3, #0
34188d74:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL1_IsReady() != 0U)
34188d76:	f7fc fa05 	bl	34185184 <LL_RCC_PLL1_IsReady>
34188d7a:	4603      	mov	r3, r0
34188d7c:	2b00      	cmp	r3, #0
34188d7e:	d02a      	beq.n	34188dd6 <HAL_RCCEx_GetPLL1CLKFreq+0x6a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
34188d80:	f7fc fa68 	bl	34185254 <LL_RCC_PLL1P_IsEnabled>
34188d84:	4603      	mov	r3, r0
34188d86:	2b00      	cmp	r3, #0
34188d88:	d031      	beq.n	34188dee <HAL_RCCEx_GetPLL1CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
34188d8a:	f7fc f9ed 	bl	34185168 <LL_RCC_PLL1_GetSource>
34188d8e:	4603      	mov	r3, r0
34188d90:	4618      	mov	r0, r3
34188d92:	f000 f957 	bl	34189044 <RCCEx_GetPLLSourceFreq>
34188d96:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34188d98:	68bb      	ldr	r3, [r7, #8]
34188d9a:	2b00      	cmp	r3, #0
34188d9c:	d027      	beq.n	34188dee <HAL_RCCEx_GetPLL1CLKFreq+0x82>
#if defined(USE_FPGA)
        /**** FPGA PLL input forced to 32MHz *****/
        pllinputfreq = RCC_PLL_SOURCE_FREQ;
        /*****************************************/
#endif /* USE_FPGA */
        divm = LL_RCC_PLL1_GetM();
34188d9e:	f7fc fa29 	bl	341851f4 <LL_RCC_PLL1_GetM>
34188da2:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34188da4:	687b      	ldr	r3, [r7, #4]
34188da6:	2b00      	cmp	r3, #0
34188da8:	d021      	beq.n	34188dee <HAL_RCCEx_GetPLL1CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL1_GetN(), LL_RCC_PLL1_GetFRACN(), \
34188daa:	f7fc fa13 	bl	341851d4 <LL_RCC_PLL1_GetN>
34188dae:	4605      	mov	r5, r0
34188db0:	f7fc fa64 	bl	3418527c <LL_RCC_PLL1_GetFRACN>
34188db4:	4606      	mov	r6, r0
34188db6:	f7fc fa2d 	bl	34185214 <LL_RCC_PLL1_GetP1>
34188dba:	4604      	mov	r4, r0
34188dbc:	f7fc fa3a 	bl	34185234 <LL_RCC_PLL1_GetP2>
34188dc0:	4603      	mov	r3, r0
34188dc2:	9301      	str	r3, [sp, #4]
34188dc4:	9400      	str	r4, [sp, #0]
34188dc6:	4633      	mov	r3, r6
34188dc8:	462a      	mov	r2, r5
34188dca:	6879      	ldr	r1, [r7, #4]
34188dcc:	68b8      	ldr	r0, [r7, #8]
34188dce:	f000 f997 	bl	34189100 <RCCEx_CalcPLLFreq>
34188dd2:	60f8      	str	r0, [r7, #12]
34188dd4:	e00b      	b.n	34188dee <HAL_RCCEx_GetPLL1CLKFreq+0x82>
                                            LL_RCC_PLL1_GetP1(), LL_RCC_PLL1_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL1_IsEnabledBypass() != 0U)
34188dd6:	f7fc f9e9 	bl	341851ac <LL_RCC_PLL1_IsEnabledBypass>
34188dda:	4603      	mov	r3, r0
34188ddc:	2b00      	cmp	r3, #0
34188dde:	d006      	beq.n	34188dee <HAL_RCCEx_GetPLL1CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
34188de0:	f7fc f9c2 	bl	34185168 <LL_RCC_PLL1_GetSource>
34188de4:	4603      	mov	r3, r0
34188de6:	4618      	mov	r0, r3
34188de8:	f000 f92c 	bl	34189044 <RCCEx_GetPLLSourceFreq>
34188dec:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34188dee:	68fb      	ldr	r3, [r7, #12]
}
34188df0:	4618      	mov	r0, r3
34188df2:	3714      	adds	r7, #20
34188df4:	46bd      	mov	sp, r7
34188df6:	bdf0      	pop	{r4, r5, r6, r7, pc}

34188df8 <HAL_RCCEx_GetPLL2CLKFreq>:
  * @brief  Return PLL2 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL2 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL2CLKFreq(void)
{
34188df8:	b5f0      	push	{r4, r5, r6, r7, lr}
34188dfa:	b087      	sub	sp, #28
34188dfc:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34188dfe:	2300      	movs	r3, #0
34188e00:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL2_IsReady() != 0U)
34188e02:	f7fc fa57 	bl	341852b4 <LL_RCC_PLL2_IsReady>
34188e06:	4603      	mov	r3, r0
34188e08:	2b00      	cmp	r3, #0
34188e0a:	d02a      	beq.n	34188e62 <HAL_RCCEx_GetPLL2CLKFreq+0x6a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
34188e0c:	f7fc faba 	bl	34185384 <LL_RCC_PLL2P_IsEnabled>
34188e10:	4603      	mov	r3, r0
34188e12:	2b00      	cmp	r3, #0
34188e14:	d031      	beq.n	34188e7a <HAL_RCCEx_GetPLL2CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
34188e16:	f7fc fa3f 	bl	34185298 <LL_RCC_PLL2_GetSource>
34188e1a:	4603      	mov	r3, r0
34188e1c:	4618      	mov	r0, r3
34188e1e:	f000 f911 	bl	34189044 <RCCEx_GetPLLSourceFreq>
34188e22:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34188e24:	68bb      	ldr	r3, [r7, #8]
34188e26:	2b00      	cmp	r3, #0
34188e28:	d027      	beq.n	34188e7a <HAL_RCCEx_GetPLL2CLKFreq+0x82>
#if defined(USE_FPGA)
        /**** FPGA PLL input forced to 32MHz *****/
        pllinputfreq = RCC_PLL_SOURCE_FREQ;
        /*****************************************/
#endif /* USE_FPGA */
        divm = LL_RCC_PLL2_GetM();
34188e2a:	f7fc fa7b 	bl	34185324 <LL_RCC_PLL2_GetM>
34188e2e:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34188e30:	687b      	ldr	r3, [r7, #4]
34188e32:	2b00      	cmp	r3, #0
34188e34:	d021      	beq.n	34188e7a <HAL_RCCEx_GetPLL2CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL2_GetN(), LL_RCC_PLL2_GetFRACN(), \
34188e36:	f7fc fa65 	bl	34185304 <LL_RCC_PLL2_GetN>
34188e3a:	4605      	mov	r5, r0
34188e3c:	f7fc fab6 	bl	341853ac <LL_RCC_PLL2_GetFRACN>
34188e40:	4606      	mov	r6, r0
34188e42:	f7fc fa7f 	bl	34185344 <LL_RCC_PLL2_GetP1>
34188e46:	4604      	mov	r4, r0
34188e48:	f7fc fa8c 	bl	34185364 <LL_RCC_PLL2_GetP2>
34188e4c:	4603      	mov	r3, r0
34188e4e:	9301      	str	r3, [sp, #4]
34188e50:	9400      	str	r4, [sp, #0]
34188e52:	4633      	mov	r3, r6
34188e54:	462a      	mov	r2, r5
34188e56:	6879      	ldr	r1, [r7, #4]
34188e58:	68b8      	ldr	r0, [r7, #8]
34188e5a:	f000 f951 	bl	34189100 <RCCEx_CalcPLLFreq>
34188e5e:	60f8      	str	r0, [r7, #12]
34188e60:	e00b      	b.n	34188e7a <HAL_RCCEx_GetPLL2CLKFreq+0x82>
                                            LL_RCC_PLL2_GetP1(), LL_RCC_PLL2_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL2_IsEnabledBypass() != 0U)
34188e62:	f7fc fa3b 	bl	341852dc <LL_RCC_PLL2_IsEnabledBypass>
34188e66:	4603      	mov	r3, r0
34188e68:	2b00      	cmp	r3, #0
34188e6a:	d006      	beq.n	34188e7a <HAL_RCCEx_GetPLL2CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
34188e6c:	f7fc fa14 	bl	34185298 <LL_RCC_PLL2_GetSource>
34188e70:	4603      	mov	r3, r0
34188e72:	4618      	mov	r0, r3
34188e74:	f000 f8e6 	bl	34189044 <RCCEx_GetPLLSourceFreq>
34188e78:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34188e7a:	68fb      	ldr	r3, [r7, #12]
}
34188e7c:	4618      	mov	r0, r3
34188e7e:	3714      	adds	r7, #20
34188e80:	46bd      	mov	sp, r7
34188e82:	bdf0      	pop	{r4, r5, r6, r7, pc}

34188e84 <HAL_RCCEx_GetPLL3CLKFreq>:
  * @brief  Return PLL3 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL3 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL3CLKFreq(void)
{
34188e84:	b5f0      	push	{r4, r5, r6, r7, lr}
34188e86:	b087      	sub	sp, #28
34188e88:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34188e8a:	2300      	movs	r3, #0
34188e8c:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL3_IsReady() != 0U)
34188e8e:	f7fc faa9 	bl	341853e4 <LL_RCC_PLL3_IsReady>
34188e92:	4603      	mov	r3, r0
34188e94:	2b00      	cmp	r3, #0
34188e96:	d02a      	beq.n	34188eee <HAL_RCCEx_GetPLL3CLKFreq+0x6a>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
34188e98:	f7fc fb0c 	bl	341854b4 <LL_RCC_PLL3P_IsEnabled>
34188e9c:	4603      	mov	r3, r0
34188e9e:	2b00      	cmp	r3, #0
34188ea0:	d031      	beq.n	34188f06 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
34188ea2:	f7fc fa91 	bl	341853c8 <LL_RCC_PLL3_GetSource>
34188ea6:	4603      	mov	r3, r0
34188ea8:	4618      	mov	r0, r3
34188eaa:	f000 f8cb 	bl	34189044 <RCCEx_GetPLLSourceFreq>
34188eae:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34188eb0:	68bb      	ldr	r3, [r7, #8]
34188eb2:	2b00      	cmp	r3, #0
34188eb4:	d027      	beq.n	34188f06 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
#if defined(USE_FPGA)
        /**** FPGA PLL input forced to 32MHz *****/
        pllinputfreq = RCC_PLL_SOURCE_FREQ;
        /*****************************************/
#endif /* USE_FPGA */
        divm = LL_RCC_PLL3_GetM();
34188eb6:	f7fc facd 	bl	34185454 <LL_RCC_PLL3_GetM>
34188eba:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34188ebc:	687b      	ldr	r3, [r7, #4]
34188ebe:	2b00      	cmp	r3, #0
34188ec0:	d021      	beq.n	34188f06 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL3_GetN(), LL_RCC_PLL3_GetFRACN(), \
34188ec2:	f7fc fab7 	bl	34185434 <LL_RCC_PLL3_GetN>
34188ec6:	4605      	mov	r5, r0
34188ec8:	f7fc fb08 	bl	341854dc <LL_RCC_PLL3_GetFRACN>
34188ecc:	4606      	mov	r6, r0
34188ece:	f7fc fad1 	bl	34185474 <LL_RCC_PLL3_GetP1>
34188ed2:	4604      	mov	r4, r0
34188ed4:	f7fc fade 	bl	34185494 <LL_RCC_PLL3_GetP2>
34188ed8:	4603      	mov	r3, r0
34188eda:	9301      	str	r3, [sp, #4]
34188edc:	9400      	str	r4, [sp, #0]
34188ede:	4633      	mov	r3, r6
34188ee0:	462a      	mov	r2, r5
34188ee2:	6879      	ldr	r1, [r7, #4]
34188ee4:	68b8      	ldr	r0, [r7, #8]
34188ee6:	f000 f90b 	bl	34189100 <RCCEx_CalcPLLFreq>
34188eea:	60f8      	str	r0, [r7, #12]
34188eec:	e00b      	b.n	34188f06 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
                                            LL_RCC_PLL3_GetP1(), LL_RCC_PLL3_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL3_IsEnabledBypass() != 0U)
34188eee:	f7fc fa8d 	bl	3418540c <LL_RCC_PLL3_IsEnabledBypass>
34188ef2:	4603      	mov	r3, r0
34188ef4:	2b00      	cmp	r3, #0
34188ef6:	d006      	beq.n	34188f06 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
34188ef8:	f7fc fa66 	bl	341853c8 <LL_RCC_PLL3_GetSource>
34188efc:	4603      	mov	r3, r0
34188efe:	4618      	mov	r0, r3
34188f00:	f000 f8a0 	bl	34189044 <RCCEx_GetPLLSourceFreq>
34188f04:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34188f06:	68fb      	ldr	r3, [r7, #12]
}
34188f08:	4618      	mov	r0, r3
34188f0a:	3714      	adds	r7, #20
34188f0c:	46bd      	mov	sp, r7
34188f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}

34188f10 <HAL_RCCEx_GetPLL4CLKFreq>:
  * @brief  Return PLL4 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL4 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL4CLKFreq(void)
{
34188f10:	b5f0      	push	{r4, r5, r6, r7, lr}
34188f12:	b087      	sub	sp, #28
34188f14:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34188f16:	2300      	movs	r3, #0
34188f18:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL4_IsReady() != 0U)
34188f1a:	f7fc fafb 	bl	34185514 <LL_RCC_PLL4_IsReady>
34188f1e:	4603      	mov	r3, r0
34188f20:	2b00      	cmp	r3, #0
34188f22:	d02a      	beq.n	34188f7a <HAL_RCCEx_GetPLL4CLKFreq+0x6a>
  {
    if (LL_RCC_PLL4P_IsEnabled() != 0U)
34188f24:	f7fc fb5e 	bl	341855e4 <LL_RCC_PLL4P_IsEnabled>
34188f28:	4603      	mov	r3, r0
34188f2a:	2b00      	cmp	r3, #0
34188f2c:	d031      	beq.n	34188f92 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
34188f2e:	f7fc fae3 	bl	341854f8 <LL_RCC_PLL4_GetSource>
34188f32:	4603      	mov	r3, r0
34188f34:	4618      	mov	r0, r3
34188f36:	f000 f885 	bl	34189044 <RCCEx_GetPLLSourceFreq>
34188f3a:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34188f3c:	68bb      	ldr	r3, [r7, #8]
34188f3e:	2b00      	cmp	r3, #0
34188f40:	d027      	beq.n	34188f92 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
#if defined(USE_FPGA)
        /**** FPGA PLL input forced to 32MHz *****/
        pllinputfreq = RCC_PLL_SOURCE_FREQ;
        /*****************************************/
#endif /* USE_FPGA */
        divm = LL_RCC_PLL4_GetM();
34188f42:	f7fc fb1f 	bl	34185584 <LL_RCC_PLL4_GetM>
34188f46:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34188f48:	687b      	ldr	r3, [r7, #4]
34188f4a:	2b00      	cmp	r3, #0
34188f4c:	d021      	beq.n	34188f92 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL4_GetN(), LL_RCC_PLL4_GetFRACN(), \
34188f4e:	f7fc fb09 	bl	34185564 <LL_RCC_PLL4_GetN>
34188f52:	4605      	mov	r5, r0
34188f54:	f7fc fb5a 	bl	3418560c <LL_RCC_PLL4_GetFRACN>
34188f58:	4606      	mov	r6, r0
34188f5a:	f7fc fb23 	bl	341855a4 <LL_RCC_PLL4_GetP1>
34188f5e:	4604      	mov	r4, r0
34188f60:	f7fc fb30 	bl	341855c4 <LL_RCC_PLL4_GetP2>
34188f64:	4603      	mov	r3, r0
34188f66:	9301      	str	r3, [sp, #4]
34188f68:	9400      	str	r4, [sp, #0]
34188f6a:	4633      	mov	r3, r6
34188f6c:	462a      	mov	r2, r5
34188f6e:	6879      	ldr	r1, [r7, #4]
34188f70:	68b8      	ldr	r0, [r7, #8]
34188f72:	f000 f8c5 	bl	34189100 <RCCEx_CalcPLLFreq>
34188f76:	60f8      	str	r0, [r7, #12]
34188f78:	e00b      	b.n	34188f92 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
                                            LL_RCC_PLL4_GetP1(), LL_RCC_PLL4_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL4_IsEnabledBypass() != 0U)
34188f7a:	f7fc fadf 	bl	3418553c <LL_RCC_PLL4_IsEnabledBypass>
34188f7e:	4603      	mov	r3, r0
34188f80:	2b00      	cmp	r3, #0
34188f82:	d006      	beq.n	34188f92 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
34188f84:	f7fc fab8 	bl	341854f8 <LL_RCC_PLL4_GetSource>
34188f88:	4603      	mov	r3, r0
34188f8a:	4618      	mov	r0, r3
34188f8c:	f000 f85a 	bl	34189044 <RCCEx_GetPLLSourceFreq>
34188f90:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34188f92:	68fb      	ldr	r3, [r7, #12]
}
34188f94:	4618      	mov	r0, r3
34188f96:	3714      	adds	r7, #20
34188f98:	46bd      	mov	sp, r7
34188f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

34188f9c <RCCEx_GetHCLKFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCCEx_GetHCLKFreq(uint32_t SYSCLK_Frequency)
{
34188f9c:	b580      	push	{r7, lr}
34188f9e:	b082      	sub	sp, #8
34188fa0:	af00      	add	r7, sp, #0
34188fa2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
34188fa4:	f7fb fcca 	bl	3418493c <LL_RCC_GetAHBPrescaler>
34188fa8:	4603      	mov	r3, r0
34188faa:	0d1b      	lsrs	r3, r3, #20
34188fac:	f003 0307 	and.w	r3, r3, #7
34188fb0:	687a      	ldr	r2, [r7, #4]
34188fb2:	fa22 f303 	lsr.w	r3, r2, r3
}
34188fb6:	4618      	mov	r0, r3
34188fb8:	3708      	adds	r7, #8
34188fba:	46bd      	mov	sp, r7
34188fbc:	bd80      	pop	{r7, pc}

34188fbe <RCCEx_GetPCLK1Freq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK1Freq(uint32_t HCLK_Frequency)
{
34188fbe:	b580      	push	{r7, lr}
34188fc0:	b082      	sub	sp, #8
34188fc2:	af00      	add	r7, sp, #0
34188fc4:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
34188fc6:	f7fb fcc7 	bl	34184958 <LL_RCC_GetAPB1Prescaler>
34188fca:	4603      	mov	r3, r0
34188fcc:	f003 0307 	and.w	r3, r3, #7
34188fd0:	687a      	ldr	r2, [r7, #4]
34188fd2:	fa22 f303 	lsr.w	r3, r2, r3
}
34188fd6:	4618      	mov	r0, r3
34188fd8:	3708      	adds	r7, #8
34188fda:	46bd      	mov	sp, r7
34188fdc:	bd80      	pop	{r7, pc}

34188fde <RCCEx_GetPCLK2Freq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK2Freq(uint32_t HCLK_Frequency)
{
34188fde:	b580      	push	{r7, lr}
34188fe0:	b082      	sub	sp, #8
34188fe2:	af00      	add	r7, sp, #0
34188fe4:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
34188fe6:	f7fb fcc5 	bl	34184974 <LL_RCC_GetAPB2Prescaler>
34188fea:	4603      	mov	r3, r0
34188fec:	091b      	lsrs	r3, r3, #4
34188fee:	f003 0307 	and.w	r3, r3, #7
34188ff2:	687a      	ldr	r2, [r7, #4]
34188ff4:	fa22 f303 	lsr.w	r3, r2, r3
}
34188ff8:	4618      	mov	r0, r3
34188ffa:	3708      	adds	r7, #8
34188ffc:	46bd      	mov	sp, r7
34188ffe:	bd80      	pop	{r7, pc}

34189000 <RCCEx_GetPCLK4Freq>:
  * @brief  Return PCLK4 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK4 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK4Freq(uint32_t HCLK_Frequency)
{
34189000:	b580      	push	{r7, lr}
34189002:	b082      	sub	sp, #8
34189004:	af00      	add	r7, sp, #0
34189006:	6078      	str	r0, [r7, #4]
  /* PCLK4 clock frequency */
  return LL_RCC_CALC_PCLK4_FREQ(HCLK_Frequency, LL_RCC_GetAPB4Prescaler());
34189008:	f7fb fcc2 	bl	34184990 <LL_RCC_GetAPB4Prescaler>
3418900c:	4603      	mov	r3, r0
3418900e:	0b1b      	lsrs	r3, r3, #12
34189010:	f003 0307 	and.w	r3, r3, #7
34189014:	687a      	ldr	r2, [r7, #4]
34189016:	fa22 f303 	lsr.w	r3, r2, r3
}
3418901a:	4618      	mov	r0, r3
3418901c:	3708      	adds	r7, #8
3418901e:	46bd      	mov	sp, r7
34189020:	bd80      	pop	{r7, pc}

34189022 <RCCEx_GetPCLK5Freq>:
  * @brief  Return PCLK5 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK5 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK5Freq(uint32_t HCLK_Frequency)
{
34189022:	b580      	push	{r7, lr}
34189024:	b082      	sub	sp, #8
34189026:	af00      	add	r7, sp, #0
34189028:	6078      	str	r0, [r7, #4]
  /* PCLK5 clock frequency */
  return LL_RCC_CALC_PCLK5_FREQ(HCLK_Frequency, LL_RCC_GetAPB5Prescaler());
3418902a:	f7fb fcbf 	bl	341849ac <LL_RCC_GetAPB5Prescaler>
3418902e:	4603      	mov	r3, r0
34189030:	0c1b      	lsrs	r3, r3, #16
34189032:	f003 0307 	and.w	r3, r3, #7
34189036:	687a      	ldr	r2, [r7, #4]
34189038:	fa22 f303 	lsr.w	r3, r2, r3
}
3418903c:	4618      	mov	r0, r3
3418903e:	3708      	adds	r7, #8
34189040:	46bd      	mov	sp, r7
34189042:	bd80      	pop	{r7, pc}

34189044 <RCCEx_GetPLLSourceFreq>:
  * @brief  Return PLL source clock frequency
  * @param  PLLsource PLL source clock
  * @retval PLL source clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPLLSourceFreq(uint32_t PLLsource)
{
34189044:	b580      	push	{r7, lr}
34189046:	b084      	sub	sp, #16
34189048:	af00      	add	r7, sp, #0
3418904a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = RCC_PERIPH_FREQUENCY_NO;
3418904c:	2300      	movs	r3, #0
3418904e:	60fb      	str	r3, [r7, #12]

  switch (PLLsource)
34189050:	687b      	ldr	r3, [r7, #4]
34189052:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189056:	d039      	beq.n	341890cc <RCCEx_GetPLLSourceFreq+0x88>
34189058:	687b      	ldr	r3, [r7, #4]
3418905a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418905e:	d838      	bhi.n	341890d2 <RCCEx_GetPLLSourceFreq+0x8e>
34189060:	687b      	ldr	r3, [r7, #4]
34189062:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189066:	d029      	beq.n	341890bc <RCCEx_GetPLLSourceFreq+0x78>
34189068:	687b      	ldr	r3, [r7, #4]
3418906a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418906e:	d830      	bhi.n	341890d2 <RCCEx_GetPLLSourceFreq+0x8e>
34189070:	687b      	ldr	r3, [r7, #4]
34189072:	2b00      	cmp	r3, #0
34189074:	d004      	beq.n	34189080 <RCCEx_GetPLLSourceFreq+0x3c>
34189076:	687b      	ldr	r3, [r7, #4]
34189078:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418907c:	d00e      	beq.n	3418909c <RCCEx_GetPLLSourceFreq+0x58>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
      break;

    default:
      /* unexpected case */
      break;
3418907e:	e028      	b.n	341890d2 <RCCEx_GetPLLSourceFreq+0x8e>
      if (LL_RCC_HSI_IsReady() != 0U)
34189080:	f7fb fbfc 	bl	3418487c <LL_RCC_HSI_IsReady>
34189084:	4603      	mov	r3, r0
34189086:	2b00      	cmp	r3, #0
34189088:	d025      	beq.n	341890d6 <RCCEx_GetPLLSourceFreq+0x92>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418908a:	f7fb fc09 	bl	341848a0 <LL_RCC_HSI_GetDivider>
3418908e:	4603      	mov	r3, r0
34189090:	09db      	lsrs	r3, r3, #7
34189092:	4a16      	ldr	r2, [pc, #88]	@ (341890ec <RCCEx_GetPLLSourceFreq+0xa8>)
34189094:	fa22 f303 	lsr.w	r3, r2, r3
34189098:	60fb      	str	r3, [r7, #12]
      break;
3418909a:	e01c      	b.n	341890d6 <RCCEx_GetPLLSourceFreq+0x92>
      if (LL_RCC_MSI_IsReady() != 0U)
3418909c:	f7fb fc0e 	bl	341848bc <LL_RCC_MSI_IsReady>
341890a0:	4603      	mov	r3, r0
341890a2:	2b00      	cmp	r3, #0
341890a4:	d019      	beq.n	341890da <RCCEx_GetPLLSourceFreq+0x96>
        if (LL_RCC_MSI_GetFrequency() == LL_RCC_MSI_FREQ_4MHZ)
341890a6:	f7fb fc1b 	bl	341848e0 <LL_RCC_MSI_GetFrequency>
341890aa:	4603      	mov	r3, r0
341890ac:	2b00      	cmp	r3, #0
341890ae:	d102      	bne.n	341890b6 <RCCEx_GetPLLSourceFreq+0x72>
          pllinputfreq = MSI_VALUE;
341890b0:	4b0f      	ldr	r3, [pc, #60]	@ (341890f0 <RCCEx_GetPLLSourceFreq+0xac>)
341890b2:	60fb      	str	r3, [r7, #12]
      break;
341890b4:	e011      	b.n	341890da <RCCEx_GetPLLSourceFreq+0x96>
          pllinputfreq = 16000000UL;
341890b6:	4b0f      	ldr	r3, [pc, #60]	@ (341890f4 <RCCEx_GetPLLSourceFreq+0xb0>)
341890b8:	60fb      	str	r3, [r7, #12]
      break;
341890ba:	e00e      	b.n	341890da <RCCEx_GetPLLSourceFreq+0x96>
      if (LL_RCC_HSE_IsReady() != 0U)
341890bc:	f7fb fbcc 	bl	34184858 <LL_RCC_HSE_IsReady>
341890c0:	4603      	mov	r3, r0
341890c2:	2b00      	cmp	r3, #0
341890c4:	d00b      	beq.n	341890de <RCCEx_GetPLLSourceFreq+0x9a>
        pllinputfreq = HSE_VALUE;
341890c6:	4b0c      	ldr	r3, [pc, #48]	@ (341890f8 <RCCEx_GetPLLSourceFreq+0xb4>)
341890c8:	60fb      	str	r3, [r7, #12]
      break;
341890ca:	e008      	b.n	341890de <RCCEx_GetPLLSourceFreq+0x9a>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
341890cc:	4b0b      	ldr	r3, [pc, #44]	@ (341890fc <RCCEx_GetPLLSourceFreq+0xb8>)
341890ce:	60fb      	str	r3, [r7, #12]
      break;
341890d0:	e006      	b.n	341890e0 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
341890d2:	bf00      	nop
341890d4:	e004      	b.n	341890e0 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
341890d6:	bf00      	nop
341890d8:	e002      	b.n	341890e0 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
341890da:	bf00      	nop
341890dc:	e000      	b.n	341890e0 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
341890de:	bf00      	nop
  }

  return pllinputfreq;
341890e0:	68fb      	ldr	r3, [r7, #12]
}
341890e2:	4618      	mov	r0, r3
341890e4:	3710      	adds	r7, #16
341890e6:	46bd      	mov	sp, r7
341890e8:	bd80      	pop	{r7, pc}
341890ea:	bf00      	nop
341890ec:	03d09000 	.word	0x03d09000
341890f0:	003d0900 	.word	0x003d0900
341890f4:	00f42400 	.word	0x00f42400
341890f8:	02dc6c00 	.word	0x02dc6c00
341890fc:	00bb8000 	.word	0x00bb8000

34189100 <RCCEx_CalcPLLFreq>:
  * @param  P2     VCO output divider P2 between 1 and 7
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCCEx_CalcPLLFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t P1,
                                  uint32_t P2)
{
34189100:	b480      	push	{r7}
34189102:	b087      	sub	sp, #28
34189104:	af00      	add	r7, sp, #0
34189106:	60f8      	str	r0, [r7, #12]
34189108:	60b9      	str	r1, [r7, #8]
3418910a:	607a      	str	r2, [r7, #4]
3418910c:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq * ((float_t)N + ((float_t)FRACN / (float_t)0x1000000))) / (float_t)M;
3418910e:	68fb      	ldr	r3, [r7, #12]
34189110:	ee07 3a90 	vmov	s15, r3
34189114:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34189118:	687b      	ldr	r3, [r7, #4]
3418911a:	ee07 3a90 	vmov	s15, r3
3418911e:	eef8 6a67 	vcvt.f32.u32	s13, s15
34189122:	683b      	ldr	r3, [r7, #0]
34189124:	ee07 3a90 	vmov	s15, r3
34189128:	eeb8 6a67 	vcvt.f32.u32	s12, s15
3418912c:	eddf 5a19 	vldr	s11, [pc, #100]	@ 34189194 <RCCEx_CalcPLLFreq+0x94>
34189130:	eec6 7a25 	vdiv.f32	s15, s12, s11
34189134:	ee76 7aa7 	vadd.f32	s15, s13, s15
34189138:	ee67 6a27 	vmul.f32	s13, s14, s15
3418913c:	68bb      	ldr	r3, [r7, #8]
3418913e:	ee07 3a90 	vmov	s15, r3
34189142:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34189146:	eec6 7a87 	vdiv.f32	s15, s13, s14
3418914a:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq / (float_t)P1;
3418914e:	6a3b      	ldr	r3, [r7, #32]
34189150:	ee07 3a90 	vmov	s15, r3
34189154:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34189158:	edd7 6a05 	vldr	s13, [r7, #20]
3418915c:	eec6 7a87 	vdiv.f32	s15, s13, s14
34189160:	edc7 7a05 	vstr	s15, [r7, #20]
  freq = freq / (float_t)P2;
34189164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34189166:	ee07 3a90 	vmov	s15, r3
3418916a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
3418916e:	edd7 6a05 	vldr	s13, [r7, #20]
34189172:	eec6 7a87 	vdiv.f32	s15, s13, s14
34189176:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
3418917a:	edd7 7a05 	vldr	s15, [r7, #20]
3418917e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
34189182:	ee17 3a90 	vmov	r3, s15
}
34189186:	4618      	mov	r0, r3
34189188:	371c      	adds	r7, #28
3418918a:	46bd      	mov	sp, r7
3418918c:	f85d 7b04 	ldr.w	r7, [sp], #4
34189190:	4770      	bx	lr
34189192:	bf00      	nop
34189194:	4b800000 	.word	0x4b800000

34189198 <RCCEx_GetADCCLKFreq>:
  *         @arg @ref RCCEx_ADC_Clock_Source
  * @retval ADC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetADCCLKFreq(uint32_t ADCxSource)
{
34189198:	b590      	push	{r4, r7, lr}
3418919a:	b085      	sub	sp, #20
3418919c:	af00      	add	r7, sp, #0
3418919e:	6078      	str	r0, [r7, #4]
  uint32_t adc_frequency = RCC_PERIPH_FREQUENCY_NO;
341891a0:	2300      	movs	r3, #0
341891a2:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetADCClockSource(ADCxSource))
341891a4:	6878      	ldr	r0, [r7, #4]
341891a6:	f7fb fe1f 	bl	34184de8 <LL_RCC_GetADCClockSource>
341891aa:	4603      	mov	r3, r0
341891ac:	2b70      	cmp	r3, #112	@ 0x70
341891ae:	f000 80d1 	beq.w	34189354 <RCCEx_GetADCCLKFreq+0x1bc>
341891b2:	2b70      	cmp	r3, #112	@ 0x70
341891b4:	f200 80d8 	bhi.w	34189368 <RCCEx_GetADCCLKFreq+0x1d0>
341891b8:	2b60      	cmp	r3, #96	@ 0x60
341891ba:	f000 80c8 	beq.w	3418934e <RCCEx_GetADCCLKFreq+0x1b6>
341891be:	2b60      	cmp	r3, #96	@ 0x60
341891c0:	f200 80d2 	bhi.w	34189368 <RCCEx_GetADCCLKFreq+0x1d0>
341891c4:	2b50      	cmp	r3, #80	@ 0x50
341891c6:	f000 80ac 	beq.w	34189322 <RCCEx_GetADCCLKFreq+0x18a>
341891ca:	2b50      	cmp	r3, #80	@ 0x50
341891cc:	f200 80cc 	bhi.w	34189368 <RCCEx_GetADCCLKFreq+0x1d0>
341891d0:	2b40      	cmp	r3, #64	@ 0x40
341891d2:	f000 80b4 	beq.w	3418933e <RCCEx_GetADCCLKFreq+0x1a6>
341891d6:	2b40      	cmp	r3, #64	@ 0x40
341891d8:	f200 80c6 	bhi.w	34189368 <RCCEx_GetADCCLKFreq+0x1d0>
341891dc:	2b30      	cmp	r3, #48	@ 0x30
341891de:	d05d      	beq.n	3418929c <RCCEx_GetADCCLKFreq+0x104>
341891e0:	2b30      	cmp	r3, #48	@ 0x30
341891e2:	f200 80c1 	bhi.w	34189368 <RCCEx_GetADCCLKFreq+0x1d0>
341891e6:	2b20      	cmp	r3, #32
341891e8:	d014      	beq.n	34189214 <RCCEx_GetADCCLKFreq+0x7c>
341891ea:	2b20      	cmp	r3, #32
341891ec:	f200 80bc 	bhi.w	34189368 <RCCEx_GetADCCLKFreq+0x1d0>
341891f0:	2b00      	cmp	r3, #0
341891f2:	d002      	beq.n	341891fa <RCCEx_GetADCCLKFreq+0x62>
341891f4:	2b10      	cmp	r3, #16
341891f6:	d008      	beq.n	3418920a <RCCEx_GetADCCLKFreq+0x72>
      adc_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
341891f8:	e0b6      	b.n	34189368 <RCCEx_GetADCCLKFreq+0x1d0>
      adc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
341891fa:	f7fa ff3f 	bl	3418407c <HAL_RCC_GetSysClockFreq>
341891fe:	4603      	mov	r3, r0
34189200:	4618      	mov	r0, r3
34189202:	f7ff fecb 	bl	34188f9c <RCCEx_GetHCLKFreq>
34189206:	60f8      	str	r0, [r7, #12]
      break;
34189208:	e0b7      	b.n	3418937a <RCCEx_GetADCCLKFreq+0x1e2>
      adc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418920a:	2007      	movs	r0, #7
3418920c:	f000 f9b2 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
34189210:	60f8      	str	r0, [r7, #12]
      break;
34189212:	e0b2      	b.n	3418937a <RCCEx_GetADCCLKFreq+0x1e2>
      if (LL_RCC_IC7_IsEnabled() != 0U)
34189214:	f7fc fad6 	bl	341857c4 <LL_RCC_IC7_IsEnabled>
34189218:	4603      	mov	r3, r0
3418921a:	2b00      	cmp	r3, #0
3418921c:	f000 80a6 	beq.w	3418936c <RCCEx_GetADCCLKFreq+0x1d4>
        ic_divider = LL_RCC_IC7_GetDivider();
34189220:	f7fc faf2 	bl	34185808 <LL_RCC_IC7_GetDivider>
34189224:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34189226:	f7fc fae1 	bl	341857ec <LL_RCC_IC7_GetSource>
3418922a:	4603      	mov	r3, r0
3418922c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189230:	d029      	beq.n	34189286 <RCCEx_GetADCCLKFreq+0xee>
34189232:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189236:	d82f      	bhi.n	34189298 <RCCEx_GetADCCLKFreq+0x100>
34189238:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418923c:	d01a      	beq.n	34189274 <RCCEx_GetADCCLKFreq+0xdc>
3418923e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189242:	d829      	bhi.n	34189298 <RCCEx_GetADCCLKFreq+0x100>
34189244:	2b00      	cmp	r3, #0
34189246:	d003      	beq.n	34189250 <RCCEx_GetADCCLKFreq+0xb8>
34189248:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418924c:	d009      	beq.n	34189262 <RCCEx_GetADCCLKFreq+0xca>
            break;
3418924e:	e023      	b.n	34189298 <RCCEx_GetADCCLKFreq+0x100>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189250:	f7ff fd8c 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
34189254:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34189256:	68fa      	ldr	r2, [r7, #12]
34189258:	68bb      	ldr	r3, [r7, #8]
3418925a:	fbb2 f3f3 	udiv	r3, r2, r3
3418925e:	60fb      	str	r3, [r7, #12]
            break;
34189260:	e01b      	b.n	3418929a <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189262:	f7ff fdc9 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
34189266:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34189268:	68fa      	ldr	r2, [r7, #12]
3418926a:	68bb      	ldr	r3, [r7, #8]
3418926c:	fbb2 f3f3 	udiv	r3, r2, r3
34189270:	60fb      	str	r3, [r7, #12]
            break;
34189272:	e012      	b.n	3418929a <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189274:	f7ff fe06 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
34189278:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418927a:	68fa      	ldr	r2, [r7, #12]
3418927c:	68bb      	ldr	r3, [r7, #8]
3418927e:	fbb2 f3f3 	udiv	r3, r2, r3
34189282:	60fb      	str	r3, [r7, #12]
            break;
34189284:	e009      	b.n	3418929a <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189286:	f7ff fe43 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418928a:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
3418928c:	68fa      	ldr	r2, [r7, #12]
3418928e:	68bb      	ldr	r3, [r7, #8]
34189290:	fbb2 f3f3 	udiv	r3, r2, r3
34189294:	60fb      	str	r3, [r7, #12]
            break;
34189296:	e000      	b.n	3418929a <RCCEx_GetADCCLKFreq+0x102>
            break;
34189298:	bf00      	nop
      break;
3418929a:	e067      	b.n	3418936c <RCCEx_GetADCCLKFreq+0x1d4>
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418929c:	f7fc fad2 	bl	34185844 <LL_RCC_IC8_IsEnabled>
341892a0:	4603      	mov	r3, r0
341892a2:	2b00      	cmp	r3, #0
341892a4:	d064      	beq.n	34189370 <RCCEx_GetADCCLKFreq+0x1d8>
        ic_divider = LL_RCC_IC8_GetDivider();
341892a6:	f7fc faef 	bl	34185888 <LL_RCC_IC8_GetDivider>
341892aa:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
341892ac:	f7fc fade 	bl	3418586c <LL_RCC_IC8_GetSource>
341892b0:	4603      	mov	r3, r0
341892b2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341892b6:	d029      	beq.n	3418930c <RCCEx_GetADCCLKFreq+0x174>
341892b8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341892bc:	d82f      	bhi.n	3418931e <RCCEx_GetADCCLKFreq+0x186>
341892be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341892c2:	d01a      	beq.n	341892fa <RCCEx_GetADCCLKFreq+0x162>
341892c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341892c8:	d829      	bhi.n	3418931e <RCCEx_GetADCCLKFreq+0x186>
341892ca:	2b00      	cmp	r3, #0
341892cc:	d003      	beq.n	341892d6 <RCCEx_GetADCCLKFreq+0x13e>
341892ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341892d2:	d009      	beq.n	341892e8 <RCCEx_GetADCCLKFreq+0x150>
            break;
341892d4:	e023      	b.n	3418931e <RCCEx_GetADCCLKFreq+0x186>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
341892d6:	f7ff fd49 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
341892da:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
341892dc:	68fa      	ldr	r2, [r7, #12]
341892de:	68bb      	ldr	r3, [r7, #8]
341892e0:	fbb2 f3f3 	udiv	r3, r2, r3
341892e4:	60fb      	str	r3, [r7, #12]
            break;
341892e6:	e01b      	b.n	34189320 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341892e8:	f7ff fd86 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
341892ec:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
341892ee:	68fa      	ldr	r2, [r7, #12]
341892f0:	68bb      	ldr	r3, [r7, #8]
341892f2:	fbb2 f3f3 	udiv	r3, r2, r3
341892f6:	60fb      	str	r3, [r7, #12]
            break;
341892f8:	e012      	b.n	34189320 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341892fa:	f7ff fdc3 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
341892fe:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34189300:	68fa      	ldr	r2, [r7, #12]
34189302:	68bb      	ldr	r3, [r7, #8]
34189304:	fbb2 f3f3 	udiv	r3, r2, r3
34189308:	60fb      	str	r3, [r7, #12]
            break;
3418930a:	e009      	b.n	34189320 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418930c:	f7ff fe00 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
34189310:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34189312:	68fa      	ldr	r2, [r7, #12]
34189314:	68bb      	ldr	r3, [r7, #8]
34189316:	fbb2 f3f3 	udiv	r3, r2, r3
3418931a:	60fb      	str	r3, [r7, #12]
            break;
3418931c:	e000      	b.n	34189320 <RCCEx_GetADCCLKFreq+0x188>
            break;
3418931e:	bf00      	nop
      break;
34189320:	e026      	b.n	34189370 <RCCEx_GetADCCLKFreq+0x1d8>
      if (LL_RCC_HSI_IsReady() != 0U)
34189322:	f7fb faab 	bl	3418487c <LL_RCC_HSI_IsReady>
34189326:	4603      	mov	r3, r0
34189328:	2b00      	cmp	r3, #0
3418932a:	d023      	beq.n	34189374 <RCCEx_GetADCCLKFreq+0x1dc>
        adc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418932c:	f7fb fab8 	bl	341848a0 <LL_RCC_HSI_GetDivider>
34189330:	4603      	mov	r3, r0
34189332:	09db      	lsrs	r3, r3, #7
34189334:	4a16      	ldr	r2, [pc, #88]	@ (34189390 <RCCEx_GetADCCLKFreq+0x1f8>)
34189336:	fa22 f303 	lsr.w	r3, r2, r3
3418933a:	60fb      	str	r3, [r7, #12]
      break;
3418933c:	e01a      	b.n	34189374 <RCCEx_GetADCCLKFreq+0x1dc>
      if (LL_RCC_MSI_IsReady() != 0U)
3418933e:	f7fb fabd 	bl	341848bc <LL_RCC_MSI_IsReady>
34189342:	4603      	mov	r3, r0
34189344:	2b00      	cmp	r3, #0
34189346:	d017      	beq.n	34189378 <RCCEx_GetADCCLKFreq+0x1e0>
        adc_frequency = MSI_VALUE;
34189348:	4b12      	ldr	r3, [pc, #72]	@ (34189394 <RCCEx_GetADCCLKFreq+0x1fc>)
3418934a:	60fb      	str	r3, [r7, #12]
      break;
3418934c:	e014      	b.n	34189378 <RCCEx_GetADCCLKFreq+0x1e0>
      adc_frequency = EXTERNAL_CLOCK_VALUE;
3418934e:	4b12      	ldr	r3, [pc, #72]	@ (34189398 <RCCEx_GetADCCLKFreq+0x200>)
34189350:	60fb      	str	r3, [r7, #12]
      break;
34189352:	e012      	b.n	3418937a <RCCEx_GetADCCLKFreq+0x1e2>
      adc_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
34189354:	f7fa fe92 	bl	3418407c <HAL_RCC_GetSysClockFreq>
34189358:	4604      	mov	r4, r0
3418935a:	f7fb fef7 	bl	3418514c <LL_RCC_GetTIMPrescaler>
3418935e:	4603      	mov	r3, r0
34189360:	fa24 f303 	lsr.w	r3, r4, r3
34189364:	60fb      	str	r3, [r7, #12]
      break;
34189366:	e008      	b.n	3418937a <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34189368:	bf00      	nop
3418936a:	e006      	b.n	3418937a <RCCEx_GetADCCLKFreq+0x1e2>
      break;
3418936c:	bf00      	nop
3418936e:	e004      	b.n	3418937a <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34189370:	bf00      	nop
34189372:	e002      	b.n	3418937a <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34189374:	bf00      	nop
34189376:	e000      	b.n	3418937a <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34189378:	bf00      	nop
  }

  return (adc_frequency / __HAL_RCC_GET_ADC_DIVIDER());
3418937a:	f7fb fb4f 	bl	34184a1c <LL_RCC_GetADCPrescaler>
3418937e:	4603      	mov	r3, r0
34189380:	3301      	adds	r3, #1
34189382:	68fa      	ldr	r2, [r7, #12]
34189384:	fbb2 f3f3 	udiv	r3, r2, r3
}
34189388:	4618      	mov	r0, r3
3418938a:	3714      	adds	r7, #20
3418938c:	46bd      	mov	sp, r7
3418938e:	bd90      	pop	{r4, r7, pc}
34189390:	03d09000 	.word	0x03d09000
34189394:	003d0900 	.word	0x003d0900
34189398:	00bb8000 	.word	0x00bb8000

3418939c <RCCEx_GetADFCLKFreq>:
  *         @arg @ref RCCEx_ADF1_Clock_Source
  * @retval ADF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetADFCLKFreq(uint32_t ADFxSource)
{
3418939c:	b590      	push	{r4, r7, lr}
3418939e:	b085      	sub	sp, #20
341893a0:	af00      	add	r7, sp, #0
341893a2:	6078      	str	r0, [r7, #4]
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
341893a4:	2300      	movs	r3, #0
341893a6:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetADFClockSource(ADFxSource))
341893a8:	6878      	ldr	r0, [r7, #4]
341893aa:	f7fb fd2f 	bl	34184e0c <LL_RCC_GetADFClockSource>
341893ae:	4603      	mov	r3, r0
341893b0:	2b07      	cmp	r3, #7
341893b2:	f200 80ca 	bhi.w	3418954a <RCCEx_GetADFCLKFreq+0x1ae>
341893b6:	a201      	add	r2, pc, #4	@ (adr r2, 341893bc <RCCEx_GetADFCLKFreq+0x20>)
341893b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
341893bc:	341893dd 	.word	0x341893dd
341893c0:	341893ed 	.word	0x341893ed
341893c4:	341893f7 	.word	0x341893f7
341893c8:	3418947f 	.word	0x3418947f
341893cc:	34189521 	.word	0x34189521
341893d0:	34189505 	.word	0x34189505
341893d4:	34189531 	.word	0x34189531
341893d8:	34189537 	.word	0x34189537
  {
    case LL_RCC_ADF1_CLKSOURCE_HCLK:
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
341893dc:	f7fa fe4e 	bl	3418407c <HAL_RCC_GetSysClockFreq>
341893e0:	4603      	mov	r3, r0
341893e2:	4618      	mov	r0, r3
341893e4:	f7ff fdda 	bl	34188f9c <RCCEx_GetHCLKFreq>
341893e8:	60f8      	str	r0, [r7, #12]
      break;
341893ea:	e0b7      	b.n	3418955c <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_CLKP:
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
341893ec:	2007      	movs	r0, #7
341893ee:	f000 f8c1 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
341893f2:	60f8      	str	r0, [r7, #12]
      break;
341893f4:	e0b2      	b.n	3418955c <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
341893f6:	f7fc f9e5 	bl	341857c4 <LL_RCC_IC7_IsEnabled>
341893fa:	4603      	mov	r3, r0
341893fc:	2b00      	cmp	r3, #0
341893fe:	f000 80a6 	beq.w	3418954e <RCCEx_GetADFCLKFreq+0x1b2>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
34189402:	f7fc fa01 	bl	34185808 <LL_RCC_IC7_GetDivider>
34189406:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34189408:	f7fc f9f0 	bl	341857ec <LL_RCC_IC7_GetSource>
3418940c:	4603      	mov	r3, r0
3418940e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189412:	d029      	beq.n	34189468 <RCCEx_GetADFCLKFreq+0xcc>
34189414:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189418:	d82f      	bhi.n	3418947a <RCCEx_GetADFCLKFreq+0xde>
3418941a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418941e:	d01a      	beq.n	34189456 <RCCEx_GetADFCLKFreq+0xba>
34189420:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189424:	d829      	bhi.n	3418947a <RCCEx_GetADFCLKFreq+0xde>
34189426:	2b00      	cmp	r3, #0
34189428:	d003      	beq.n	34189432 <RCCEx_GetADFCLKFreq+0x96>
3418942a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418942e:	d009      	beq.n	34189444 <RCCEx_GetADFCLKFreq+0xa8>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            adf_frequency = adf_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34189430:	e023      	b.n	3418947a <RCCEx_GetADFCLKFreq+0xde>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189432:	f7ff fc9b 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
34189436:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34189438:	68fa      	ldr	r2, [r7, #12]
3418943a:	68bb      	ldr	r3, [r7, #8]
3418943c:	fbb2 f3f3 	udiv	r3, r2, r3
34189440:	60fb      	str	r3, [r7, #12]
            break;
34189442:	e01b      	b.n	3418947c <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189444:	f7ff fcd8 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
34189448:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418944a:	68fa      	ldr	r2, [r7, #12]
3418944c:	68bb      	ldr	r3, [r7, #8]
3418944e:	fbb2 f3f3 	udiv	r3, r2, r3
34189452:	60fb      	str	r3, [r7, #12]
            break;
34189454:	e012      	b.n	3418947c <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189456:	f7ff fd15 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418945a:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418945c:	68fa      	ldr	r2, [r7, #12]
3418945e:	68bb      	ldr	r3, [r7, #8]
34189460:	fbb2 f3f3 	udiv	r3, r2, r3
34189464:	60fb      	str	r3, [r7, #12]
            break;
34189466:	e009      	b.n	3418947c <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189468:	f7ff fd52 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418946c:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418946e:	68fa      	ldr	r2, [r7, #12]
34189470:	68bb      	ldr	r3, [r7, #8]
34189472:	fbb2 f3f3 	udiv	r3, r2, r3
34189476:	60fb      	str	r3, [r7, #12]
            break;
34189478:	e000      	b.n	3418947c <RCCEx_GetADFCLKFreq+0xe0>
            break;
3418947a:	bf00      	nop
        }
      }
      break;
3418947c:	e067      	b.n	3418954e <RCCEx_GetADFCLKFreq+0x1b2>

    case LL_RCC_ADF1_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418947e:	f7fc f9e1 	bl	34185844 <LL_RCC_IC8_IsEnabled>
34189482:	4603      	mov	r3, r0
34189484:	2b00      	cmp	r3, #0
34189486:	d064      	beq.n	34189552 <RCCEx_GetADFCLKFreq+0x1b6>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
34189488:	f7fc f9fe 	bl	34185888 <LL_RCC_IC8_GetDivider>
3418948c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418948e:	f7fc f9ed 	bl	3418586c <LL_RCC_IC8_GetSource>
34189492:	4603      	mov	r3, r0
34189494:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189498:	d029      	beq.n	341894ee <RCCEx_GetADFCLKFreq+0x152>
3418949a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418949e:	d82f      	bhi.n	34189500 <RCCEx_GetADFCLKFreq+0x164>
341894a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341894a4:	d01a      	beq.n	341894dc <RCCEx_GetADFCLKFreq+0x140>
341894a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341894aa:	d829      	bhi.n	34189500 <RCCEx_GetADFCLKFreq+0x164>
341894ac:	2b00      	cmp	r3, #0
341894ae:	d003      	beq.n	341894b8 <RCCEx_GetADFCLKFreq+0x11c>
341894b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341894b4:	d009      	beq.n	341894ca <RCCEx_GetADFCLKFreq+0x12e>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            adf_frequency = adf_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
341894b6:	e023      	b.n	34189500 <RCCEx_GetADFCLKFreq+0x164>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
341894b8:	f7ff fc58 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
341894bc:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
341894be:	68fa      	ldr	r2, [r7, #12]
341894c0:	68bb      	ldr	r3, [r7, #8]
341894c2:	fbb2 f3f3 	udiv	r3, r2, r3
341894c6:	60fb      	str	r3, [r7, #12]
            break;
341894c8:	e01b      	b.n	34189502 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341894ca:	f7ff fc95 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
341894ce:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
341894d0:	68fa      	ldr	r2, [r7, #12]
341894d2:	68bb      	ldr	r3, [r7, #8]
341894d4:	fbb2 f3f3 	udiv	r3, r2, r3
341894d8:	60fb      	str	r3, [r7, #12]
            break;
341894da:	e012      	b.n	34189502 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341894dc:	f7ff fcd2 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
341894e0:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
341894e2:	68fa      	ldr	r2, [r7, #12]
341894e4:	68bb      	ldr	r3, [r7, #8]
341894e6:	fbb2 f3f3 	udiv	r3, r2, r3
341894ea:	60fb      	str	r3, [r7, #12]
            break;
341894ec:	e009      	b.n	34189502 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341894ee:	f7ff fd0f 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
341894f2:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
341894f4:	68fa      	ldr	r2, [r7, #12]
341894f6:	68bb      	ldr	r3, [r7, #8]
341894f8:	fbb2 f3f3 	udiv	r3, r2, r3
341894fc:	60fb      	str	r3, [r7, #12]
            break;
341894fe:	e000      	b.n	34189502 <RCCEx_GetADFCLKFreq+0x166>
            break;
34189500:	bf00      	nop
        }
      }
      break;
34189502:	e026      	b.n	34189552 <RCCEx_GetADFCLKFreq+0x1b6>

    case LL_RCC_ADF1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
34189504:	f7fb f9ba 	bl	3418487c <LL_RCC_HSI_IsReady>
34189508:	4603      	mov	r3, r0
3418950a:	2b00      	cmp	r3, #0
3418950c:	d023      	beq.n	34189556 <RCCEx_GetADFCLKFreq+0x1ba>
      {
        adf_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418950e:	f7fb f9c7 	bl	341848a0 <LL_RCC_HSI_GetDivider>
34189512:	4603      	mov	r3, r0
34189514:	09db      	lsrs	r3, r3, #7
34189516:	4a14      	ldr	r2, [pc, #80]	@ (34189568 <RCCEx_GetADFCLKFreq+0x1cc>)
34189518:	fa22 f303 	lsr.w	r3, r2, r3
3418951c:	60fb      	str	r3, [r7, #12]
      }
      break;
3418951e:	e01a      	b.n	34189556 <RCCEx_GetADFCLKFreq+0x1ba>

    case LL_RCC_ADF1_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34189520:	f7fb f9cc 	bl	341848bc <LL_RCC_MSI_IsReady>
34189524:	4603      	mov	r3, r0
34189526:	2b00      	cmp	r3, #0
34189528:	d017      	beq.n	3418955a <RCCEx_GetADFCLKFreq+0x1be>
      {
        adf_frequency = MSI_VALUE;
3418952a:	4b10      	ldr	r3, [pc, #64]	@ (3418956c <RCCEx_GetADFCLKFreq+0x1d0>)
3418952c:	60fb      	str	r3, [r7, #12]
      }
      break;
3418952e:	e014      	b.n	3418955a <RCCEx_GetADFCLKFreq+0x1be>

    case LL_RCC_ADF1_CLKSOURCE_I2S_CKIN:
      adf_frequency = EXTERNAL_CLOCK_VALUE;
34189530:	4b0f      	ldr	r3, [pc, #60]	@ (34189570 <RCCEx_GetADFCLKFreq+0x1d4>)
34189532:	60fb      	str	r3, [r7, #12]
      break;
34189534:	e012      	b.n	3418955c <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_TIMG:
      adf_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
34189536:	f7fa fda1 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418953a:	4604      	mov	r4, r0
3418953c:	f7fb fe06 	bl	3418514c <LL_RCC_GetTIMPrescaler>
34189540:	4603      	mov	r3, r0
34189542:	fa24 f303 	lsr.w	r3, r4, r3
34189546:	60fb      	str	r3, [r7, #12]
      break;
34189548:	e008      	b.n	3418955c <RCCEx_GetADFCLKFreq+0x1c0>

    default:
      /* Unexpected case */
      break;
3418954a:	bf00      	nop
3418954c:	e006      	b.n	3418955c <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3418954e:	bf00      	nop
34189550:	e004      	b.n	3418955c <RCCEx_GetADFCLKFreq+0x1c0>
      break;
34189552:	bf00      	nop
34189554:	e002      	b.n	3418955c <RCCEx_GetADFCLKFreq+0x1c0>
      break;
34189556:	bf00      	nop
34189558:	e000      	b.n	3418955c <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3418955a:	bf00      	nop
  }

  return adf_frequency;
3418955c:	68fb      	ldr	r3, [r7, #12]
}
3418955e:	4618      	mov	r0, r3
34189560:	3714      	adds	r7, #20
34189562:	46bd      	mov	sp, r7
34189564:	bd90      	pop	{r4, r7, pc}
34189566:	bf00      	nop
34189568:	03d09000 	.word	0x03d09000
3418956c:	003d0900 	.word	0x003d0900
34189570:	00bb8000 	.word	0x00bb8000

34189574 <RCCEx_GetCLKPCLKFreq>:
  *         @arg @ref RCCEx_CLKP_Clock_Source
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCLKPCLKFreq(uint32_t CLKPxSource)
{
34189574:	b580      	push	{r7, lr}
34189576:	b084      	sub	sp, #16
34189578:	af00      	add	r7, sp, #0
3418957a:	6078      	str	r0, [r7, #4]
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
3418957c:	2300      	movs	r3, #0
3418957e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  if (LL_RCC_CLKP_IsEnabled() == 1U)
34189580:	f7fc fc60 	bl	34185e44 <LL_RCC_CLKP_IsEnabled>
34189584:	4603      	mov	r3, r0
34189586:	2b01      	cmp	r3, #1
34189588:	f040 81a5 	bne.w	341898d6 <RCCEx_GetCLKPCLKFreq+0x362>
  {
    switch (LL_RCC_GetCLKPClockSource(CLKPxSource))
3418958c:	6878      	ldr	r0, [r7, #4]
3418958e:	f7fb fc4f 	bl	34184e30 <LL_RCC_GetCLKPClockSource>
34189592:	4603      	mov	r3, r0
34189594:	2b07      	cmp	r3, #7
34189596:	f200 818d 	bhi.w	341898b4 <RCCEx_GetCLKPCLKFreq+0x340>
3418959a:	a201      	add	r2, pc, #4	@ (adr r2, 341895a0 <RCCEx_GetCLKPCLKFreq+0x2c>)
3418959c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
341895a0:	341895c1 	.word	0x341895c1
341895a4:	341895df 	.word	0x341895df
341895a8:	341895f1 	.word	0x341895f1
341895ac:	3418979b 	.word	0x3418979b
341895b0:	34189603 	.word	0x34189603
341895b4:	3418968b 	.word	0x3418968b
341895b8:	34189713 	.word	0x34189713
341895bc:	34189823 	.word	0x34189823
    {
      case LL_RCC_CLKP_CLKSOURCE_HSI:
        if (LL_RCC_HSI_IsReady() != 0U)
341895c0:	f7fb f95c 	bl	3418487c <LL_RCC_HSI_IsReady>
341895c4:	4603      	mov	r3, r0
341895c6:	2b00      	cmp	r3, #0
341895c8:	f000 8176 	beq.w	341898b8 <RCCEx_GetCLKPCLKFreq+0x344>
        {
          clkp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
341895cc:	f7fb f968 	bl	341848a0 <LL_RCC_HSI_GetDivider>
341895d0:	4603      	mov	r3, r0
341895d2:	09db      	lsrs	r3, r3, #7
341895d4:	4aa1      	ldr	r2, [pc, #644]	@ (3418985c <RCCEx_GetCLKPCLKFreq+0x2e8>)
341895d6:	fa22 f303 	lsr.w	r3, r2, r3
341895da:	60fb      	str	r3, [r7, #12]
        }
        break;
341895dc:	e16c      	b.n	341898b8 <RCCEx_GetCLKPCLKFreq+0x344>

      case LL_RCC_CLKP_CLKSOURCE_MSI:
        if (LL_RCC_MSI_IsReady() != 0U)
341895de:	f7fb f96d 	bl	341848bc <LL_RCC_MSI_IsReady>
341895e2:	4603      	mov	r3, r0
341895e4:	2b00      	cmp	r3, #0
341895e6:	f000 8169 	beq.w	341898bc <RCCEx_GetCLKPCLKFreq+0x348>
        {
          clkp_frequency = MSI_VALUE;
341895ea:	4b9d      	ldr	r3, [pc, #628]	@ (34189860 <RCCEx_GetCLKPCLKFreq+0x2ec>)
341895ec:	60fb      	str	r3, [r7, #12]
        }
        break;
341895ee:	e165      	b.n	341898bc <RCCEx_GetCLKPCLKFreq+0x348>

      case LL_RCC_CLKP_CLKSOURCE_HSE:
        if (LL_RCC_HSE_IsReady() != 0U)
341895f0:	f7fb f932 	bl	34184858 <LL_RCC_HSE_IsReady>
341895f4:	4603      	mov	r3, r0
341895f6:	2b00      	cmp	r3, #0
341895f8:	f000 8162 	beq.w	341898c0 <RCCEx_GetCLKPCLKFreq+0x34c>
        {
          clkp_frequency = HSE_VALUE;
341895fc:	4b99      	ldr	r3, [pc, #612]	@ (34189864 <RCCEx_GetCLKPCLKFreq+0x2f0>)
341895fe:	60fb      	str	r3, [r7, #12]
        }
        break;
34189600:	e15e      	b.n	341898c0 <RCCEx_GetCLKPCLKFreq+0x34c>

      case LL_RCC_CLKP_CLKSOURCE_IC5:
        if (LL_RCC_IC5_IsEnabled() != 0U)
34189602:	f7fc f89f 	bl	34185744 <LL_RCC_IC5_IsEnabled>
34189606:	4603      	mov	r3, r0
34189608:	2b00      	cmp	r3, #0
3418960a:	f000 815b 	beq.w	341898c4 <RCCEx_GetCLKPCLKFreq+0x350>
        {
          ic_divider = LL_RCC_IC5_GetDivider();
3418960e:	f7fc f8bb 	bl	34185788 <LL_RCC_IC5_GetDivider>
34189612:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC5_GetSource())
34189614:	f7fc f8aa 	bl	3418576c <LL_RCC_IC5_GetSource>
34189618:	4603      	mov	r3, r0
3418961a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418961e:	d029      	beq.n	34189674 <RCCEx_GetCLKPCLKFreq+0x100>
34189620:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189624:	d82f      	bhi.n	34189686 <RCCEx_GetCLKPCLKFreq+0x112>
34189626:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418962a:	d01a      	beq.n	34189662 <RCCEx_GetCLKPCLKFreq+0xee>
3418962c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189630:	d829      	bhi.n	34189686 <RCCEx_GetCLKPCLKFreq+0x112>
34189632:	2b00      	cmp	r3, #0
34189634:	d003      	beq.n	3418963e <RCCEx_GetCLKPCLKFreq+0xca>
34189636:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418963a:	d009      	beq.n	34189650 <RCCEx_GetCLKPCLKFreq+0xdc>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418963c:	e023      	b.n	34189686 <RCCEx_GetCLKPCLKFreq+0x112>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418963e:	f7ff fb95 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
34189642:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34189644:	68fa      	ldr	r2, [r7, #12]
34189646:	68bb      	ldr	r3, [r7, #8]
34189648:	fbb2 f3f3 	udiv	r3, r2, r3
3418964c:	60fb      	str	r3, [r7, #12]
              break;
3418964e:	e01b      	b.n	34189688 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189650:	f7ff fbd2 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
34189654:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34189656:	68fa      	ldr	r2, [r7, #12]
34189658:	68bb      	ldr	r3, [r7, #8]
3418965a:	fbb2 f3f3 	udiv	r3, r2, r3
3418965e:	60fb      	str	r3, [r7, #12]
              break;
34189660:	e012      	b.n	34189688 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189662:	f7ff fc0f 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
34189666:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34189668:	68fa      	ldr	r2, [r7, #12]
3418966a:	68bb      	ldr	r3, [r7, #8]
3418966c:	fbb2 f3f3 	udiv	r3, r2, r3
34189670:	60fb      	str	r3, [r7, #12]
              break;
34189672:	e009      	b.n	34189688 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189674:	f7ff fc4c 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
34189678:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418967a:	68fa      	ldr	r2, [r7, #12]
3418967c:	68bb      	ldr	r3, [r7, #8]
3418967e:	fbb2 f3f3 	udiv	r3, r2, r3
34189682:	60fb      	str	r3, [r7, #12]
              break;
34189684:	e000      	b.n	34189688 <RCCEx_GetCLKPCLKFreq+0x114>
              break;
34189686:	bf00      	nop
          }
        }
        break;
34189688:	e11c      	b.n	341898c4 <RCCEx_GetCLKPCLKFreq+0x350>

      case LL_RCC_CLKP_CLKSOURCE_IC10:
        if (LL_RCC_IC10_IsEnabled() != 0U)
3418968a:	f7fc f95b 	bl	34185944 <LL_RCC_IC10_IsEnabled>
3418968e:	4603      	mov	r3, r0
34189690:	2b00      	cmp	r3, #0
34189692:	f000 8119 	beq.w	341898c8 <RCCEx_GetCLKPCLKFreq+0x354>
        {
          ic_divider = LL_RCC_IC10_GetDivider();
34189696:	f7fc f977 	bl	34185988 <LL_RCC_IC10_GetDivider>
3418969a:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC10_GetSource())
3418969c:	f7fc f966 	bl	3418596c <LL_RCC_IC10_GetSource>
341896a0:	4603      	mov	r3, r0
341896a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341896a6:	d029      	beq.n	341896fc <RCCEx_GetCLKPCLKFreq+0x188>
341896a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341896ac:	d82f      	bhi.n	3418970e <RCCEx_GetCLKPCLKFreq+0x19a>
341896ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341896b2:	d01a      	beq.n	341896ea <RCCEx_GetCLKPCLKFreq+0x176>
341896b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341896b8:	d829      	bhi.n	3418970e <RCCEx_GetCLKPCLKFreq+0x19a>
341896ba:	2b00      	cmp	r3, #0
341896bc:	d003      	beq.n	341896c6 <RCCEx_GetCLKPCLKFreq+0x152>
341896be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341896c2:	d009      	beq.n	341896d8 <RCCEx_GetCLKPCLKFreq+0x164>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
341896c4:	e023      	b.n	3418970e <RCCEx_GetCLKPCLKFreq+0x19a>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
341896c6:	f7ff fb51 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
341896ca:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341896cc:	68fa      	ldr	r2, [r7, #12]
341896ce:	68bb      	ldr	r3, [r7, #8]
341896d0:	fbb2 f3f3 	udiv	r3, r2, r3
341896d4:	60fb      	str	r3, [r7, #12]
              break;
341896d6:	e01b      	b.n	34189710 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341896d8:	f7ff fb8e 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
341896dc:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341896de:	68fa      	ldr	r2, [r7, #12]
341896e0:	68bb      	ldr	r3, [r7, #8]
341896e2:	fbb2 f3f3 	udiv	r3, r2, r3
341896e6:	60fb      	str	r3, [r7, #12]
              break;
341896e8:	e012      	b.n	34189710 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341896ea:	f7ff fbcb 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
341896ee:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341896f0:	68fa      	ldr	r2, [r7, #12]
341896f2:	68bb      	ldr	r3, [r7, #8]
341896f4:	fbb2 f3f3 	udiv	r3, r2, r3
341896f8:	60fb      	str	r3, [r7, #12]
              break;
341896fa:	e009      	b.n	34189710 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341896fc:	f7ff fc08 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
34189700:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34189702:	68fa      	ldr	r2, [r7, #12]
34189704:	68bb      	ldr	r3, [r7, #8]
34189706:	fbb2 f3f3 	udiv	r3, r2, r3
3418970a:	60fb      	str	r3, [r7, #12]
              break;
3418970c:	e000      	b.n	34189710 <RCCEx_GetCLKPCLKFreq+0x19c>
              break;
3418970e:	bf00      	nop
          }
        }
        break;
34189710:	e0da      	b.n	341898c8 <RCCEx_GetCLKPCLKFreq+0x354>

      case LL_RCC_CLKP_CLKSOURCE_IC15:
        if (LL_RCC_IC15_IsEnabled() != 0U)
34189712:	f7fc fa17 	bl	34185b44 <LL_RCC_IC15_IsEnabled>
34189716:	4603      	mov	r3, r0
34189718:	2b00      	cmp	r3, #0
3418971a:	f000 80d7 	beq.w	341898cc <RCCEx_GetCLKPCLKFreq+0x358>
        {
          ic_divider = LL_RCC_IC15_GetDivider();
3418971e:	f7fc fa33 	bl	34185b88 <LL_RCC_IC15_GetDivider>
34189722:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC15_GetSource())
34189724:	f7fc fa22 	bl	34185b6c <LL_RCC_IC15_GetSource>
34189728:	4603      	mov	r3, r0
3418972a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418972e:	d029      	beq.n	34189784 <RCCEx_GetCLKPCLKFreq+0x210>
34189730:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189734:	d82f      	bhi.n	34189796 <RCCEx_GetCLKPCLKFreq+0x222>
34189736:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418973a:	d01a      	beq.n	34189772 <RCCEx_GetCLKPCLKFreq+0x1fe>
3418973c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189740:	d829      	bhi.n	34189796 <RCCEx_GetCLKPCLKFreq+0x222>
34189742:	2b00      	cmp	r3, #0
34189744:	d003      	beq.n	3418974e <RCCEx_GetCLKPCLKFreq+0x1da>
34189746:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418974a:	d009      	beq.n	34189760 <RCCEx_GetCLKPCLKFreq+0x1ec>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418974c:	e023      	b.n	34189796 <RCCEx_GetCLKPCLKFreq+0x222>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418974e:	f7ff fb0d 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
34189752:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34189754:	68fa      	ldr	r2, [r7, #12]
34189756:	68bb      	ldr	r3, [r7, #8]
34189758:	fbb2 f3f3 	udiv	r3, r2, r3
3418975c:	60fb      	str	r3, [r7, #12]
              break;
3418975e:	e01b      	b.n	34189798 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189760:	f7ff fb4a 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
34189764:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34189766:	68fa      	ldr	r2, [r7, #12]
34189768:	68bb      	ldr	r3, [r7, #8]
3418976a:	fbb2 f3f3 	udiv	r3, r2, r3
3418976e:	60fb      	str	r3, [r7, #12]
              break;
34189770:	e012      	b.n	34189798 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189772:	f7ff fb87 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
34189776:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34189778:	68fa      	ldr	r2, [r7, #12]
3418977a:	68bb      	ldr	r3, [r7, #8]
3418977c:	fbb2 f3f3 	udiv	r3, r2, r3
34189780:	60fb      	str	r3, [r7, #12]
              break;
34189782:	e009      	b.n	34189798 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189784:	f7ff fbc4 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
34189788:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418978a:	68fa      	ldr	r2, [r7, #12]
3418978c:	68bb      	ldr	r3, [r7, #8]
3418978e:	fbb2 f3f3 	udiv	r3, r2, r3
34189792:	60fb      	str	r3, [r7, #12]
              break;
34189794:	e000      	b.n	34189798 <RCCEx_GetCLKPCLKFreq+0x224>
              break;
34189796:	bf00      	nop
          }
        }
        break;
34189798:	e098      	b.n	341898cc <RCCEx_GetCLKPCLKFreq+0x358>

      case LL_RCC_CLKP_CLKSOURCE_IC19:
        if (LL_RCC_IC19_IsEnabled() != 0U)
3418979a:	f7fc fad3 	bl	34185d44 <LL_RCC_IC19_IsEnabled>
3418979e:	4603      	mov	r3, r0
341897a0:	2b00      	cmp	r3, #0
341897a2:	f000 8095 	beq.w	341898d0 <RCCEx_GetCLKPCLKFreq+0x35c>
        {
          ic_divider = LL_RCC_IC19_GetDivider();
341897a6:	f7fc faef 	bl	34185d88 <LL_RCC_IC19_GetDivider>
341897aa:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC19_GetSource())
341897ac:	f7fc fade 	bl	34185d6c <LL_RCC_IC19_GetSource>
341897b0:	4603      	mov	r3, r0
341897b2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341897b6:	d029      	beq.n	3418980c <RCCEx_GetCLKPCLKFreq+0x298>
341897b8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341897bc:	d82f      	bhi.n	3418981e <RCCEx_GetCLKPCLKFreq+0x2aa>
341897be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341897c2:	d01a      	beq.n	341897fa <RCCEx_GetCLKPCLKFreq+0x286>
341897c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341897c8:	d829      	bhi.n	3418981e <RCCEx_GetCLKPCLKFreq+0x2aa>
341897ca:	2b00      	cmp	r3, #0
341897cc:	d003      	beq.n	341897d6 <RCCEx_GetCLKPCLKFreq+0x262>
341897ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341897d2:	d009      	beq.n	341897e8 <RCCEx_GetCLKPCLKFreq+0x274>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
341897d4:	e023      	b.n	3418981e <RCCEx_GetCLKPCLKFreq+0x2aa>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
341897d6:	f7ff fac9 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
341897da:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341897dc:	68fa      	ldr	r2, [r7, #12]
341897de:	68bb      	ldr	r3, [r7, #8]
341897e0:	fbb2 f3f3 	udiv	r3, r2, r3
341897e4:	60fb      	str	r3, [r7, #12]
              break;
341897e6:	e01b      	b.n	34189820 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341897e8:	f7ff fb06 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
341897ec:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341897ee:	68fa      	ldr	r2, [r7, #12]
341897f0:	68bb      	ldr	r3, [r7, #8]
341897f2:	fbb2 f3f3 	udiv	r3, r2, r3
341897f6:	60fb      	str	r3, [r7, #12]
              break;
341897f8:	e012      	b.n	34189820 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341897fa:	f7ff fb43 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
341897fe:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34189800:	68fa      	ldr	r2, [r7, #12]
34189802:	68bb      	ldr	r3, [r7, #8]
34189804:	fbb2 f3f3 	udiv	r3, r2, r3
34189808:	60fb      	str	r3, [r7, #12]
              break;
3418980a:	e009      	b.n	34189820 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418980c:	f7ff fb80 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
34189810:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34189812:	68fa      	ldr	r2, [r7, #12]
34189814:	68bb      	ldr	r3, [r7, #8]
34189816:	fbb2 f3f3 	udiv	r3, r2, r3
3418981a:	60fb      	str	r3, [r7, #12]
              break;
3418981c:	e000      	b.n	34189820 <RCCEx_GetCLKPCLKFreq+0x2ac>
              break;
3418981e:	bf00      	nop
          }
        }
        break;
34189820:	e056      	b.n	341898d0 <RCCEx_GetCLKPCLKFreq+0x35c>

      case LL_RCC_CLKP_CLKSOURCE_IC20:
        if (LL_RCC_IC20_IsEnabled() != 0U)
34189822:	f7fc facf 	bl	34185dc4 <LL_RCC_IC20_IsEnabled>
34189826:	4603      	mov	r3, r0
34189828:	2b00      	cmp	r3, #0
3418982a:	d053      	beq.n	341898d4 <RCCEx_GetCLKPCLKFreq+0x360>
        {
          ic_divider = LL_RCC_IC20_GetDivider();
3418982c:	f7fc faec 	bl	34185e08 <LL_RCC_IC20_GetDivider>
34189830:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC20_GetSource())
34189832:	f7fc fadb 	bl	34185dec <LL_RCC_IC20_GetSource>
34189836:	4603      	mov	r3, r0
34189838:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418983c:	d02f      	beq.n	3418989e <RCCEx_GetCLKPCLKFreq+0x32a>
3418983e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189842:	d835      	bhi.n	341898b0 <RCCEx_GetCLKPCLKFreq+0x33c>
34189844:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189848:	d020      	beq.n	3418988c <RCCEx_GetCLKPCLKFreq+0x318>
3418984a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418984e:	d82f      	bhi.n	341898b0 <RCCEx_GetCLKPCLKFreq+0x33c>
34189850:	2b00      	cmp	r3, #0
34189852:	d009      	beq.n	34189868 <RCCEx_GetCLKPCLKFreq+0x2f4>
34189854:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189858:	d00f      	beq.n	3418987a <RCCEx_GetCLKPCLKFreq+0x306>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418985a:	e029      	b.n	341898b0 <RCCEx_GetCLKPCLKFreq+0x33c>
3418985c:	03d09000 	.word	0x03d09000
34189860:	003d0900 	.word	0x003d0900
34189864:	02dc6c00 	.word	0x02dc6c00
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189868:	f7ff fa80 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418986c:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418986e:	68fa      	ldr	r2, [r7, #12]
34189870:	68bb      	ldr	r3, [r7, #8]
34189872:	fbb2 f3f3 	udiv	r3, r2, r3
34189876:	60fb      	str	r3, [r7, #12]
              break;
34189878:	e01b      	b.n	341898b2 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418987a:	f7ff fabd 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418987e:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34189880:	68fa      	ldr	r2, [r7, #12]
34189882:	68bb      	ldr	r3, [r7, #8]
34189884:	fbb2 f3f3 	udiv	r3, r2, r3
34189888:	60fb      	str	r3, [r7, #12]
              break;
3418988a:	e012      	b.n	341898b2 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418988c:	f7ff fafa 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
34189890:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34189892:	68fa      	ldr	r2, [r7, #12]
34189894:	68bb      	ldr	r3, [r7, #8]
34189896:	fbb2 f3f3 	udiv	r3, r2, r3
3418989a:	60fb      	str	r3, [r7, #12]
              break;
3418989c:	e009      	b.n	341898b2 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418989e:	f7ff fb37 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
341898a2:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341898a4:	68fa      	ldr	r2, [r7, #12]
341898a6:	68bb      	ldr	r3, [r7, #8]
341898a8:	fbb2 f3f3 	udiv	r3, r2, r3
341898ac:	60fb      	str	r3, [r7, #12]
              break;
341898ae:	e000      	b.n	341898b2 <RCCEx_GetCLKPCLKFreq+0x33e>
              break;
341898b0:	bf00      	nop
          }
        }
        break;
341898b2:	e00f      	b.n	341898d4 <RCCEx_GetCLKPCLKFreq+0x360>

      default:
        /* Unexpected case */
        break;
341898b4:	bf00      	nop
341898b6:	e00e      	b.n	341898d6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
341898b8:	bf00      	nop
341898ba:	e00c      	b.n	341898d6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
341898bc:	bf00      	nop
341898be:	e00a      	b.n	341898d6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
341898c0:	bf00      	nop
341898c2:	e008      	b.n	341898d6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
341898c4:	bf00      	nop
341898c6:	e006      	b.n	341898d6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
341898c8:	bf00      	nop
341898ca:	e004      	b.n	341898d6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
341898cc:	bf00      	nop
341898ce:	e002      	b.n	341898d6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
341898d0:	bf00      	nop
341898d2:	e000      	b.n	341898d6 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
341898d4:	bf00      	nop
    }
  }

  return clkp_frequency;
341898d6:	68fb      	ldr	r3, [r7, #12]
}
341898d8:	4618      	mov	r0, r3
341898da:	3710      	adds	r7, #16
341898dc:	46bd      	mov	sp, r7
341898de:	bd80      	pop	{r7, pc}

341898e0 <RCCEx_GetCSICLKFreq>:
  * @brief  Return CSI clock frequency
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCSICLKFreq(void)
{
341898e0:	b580      	push	{r7, lr}
341898e2:	b082      	sub	sp, #8
341898e4:	af00      	add	r7, sp, #0
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
341898e6:	2300      	movs	r3, #0
341898e8:	607b      	str	r3, [r7, #4]

  if (LL_RCC_IC18_IsEnabled() != 0U)
341898ea:	f7fc f9eb 	bl	34185cc4 <LL_RCC_IC18_IsEnabled>
341898ee:	4603      	mov	r3, r0
341898f0:	2b00      	cmp	r3, #0
341898f2:	d03c      	beq.n	3418996e <RCCEx_GetCSICLKFreq+0x8e>
  {
    uint32_t ic_divider = LL_RCC_IC18_GetDivider();
341898f4:	f7fc fa08 	bl	34185d08 <LL_RCC_IC18_GetDivider>
341898f8:	6038      	str	r0, [r7, #0]
    switch (LL_RCC_IC18_GetSource())
341898fa:	f7fc f9f7 	bl	34185cec <LL_RCC_IC18_GetSource>
341898fe:	4603      	mov	r3, r0
34189900:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189904:	d029      	beq.n	3418995a <RCCEx_GetCSICLKFreq+0x7a>
34189906:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418990a:	d82f      	bhi.n	3418996c <RCCEx_GetCSICLKFreq+0x8c>
3418990c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189910:	d01a      	beq.n	34189948 <RCCEx_GetCSICLKFreq+0x68>
34189912:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189916:	d829      	bhi.n	3418996c <RCCEx_GetCSICLKFreq+0x8c>
34189918:	2b00      	cmp	r3, #0
3418991a:	d003      	beq.n	34189924 <RCCEx_GetCSICLKFreq+0x44>
3418991c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189920:	d009      	beq.n	34189936 <RCCEx_GetCSICLKFreq+0x56>
        clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
        clkp_frequency = clkp_frequency / ic_divider;
        break;
      default:
        /* Unexpected case */
        break;
34189922:	e023      	b.n	3418996c <RCCEx_GetCSICLKFreq+0x8c>
        clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189924:	f7ff fa22 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
34189928:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418992a:	687a      	ldr	r2, [r7, #4]
3418992c:	683b      	ldr	r3, [r7, #0]
3418992e:	fbb2 f3f3 	udiv	r3, r2, r3
34189932:	607b      	str	r3, [r7, #4]
        break;
34189934:	e01b      	b.n	3418996e <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189936:	f7ff fa5f 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418993a:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418993c:	687a      	ldr	r2, [r7, #4]
3418993e:	683b      	ldr	r3, [r7, #0]
34189940:	fbb2 f3f3 	udiv	r3, r2, r3
34189944:	607b      	str	r3, [r7, #4]
        break;
34189946:	e012      	b.n	3418996e <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189948:	f7ff fa9c 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418994c:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418994e:	687a      	ldr	r2, [r7, #4]
34189950:	683b      	ldr	r3, [r7, #0]
34189952:	fbb2 f3f3 	udiv	r3, r2, r3
34189956:	607b      	str	r3, [r7, #4]
        break;
34189958:	e009      	b.n	3418996e <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418995a:	f7ff fad9 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418995e:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
34189960:	687a      	ldr	r2, [r7, #4]
34189962:	683b      	ldr	r3, [r7, #0]
34189964:	fbb2 f3f3 	udiv	r3, r2, r3
34189968:	607b      	str	r3, [r7, #4]
        break;
3418996a:	e000      	b.n	3418996e <RCCEx_GetCSICLKFreq+0x8e>
        break;
3418996c:	bf00      	nop
    }
  }

  return clkp_frequency;
3418996e:	687b      	ldr	r3, [r7, #4]
}
34189970:	4618      	mov	r0, r3
34189972:	3708      	adds	r7, #8
34189974:	46bd      	mov	sp, r7
34189976:	bd80      	pop	{r7, pc}

34189978 <RCCEx_GetDCMIPPCLKFreq>:
  *         @arg @ref RCCEx_DCMIPP_Clock_Source
  * @retval DCMIPP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetDCMIPPCLKFreq(uint32_t DCMIPPxSource)
{
34189978:	b580      	push	{r7, lr}
3418997a:	b084      	sub	sp, #16
3418997c:	af00      	add	r7, sp, #0
3418997e:	6078      	str	r0, [r7, #4]
  uint32_t dcmipp_frequency = RCC_PERIPH_FREQUENCY_NO;
34189980:	2300      	movs	r3, #0
34189982:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetDCMIPPClockSource(DCMIPPxSource))
34189984:	6878      	ldr	r0, [r7, #4]
34189986:	f7fb fa65 	bl	34184e54 <LL_RCC_GetDCMIPPClockSource>
3418998a:	4603      	mov	r3, r0
3418998c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34189990:	d062      	beq.n	34189a58 <RCCEx_GetDCMIPPCLKFreq+0xe0>
34189992:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34189996:	d86d      	bhi.n	34189a74 <RCCEx_GetDCMIPPCLKFreq+0xfc>
34189998:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3418999c:	d019      	beq.n	341899d2 <RCCEx_GetDCMIPPCLKFreq+0x5a>
3418999e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341899a2:	d867      	bhi.n	34189a74 <RCCEx_GetDCMIPPCLKFreq+0xfc>
341899a4:	2b00      	cmp	r3, #0
341899a6:	d003      	beq.n	341899b0 <RCCEx_GetDCMIPPCLKFreq+0x38>
341899a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
341899ac:	d00c      	beq.n	341899c8 <RCCEx_GetDCMIPPCLKFreq+0x50>
      }
      break;

    default:
      /* Unexpected case */
      break;
341899ae:	e061      	b.n	34189a74 <RCCEx_GetDCMIPPCLKFreq+0xfc>
      dcmipp_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
341899b0:	f7fa fb64 	bl	3418407c <HAL_RCC_GetSysClockFreq>
341899b4:	4603      	mov	r3, r0
341899b6:	4618      	mov	r0, r3
341899b8:	f7ff faf0 	bl	34188f9c <RCCEx_GetHCLKFreq>
341899bc:	4603      	mov	r3, r0
341899be:	4618      	mov	r0, r3
341899c0:	f7ff fb2f 	bl	34189022 <RCCEx_GetPCLK5Freq>
341899c4:	60f8      	str	r0, [r7, #12]
      break;
341899c6:	e05a      	b.n	34189a7e <RCCEx_GetDCMIPPCLKFreq+0x106>
      dcmipp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
341899c8:	2007      	movs	r0, #7
341899ca:	f7ff fdd3 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
341899ce:	60f8      	str	r0, [r7, #12]
      break;
341899d0:	e055      	b.n	34189a7e <RCCEx_GetDCMIPPCLKFreq+0x106>
      if (LL_RCC_IC17_IsEnabled() != 0U)
341899d2:	f7fc f937 	bl	34185c44 <LL_RCC_IC17_IsEnabled>
341899d6:	4603      	mov	r3, r0
341899d8:	2b00      	cmp	r3, #0
341899da:	d04d      	beq.n	34189a78 <RCCEx_GetDCMIPPCLKFreq+0x100>
        ic_divider = LL_RCC_IC17_GetDivider();
341899dc:	f7fc f954 	bl	34185c88 <LL_RCC_IC17_GetDivider>
341899e0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC17_GetSource())
341899e2:	f7fc f943 	bl	34185c6c <LL_RCC_IC17_GetSource>
341899e6:	4603      	mov	r3, r0
341899e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341899ec:	d029      	beq.n	34189a42 <RCCEx_GetDCMIPPCLKFreq+0xca>
341899ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341899f2:	d82f      	bhi.n	34189a54 <RCCEx_GetDCMIPPCLKFreq+0xdc>
341899f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341899f8:	d01a      	beq.n	34189a30 <RCCEx_GetDCMIPPCLKFreq+0xb8>
341899fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341899fe:	d829      	bhi.n	34189a54 <RCCEx_GetDCMIPPCLKFreq+0xdc>
34189a00:	2b00      	cmp	r3, #0
34189a02:	d003      	beq.n	34189a0c <RCCEx_GetDCMIPPCLKFreq+0x94>
34189a04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189a08:	d009      	beq.n	34189a1e <RCCEx_GetDCMIPPCLKFreq+0xa6>
            break;
34189a0a:	e023      	b.n	34189a54 <RCCEx_GetDCMIPPCLKFreq+0xdc>
            dcmipp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189a0c:	f7ff f9ae 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
34189a10:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34189a12:	68fa      	ldr	r2, [r7, #12]
34189a14:	68bb      	ldr	r3, [r7, #8]
34189a16:	fbb2 f3f3 	udiv	r3, r2, r3
34189a1a:	60fb      	str	r3, [r7, #12]
            break;
34189a1c:	e01b      	b.n	34189a56 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189a1e:	f7ff f9eb 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
34189a22:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34189a24:	68fa      	ldr	r2, [r7, #12]
34189a26:	68bb      	ldr	r3, [r7, #8]
34189a28:	fbb2 f3f3 	udiv	r3, r2, r3
34189a2c:	60fb      	str	r3, [r7, #12]
            break;
34189a2e:	e012      	b.n	34189a56 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189a30:	f7ff fa28 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
34189a34:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34189a36:	68fa      	ldr	r2, [r7, #12]
34189a38:	68bb      	ldr	r3, [r7, #8]
34189a3a:	fbb2 f3f3 	udiv	r3, r2, r3
34189a3e:	60fb      	str	r3, [r7, #12]
            break;
34189a40:	e009      	b.n	34189a56 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189a42:	f7ff fa65 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
34189a46:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34189a48:	68fa      	ldr	r2, [r7, #12]
34189a4a:	68bb      	ldr	r3, [r7, #8]
34189a4c:	fbb2 f3f3 	udiv	r3, r2, r3
34189a50:	60fb      	str	r3, [r7, #12]
            break;
34189a52:	e000      	b.n	34189a56 <RCCEx_GetDCMIPPCLKFreq+0xde>
            break;
34189a54:	bf00      	nop
      break;
34189a56:	e00f      	b.n	34189a78 <RCCEx_GetDCMIPPCLKFreq+0x100>
      if (LL_RCC_HSI_IsReady() != 0U)
34189a58:	f7fa ff10 	bl	3418487c <LL_RCC_HSI_IsReady>
34189a5c:	4603      	mov	r3, r0
34189a5e:	2b00      	cmp	r3, #0
34189a60:	d00c      	beq.n	34189a7c <RCCEx_GetDCMIPPCLKFreq+0x104>
        dcmipp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34189a62:	f7fa ff1d 	bl	341848a0 <LL_RCC_HSI_GetDivider>
34189a66:	4603      	mov	r3, r0
34189a68:	09db      	lsrs	r3, r3, #7
34189a6a:	4a07      	ldr	r2, [pc, #28]	@ (34189a88 <RCCEx_GetDCMIPPCLKFreq+0x110>)
34189a6c:	fa22 f303 	lsr.w	r3, r2, r3
34189a70:	60fb      	str	r3, [r7, #12]
      break;
34189a72:	e003      	b.n	34189a7c <RCCEx_GetDCMIPPCLKFreq+0x104>
      break;
34189a74:	bf00      	nop
34189a76:	e002      	b.n	34189a7e <RCCEx_GetDCMIPPCLKFreq+0x106>
      break;
34189a78:	bf00      	nop
34189a7a:	e000      	b.n	34189a7e <RCCEx_GetDCMIPPCLKFreq+0x106>
      break;
34189a7c:	bf00      	nop
  }

  return dcmipp_frequency;
34189a7e:	68fb      	ldr	r3, [r7, #12]
}
34189a80:	4618      	mov	r0, r3
34189a82:	3710      	adds	r7, #16
34189a84:	46bd      	mov	sp, r7
34189a86:	bd80      	pop	{r7, pc}
34189a88:	03d09000 	.word	0x03d09000

34189a8c <RCCEx_GetETH1CLKFreq>:
  *         @arg @ref RCCEx_ETH1_Clock_Source
  * @retval ETH1 clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetETH1CLKFreq(uint32_t ETH1xSource)
{
34189a8c:	b580      	push	{r7, lr}
34189a8e:	b084      	sub	sp, #16
34189a90:	af00      	add	r7, sp, #0
34189a92:	6078      	str	r0, [r7, #4]
  uint32_t eth1_frequency = RCC_PERIPH_FREQUENCY_NO;
34189a94:	2300      	movs	r3, #0
34189a96:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetETHClockSource(ETH1xSource))
34189a98:	6878      	ldr	r0, [r7, #4]
34189a9a:	f7fb f9ed 	bl	34184e78 <LL_RCC_GetETHClockSource>
34189a9e:	4603      	mov	r3, r0
34189aa0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
34189aa4:	d05e      	beq.n	34189b64 <RCCEx_GetETH1CLKFreq+0xd8>
34189aa6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
34189aaa:	d863      	bhi.n	34189b74 <RCCEx_GetETH1CLKFreq+0xe8>
34189aac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34189ab0:	d015      	beq.n	34189ade <RCCEx_GetETH1CLKFreq+0x52>
34189ab2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34189ab6:	d85d      	bhi.n	34189b74 <RCCEx_GetETH1CLKFreq+0xe8>
34189ab8:	2b00      	cmp	r3, #0
34189aba:	d003      	beq.n	34189ac4 <RCCEx_GetETH1CLKFreq+0x38>
34189abc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34189ac0:	d008      	beq.n	34189ad4 <RCCEx_GetETH1CLKFreq+0x48>
      }
      break;

    default:
      /* Unexpected case */
      break;
34189ac2:	e057      	b.n	34189b74 <RCCEx_GetETH1CLKFreq+0xe8>
      eth1_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34189ac4:	f7fa fada 	bl	3418407c <HAL_RCC_GetSysClockFreq>
34189ac8:	4603      	mov	r3, r0
34189aca:	4618      	mov	r0, r3
34189acc:	f7ff fa66 	bl	34188f9c <RCCEx_GetHCLKFreq>
34189ad0:	60f8      	str	r0, [r7, #12]
      break;
34189ad2:	e054      	b.n	34189b7e <RCCEx_GetETH1CLKFreq+0xf2>
      eth1_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34189ad4:	2007      	movs	r0, #7
34189ad6:	f7ff fd4d 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
34189ada:	60f8      	str	r0, [r7, #12]
      break;
34189adc:	e04f      	b.n	34189b7e <RCCEx_GetETH1CLKFreq+0xf2>
      if (LL_RCC_IC12_IsEnabled() != 0U)
34189ade:	f7fb ff71 	bl	341859c4 <LL_RCC_IC12_IsEnabled>
34189ae2:	4603      	mov	r3, r0
34189ae4:	2b00      	cmp	r3, #0
34189ae6:	d047      	beq.n	34189b78 <RCCEx_GetETH1CLKFreq+0xec>
        ic_divider = LL_RCC_IC12_GetDivider();
34189ae8:	f7fb ff8e 	bl	34185a08 <LL_RCC_IC12_GetDivider>
34189aec:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC12_GetSource())
34189aee:	f7fb ff7d 	bl	341859ec <LL_RCC_IC12_GetSource>
34189af2:	4603      	mov	r3, r0
34189af4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189af8:	d029      	beq.n	34189b4e <RCCEx_GetETH1CLKFreq+0xc2>
34189afa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189afe:	d82f      	bhi.n	34189b60 <RCCEx_GetETH1CLKFreq+0xd4>
34189b00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189b04:	d01a      	beq.n	34189b3c <RCCEx_GetETH1CLKFreq+0xb0>
34189b06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189b0a:	d829      	bhi.n	34189b60 <RCCEx_GetETH1CLKFreq+0xd4>
34189b0c:	2b00      	cmp	r3, #0
34189b0e:	d003      	beq.n	34189b18 <RCCEx_GetETH1CLKFreq+0x8c>
34189b10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189b14:	d009      	beq.n	34189b2a <RCCEx_GetETH1CLKFreq+0x9e>
            break;
34189b16:	e023      	b.n	34189b60 <RCCEx_GetETH1CLKFreq+0xd4>
            eth1_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189b18:	f7ff f928 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
34189b1c:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34189b1e:	68fa      	ldr	r2, [r7, #12]
34189b20:	68bb      	ldr	r3, [r7, #8]
34189b22:	fbb2 f3f3 	udiv	r3, r2, r3
34189b26:	60fb      	str	r3, [r7, #12]
            break;
34189b28:	e01b      	b.n	34189b62 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189b2a:	f7ff f965 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
34189b2e:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34189b30:	68fa      	ldr	r2, [r7, #12]
34189b32:	68bb      	ldr	r3, [r7, #8]
34189b34:	fbb2 f3f3 	udiv	r3, r2, r3
34189b38:	60fb      	str	r3, [r7, #12]
            break;
34189b3a:	e012      	b.n	34189b62 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189b3c:	f7ff f9a2 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
34189b40:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34189b42:	68fa      	ldr	r2, [r7, #12]
34189b44:	68bb      	ldr	r3, [r7, #8]
34189b46:	fbb2 f3f3 	udiv	r3, r2, r3
34189b4a:	60fb      	str	r3, [r7, #12]
            break;
34189b4c:	e009      	b.n	34189b62 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189b4e:	f7ff f9df 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
34189b52:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34189b54:	68fa      	ldr	r2, [r7, #12]
34189b56:	68bb      	ldr	r3, [r7, #8]
34189b58:	fbb2 f3f3 	udiv	r3, r2, r3
34189b5c:	60fb      	str	r3, [r7, #12]
            break;
34189b5e:	e000      	b.n	34189b62 <RCCEx_GetETH1CLKFreq+0xd6>
            break;
34189b60:	bf00      	nop
      break;
34189b62:	e009      	b.n	34189b78 <RCCEx_GetETH1CLKFreq+0xec>
      if (LL_RCC_HSE_IsReady() != 0U)
34189b64:	f7fa fe78 	bl	34184858 <LL_RCC_HSE_IsReady>
34189b68:	4603      	mov	r3, r0
34189b6a:	2b00      	cmp	r3, #0
34189b6c:	d006      	beq.n	34189b7c <RCCEx_GetETH1CLKFreq+0xf0>
        eth1_frequency = HSE_VALUE;
34189b6e:	4b06      	ldr	r3, [pc, #24]	@ (34189b88 <RCCEx_GetETH1CLKFreq+0xfc>)
34189b70:	60fb      	str	r3, [r7, #12]
      break;
34189b72:	e003      	b.n	34189b7c <RCCEx_GetETH1CLKFreq+0xf0>
      break;
34189b74:	bf00      	nop
34189b76:	e002      	b.n	34189b7e <RCCEx_GetETH1CLKFreq+0xf2>
      break;
34189b78:	bf00      	nop
34189b7a:	e000      	b.n	34189b7e <RCCEx_GetETH1CLKFreq+0xf2>
      break;
34189b7c:	bf00      	nop
  }

  return eth1_frequency;
34189b7e:	68fb      	ldr	r3, [r7, #12]
}
34189b80:	4618      	mov	r0, r3
34189b82:	3710      	adds	r7, #16
34189b84:	46bd      	mov	sp, r7
34189b86:	bd80      	pop	{r7, pc}
34189b88:	02dc6c00 	.word	0x02dc6c00

34189b8c <RCCEx_GetETH1PTPCLKFreq>:
  *         @arg @ref RCCEx_ETH1_PTP_Clock_Source
  * @retval ETH1PTP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetETH1PTPCLKFreq(uint32_t ETH1PTPxSource)
{
34189b8c:	b580      	push	{r7, lr}
34189b8e:	b084      	sub	sp, #16
34189b90:	af00      	add	r7, sp, #0
34189b92:	6078      	str	r0, [r7, #4]
  uint32_t eth1ptp_frequency = RCC_PERIPH_FREQUENCY_NO;
34189b94:	2300      	movs	r3, #0
34189b96:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetETHPTPClockSource(ETH1PTPxSource))
34189b98:	6878      	ldr	r0, [r7, #4]
34189b9a:	f7fb f97f 	bl	34184e9c <LL_RCC_GetETHPTPClockSource>
34189b9e:	4603      	mov	r3, r0
34189ba0:	2b03      	cmp	r3, #3
34189ba2:	d863      	bhi.n	34189c6c <RCCEx_GetETH1PTPCLKFreq+0xe0>
34189ba4:	a201      	add	r2, pc, #4	@ (adr r2, 34189bac <RCCEx_GetETH1PTPCLKFreq+0x20>)
34189ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34189baa:	bf00      	nop
34189bac:	34189bbd 	.word	0x34189bbd
34189bb0:	34189bcd 	.word	0x34189bcd
34189bb4:	34189bd7 	.word	0x34189bd7
34189bb8:	34189c5d 	.word	0x34189c5d
  {
    case LL_RCC_ETH1PTP_CLKSOURCE_HCLK:
      eth1ptp_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34189bbc:	f7fa fa5e 	bl	3418407c <HAL_RCC_GetSysClockFreq>
34189bc0:	4603      	mov	r3, r0
34189bc2:	4618      	mov	r0, r3
34189bc4:	f7ff f9ea 	bl	34188f9c <RCCEx_GetHCLKFreq>
34189bc8:	60f8      	str	r0, [r7, #12]
      break;
34189bca:	e054      	b.n	34189c76 <RCCEx_GetETH1PTPCLKFreq+0xea>

    case LL_RCC_ETH1PTP_CLKSOURCE_CLKP:
      eth1ptp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34189bcc:	2007      	movs	r0, #7
34189bce:	f7ff fcd1 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
34189bd2:	60f8      	str	r0, [r7, #12]
      break;
34189bd4:	e04f      	b.n	34189c76 <RCCEx_GetETH1PTPCLKFreq+0xea>

    case LL_RCC_ETH1PTP_CLKSOURCE_IC13:
      if (LL_RCC_IC13_IsEnabled() != 0U)
34189bd6:	f7fb ff35 	bl	34185a44 <LL_RCC_IC13_IsEnabled>
34189bda:	4603      	mov	r3, r0
34189bdc:	2b00      	cmp	r3, #0
34189bde:	d047      	beq.n	34189c70 <RCCEx_GetETH1PTPCLKFreq+0xe4>
      {
        ic_divider = LL_RCC_IC13_GetDivider();
34189be0:	f7fb ff52 	bl	34185a88 <LL_RCC_IC13_GetDivider>
34189be4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC13_GetSource())
34189be6:	f7fb ff41 	bl	34185a6c <LL_RCC_IC13_GetSource>
34189bea:	4603      	mov	r3, r0
34189bec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189bf0:	d029      	beq.n	34189c46 <RCCEx_GetETH1PTPCLKFreq+0xba>
34189bf2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189bf6:	d82f      	bhi.n	34189c58 <RCCEx_GetETH1PTPCLKFreq+0xcc>
34189bf8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189bfc:	d01a      	beq.n	34189c34 <RCCEx_GetETH1PTPCLKFreq+0xa8>
34189bfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189c02:	d829      	bhi.n	34189c58 <RCCEx_GetETH1PTPCLKFreq+0xcc>
34189c04:	2b00      	cmp	r3, #0
34189c06:	d003      	beq.n	34189c10 <RCCEx_GetETH1PTPCLKFreq+0x84>
34189c08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189c0c:	d009      	beq.n	34189c22 <RCCEx_GetETH1PTPCLKFreq+0x96>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34189c0e:	e023      	b.n	34189c58 <RCCEx_GetETH1PTPCLKFreq+0xcc>
            eth1ptp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189c10:	f7ff f8ac 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
34189c14:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34189c16:	68fa      	ldr	r2, [r7, #12]
34189c18:	68bb      	ldr	r3, [r7, #8]
34189c1a:	fbb2 f3f3 	udiv	r3, r2, r3
34189c1e:	60fb      	str	r3, [r7, #12]
            break;
34189c20:	e01b      	b.n	34189c5a <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189c22:	f7ff f8e9 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
34189c26:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34189c28:	68fa      	ldr	r2, [r7, #12]
34189c2a:	68bb      	ldr	r3, [r7, #8]
34189c2c:	fbb2 f3f3 	udiv	r3, r2, r3
34189c30:	60fb      	str	r3, [r7, #12]
            break;
34189c32:	e012      	b.n	34189c5a <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189c34:	f7ff f926 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
34189c38:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34189c3a:	68fa      	ldr	r2, [r7, #12]
34189c3c:	68bb      	ldr	r3, [r7, #8]
34189c3e:	fbb2 f3f3 	udiv	r3, r2, r3
34189c42:	60fb      	str	r3, [r7, #12]
            break;
34189c44:	e009      	b.n	34189c5a <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189c46:	f7ff f963 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
34189c4a:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34189c4c:	68fa      	ldr	r2, [r7, #12]
34189c4e:	68bb      	ldr	r3, [r7, #8]
34189c50:	fbb2 f3f3 	udiv	r3, r2, r3
34189c54:	60fb      	str	r3, [r7, #12]
            break;
34189c56:	e000      	b.n	34189c5a <RCCEx_GetETH1PTPCLKFreq+0xce>
            break;
34189c58:	bf00      	nop
        }
      }
      break;
34189c5a:	e009      	b.n	34189c70 <RCCEx_GetETH1PTPCLKFreq+0xe4>

    case LL_RCC_ETH1PTP_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
34189c5c:	f7fa fdfc 	bl	34184858 <LL_RCC_HSE_IsReady>
34189c60:	4603      	mov	r3, r0
34189c62:	2b00      	cmp	r3, #0
34189c64:	d006      	beq.n	34189c74 <RCCEx_GetETH1PTPCLKFreq+0xe8>
      {
        eth1ptp_frequency = HSE_VALUE;
34189c66:	4b0a      	ldr	r3, [pc, #40]	@ (34189c90 <RCCEx_GetETH1PTPCLKFreq+0x104>)
34189c68:	60fb      	str	r3, [r7, #12]
      }
      break;
34189c6a:	e003      	b.n	34189c74 <RCCEx_GetETH1PTPCLKFreq+0xe8>

    default:
      /* Unexpected case */
      break;
34189c6c:	bf00      	nop
34189c6e:	e002      	b.n	34189c76 <RCCEx_GetETH1PTPCLKFreq+0xea>
      break;
34189c70:	bf00      	nop
34189c72:	e000      	b.n	34189c76 <RCCEx_GetETH1PTPCLKFreq+0xea>
      break;
34189c74:	bf00      	nop
  }

  return (eth1ptp_frequency / __HAL_RCC_GET_ETH1PTP_DIVIDER());
34189c76:	f7fa ff4d 	bl	34184b14 <LL_RCC_GetETH1PTPDivider>
34189c7a:	4603      	mov	r3, r0
34189c7c:	091b      	lsrs	r3, r3, #4
34189c7e:	3301      	adds	r3, #1
34189c80:	68fa      	ldr	r2, [r7, #12]
34189c82:	fbb2 f3f3 	udiv	r3, r2, r3
}
34189c86:	4618      	mov	r0, r3
34189c88:	3710      	adds	r7, #16
34189c8a:	46bd      	mov	sp, r7
34189c8c:	bd80      	pop	{r7, pc}
34189c8e:	bf00      	nop
34189c90:	02dc6c00 	.word	0x02dc6c00

34189c94 <RCCEx_GetFDCANCLKFreq>:
  *         @arg @ref RCCEx_FDCAN_Clock_Source
  * @retval FDCAN clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetFDCANCLKFreq(uint32_t FDCANxSource)
{
34189c94:	b580      	push	{r7, lr}
34189c96:	b084      	sub	sp, #16
34189c98:	af00      	add	r7, sp, #0
34189c9a:	6078      	str	r0, [r7, #4]
  uint32_t fdcan_frequency = RCC_PERIPH_FREQUENCY_NO;
34189c9c:	2300      	movs	r3, #0
34189c9e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetFDCANClockSource(FDCANxSource))
34189ca0:	6878      	ldr	r0, [r7, #4]
34189ca2:	f7fb f90d 	bl	34184ec0 <LL_RCC_GetFDCANClockSource>
34189ca6:	4603      	mov	r3, r0
34189ca8:	2b03      	cmp	r3, #3
34189caa:	d867      	bhi.n	34189d7c <RCCEx_GetFDCANCLKFreq+0xe8>
34189cac:	a201      	add	r2, pc, #4	@ (adr r2, 34189cb4 <RCCEx_GetFDCANCLKFreq+0x20>)
34189cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34189cb2:	bf00      	nop
34189cb4:	34189cc5 	.word	0x34189cc5
34189cb8:	34189cdd 	.word	0x34189cdd
34189cbc:	34189ce7 	.word	0x34189ce7
34189cc0:	34189d6d 	.word	0x34189d6d
  {
    case LL_RCC_FDCAN_CLKSOURCE_PCLK1:
      fdcan_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34189cc4:	f7fa f9da 	bl	3418407c <HAL_RCC_GetSysClockFreq>
34189cc8:	4603      	mov	r3, r0
34189cca:	4618      	mov	r0, r3
34189ccc:	f7ff f966 	bl	34188f9c <RCCEx_GetHCLKFreq>
34189cd0:	4603      	mov	r3, r0
34189cd2:	4618      	mov	r0, r3
34189cd4:	f7ff f973 	bl	34188fbe <RCCEx_GetPCLK1Freq>
34189cd8:	60f8      	str	r0, [r7, #12]
      break;
34189cda:	e054      	b.n	34189d86 <RCCEx_GetFDCANCLKFreq+0xf2>

    case LL_RCC_FDCAN_CLKSOURCE_CLKP:
      fdcan_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34189cdc:	2007      	movs	r0, #7
34189cde:	f7ff fc49 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
34189ce2:	60f8      	str	r0, [r7, #12]
      break;
34189ce4:	e04f      	b.n	34189d86 <RCCEx_GetFDCANCLKFreq+0xf2>

    case LL_RCC_FDCAN_CLKSOURCE_IC19:
      if (LL_RCC_IC19_IsEnabled() != 0U)
34189ce6:	f7fc f82d 	bl	34185d44 <LL_RCC_IC19_IsEnabled>
34189cea:	4603      	mov	r3, r0
34189cec:	2b00      	cmp	r3, #0
34189cee:	d047      	beq.n	34189d80 <RCCEx_GetFDCANCLKFreq+0xec>
      {
        ic_divider = LL_RCC_IC19_GetDivider();
34189cf0:	f7fc f84a 	bl	34185d88 <LL_RCC_IC19_GetDivider>
34189cf4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC19_GetSource())
34189cf6:	f7fc f839 	bl	34185d6c <LL_RCC_IC19_GetSource>
34189cfa:	4603      	mov	r3, r0
34189cfc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189d00:	d029      	beq.n	34189d56 <RCCEx_GetFDCANCLKFreq+0xc2>
34189d02:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189d06:	d82f      	bhi.n	34189d68 <RCCEx_GetFDCANCLKFreq+0xd4>
34189d08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189d0c:	d01a      	beq.n	34189d44 <RCCEx_GetFDCANCLKFreq+0xb0>
34189d0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189d12:	d829      	bhi.n	34189d68 <RCCEx_GetFDCANCLKFreq+0xd4>
34189d14:	2b00      	cmp	r3, #0
34189d16:	d003      	beq.n	34189d20 <RCCEx_GetFDCANCLKFreq+0x8c>
34189d18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189d1c:	d009      	beq.n	34189d32 <RCCEx_GetFDCANCLKFreq+0x9e>
            fdcan_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            fdcan_frequency = fdcan_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34189d1e:	e023      	b.n	34189d68 <RCCEx_GetFDCANCLKFreq+0xd4>
            fdcan_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189d20:	f7ff f824 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
34189d24:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34189d26:	68fa      	ldr	r2, [r7, #12]
34189d28:	68bb      	ldr	r3, [r7, #8]
34189d2a:	fbb2 f3f3 	udiv	r3, r2, r3
34189d2e:	60fb      	str	r3, [r7, #12]
            break;
34189d30:	e01b      	b.n	34189d6a <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189d32:	f7ff f861 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
34189d36:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34189d38:	68fa      	ldr	r2, [r7, #12]
34189d3a:	68bb      	ldr	r3, [r7, #8]
34189d3c:	fbb2 f3f3 	udiv	r3, r2, r3
34189d40:	60fb      	str	r3, [r7, #12]
            break;
34189d42:	e012      	b.n	34189d6a <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189d44:	f7ff f89e 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
34189d48:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34189d4a:	68fa      	ldr	r2, [r7, #12]
34189d4c:	68bb      	ldr	r3, [r7, #8]
34189d4e:	fbb2 f3f3 	udiv	r3, r2, r3
34189d52:	60fb      	str	r3, [r7, #12]
            break;
34189d54:	e009      	b.n	34189d6a <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189d56:	f7ff f8db 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
34189d5a:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34189d5c:	68fa      	ldr	r2, [r7, #12]
34189d5e:	68bb      	ldr	r3, [r7, #8]
34189d60:	fbb2 f3f3 	udiv	r3, r2, r3
34189d64:	60fb      	str	r3, [r7, #12]
            break;
34189d66:	e000      	b.n	34189d6a <RCCEx_GetFDCANCLKFreq+0xd6>
            break;
34189d68:	bf00      	nop
        }
      }
      break;
34189d6a:	e009      	b.n	34189d80 <RCCEx_GetFDCANCLKFreq+0xec>

    case LL_RCC_FDCAN_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
34189d6c:	f7fa fd74 	bl	34184858 <LL_RCC_HSE_IsReady>
34189d70:	4603      	mov	r3, r0
34189d72:	2b00      	cmp	r3, #0
34189d74:	d006      	beq.n	34189d84 <RCCEx_GetFDCANCLKFreq+0xf0>
      {
        fdcan_frequency = HSE_VALUE;
34189d76:	4b06      	ldr	r3, [pc, #24]	@ (34189d90 <RCCEx_GetFDCANCLKFreq+0xfc>)
34189d78:	60fb      	str	r3, [r7, #12]
      }
      break;
34189d7a:	e003      	b.n	34189d84 <RCCEx_GetFDCANCLKFreq+0xf0>

    default:
      /* Unexpected case */
      break;
34189d7c:	bf00      	nop
34189d7e:	e002      	b.n	34189d86 <RCCEx_GetFDCANCLKFreq+0xf2>
      break;
34189d80:	bf00      	nop
34189d82:	e000      	b.n	34189d86 <RCCEx_GetFDCANCLKFreq+0xf2>
      break;
34189d84:	bf00      	nop
  }

  return fdcan_frequency;
34189d86:	68fb      	ldr	r3, [r7, #12]
}
34189d88:	4618      	mov	r0, r3
34189d8a:	3710      	adds	r7, #16
34189d8c:	46bd      	mov	sp, r7
34189d8e:	bd80      	pop	{r7, pc}
34189d90:	02dc6c00 	.word	0x02dc6c00

34189d94 <RCCEx_GetFMCCLKFreq>:
  *         @arg @ref RCCEx_FMC_Clock_Source
  * @retval FMC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetFMCCLKFreq(uint32_t FMCxSource)
{
34189d94:	b580      	push	{r7, lr}
34189d96:	b084      	sub	sp, #16
34189d98:	af00      	add	r7, sp, #0
34189d9a:	6078      	str	r0, [r7, #4]
  uint32_t fmc_frequency = RCC_PERIPH_FREQUENCY_NO;
34189d9c:	2300      	movs	r3, #0
34189d9e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetFMCClockSource(FMCxSource))
34189da0:	6878      	ldr	r0, [r7, #4]
34189da2:	f7fb f89f 	bl	34184ee4 <LL_RCC_GetFMCClockSource>
34189da6:	4603      	mov	r3, r0
34189da8:	2b30      	cmp	r3, #48	@ 0x30
34189daa:	d05d      	beq.n	34189e68 <RCCEx_GetFMCCLKFreq+0xd4>
34189dac:	2b30      	cmp	r3, #48	@ 0x30
34189dae:	f200 809e 	bhi.w	34189eee <RCCEx_GetFMCCLKFreq+0x15a>
34189db2:	2b20      	cmp	r3, #32
34189db4:	d014      	beq.n	34189de0 <RCCEx_GetFMCCLKFreq+0x4c>
34189db6:	2b20      	cmp	r3, #32
34189db8:	f200 8099 	bhi.w	34189eee <RCCEx_GetFMCCLKFreq+0x15a>
34189dbc:	2b00      	cmp	r3, #0
34189dbe:	d002      	beq.n	34189dc6 <RCCEx_GetFMCCLKFreq+0x32>
34189dc0:	2b10      	cmp	r3, #16
34189dc2:	d008      	beq.n	34189dd6 <RCCEx_GetFMCCLKFreq+0x42>
      }
      break;

    default:
      /* Unexpected case */
      break;
34189dc4:	e093      	b.n	34189eee <RCCEx_GetFMCCLKFreq+0x15a>
      fmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34189dc6:	f7fa f959 	bl	3418407c <HAL_RCC_GetSysClockFreq>
34189dca:	4603      	mov	r3, r0
34189dcc:	4618      	mov	r0, r3
34189dce:	f7ff f8e5 	bl	34188f9c <RCCEx_GetHCLKFreq>
34189dd2:	60f8      	str	r0, [r7, #12]
      break;
34189dd4:	e090      	b.n	34189ef8 <RCCEx_GetFMCCLKFreq+0x164>
      fmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34189dd6:	2007      	movs	r0, #7
34189dd8:	f7ff fbcc 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
34189ddc:	60f8      	str	r0, [r7, #12]
      break;
34189dde:	e08b      	b.n	34189ef8 <RCCEx_GetFMCCLKFreq+0x164>
      if (LL_RCC_IC3_IsEnabled() != 0U)
34189de0:	f7fb fc30 	bl	34185644 <LL_RCC_IC3_IsEnabled>
34189de4:	4603      	mov	r3, r0
34189de6:	2b00      	cmp	r3, #0
34189de8:	f000 8083 	beq.w	34189ef2 <RCCEx_GetFMCCLKFreq+0x15e>
        ic_divider = LL_RCC_IC3_GetDivider();
34189dec:	f7fb fc4c 	bl	34185688 <LL_RCC_IC3_GetDivider>
34189df0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC3_GetSource())
34189df2:	f7fb fc3b 	bl	3418566c <LL_RCC_IC3_GetSource>
34189df6:	4603      	mov	r3, r0
34189df8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189dfc:	d029      	beq.n	34189e52 <RCCEx_GetFMCCLKFreq+0xbe>
34189dfe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189e02:	d82f      	bhi.n	34189e64 <RCCEx_GetFMCCLKFreq+0xd0>
34189e04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189e08:	d01a      	beq.n	34189e40 <RCCEx_GetFMCCLKFreq+0xac>
34189e0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189e0e:	d829      	bhi.n	34189e64 <RCCEx_GetFMCCLKFreq+0xd0>
34189e10:	2b00      	cmp	r3, #0
34189e12:	d003      	beq.n	34189e1c <RCCEx_GetFMCCLKFreq+0x88>
34189e14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189e18:	d009      	beq.n	34189e2e <RCCEx_GetFMCCLKFreq+0x9a>
            break;
34189e1a:	e023      	b.n	34189e64 <RCCEx_GetFMCCLKFreq+0xd0>
            fmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189e1c:	f7fe ffa6 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
34189e20:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34189e22:	68fa      	ldr	r2, [r7, #12]
34189e24:	68bb      	ldr	r3, [r7, #8]
34189e26:	fbb2 f3f3 	udiv	r3, r2, r3
34189e2a:	60fb      	str	r3, [r7, #12]
            break;
34189e2c:	e01b      	b.n	34189e66 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189e2e:	f7fe ffe3 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
34189e32:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34189e34:	68fa      	ldr	r2, [r7, #12]
34189e36:	68bb      	ldr	r3, [r7, #8]
34189e38:	fbb2 f3f3 	udiv	r3, r2, r3
34189e3c:	60fb      	str	r3, [r7, #12]
            break;
34189e3e:	e012      	b.n	34189e66 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189e40:	f7ff f820 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
34189e44:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34189e46:	68fa      	ldr	r2, [r7, #12]
34189e48:	68bb      	ldr	r3, [r7, #8]
34189e4a:	fbb2 f3f3 	udiv	r3, r2, r3
34189e4e:	60fb      	str	r3, [r7, #12]
            break;
34189e50:	e009      	b.n	34189e66 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189e52:	f7ff f85d 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
34189e56:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34189e58:	68fa      	ldr	r2, [r7, #12]
34189e5a:	68bb      	ldr	r3, [r7, #8]
34189e5c:	fbb2 f3f3 	udiv	r3, r2, r3
34189e60:	60fb      	str	r3, [r7, #12]
            break;
34189e62:	e000      	b.n	34189e66 <RCCEx_GetFMCCLKFreq+0xd2>
            break;
34189e64:	bf00      	nop
      break;
34189e66:	e044      	b.n	34189ef2 <RCCEx_GetFMCCLKFreq+0x15e>
      if (LL_RCC_IC4_IsEnabled() != 0U)
34189e68:	f7fb fc2c 	bl	341856c4 <LL_RCC_IC4_IsEnabled>
34189e6c:	4603      	mov	r3, r0
34189e6e:	2b00      	cmp	r3, #0
34189e70:	d041      	beq.n	34189ef6 <RCCEx_GetFMCCLKFreq+0x162>
        ic_divider = LL_RCC_IC4_GetDivider();
34189e72:	f7fb fc49 	bl	34185708 <LL_RCC_IC4_GetDivider>
34189e76:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
34189e78:	f7fb fc38 	bl	341856ec <LL_RCC_IC4_GetSource>
34189e7c:	4603      	mov	r3, r0
34189e7e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189e82:	d029      	beq.n	34189ed8 <RCCEx_GetFMCCLKFreq+0x144>
34189e84:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189e88:	d82f      	bhi.n	34189eea <RCCEx_GetFMCCLKFreq+0x156>
34189e8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189e8e:	d01a      	beq.n	34189ec6 <RCCEx_GetFMCCLKFreq+0x132>
34189e90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189e94:	d829      	bhi.n	34189eea <RCCEx_GetFMCCLKFreq+0x156>
34189e96:	2b00      	cmp	r3, #0
34189e98:	d003      	beq.n	34189ea2 <RCCEx_GetFMCCLKFreq+0x10e>
34189e9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189e9e:	d009      	beq.n	34189eb4 <RCCEx_GetFMCCLKFreq+0x120>
            break;
34189ea0:	e023      	b.n	34189eea <RCCEx_GetFMCCLKFreq+0x156>
            fmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189ea2:	f7fe ff63 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
34189ea6:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34189ea8:	68fa      	ldr	r2, [r7, #12]
34189eaa:	68bb      	ldr	r3, [r7, #8]
34189eac:	fbb2 f3f3 	udiv	r3, r2, r3
34189eb0:	60fb      	str	r3, [r7, #12]
            break;
34189eb2:	e01b      	b.n	34189eec <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189eb4:	f7fe ffa0 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
34189eb8:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34189eba:	68fa      	ldr	r2, [r7, #12]
34189ebc:	68bb      	ldr	r3, [r7, #8]
34189ebe:	fbb2 f3f3 	udiv	r3, r2, r3
34189ec2:	60fb      	str	r3, [r7, #12]
            break;
34189ec4:	e012      	b.n	34189eec <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189ec6:	f7fe ffdd 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
34189eca:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34189ecc:	68fa      	ldr	r2, [r7, #12]
34189ece:	68bb      	ldr	r3, [r7, #8]
34189ed0:	fbb2 f3f3 	udiv	r3, r2, r3
34189ed4:	60fb      	str	r3, [r7, #12]
            break;
34189ed6:	e009      	b.n	34189eec <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189ed8:	f7ff f81a 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
34189edc:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34189ede:	68fa      	ldr	r2, [r7, #12]
34189ee0:	68bb      	ldr	r3, [r7, #8]
34189ee2:	fbb2 f3f3 	udiv	r3, r2, r3
34189ee6:	60fb      	str	r3, [r7, #12]
            break;
34189ee8:	e000      	b.n	34189eec <RCCEx_GetFMCCLKFreq+0x158>
            break;
34189eea:	bf00      	nop
      break;
34189eec:	e003      	b.n	34189ef6 <RCCEx_GetFMCCLKFreq+0x162>
      break;
34189eee:	bf00      	nop
34189ef0:	e002      	b.n	34189ef8 <RCCEx_GetFMCCLKFreq+0x164>
      break;
34189ef2:	bf00      	nop
34189ef4:	e000      	b.n	34189ef8 <RCCEx_GetFMCCLKFreq+0x164>
      break;
34189ef6:	bf00      	nop
  }

  return fmc_frequency;
34189ef8:	68fb      	ldr	r3, [r7, #12]
}
34189efa:	4618      	mov	r0, r3
34189efc:	3710      	adds	r7, #16
34189efe:	46bd      	mov	sp, r7
34189f00:	bd80      	pop	{r7, pc}
	...

34189f04 <RCCEx_GetI2CCLKFreq>:
  *         @arg @ref RCCEx_I2C4_Clock_Source
  * @retval I2C clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetI2CCLKFreq(uint32_t I2CxSource)
{
34189f04:	b580      	push	{r7, lr}
34189f06:	b084      	sub	sp, #16
34189f08:	af00      	add	r7, sp, #0
34189f0a:	6078      	str	r0, [r7, #4]
  uint32_t i2c_frequency = RCC_PERIPH_FREQUENCY_NO;
34189f0c:	2300      	movs	r3, #0
34189f0e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetI2CClockSource(I2CxSource))
34189f10:	6878      	ldr	r0, [r7, #4]
34189f12:	f7fa fff9 	bl	34184f08 <LL_RCC_GetI2CClockSource>
34189f16:	4603      	mov	r3, r0
34189f18:	4aa2      	ldr	r2, [pc, #648]	@ (3418a1a4 <RCCEx_GetI2CCLKFreq+0x2a0>)
34189f1a:	4293      	cmp	r3, r2
34189f1c:	f000 8172 	beq.w	3418a204 <RCCEx_GetI2CCLKFreq+0x300>
34189f20:	4aa0      	ldr	r2, [pc, #640]	@ (3418a1a4 <RCCEx_GetI2CCLKFreq+0x2a0>)
34189f22:	4293      	cmp	r3, r2
34189f24:	f200 8184 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
34189f28:	4a9f      	ldr	r2, [pc, #636]	@ (3418a1a8 <RCCEx_GetI2CCLKFreq+0x2a4>)
34189f2a:	4293      	cmp	r3, r2
34189f2c:	f000 816a 	beq.w	3418a204 <RCCEx_GetI2CCLKFreq+0x300>
34189f30:	4a9d      	ldr	r2, [pc, #628]	@ (3418a1a8 <RCCEx_GetI2CCLKFreq+0x2a4>)
34189f32:	4293      	cmp	r3, r2
34189f34:	f200 817c 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
34189f38:	4a9c      	ldr	r2, [pc, #624]	@ (3418a1ac <RCCEx_GetI2CCLKFreq+0x2a8>)
34189f3a:	4293      	cmp	r3, r2
34189f3c:	f000 8162 	beq.w	3418a204 <RCCEx_GetI2CCLKFreq+0x300>
34189f40:	4a9a      	ldr	r2, [pc, #616]	@ (3418a1ac <RCCEx_GetI2CCLKFreq+0x2a8>)
34189f42:	4293      	cmp	r3, r2
34189f44:	f200 8174 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
34189f48:	4a99      	ldr	r2, [pc, #612]	@ (3418a1b0 <RCCEx_GetI2CCLKFreq+0x2ac>)
34189f4a:	4293      	cmp	r3, r2
34189f4c:	f000 815a 	beq.w	3418a204 <RCCEx_GetI2CCLKFreq+0x300>
34189f50:	4a97      	ldr	r2, [pc, #604]	@ (3418a1b0 <RCCEx_GetI2CCLKFreq+0x2ac>)
34189f52:	4293      	cmp	r3, r2
34189f54:	f200 816c 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
34189f58:	4a96      	ldr	r2, [pc, #600]	@ (3418a1b4 <RCCEx_GetI2CCLKFreq+0x2b0>)
34189f5a:	4293      	cmp	r3, r2
34189f5c:	f000 8160 	beq.w	3418a220 <RCCEx_GetI2CCLKFreq+0x31c>
34189f60:	4a94      	ldr	r2, [pc, #592]	@ (3418a1b4 <RCCEx_GetI2CCLKFreq+0x2b0>)
34189f62:	4293      	cmp	r3, r2
34189f64:	f200 8164 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
34189f68:	4a93      	ldr	r2, [pc, #588]	@ (3418a1b8 <RCCEx_GetI2CCLKFreq+0x2b4>)
34189f6a:	4293      	cmp	r3, r2
34189f6c:	f000 8158 	beq.w	3418a220 <RCCEx_GetI2CCLKFreq+0x31c>
34189f70:	4a91      	ldr	r2, [pc, #580]	@ (3418a1b8 <RCCEx_GetI2CCLKFreq+0x2b4>)
34189f72:	4293      	cmp	r3, r2
34189f74:	f200 815c 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
34189f78:	4a90      	ldr	r2, [pc, #576]	@ (3418a1bc <RCCEx_GetI2CCLKFreq+0x2b8>)
34189f7a:	4293      	cmp	r3, r2
34189f7c:	f000 8150 	beq.w	3418a220 <RCCEx_GetI2CCLKFreq+0x31c>
34189f80:	4a8e      	ldr	r2, [pc, #568]	@ (3418a1bc <RCCEx_GetI2CCLKFreq+0x2b8>)
34189f82:	4293      	cmp	r3, r2
34189f84:	f200 8154 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
34189f88:	4a8d      	ldr	r2, [pc, #564]	@ (3418a1c0 <RCCEx_GetI2CCLKFreq+0x2bc>)
34189f8a:	4293      	cmp	r3, r2
34189f8c:	f000 8148 	beq.w	3418a220 <RCCEx_GetI2CCLKFreq+0x31c>
34189f90:	4a8b      	ldr	r2, [pc, #556]	@ (3418a1c0 <RCCEx_GetI2CCLKFreq+0x2bc>)
34189f92:	4293      	cmp	r3, r2
34189f94:	f200 814c 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
34189f98:	4a8a      	ldr	r2, [pc, #552]	@ (3418a1c4 <RCCEx_GetI2CCLKFreq+0x2c0>)
34189f9a:	4293      	cmp	r3, r2
34189f9c:	f000 80be 	beq.w	3418a11c <RCCEx_GetI2CCLKFreq+0x218>
34189fa0:	4a88      	ldr	r2, [pc, #544]	@ (3418a1c4 <RCCEx_GetI2CCLKFreq+0x2c0>)
34189fa2:	4293      	cmp	r3, r2
34189fa4:	f200 8144 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
34189fa8:	4a87      	ldr	r2, [pc, #540]	@ (3418a1c8 <RCCEx_GetI2CCLKFreq+0x2c4>)
34189faa:	4293      	cmp	r3, r2
34189fac:	f000 80b6 	beq.w	3418a11c <RCCEx_GetI2CCLKFreq+0x218>
34189fb0:	4a85      	ldr	r2, [pc, #532]	@ (3418a1c8 <RCCEx_GetI2CCLKFreq+0x2c4>)
34189fb2:	4293      	cmp	r3, r2
34189fb4:	f200 813c 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
34189fb8:	4a84      	ldr	r2, [pc, #528]	@ (3418a1cc <RCCEx_GetI2CCLKFreq+0x2c8>)
34189fba:	4293      	cmp	r3, r2
34189fbc:	f000 80ae 	beq.w	3418a11c <RCCEx_GetI2CCLKFreq+0x218>
34189fc0:	4a82      	ldr	r2, [pc, #520]	@ (3418a1cc <RCCEx_GetI2CCLKFreq+0x2c8>)
34189fc2:	4293      	cmp	r3, r2
34189fc4:	f200 8134 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
34189fc8:	4a81      	ldr	r2, [pc, #516]	@ (3418a1d0 <RCCEx_GetI2CCLKFreq+0x2cc>)
34189fca:	4293      	cmp	r3, r2
34189fcc:	f000 80a6 	beq.w	3418a11c <RCCEx_GetI2CCLKFreq+0x218>
34189fd0:	4a7f      	ldr	r2, [pc, #508]	@ (3418a1d0 <RCCEx_GetI2CCLKFreq+0x2cc>)
34189fd2:	4293      	cmp	r3, r2
34189fd4:	f200 812c 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
34189fd8:	4a7e      	ldr	r2, [pc, #504]	@ (3418a1d4 <RCCEx_GetI2CCLKFreq+0x2d0>)
34189fda:	4293      	cmp	r3, r2
34189fdc:	d05a      	beq.n	3418a094 <RCCEx_GetI2CCLKFreq+0x190>
34189fde:	4a7d      	ldr	r2, [pc, #500]	@ (3418a1d4 <RCCEx_GetI2CCLKFreq+0x2d0>)
34189fe0:	4293      	cmp	r3, r2
34189fe2:	f200 8125 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
34189fe6:	4a7c      	ldr	r2, [pc, #496]	@ (3418a1d8 <RCCEx_GetI2CCLKFreq+0x2d4>)
34189fe8:	4293      	cmp	r3, r2
34189fea:	d053      	beq.n	3418a094 <RCCEx_GetI2CCLKFreq+0x190>
34189fec:	4a7a      	ldr	r2, [pc, #488]	@ (3418a1d8 <RCCEx_GetI2CCLKFreq+0x2d4>)
34189fee:	4293      	cmp	r3, r2
34189ff0:	f200 811e 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
34189ff4:	4a79      	ldr	r2, [pc, #484]	@ (3418a1dc <RCCEx_GetI2CCLKFreq+0x2d8>)
34189ff6:	4293      	cmp	r3, r2
34189ff8:	d04c      	beq.n	3418a094 <RCCEx_GetI2CCLKFreq+0x190>
34189ffa:	4a78      	ldr	r2, [pc, #480]	@ (3418a1dc <RCCEx_GetI2CCLKFreq+0x2d8>)
34189ffc:	4293      	cmp	r3, r2
34189ffe:	f200 8117 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
3418a002:	4a77      	ldr	r2, [pc, #476]	@ (3418a1e0 <RCCEx_GetI2CCLKFreq+0x2dc>)
3418a004:	4293      	cmp	r3, r2
3418a006:	d045      	beq.n	3418a094 <RCCEx_GetI2CCLKFreq+0x190>
3418a008:	4a75      	ldr	r2, [pc, #468]	@ (3418a1e0 <RCCEx_GetI2CCLKFreq+0x2dc>)
3418a00a:	4293      	cmp	r3, r2
3418a00c:	f200 8110 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
3418a010:	4a74      	ldr	r2, [pc, #464]	@ (3418a1e4 <RCCEx_GetI2CCLKFreq+0x2e0>)
3418a012:	4293      	cmp	r3, r2
3418a014:	d039      	beq.n	3418a08a <RCCEx_GetI2CCLKFreq+0x186>
3418a016:	4a73      	ldr	r2, [pc, #460]	@ (3418a1e4 <RCCEx_GetI2CCLKFreq+0x2e0>)
3418a018:	4293      	cmp	r3, r2
3418a01a:	f200 8109 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
3418a01e:	4a72      	ldr	r2, [pc, #456]	@ (3418a1e8 <RCCEx_GetI2CCLKFreq+0x2e4>)
3418a020:	4293      	cmp	r3, r2
3418a022:	d032      	beq.n	3418a08a <RCCEx_GetI2CCLKFreq+0x186>
3418a024:	4a70      	ldr	r2, [pc, #448]	@ (3418a1e8 <RCCEx_GetI2CCLKFreq+0x2e4>)
3418a026:	4293      	cmp	r3, r2
3418a028:	f200 8102 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
3418a02c:	4a6f      	ldr	r2, [pc, #444]	@ (3418a1ec <RCCEx_GetI2CCLKFreq+0x2e8>)
3418a02e:	4293      	cmp	r3, r2
3418a030:	d02b      	beq.n	3418a08a <RCCEx_GetI2CCLKFreq+0x186>
3418a032:	4a6e      	ldr	r2, [pc, #440]	@ (3418a1ec <RCCEx_GetI2CCLKFreq+0x2e8>)
3418a034:	4293      	cmp	r3, r2
3418a036:	f200 80fb 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
3418a03a:	4a6d      	ldr	r2, [pc, #436]	@ (3418a1f0 <RCCEx_GetI2CCLKFreq+0x2ec>)
3418a03c:	4293      	cmp	r3, r2
3418a03e:	d024      	beq.n	3418a08a <RCCEx_GetI2CCLKFreq+0x186>
3418a040:	4a6b      	ldr	r2, [pc, #428]	@ (3418a1f0 <RCCEx_GetI2CCLKFreq+0x2ec>)
3418a042:	4293      	cmp	r3, r2
3418a044:	f200 80f4 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
3418a048:	4a6a      	ldr	r2, [pc, #424]	@ (3418a1f4 <RCCEx_GetI2CCLKFreq+0x2f0>)
3418a04a:	4293      	cmp	r3, r2
3418a04c:	d011      	beq.n	3418a072 <RCCEx_GetI2CCLKFreq+0x16e>
3418a04e:	4a69      	ldr	r2, [pc, #420]	@ (3418a1f4 <RCCEx_GetI2CCLKFreq+0x2f0>)
3418a050:	4293      	cmp	r3, r2
3418a052:	f200 80ed 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
3418a056:	4a68      	ldr	r2, [pc, #416]	@ (3418a1f8 <RCCEx_GetI2CCLKFreq+0x2f4>)
3418a058:	4293      	cmp	r3, r2
3418a05a:	d00a      	beq.n	3418a072 <RCCEx_GetI2CCLKFreq+0x16e>
3418a05c:	4a66      	ldr	r2, [pc, #408]	@ (3418a1f8 <RCCEx_GetI2CCLKFreq+0x2f4>)
3418a05e:	4293      	cmp	r3, r2
3418a060:	f200 80e6 	bhi.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
3418a064:	4a65      	ldr	r2, [pc, #404]	@ (3418a1fc <RCCEx_GetI2CCLKFreq+0x2f8>)
3418a066:	4293      	cmp	r3, r2
3418a068:	d003      	beq.n	3418a072 <RCCEx_GetI2CCLKFreq+0x16e>
3418a06a:	4a65      	ldr	r2, [pc, #404]	@ (3418a200 <RCCEx_GetI2CCLKFreq+0x2fc>)
3418a06c:	4293      	cmp	r3, r2
3418a06e:	f040 80df 	bne.w	3418a230 <RCCEx_GetI2CCLKFreq+0x32c>
  {
    case LL_RCC_I2C1_CLKSOURCE_PCLK1:
    case LL_RCC_I2C2_CLKSOURCE_PCLK1:
    case LL_RCC_I2C3_CLKSOURCE_PCLK1:
    case LL_RCC_I2C4_CLKSOURCE_PCLK1:
      i2c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418a072:	f7fa f803 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418a076:	4603      	mov	r3, r0
3418a078:	4618      	mov	r0, r3
3418a07a:	f7fe ff8f 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418a07e:	4603      	mov	r3, r0
3418a080:	4618      	mov	r0, r3
3418a082:	f7fe ff9c 	bl	34188fbe <RCCEx_GetPCLK1Freq>
3418a086:	60f8      	str	r0, [r7, #12]
      break;
3418a088:	e0db      	b.n	3418a242 <RCCEx_GetI2CCLKFreq+0x33e>

    case LL_RCC_I2C1_CLKSOURCE_CLKP:
    case LL_RCC_I2C2_CLKSOURCE_CLKP:
    case LL_RCC_I2C3_CLKSOURCE_CLKP:
    case LL_RCC_I2C4_CLKSOURCE_CLKP:
      i2c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418a08a:	2007      	movs	r0, #7
3418a08c:	f7ff fa72 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418a090:	60f8      	str	r0, [r7, #12]
      break;
3418a092:	e0d6      	b.n	3418a242 <RCCEx_GetI2CCLKFreq+0x33e>

    case LL_RCC_I2C1_CLKSOURCE_IC10:
    case LL_RCC_I2C2_CLKSOURCE_IC10:
    case LL_RCC_I2C3_CLKSOURCE_IC10:
    case LL_RCC_I2C4_CLKSOURCE_IC10:
      if (LL_RCC_IC10_IsEnabled() != 0U)
3418a094:	f7fb fc56 	bl	34185944 <LL_RCC_IC10_IsEnabled>
3418a098:	4603      	mov	r3, r0
3418a09a:	2b00      	cmp	r3, #0
3418a09c:	f000 80ca 	beq.w	3418a234 <RCCEx_GetI2CCLKFreq+0x330>
      {
        ic_divider = LL_RCC_IC10_GetDivider();
3418a0a0:	f7fb fc72 	bl	34185988 <LL_RCC_IC10_GetDivider>
3418a0a4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC10_GetSource())
3418a0a6:	f7fb fc61 	bl	3418596c <LL_RCC_IC10_GetSource>
3418a0aa:	4603      	mov	r3, r0
3418a0ac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a0b0:	d029      	beq.n	3418a106 <RCCEx_GetI2CCLKFreq+0x202>
3418a0b2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a0b6:	d82f      	bhi.n	3418a118 <RCCEx_GetI2CCLKFreq+0x214>
3418a0b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a0bc:	d01a      	beq.n	3418a0f4 <RCCEx_GetI2CCLKFreq+0x1f0>
3418a0be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a0c2:	d829      	bhi.n	3418a118 <RCCEx_GetI2CCLKFreq+0x214>
3418a0c4:	2b00      	cmp	r3, #0
3418a0c6:	d003      	beq.n	3418a0d0 <RCCEx_GetI2CCLKFreq+0x1cc>
3418a0c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a0cc:	d009      	beq.n	3418a0e2 <RCCEx_GetI2CCLKFreq+0x1de>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i2c_frequency = i2c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a0ce:	e023      	b.n	3418a118 <RCCEx_GetI2CCLKFreq+0x214>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a0d0:	f7fe fe4c 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418a0d4:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418a0d6:	68fa      	ldr	r2, [r7, #12]
3418a0d8:	68bb      	ldr	r3, [r7, #8]
3418a0da:	fbb2 f3f3 	udiv	r3, r2, r3
3418a0de:	60fb      	str	r3, [r7, #12]
            break;
3418a0e0:	e01b      	b.n	3418a11a <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a0e2:	f7fe fe89 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418a0e6:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418a0e8:	68fa      	ldr	r2, [r7, #12]
3418a0ea:	68bb      	ldr	r3, [r7, #8]
3418a0ec:	fbb2 f3f3 	udiv	r3, r2, r3
3418a0f0:	60fb      	str	r3, [r7, #12]
            break;
3418a0f2:	e012      	b.n	3418a11a <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a0f4:	f7fe fec6 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418a0f8:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418a0fa:	68fa      	ldr	r2, [r7, #12]
3418a0fc:	68bb      	ldr	r3, [r7, #8]
3418a0fe:	fbb2 f3f3 	udiv	r3, r2, r3
3418a102:	60fb      	str	r3, [r7, #12]
            break;
3418a104:	e009      	b.n	3418a11a <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a106:	f7fe ff03 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418a10a:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418a10c:	68fa      	ldr	r2, [r7, #12]
3418a10e:	68bb      	ldr	r3, [r7, #8]
3418a110:	fbb2 f3f3 	udiv	r3, r2, r3
3418a114:	60fb      	str	r3, [r7, #12]
            break;
3418a116:	e000      	b.n	3418a11a <RCCEx_GetI2CCLKFreq+0x216>
            break;
3418a118:	bf00      	nop
        }
      }
      break;
3418a11a:	e08b      	b.n	3418a234 <RCCEx_GetI2CCLKFreq+0x330>

    case LL_RCC_I2C1_CLKSOURCE_IC15:
    case LL_RCC_I2C2_CLKSOURCE_IC15:
    case LL_RCC_I2C3_CLKSOURCE_IC15:
    case LL_RCC_I2C4_CLKSOURCE_IC15:
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418a11c:	f7fb fd12 	bl	34185b44 <LL_RCC_IC15_IsEnabled>
3418a120:	4603      	mov	r3, r0
3418a122:	2b00      	cmp	r3, #0
3418a124:	f000 8088 	beq.w	3418a238 <RCCEx_GetI2CCLKFreq+0x334>
      {
        ic_divider = LL_RCC_IC15_GetDivider();
3418a128:	f7fb fd2e 	bl	34185b88 <LL_RCC_IC15_GetDivider>
3418a12c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3418a12e:	f7fb fd1d 	bl	34185b6c <LL_RCC_IC15_GetSource>
3418a132:	4603      	mov	r3, r0
3418a134:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a138:	d029      	beq.n	3418a18e <RCCEx_GetI2CCLKFreq+0x28a>
3418a13a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a13e:	d82f      	bhi.n	3418a1a0 <RCCEx_GetI2CCLKFreq+0x29c>
3418a140:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a144:	d01a      	beq.n	3418a17c <RCCEx_GetI2CCLKFreq+0x278>
3418a146:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a14a:	d829      	bhi.n	3418a1a0 <RCCEx_GetI2CCLKFreq+0x29c>
3418a14c:	2b00      	cmp	r3, #0
3418a14e:	d003      	beq.n	3418a158 <RCCEx_GetI2CCLKFreq+0x254>
3418a150:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a154:	d009      	beq.n	3418a16a <RCCEx_GetI2CCLKFreq+0x266>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i2c_frequency = i2c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a156:	e023      	b.n	3418a1a0 <RCCEx_GetI2CCLKFreq+0x29c>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a158:	f7fe fe08 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418a15c:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418a15e:	68fa      	ldr	r2, [r7, #12]
3418a160:	68bb      	ldr	r3, [r7, #8]
3418a162:	fbb2 f3f3 	udiv	r3, r2, r3
3418a166:	60fb      	str	r3, [r7, #12]
            break;
3418a168:	e01b      	b.n	3418a1a2 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a16a:	f7fe fe45 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418a16e:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418a170:	68fa      	ldr	r2, [r7, #12]
3418a172:	68bb      	ldr	r3, [r7, #8]
3418a174:	fbb2 f3f3 	udiv	r3, r2, r3
3418a178:	60fb      	str	r3, [r7, #12]
            break;
3418a17a:	e012      	b.n	3418a1a2 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a17c:	f7fe fe82 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418a180:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418a182:	68fa      	ldr	r2, [r7, #12]
3418a184:	68bb      	ldr	r3, [r7, #8]
3418a186:	fbb2 f3f3 	udiv	r3, r2, r3
3418a18a:	60fb      	str	r3, [r7, #12]
            break;
3418a18c:	e009      	b.n	3418a1a2 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a18e:	f7fe febf 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418a192:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
3418a194:	68fa      	ldr	r2, [r7, #12]
3418a196:	68bb      	ldr	r3, [r7, #8]
3418a198:	fbb2 f3f3 	udiv	r3, r2, r3
3418a19c:	60fb      	str	r3, [r7, #12]
            break;
3418a19e:	e000      	b.n	3418a1a2 <RCCEx_GetI2CCLKFreq+0x29e>
            break;
3418a1a0:	bf00      	nop
        }
      }
      break;
3418a1a2:	e049      	b.n	3418a238 <RCCEx_GetI2CCLKFreq+0x334>
3418a1a4:	07050c0c 	.word	0x07050c0c
3418a1a8:	0705080c 	.word	0x0705080c
3418a1ac:	0705040c 	.word	0x0705040c
3418a1b0:	0705000c 	.word	0x0705000c
3418a1b4:	07040c0c 	.word	0x07040c0c
3418a1b8:	0704080c 	.word	0x0704080c
3418a1bc:	0704040c 	.word	0x0704040c
3418a1c0:	0704000c 	.word	0x0704000c
3418a1c4:	07030c0c 	.word	0x07030c0c
3418a1c8:	0703080c 	.word	0x0703080c
3418a1cc:	0703040c 	.word	0x0703040c
3418a1d0:	0703000c 	.word	0x0703000c
3418a1d4:	07020c0c 	.word	0x07020c0c
3418a1d8:	0702080c 	.word	0x0702080c
3418a1dc:	0702040c 	.word	0x0702040c
3418a1e0:	0702000c 	.word	0x0702000c
3418a1e4:	07010c0c 	.word	0x07010c0c
3418a1e8:	0701080c 	.word	0x0701080c
3418a1ec:	0701040c 	.word	0x0701040c
3418a1f0:	0701000c 	.word	0x0701000c
3418a1f4:	07000c0c 	.word	0x07000c0c
3418a1f8:	0700080c 	.word	0x0700080c
3418a1fc:	0700000c 	.word	0x0700000c
3418a200:	0700040c 	.word	0x0700040c

    case LL_RCC_I2C1_CLKSOURCE_HSI:
    case LL_RCC_I2C2_CLKSOURCE_HSI:
    case LL_RCC_I2C3_CLKSOURCE_HSI:
    case LL_RCC_I2C4_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418a204:	f7fa fb3a 	bl	3418487c <LL_RCC_HSI_IsReady>
3418a208:	4603      	mov	r3, r0
3418a20a:	2b00      	cmp	r3, #0
3418a20c:	d016      	beq.n	3418a23c <RCCEx_GetI2CCLKFreq+0x338>
      {
        i2c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418a20e:	f7fa fb47 	bl	341848a0 <LL_RCC_HSI_GetDivider>
3418a212:	4603      	mov	r3, r0
3418a214:	09db      	lsrs	r3, r3, #7
3418a216:	4a0d      	ldr	r2, [pc, #52]	@ (3418a24c <RCCEx_GetI2CCLKFreq+0x348>)
3418a218:	fa22 f303 	lsr.w	r3, r2, r3
3418a21c:	60fb      	str	r3, [r7, #12]
      }
      break;
3418a21e:	e00d      	b.n	3418a23c <RCCEx_GetI2CCLKFreq+0x338>

    case LL_RCC_I2C1_CLKSOURCE_MSI:
    case LL_RCC_I2C2_CLKSOURCE_MSI:
    case LL_RCC_I2C3_CLKSOURCE_MSI:
    case LL_RCC_I2C4_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418a220:	f7fa fb4c 	bl	341848bc <LL_RCC_MSI_IsReady>
3418a224:	4603      	mov	r3, r0
3418a226:	2b00      	cmp	r3, #0
3418a228:	d00a      	beq.n	3418a240 <RCCEx_GetI2CCLKFreq+0x33c>
      {
        i2c_frequency = MSI_VALUE;
3418a22a:	4b09      	ldr	r3, [pc, #36]	@ (3418a250 <RCCEx_GetI2CCLKFreq+0x34c>)
3418a22c:	60fb      	str	r3, [r7, #12]
      }
      break;
3418a22e:	e007      	b.n	3418a240 <RCCEx_GetI2CCLKFreq+0x33c>

    default:
      /* Unexpected case */
      break;
3418a230:	bf00      	nop
3418a232:	e006      	b.n	3418a242 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
3418a234:	bf00      	nop
3418a236:	e004      	b.n	3418a242 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
3418a238:	bf00      	nop
3418a23a:	e002      	b.n	3418a242 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
3418a23c:	bf00      	nop
3418a23e:	e000      	b.n	3418a242 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
3418a240:	bf00      	nop
  }

  return i2c_frequency;
3418a242:	68fb      	ldr	r3, [r7, #12]
}
3418a244:	4618      	mov	r0, r3
3418a246:	3710      	adds	r7, #16
3418a248:	46bd      	mov	sp, r7
3418a24a:	bd80      	pop	{r7, pc}
3418a24c:	03d09000 	.word	0x03d09000
3418a250:	003d0900 	.word	0x003d0900

3418a254 <RCCEx_GetI3CCLKFreq>:
  *         @arg @ref RCCEx_I3C2_Clock_Source
  * @retval I3C clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetI3CCLKFreq(uint32_t I3CxSource)
{
3418a254:	b580      	push	{r7, lr}
3418a256:	b084      	sub	sp, #16
3418a258:	af00      	add	r7, sp, #0
3418a25a:	6078      	str	r0, [r7, #4]
  uint32_t i3c_frequency = RCC_PERIPH_FREQUENCY_NO;
3418a25c:	2300      	movs	r3, #0
3418a25e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetI3CClockSource(I3CxSource))
3418a260:	6878      	ldr	r0, [r7, #4]
3418a262:	f7fa fe5d 	bl	34184f20 <LL_RCC_GetI3CClockSource>
3418a266:	4603      	mov	r3, r0
3418a268:	4a86      	ldr	r2, [pc, #536]	@ (3418a484 <RCCEx_GetI3CCLKFreq+0x230>)
3418a26a:	4293      	cmp	r3, r2
3418a26c:	f000 80e6 	beq.w	3418a43c <RCCEx_GetI3CCLKFreq+0x1e8>
3418a270:	4a84      	ldr	r2, [pc, #528]	@ (3418a484 <RCCEx_GetI3CCLKFreq+0x230>)
3418a272:	4293      	cmp	r3, r2
3418a274:	f200 80f8 	bhi.w	3418a468 <RCCEx_GetI3CCLKFreq+0x214>
3418a278:	4a83      	ldr	r2, [pc, #524]	@ (3418a488 <RCCEx_GetI3CCLKFreq+0x234>)
3418a27a:	4293      	cmp	r3, r2
3418a27c:	f000 80de 	beq.w	3418a43c <RCCEx_GetI3CCLKFreq+0x1e8>
3418a280:	4a81      	ldr	r2, [pc, #516]	@ (3418a488 <RCCEx_GetI3CCLKFreq+0x234>)
3418a282:	4293      	cmp	r3, r2
3418a284:	f200 80f0 	bhi.w	3418a468 <RCCEx_GetI3CCLKFreq+0x214>
3418a288:	4a80      	ldr	r2, [pc, #512]	@ (3418a48c <RCCEx_GetI3CCLKFreq+0x238>)
3418a28a:	4293      	cmp	r3, r2
3418a28c:	f000 80e4 	beq.w	3418a458 <RCCEx_GetI3CCLKFreq+0x204>
3418a290:	4a7e      	ldr	r2, [pc, #504]	@ (3418a48c <RCCEx_GetI3CCLKFreq+0x238>)
3418a292:	4293      	cmp	r3, r2
3418a294:	f200 80e8 	bhi.w	3418a468 <RCCEx_GetI3CCLKFreq+0x214>
3418a298:	4a7d      	ldr	r2, [pc, #500]	@ (3418a490 <RCCEx_GetI3CCLKFreq+0x23c>)
3418a29a:	4293      	cmp	r3, r2
3418a29c:	f000 80dc 	beq.w	3418a458 <RCCEx_GetI3CCLKFreq+0x204>
3418a2a0:	4a7b      	ldr	r2, [pc, #492]	@ (3418a490 <RCCEx_GetI3CCLKFreq+0x23c>)
3418a2a2:	4293      	cmp	r3, r2
3418a2a4:	f200 80e0 	bhi.w	3418a468 <RCCEx_GetI3CCLKFreq+0x214>
3418a2a8:	4a7a      	ldr	r2, [pc, #488]	@ (3418a494 <RCCEx_GetI3CCLKFreq+0x240>)
3418a2aa:	4293      	cmp	r3, r2
3418a2ac:	f000 8083 	beq.w	3418a3b6 <RCCEx_GetI3CCLKFreq+0x162>
3418a2b0:	4a78      	ldr	r2, [pc, #480]	@ (3418a494 <RCCEx_GetI3CCLKFreq+0x240>)
3418a2b2:	4293      	cmp	r3, r2
3418a2b4:	f200 80d8 	bhi.w	3418a468 <RCCEx_GetI3CCLKFreq+0x214>
3418a2b8:	4a77      	ldr	r2, [pc, #476]	@ (3418a498 <RCCEx_GetI3CCLKFreq+0x244>)
3418a2ba:	4293      	cmp	r3, r2
3418a2bc:	d07b      	beq.n	3418a3b6 <RCCEx_GetI3CCLKFreq+0x162>
3418a2be:	4a76      	ldr	r2, [pc, #472]	@ (3418a498 <RCCEx_GetI3CCLKFreq+0x244>)
3418a2c0:	4293      	cmp	r3, r2
3418a2c2:	f200 80d1 	bhi.w	3418a468 <RCCEx_GetI3CCLKFreq+0x214>
3418a2c6:	4a75      	ldr	r2, [pc, #468]	@ (3418a49c <RCCEx_GetI3CCLKFreq+0x248>)
3418a2c8:	4293      	cmp	r3, r2
3418a2ca:	d030      	beq.n	3418a32e <RCCEx_GetI3CCLKFreq+0xda>
3418a2cc:	4a73      	ldr	r2, [pc, #460]	@ (3418a49c <RCCEx_GetI3CCLKFreq+0x248>)
3418a2ce:	4293      	cmp	r3, r2
3418a2d0:	f200 80ca 	bhi.w	3418a468 <RCCEx_GetI3CCLKFreq+0x214>
3418a2d4:	4a72      	ldr	r2, [pc, #456]	@ (3418a4a0 <RCCEx_GetI3CCLKFreq+0x24c>)
3418a2d6:	4293      	cmp	r3, r2
3418a2d8:	d029      	beq.n	3418a32e <RCCEx_GetI3CCLKFreq+0xda>
3418a2da:	4a71      	ldr	r2, [pc, #452]	@ (3418a4a0 <RCCEx_GetI3CCLKFreq+0x24c>)
3418a2dc:	4293      	cmp	r3, r2
3418a2de:	f200 80c3 	bhi.w	3418a468 <RCCEx_GetI3CCLKFreq+0x214>
3418a2e2:	4a70      	ldr	r2, [pc, #448]	@ (3418a4a4 <RCCEx_GetI3CCLKFreq+0x250>)
3418a2e4:	4293      	cmp	r3, r2
3418a2e6:	d01d      	beq.n	3418a324 <RCCEx_GetI3CCLKFreq+0xd0>
3418a2e8:	4a6e      	ldr	r2, [pc, #440]	@ (3418a4a4 <RCCEx_GetI3CCLKFreq+0x250>)
3418a2ea:	4293      	cmp	r3, r2
3418a2ec:	f200 80bc 	bhi.w	3418a468 <RCCEx_GetI3CCLKFreq+0x214>
3418a2f0:	4a6d      	ldr	r2, [pc, #436]	@ (3418a4a8 <RCCEx_GetI3CCLKFreq+0x254>)
3418a2f2:	4293      	cmp	r3, r2
3418a2f4:	d016      	beq.n	3418a324 <RCCEx_GetI3CCLKFreq+0xd0>
3418a2f6:	4a6c      	ldr	r2, [pc, #432]	@ (3418a4a8 <RCCEx_GetI3CCLKFreq+0x254>)
3418a2f8:	4293      	cmp	r3, r2
3418a2fa:	f200 80b5 	bhi.w	3418a468 <RCCEx_GetI3CCLKFreq+0x214>
3418a2fe:	4a6b      	ldr	r2, [pc, #428]	@ (3418a4ac <RCCEx_GetI3CCLKFreq+0x258>)
3418a300:	4293      	cmp	r3, r2
3418a302:	d003      	beq.n	3418a30c <RCCEx_GetI3CCLKFreq+0xb8>
3418a304:	4a6a      	ldr	r2, [pc, #424]	@ (3418a4b0 <RCCEx_GetI3CCLKFreq+0x25c>)
3418a306:	4293      	cmp	r3, r2
3418a308:	f040 80ae 	bne.w	3418a468 <RCCEx_GetI3CCLKFreq+0x214>
  {
    case LL_RCC_I3C1_CLKSOURCE_PCLK1:
    case LL_RCC_I3C2_CLKSOURCE_PCLK1:
      i3c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418a30c:	f7f9 feb6 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418a310:	4603      	mov	r3, r0
3418a312:	4618      	mov	r0, r3
3418a314:	f7fe fe42 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418a318:	4603      	mov	r3, r0
3418a31a:	4618      	mov	r0, r3
3418a31c:	f7fe fe4f 	bl	34188fbe <RCCEx_GetPCLK1Freq>
3418a320:	60f8      	str	r0, [r7, #12]
      break;
3418a322:	e0aa      	b.n	3418a47a <RCCEx_GetI3CCLKFreq+0x226>

    case LL_RCC_I3C1_CLKSOURCE_CLKP:
    case LL_RCC_I3C2_CLKSOURCE_CLKP:
      i3c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418a324:	2007      	movs	r0, #7
3418a326:	f7ff f925 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418a32a:	60f8      	str	r0, [r7, #12]
      break;
3418a32c:	e0a5      	b.n	3418a47a <RCCEx_GetI3CCLKFreq+0x226>

    case LL_RCC_I3C1_CLKSOURCE_IC10:
    case LL_RCC_I3C2_CLKSOURCE_IC10:
      if (LL_RCC_IC10_IsEnabled() != 0U)
3418a32e:	f7fb fb09 	bl	34185944 <LL_RCC_IC10_IsEnabled>
3418a332:	4603      	mov	r3, r0
3418a334:	2b00      	cmp	r3, #0
3418a336:	f000 8099 	beq.w	3418a46c <RCCEx_GetI3CCLKFreq+0x218>
      {
        ic_divider = LL_RCC_IC10_GetDivider();
3418a33a:	f7fb fb25 	bl	34185988 <LL_RCC_IC10_GetDivider>
3418a33e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC10_GetSource())
3418a340:	f7fb fb14 	bl	3418596c <LL_RCC_IC10_GetSource>
3418a344:	4603      	mov	r3, r0
3418a346:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a34a:	d029      	beq.n	3418a3a0 <RCCEx_GetI3CCLKFreq+0x14c>
3418a34c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a350:	d82f      	bhi.n	3418a3b2 <RCCEx_GetI3CCLKFreq+0x15e>
3418a352:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a356:	d01a      	beq.n	3418a38e <RCCEx_GetI3CCLKFreq+0x13a>
3418a358:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a35c:	d829      	bhi.n	3418a3b2 <RCCEx_GetI3CCLKFreq+0x15e>
3418a35e:	2b00      	cmp	r3, #0
3418a360:	d003      	beq.n	3418a36a <RCCEx_GetI3CCLKFreq+0x116>
3418a362:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a366:	d009      	beq.n	3418a37c <RCCEx_GetI3CCLKFreq+0x128>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i3c_frequency = i3c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a368:	e023      	b.n	3418a3b2 <RCCEx_GetI3CCLKFreq+0x15e>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a36a:	f7fe fcff 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418a36e:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418a370:	68fa      	ldr	r2, [r7, #12]
3418a372:	68bb      	ldr	r3, [r7, #8]
3418a374:	fbb2 f3f3 	udiv	r3, r2, r3
3418a378:	60fb      	str	r3, [r7, #12]
            break;
3418a37a:	e01b      	b.n	3418a3b4 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a37c:	f7fe fd3c 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418a380:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418a382:	68fa      	ldr	r2, [r7, #12]
3418a384:	68bb      	ldr	r3, [r7, #8]
3418a386:	fbb2 f3f3 	udiv	r3, r2, r3
3418a38a:	60fb      	str	r3, [r7, #12]
            break;
3418a38c:	e012      	b.n	3418a3b4 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a38e:	f7fe fd79 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418a392:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418a394:	68fa      	ldr	r2, [r7, #12]
3418a396:	68bb      	ldr	r3, [r7, #8]
3418a398:	fbb2 f3f3 	udiv	r3, r2, r3
3418a39c:	60fb      	str	r3, [r7, #12]
            break;
3418a39e:	e009      	b.n	3418a3b4 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a3a0:	f7fe fdb6 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418a3a4:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418a3a6:	68fa      	ldr	r2, [r7, #12]
3418a3a8:	68bb      	ldr	r3, [r7, #8]
3418a3aa:	fbb2 f3f3 	udiv	r3, r2, r3
3418a3ae:	60fb      	str	r3, [r7, #12]
            break;
3418a3b0:	e000      	b.n	3418a3b4 <RCCEx_GetI3CCLKFreq+0x160>
            break;
3418a3b2:	bf00      	nop
        }
      }
      break;
3418a3b4:	e05a      	b.n	3418a46c <RCCEx_GetI3CCLKFreq+0x218>

    case LL_RCC_I3C1_CLKSOURCE_IC15:
    case LL_RCC_I3C2_CLKSOURCE_IC15:
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418a3b6:	f7fb fbc5 	bl	34185b44 <LL_RCC_IC15_IsEnabled>
3418a3ba:	4603      	mov	r3, r0
3418a3bc:	2b00      	cmp	r3, #0
3418a3be:	d057      	beq.n	3418a470 <RCCEx_GetI3CCLKFreq+0x21c>
      {
        ic_divider = LL_RCC_IC15_GetDivider();
3418a3c0:	f7fb fbe2 	bl	34185b88 <LL_RCC_IC15_GetDivider>
3418a3c4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3418a3c6:	f7fb fbd1 	bl	34185b6c <LL_RCC_IC15_GetSource>
3418a3ca:	4603      	mov	r3, r0
3418a3cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a3d0:	d029      	beq.n	3418a426 <RCCEx_GetI3CCLKFreq+0x1d2>
3418a3d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a3d6:	d82f      	bhi.n	3418a438 <RCCEx_GetI3CCLKFreq+0x1e4>
3418a3d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a3dc:	d01a      	beq.n	3418a414 <RCCEx_GetI3CCLKFreq+0x1c0>
3418a3de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a3e2:	d829      	bhi.n	3418a438 <RCCEx_GetI3CCLKFreq+0x1e4>
3418a3e4:	2b00      	cmp	r3, #0
3418a3e6:	d003      	beq.n	3418a3f0 <RCCEx_GetI3CCLKFreq+0x19c>
3418a3e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a3ec:	d009      	beq.n	3418a402 <RCCEx_GetI3CCLKFreq+0x1ae>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i3c_frequency = i3c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a3ee:	e023      	b.n	3418a438 <RCCEx_GetI3CCLKFreq+0x1e4>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a3f0:	f7fe fcbc 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418a3f4:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418a3f6:	68fa      	ldr	r2, [r7, #12]
3418a3f8:	68bb      	ldr	r3, [r7, #8]
3418a3fa:	fbb2 f3f3 	udiv	r3, r2, r3
3418a3fe:	60fb      	str	r3, [r7, #12]
            break;
3418a400:	e01b      	b.n	3418a43a <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a402:	f7fe fcf9 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418a406:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418a408:	68fa      	ldr	r2, [r7, #12]
3418a40a:	68bb      	ldr	r3, [r7, #8]
3418a40c:	fbb2 f3f3 	udiv	r3, r2, r3
3418a410:	60fb      	str	r3, [r7, #12]
            break;
3418a412:	e012      	b.n	3418a43a <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a414:	f7fe fd36 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418a418:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418a41a:	68fa      	ldr	r2, [r7, #12]
3418a41c:	68bb      	ldr	r3, [r7, #8]
3418a41e:	fbb2 f3f3 	udiv	r3, r2, r3
3418a422:	60fb      	str	r3, [r7, #12]
            break;
3418a424:	e009      	b.n	3418a43a <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a426:	f7fe fd73 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418a42a:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
3418a42c:	68fa      	ldr	r2, [r7, #12]
3418a42e:	68bb      	ldr	r3, [r7, #8]
3418a430:	fbb2 f3f3 	udiv	r3, r2, r3
3418a434:	60fb      	str	r3, [r7, #12]
            break;
3418a436:	e000      	b.n	3418a43a <RCCEx_GetI3CCLKFreq+0x1e6>
            break;
3418a438:	bf00      	nop
        }
      }
      break;
3418a43a:	e019      	b.n	3418a470 <RCCEx_GetI3CCLKFreq+0x21c>

    case LL_RCC_I3C1_CLKSOURCE_HSI:
    case LL_RCC_I3C2_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418a43c:	f7fa fa1e 	bl	3418487c <LL_RCC_HSI_IsReady>
3418a440:	4603      	mov	r3, r0
3418a442:	2b00      	cmp	r3, #0
3418a444:	d016      	beq.n	3418a474 <RCCEx_GetI3CCLKFreq+0x220>
      {
        i3c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418a446:	f7fa fa2b 	bl	341848a0 <LL_RCC_HSI_GetDivider>
3418a44a:	4603      	mov	r3, r0
3418a44c:	09db      	lsrs	r3, r3, #7
3418a44e:	4a19      	ldr	r2, [pc, #100]	@ (3418a4b4 <RCCEx_GetI3CCLKFreq+0x260>)
3418a450:	fa22 f303 	lsr.w	r3, r2, r3
3418a454:	60fb      	str	r3, [r7, #12]
      }
      break;
3418a456:	e00d      	b.n	3418a474 <RCCEx_GetI3CCLKFreq+0x220>

    case LL_RCC_I3C1_CLKSOURCE_MSI:
    case LL_RCC_I3C2_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418a458:	f7fa fa30 	bl	341848bc <LL_RCC_MSI_IsReady>
3418a45c:	4603      	mov	r3, r0
3418a45e:	2b00      	cmp	r3, #0
3418a460:	d00a      	beq.n	3418a478 <RCCEx_GetI3CCLKFreq+0x224>
      {
        i3c_frequency = MSI_VALUE;
3418a462:	4b15      	ldr	r3, [pc, #84]	@ (3418a4b8 <RCCEx_GetI3CCLKFreq+0x264>)
3418a464:	60fb      	str	r3, [r7, #12]
      }
      break;
3418a466:	e007      	b.n	3418a478 <RCCEx_GetI3CCLKFreq+0x224>

    default:
      /* Unexpected case */
      break;
3418a468:	bf00      	nop
3418a46a:	e006      	b.n	3418a47a <RCCEx_GetI3CCLKFreq+0x226>
      break;
3418a46c:	bf00      	nop
3418a46e:	e004      	b.n	3418a47a <RCCEx_GetI3CCLKFreq+0x226>
      break;
3418a470:	bf00      	nop
3418a472:	e002      	b.n	3418a47a <RCCEx_GetI3CCLKFreq+0x226>
      break;
3418a474:	bf00      	nop
3418a476:	e000      	b.n	3418a47a <RCCEx_GetI3CCLKFreq+0x226>
      break;
3418a478:	bf00      	nop
  }

  return i3c_frequency;
3418a47a:	68fb      	ldr	r3, [r7, #12]
}
3418a47c:	4618      	mov	r0, r3
3418a47e:	3710      	adds	r7, #16
3418a480:	46bd      	mov	sp, r7
3418a482:	bd80      	pop	{r7, pc}
3418a484:	0705140c 	.word	0x0705140c
3418a488:	0705100c 	.word	0x0705100c
3418a48c:	0704140c 	.word	0x0704140c
3418a490:	0704100c 	.word	0x0704100c
3418a494:	0703140c 	.word	0x0703140c
3418a498:	0703100c 	.word	0x0703100c
3418a49c:	0702140c 	.word	0x0702140c
3418a4a0:	0702100c 	.word	0x0702100c
3418a4a4:	0701140c 	.word	0x0701140c
3418a4a8:	0701100c 	.word	0x0701100c
3418a4ac:	0700100c 	.word	0x0700100c
3418a4b0:	0700140c 	.word	0x0700140c
3418a4b4:	03d09000 	.word	0x03d09000
3418a4b8:	003d0900 	.word	0x003d0900

3418a4bc <RCCEx_GetLPTIMCLKFreq>:
  *         @arg @ref RCCEx_LPTIM5_Clock_Source
  * @retval LPTIM clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLPTIMCLKFreq(uint32_t LPTIMxSource)
{
3418a4bc:	b590      	push	{r4, r7, lr}
3418a4be:	b085      	sub	sp, #20
3418a4c0:	af00      	add	r7, sp, #0
3418a4c2:	6078      	str	r0, [r7, #4]
  uint32_t lptim_frequency = RCC_PERIPH_FREQUENCY_NO;
3418a4c4:	2300      	movs	r3, #0
3418a4c6:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
3418a4c8:	6878      	ldr	r0, [r7, #4]
3418a4ca:	f7fa fd35 	bl	34184f38 <LL_RCC_GetLPTIMClockSource>
3418a4ce:	4603      	mov	r3, r0
3418a4d0:	4aa1      	ldr	r2, [pc, #644]	@ (3418a758 <RCCEx_GetLPTIMCLKFreq+0x29c>)
3418a4d2:	4293      	cmp	r3, r2
3418a4d4:	f000 8185 	beq.w	3418a7e2 <RCCEx_GetLPTIMCLKFreq+0x326>
3418a4d8:	4a9f      	ldr	r2, [pc, #636]	@ (3418a758 <RCCEx_GetLPTIMCLKFreq+0x29c>)
3418a4da:	4293      	cmp	r3, r2
3418a4dc:	f200 818b 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a4e0:	4a9e      	ldr	r2, [pc, #632]	@ (3418a75c <RCCEx_GetLPTIMCLKFreq+0x2a0>)
3418a4e2:	4293      	cmp	r3, r2
3418a4e4:	f000 817d 	beq.w	3418a7e2 <RCCEx_GetLPTIMCLKFreq+0x326>
3418a4e8:	4a9c      	ldr	r2, [pc, #624]	@ (3418a75c <RCCEx_GetLPTIMCLKFreq+0x2a0>)
3418a4ea:	4293      	cmp	r3, r2
3418a4ec:	f200 8183 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a4f0:	4a9b      	ldr	r2, [pc, #620]	@ (3418a760 <RCCEx_GetLPTIMCLKFreq+0x2a4>)
3418a4f2:	4293      	cmp	r3, r2
3418a4f4:	f000 8175 	beq.w	3418a7e2 <RCCEx_GetLPTIMCLKFreq+0x326>
3418a4f8:	4a99      	ldr	r2, [pc, #612]	@ (3418a760 <RCCEx_GetLPTIMCLKFreq+0x2a4>)
3418a4fa:	4293      	cmp	r3, r2
3418a4fc:	f200 817b 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a500:	4a98      	ldr	r2, [pc, #608]	@ (3418a764 <RCCEx_GetLPTIMCLKFreq+0x2a8>)
3418a502:	4293      	cmp	r3, r2
3418a504:	f000 816d 	beq.w	3418a7e2 <RCCEx_GetLPTIMCLKFreq+0x326>
3418a508:	4a96      	ldr	r2, [pc, #600]	@ (3418a764 <RCCEx_GetLPTIMCLKFreq+0x2a8>)
3418a50a:	4293      	cmp	r3, r2
3418a50c:	f200 8173 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a510:	4a95      	ldr	r2, [pc, #596]	@ (3418a768 <RCCEx_GetLPTIMCLKFreq+0x2ac>)
3418a512:	4293      	cmp	r3, r2
3418a514:	f000 8165 	beq.w	3418a7e2 <RCCEx_GetLPTIMCLKFreq+0x326>
3418a518:	4a93      	ldr	r2, [pc, #588]	@ (3418a768 <RCCEx_GetLPTIMCLKFreq+0x2ac>)
3418a51a:	4293      	cmp	r3, r2
3418a51c:	f200 816b 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a520:	4a92      	ldr	r2, [pc, #584]	@ (3418a76c <RCCEx_GetLPTIMCLKFreq+0x2b0>)
3418a522:	4293      	cmp	r3, r2
3418a524:	f000 8154 	beq.w	3418a7d0 <RCCEx_GetLPTIMCLKFreq+0x314>
3418a528:	4a90      	ldr	r2, [pc, #576]	@ (3418a76c <RCCEx_GetLPTIMCLKFreq+0x2b0>)
3418a52a:	4293      	cmp	r3, r2
3418a52c:	f200 8163 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a530:	4a8f      	ldr	r2, [pc, #572]	@ (3418a770 <RCCEx_GetLPTIMCLKFreq+0x2b4>)
3418a532:	4293      	cmp	r3, r2
3418a534:	f000 814c 	beq.w	3418a7d0 <RCCEx_GetLPTIMCLKFreq+0x314>
3418a538:	4a8d      	ldr	r2, [pc, #564]	@ (3418a770 <RCCEx_GetLPTIMCLKFreq+0x2b4>)
3418a53a:	4293      	cmp	r3, r2
3418a53c:	f200 815b 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a540:	4a8c      	ldr	r2, [pc, #560]	@ (3418a774 <RCCEx_GetLPTIMCLKFreq+0x2b8>)
3418a542:	4293      	cmp	r3, r2
3418a544:	f000 8144 	beq.w	3418a7d0 <RCCEx_GetLPTIMCLKFreq+0x314>
3418a548:	4a8a      	ldr	r2, [pc, #552]	@ (3418a774 <RCCEx_GetLPTIMCLKFreq+0x2b8>)
3418a54a:	4293      	cmp	r3, r2
3418a54c:	f200 8153 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a550:	4a89      	ldr	r2, [pc, #548]	@ (3418a778 <RCCEx_GetLPTIMCLKFreq+0x2bc>)
3418a552:	4293      	cmp	r3, r2
3418a554:	f000 813c 	beq.w	3418a7d0 <RCCEx_GetLPTIMCLKFreq+0x314>
3418a558:	4a87      	ldr	r2, [pc, #540]	@ (3418a778 <RCCEx_GetLPTIMCLKFreq+0x2bc>)
3418a55a:	4293      	cmp	r3, r2
3418a55c:	f200 814b 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a560:	4a86      	ldr	r2, [pc, #536]	@ (3418a77c <RCCEx_GetLPTIMCLKFreq+0x2c0>)
3418a562:	4293      	cmp	r3, r2
3418a564:	f000 8134 	beq.w	3418a7d0 <RCCEx_GetLPTIMCLKFreq+0x314>
3418a568:	4a84      	ldr	r2, [pc, #528]	@ (3418a77c <RCCEx_GetLPTIMCLKFreq+0x2c0>)
3418a56a:	4293      	cmp	r3, r2
3418a56c:	f200 8143 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a570:	4a83      	ldr	r2, [pc, #524]	@ (3418a780 <RCCEx_GetLPTIMCLKFreq+0x2c4>)
3418a572:	4293      	cmp	r3, r2
3418a574:	f000 80e7 	beq.w	3418a746 <RCCEx_GetLPTIMCLKFreq+0x28a>
3418a578:	4a81      	ldr	r2, [pc, #516]	@ (3418a780 <RCCEx_GetLPTIMCLKFreq+0x2c4>)
3418a57a:	4293      	cmp	r3, r2
3418a57c:	f200 813b 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a580:	4a80      	ldr	r2, [pc, #512]	@ (3418a784 <RCCEx_GetLPTIMCLKFreq+0x2c8>)
3418a582:	4293      	cmp	r3, r2
3418a584:	f000 80df 	beq.w	3418a746 <RCCEx_GetLPTIMCLKFreq+0x28a>
3418a588:	4a7e      	ldr	r2, [pc, #504]	@ (3418a784 <RCCEx_GetLPTIMCLKFreq+0x2c8>)
3418a58a:	4293      	cmp	r3, r2
3418a58c:	f200 8133 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a590:	4a7d      	ldr	r2, [pc, #500]	@ (3418a788 <RCCEx_GetLPTIMCLKFreq+0x2cc>)
3418a592:	4293      	cmp	r3, r2
3418a594:	f000 80d7 	beq.w	3418a746 <RCCEx_GetLPTIMCLKFreq+0x28a>
3418a598:	4a7b      	ldr	r2, [pc, #492]	@ (3418a788 <RCCEx_GetLPTIMCLKFreq+0x2cc>)
3418a59a:	4293      	cmp	r3, r2
3418a59c:	f200 812b 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a5a0:	4a7a      	ldr	r2, [pc, #488]	@ (3418a78c <RCCEx_GetLPTIMCLKFreq+0x2d0>)
3418a5a2:	4293      	cmp	r3, r2
3418a5a4:	f000 80cf 	beq.w	3418a746 <RCCEx_GetLPTIMCLKFreq+0x28a>
3418a5a8:	4a78      	ldr	r2, [pc, #480]	@ (3418a78c <RCCEx_GetLPTIMCLKFreq+0x2d0>)
3418a5aa:	4293      	cmp	r3, r2
3418a5ac:	f200 8123 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a5b0:	4a77      	ldr	r2, [pc, #476]	@ (3418a790 <RCCEx_GetLPTIMCLKFreq+0x2d4>)
3418a5b2:	4293      	cmp	r3, r2
3418a5b4:	f000 80c7 	beq.w	3418a746 <RCCEx_GetLPTIMCLKFreq+0x28a>
3418a5b8:	4a75      	ldr	r2, [pc, #468]	@ (3418a790 <RCCEx_GetLPTIMCLKFreq+0x2d4>)
3418a5ba:	4293      	cmp	r3, r2
3418a5bc:	f200 811b 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a5c0:	4a74      	ldr	r2, [pc, #464]	@ (3418a794 <RCCEx_GetLPTIMCLKFreq+0x2d8>)
3418a5c2:	4293      	cmp	r3, r2
3418a5c4:	d07b      	beq.n	3418a6be <RCCEx_GetLPTIMCLKFreq+0x202>
3418a5c6:	4a73      	ldr	r2, [pc, #460]	@ (3418a794 <RCCEx_GetLPTIMCLKFreq+0x2d8>)
3418a5c8:	4293      	cmp	r3, r2
3418a5ca:	f200 8114 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a5ce:	4a72      	ldr	r2, [pc, #456]	@ (3418a798 <RCCEx_GetLPTIMCLKFreq+0x2dc>)
3418a5d0:	4293      	cmp	r3, r2
3418a5d2:	d074      	beq.n	3418a6be <RCCEx_GetLPTIMCLKFreq+0x202>
3418a5d4:	4a70      	ldr	r2, [pc, #448]	@ (3418a798 <RCCEx_GetLPTIMCLKFreq+0x2dc>)
3418a5d6:	4293      	cmp	r3, r2
3418a5d8:	f200 810d 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a5dc:	4a6f      	ldr	r2, [pc, #444]	@ (3418a79c <RCCEx_GetLPTIMCLKFreq+0x2e0>)
3418a5de:	4293      	cmp	r3, r2
3418a5e0:	d06d      	beq.n	3418a6be <RCCEx_GetLPTIMCLKFreq+0x202>
3418a5e2:	4a6e      	ldr	r2, [pc, #440]	@ (3418a79c <RCCEx_GetLPTIMCLKFreq+0x2e0>)
3418a5e4:	4293      	cmp	r3, r2
3418a5e6:	f200 8106 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a5ea:	4a6d      	ldr	r2, [pc, #436]	@ (3418a7a0 <RCCEx_GetLPTIMCLKFreq+0x2e4>)
3418a5ec:	4293      	cmp	r3, r2
3418a5ee:	d066      	beq.n	3418a6be <RCCEx_GetLPTIMCLKFreq+0x202>
3418a5f0:	4a6b      	ldr	r2, [pc, #428]	@ (3418a7a0 <RCCEx_GetLPTIMCLKFreq+0x2e4>)
3418a5f2:	4293      	cmp	r3, r2
3418a5f4:	f200 80ff 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a5f8:	4a6a      	ldr	r2, [pc, #424]	@ (3418a7a4 <RCCEx_GetLPTIMCLKFreq+0x2e8>)
3418a5fa:	4293      	cmp	r3, r2
3418a5fc:	d05f      	beq.n	3418a6be <RCCEx_GetLPTIMCLKFreq+0x202>
3418a5fe:	4a69      	ldr	r2, [pc, #420]	@ (3418a7a4 <RCCEx_GetLPTIMCLKFreq+0x2e8>)
3418a600:	4293      	cmp	r3, r2
3418a602:	f200 80f8 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a606:	4a68      	ldr	r2, [pc, #416]	@ (3418a7a8 <RCCEx_GetLPTIMCLKFreq+0x2ec>)
3418a608:	4293      	cmp	r3, r2
3418a60a:	d053      	beq.n	3418a6b4 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418a60c:	4a66      	ldr	r2, [pc, #408]	@ (3418a7a8 <RCCEx_GetLPTIMCLKFreq+0x2ec>)
3418a60e:	4293      	cmp	r3, r2
3418a610:	f200 80f1 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a614:	4a65      	ldr	r2, [pc, #404]	@ (3418a7ac <RCCEx_GetLPTIMCLKFreq+0x2f0>)
3418a616:	4293      	cmp	r3, r2
3418a618:	d04c      	beq.n	3418a6b4 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418a61a:	4a64      	ldr	r2, [pc, #400]	@ (3418a7ac <RCCEx_GetLPTIMCLKFreq+0x2f0>)
3418a61c:	4293      	cmp	r3, r2
3418a61e:	f200 80ea 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a622:	4a63      	ldr	r2, [pc, #396]	@ (3418a7b0 <RCCEx_GetLPTIMCLKFreq+0x2f4>)
3418a624:	4293      	cmp	r3, r2
3418a626:	d045      	beq.n	3418a6b4 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418a628:	4a61      	ldr	r2, [pc, #388]	@ (3418a7b0 <RCCEx_GetLPTIMCLKFreq+0x2f4>)
3418a62a:	4293      	cmp	r3, r2
3418a62c:	f200 80e3 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a630:	4a60      	ldr	r2, [pc, #384]	@ (3418a7b4 <RCCEx_GetLPTIMCLKFreq+0x2f8>)
3418a632:	4293      	cmp	r3, r2
3418a634:	d03e      	beq.n	3418a6b4 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418a636:	4a5f      	ldr	r2, [pc, #380]	@ (3418a7b4 <RCCEx_GetLPTIMCLKFreq+0x2f8>)
3418a638:	4293      	cmp	r3, r2
3418a63a:	f200 80dc 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a63e:	4a5e      	ldr	r2, [pc, #376]	@ (3418a7b8 <RCCEx_GetLPTIMCLKFreq+0x2fc>)
3418a640:	4293      	cmp	r3, r2
3418a642:	d037      	beq.n	3418a6b4 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418a644:	4a5c      	ldr	r2, [pc, #368]	@ (3418a7b8 <RCCEx_GetLPTIMCLKFreq+0x2fc>)
3418a646:	4293      	cmp	r3, r2
3418a648:	f200 80d5 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a64c:	4a5b      	ldr	r2, [pc, #364]	@ (3418a7bc <RCCEx_GetLPTIMCLKFreq+0x300>)
3418a64e:	4293      	cmp	r3, r2
3418a650:	d024      	beq.n	3418a69c <RCCEx_GetLPTIMCLKFreq+0x1e0>
3418a652:	4a5a      	ldr	r2, [pc, #360]	@ (3418a7bc <RCCEx_GetLPTIMCLKFreq+0x300>)
3418a654:	4293      	cmp	r3, r2
3418a656:	f200 80ce 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a65a:	4a59      	ldr	r2, [pc, #356]	@ (3418a7c0 <RCCEx_GetLPTIMCLKFreq+0x304>)
3418a65c:	4293      	cmp	r3, r2
3418a65e:	d01d      	beq.n	3418a69c <RCCEx_GetLPTIMCLKFreq+0x1e0>
3418a660:	4a57      	ldr	r2, [pc, #348]	@ (3418a7c0 <RCCEx_GetLPTIMCLKFreq+0x304>)
3418a662:	4293      	cmp	r3, r2
3418a664:	f200 80c7 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a668:	4a56      	ldr	r2, [pc, #344]	@ (3418a7c4 <RCCEx_GetLPTIMCLKFreq+0x308>)
3418a66a:	4293      	cmp	r3, r2
3418a66c:	d016      	beq.n	3418a69c <RCCEx_GetLPTIMCLKFreq+0x1e0>
3418a66e:	4a55      	ldr	r2, [pc, #340]	@ (3418a7c4 <RCCEx_GetLPTIMCLKFreq+0x308>)
3418a670:	4293      	cmp	r3, r2
3418a672:	f200 80c0 	bhi.w	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418a676:	4a54      	ldr	r2, [pc, #336]	@ (3418a7c8 <RCCEx_GetLPTIMCLKFreq+0x30c>)
3418a678:	4293      	cmp	r3, r2
3418a67a:	d003      	beq.n	3418a684 <RCCEx_GetLPTIMCLKFreq+0x1c8>
3418a67c:	4a53      	ldr	r2, [pc, #332]	@ (3418a7cc <RCCEx_GetLPTIMCLKFreq+0x310>)
3418a67e:	4293      	cmp	r3, r2
3418a680:	d00c      	beq.n	3418a69c <RCCEx_GetLPTIMCLKFreq+0x1e0>
      lptim_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
3418a682:	e0b8      	b.n	3418a7f6 <RCCEx_GetLPTIMCLKFreq+0x33a>
      lptim_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418a684:	f7f9 fcfa 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418a688:	4603      	mov	r3, r0
3418a68a:	4618      	mov	r0, r3
3418a68c:	f7fe fc86 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418a690:	4603      	mov	r3, r0
3418a692:	4618      	mov	r0, r3
3418a694:	f7fe fc93 	bl	34188fbe <RCCEx_GetPCLK1Freq>
3418a698:	60f8      	str	r0, [r7, #12]
      break;
3418a69a:	e0b3      	b.n	3418a804 <RCCEx_GetLPTIMCLKFreq+0x348>
      lptim_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418a69c:	f7f9 fcee 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418a6a0:	4603      	mov	r3, r0
3418a6a2:	4618      	mov	r0, r3
3418a6a4:	f7fe fc7a 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418a6a8:	4603      	mov	r3, r0
3418a6aa:	4618      	mov	r0, r3
3418a6ac:	f7fe fca8 	bl	34189000 <RCCEx_GetPCLK4Freq>
3418a6b0:	60f8      	str	r0, [r7, #12]
      break;
3418a6b2:	e0a7      	b.n	3418a804 <RCCEx_GetLPTIMCLKFreq+0x348>
      lptim_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418a6b4:	2007      	movs	r0, #7
3418a6b6:	f7fe ff5d 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418a6ba:	60f8      	str	r0, [r7, #12]
      break;
3418a6bc:	e0a2      	b.n	3418a804 <RCCEx_GetLPTIMCLKFreq+0x348>
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418a6be:	f7fb fa41 	bl	34185b44 <LL_RCC_IC15_IsEnabled>
3418a6c2:	4603      	mov	r3, r0
3418a6c4:	2b00      	cmp	r3, #0
3418a6c6:	f000 8098 	beq.w	3418a7fa <RCCEx_GetLPTIMCLKFreq+0x33e>
        ic_divider = LL_RCC_IC15_GetDivider();
3418a6ca:	f7fb fa5d 	bl	34185b88 <LL_RCC_IC15_GetDivider>
3418a6ce:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3418a6d0:	f7fb fa4c 	bl	34185b6c <LL_RCC_IC15_GetSource>
3418a6d4:	4603      	mov	r3, r0
3418a6d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a6da:	d029      	beq.n	3418a730 <RCCEx_GetLPTIMCLKFreq+0x274>
3418a6dc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a6e0:	d82f      	bhi.n	3418a742 <RCCEx_GetLPTIMCLKFreq+0x286>
3418a6e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a6e6:	d01a      	beq.n	3418a71e <RCCEx_GetLPTIMCLKFreq+0x262>
3418a6e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a6ec:	d829      	bhi.n	3418a742 <RCCEx_GetLPTIMCLKFreq+0x286>
3418a6ee:	2b00      	cmp	r3, #0
3418a6f0:	d003      	beq.n	3418a6fa <RCCEx_GetLPTIMCLKFreq+0x23e>
3418a6f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a6f6:	d009      	beq.n	3418a70c <RCCEx_GetLPTIMCLKFreq+0x250>
            break;
3418a6f8:	e023      	b.n	3418a742 <RCCEx_GetLPTIMCLKFreq+0x286>
            lptim_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a6fa:	f7fe fb37 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418a6fe:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
3418a700:	68fa      	ldr	r2, [r7, #12]
3418a702:	68bb      	ldr	r3, [r7, #8]
3418a704:	fbb2 f3f3 	udiv	r3, r2, r3
3418a708:	60fb      	str	r3, [r7, #12]
            break;
3418a70a:	e01b      	b.n	3418a744 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a70c:	f7fe fb74 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418a710:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
3418a712:	68fa      	ldr	r2, [r7, #12]
3418a714:	68bb      	ldr	r3, [r7, #8]
3418a716:	fbb2 f3f3 	udiv	r3, r2, r3
3418a71a:	60fb      	str	r3, [r7, #12]
            break;
3418a71c:	e012      	b.n	3418a744 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a71e:	f7fe fbb1 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418a722:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
3418a724:	68fa      	ldr	r2, [r7, #12]
3418a726:	68bb      	ldr	r3, [r7, #8]
3418a728:	fbb2 f3f3 	udiv	r3, r2, r3
3418a72c:	60fb      	str	r3, [r7, #12]
            break;
3418a72e:	e009      	b.n	3418a744 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a730:	f7fe fbee 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418a734:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
3418a736:	68fa      	ldr	r2, [r7, #12]
3418a738:	68bb      	ldr	r3, [r7, #8]
3418a73a:	fbb2 f3f3 	udiv	r3, r2, r3
3418a73e:	60fb      	str	r3, [r7, #12]
            break;
3418a740:	e000      	b.n	3418a744 <RCCEx_GetLPTIMCLKFreq+0x288>
            break;
3418a742:	bf00      	nop
      break;
3418a744:	e059      	b.n	3418a7fa <RCCEx_GetLPTIMCLKFreq+0x33e>
      if (LL_RCC_LSE_IsReady() != 0U)
3418a746:	f7fa f8d9 	bl	341848fc <LL_RCC_LSE_IsReady>
3418a74a:	4603      	mov	r3, r0
3418a74c:	2b00      	cmp	r3, #0
3418a74e:	d056      	beq.n	3418a7fe <RCCEx_GetLPTIMCLKFreq+0x342>
        lptim_frequency = LSE_VALUE;
3418a750:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418a754:	60fb      	str	r3, [r7, #12]
      break;
3418a756:	e052      	b.n	3418a7fe <RCCEx_GetLPTIMCLKFreq+0x342>
3418a758:	0705182c 	.word	0x0705182c
3418a75c:	0705142c 	.word	0x0705142c
3418a760:	0705102c 	.word	0x0705102c
3418a764:	07050c2c 	.word	0x07050c2c
3418a768:	0705082c 	.word	0x0705082c
3418a76c:	0704182c 	.word	0x0704182c
3418a770:	0704142c 	.word	0x0704142c
3418a774:	0704102c 	.word	0x0704102c
3418a778:	07040c2c 	.word	0x07040c2c
3418a77c:	0704082c 	.word	0x0704082c
3418a780:	0703182c 	.word	0x0703182c
3418a784:	0703142c 	.word	0x0703142c
3418a788:	0703102c 	.word	0x0703102c
3418a78c:	07030c2c 	.word	0x07030c2c
3418a790:	0703082c 	.word	0x0703082c
3418a794:	0702182c 	.word	0x0702182c
3418a798:	0702142c 	.word	0x0702142c
3418a79c:	0702102c 	.word	0x0702102c
3418a7a0:	07020c2c 	.word	0x07020c2c
3418a7a4:	0702082c 	.word	0x0702082c
3418a7a8:	0701182c 	.word	0x0701182c
3418a7ac:	0701142c 	.word	0x0701142c
3418a7b0:	0701102c 	.word	0x0701102c
3418a7b4:	07010c2c 	.word	0x07010c2c
3418a7b8:	0701082c 	.word	0x0701082c
3418a7bc:	0700182c 	.word	0x0700182c
3418a7c0:	0700142c 	.word	0x0700142c
3418a7c4:	0700102c 	.word	0x0700102c
3418a7c8:	0700082c 	.word	0x0700082c
3418a7cc:	07000c2c 	.word	0x07000c2c
      if (LL_RCC_LSI_IsReady() != 0U)
3418a7d0:	f7fa f8a6 	bl	34184920 <LL_RCC_LSI_IsReady>
3418a7d4:	4603      	mov	r3, r0
3418a7d6:	2b00      	cmp	r3, #0
3418a7d8:	d013      	beq.n	3418a802 <RCCEx_GetLPTIMCLKFreq+0x346>
        lptim_frequency = LSI_VALUE;
3418a7da:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
3418a7de:	60fb      	str	r3, [r7, #12]
      break;
3418a7e0:	e00f      	b.n	3418a802 <RCCEx_GetLPTIMCLKFreq+0x346>
      lptim_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
3418a7e2:	f7f9 fc4b 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418a7e6:	4604      	mov	r4, r0
3418a7e8:	f7fa fcb0 	bl	3418514c <LL_RCC_GetTIMPrescaler>
3418a7ec:	4603      	mov	r3, r0
3418a7ee:	fa24 f303 	lsr.w	r3, r4, r3
3418a7f2:	60fb      	str	r3, [r7, #12]
      break;
3418a7f4:	e006      	b.n	3418a804 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418a7f6:	bf00      	nop
3418a7f8:	e004      	b.n	3418a804 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418a7fa:	bf00      	nop
3418a7fc:	e002      	b.n	3418a804 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418a7fe:	bf00      	nop
3418a800:	e000      	b.n	3418a804 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418a802:	bf00      	nop
  }

  return lptim_frequency;
3418a804:	68fb      	ldr	r3, [r7, #12]
}
3418a806:	4618      	mov	r0, r3
3418a808:	3714      	adds	r7, #20
3418a80a:	46bd      	mov	sp, r7
3418a80c:	bd90      	pop	{r4, r7, pc}
3418a80e:	bf00      	nop

3418a810 <RCCEx_GetLPUARTCLKFreq>:
  *         @arg @ref RCCEx_LPUART1_Clock_Source
  * @retval LPUART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLPUARTCLKFreq(uint32_t LPUARTxSource)
{
3418a810:	b580      	push	{r7, lr}
3418a812:	b084      	sub	sp, #16
3418a814:	af00      	add	r7, sp, #0
3418a816:	6078      	str	r0, [r7, #4]
  uint32_t lpuart_frequency = RCC_PERIPH_FREQUENCY_NO;
3418a818:	2300      	movs	r3, #0
3418a81a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
3418a81c:	6878      	ldr	r0, [r7, #4]
3418a81e:	f7fa fb97 	bl	34184f50 <LL_RCC_GetLPUARTClockSource>
3418a822:	4603      	mov	r3, r0
3418a824:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
3418a828:	f000 80c0 	beq.w	3418a9ac <RCCEx_GetLPUARTCLKFreq+0x19c>
3418a82c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
3418a830:	f200 80db 	bhi.w	3418a9ea <RCCEx_GetLPUARTCLKFreq+0x1da>
3418a834:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
3418a838:	f000 80c6 	beq.w	3418a9c8 <RCCEx_GetLPUARTCLKFreq+0x1b8>
3418a83c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
3418a840:	f200 80d3 	bhi.w	3418a9ea <RCCEx_GetLPUARTCLKFreq+0x1da>
3418a844:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
3418a848:	f000 80c6 	beq.w	3418a9d8 <RCCEx_GetLPUARTCLKFreq+0x1c8>
3418a84c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
3418a850:	f200 80cb 	bhi.w	3418a9ea <RCCEx_GetLPUARTCLKFreq+0x1da>
3418a854:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418a858:	d065      	beq.n	3418a926 <RCCEx_GetLPUARTCLKFreq+0x116>
3418a85a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418a85e:	f200 80c4 	bhi.w	3418a9ea <RCCEx_GetLPUARTCLKFreq+0x1da>
3418a862:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418a866:	d01a      	beq.n	3418a89e <RCCEx_GetLPUARTCLKFreq+0x8e>
3418a868:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418a86c:	f200 80bd 	bhi.w	3418a9ea <RCCEx_GetLPUARTCLKFreq+0x1da>
3418a870:	2b00      	cmp	r3, #0
3418a872:	d003      	beq.n	3418a87c <RCCEx_GetLPUARTCLKFreq+0x6c>
3418a874:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3418a878:	d00c      	beq.n	3418a894 <RCCEx_GetLPUARTCLKFreq+0x84>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418a87a:	e0b6      	b.n	3418a9ea <RCCEx_GetLPUARTCLKFreq+0x1da>
      lpuart_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418a87c:	f7f9 fbfe 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418a880:	4603      	mov	r3, r0
3418a882:	4618      	mov	r0, r3
3418a884:	f7fe fb8a 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418a888:	4603      	mov	r3, r0
3418a88a:	4618      	mov	r0, r3
3418a88c:	f7fe fbb8 	bl	34189000 <RCCEx_GetPCLK4Freq>
3418a890:	60f8      	str	r0, [r7, #12]
      break;
3418a892:	e0b5      	b.n	3418aa00 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      lpuart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418a894:	2007      	movs	r0, #7
3418a896:	f7fe fe6d 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418a89a:	60f8      	str	r0, [r7, #12]
      break;
3418a89c:	e0b0      	b.n	3418aa00 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418a89e:	f7fb f811 	bl	341858c4 <LL_RCC_IC9_IsEnabled>
3418a8a2:	4603      	mov	r3, r0
3418a8a4:	2b00      	cmp	r3, #0
3418a8a6:	f000 80a2 	beq.w	3418a9ee <RCCEx_GetLPUARTCLKFreq+0x1de>
        ic_divider = LL_RCC_IC9_GetDivider();
3418a8aa:	f7fb f82d 	bl	34185908 <LL_RCC_IC9_GetDivider>
3418a8ae:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418a8b0:	f7fb f81c 	bl	341858ec <LL_RCC_IC9_GetSource>
3418a8b4:	4603      	mov	r3, r0
3418a8b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a8ba:	d029      	beq.n	3418a910 <RCCEx_GetLPUARTCLKFreq+0x100>
3418a8bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a8c0:	d82f      	bhi.n	3418a922 <RCCEx_GetLPUARTCLKFreq+0x112>
3418a8c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a8c6:	d01a      	beq.n	3418a8fe <RCCEx_GetLPUARTCLKFreq+0xee>
3418a8c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a8cc:	d829      	bhi.n	3418a922 <RCCEx_GetLPUARTCLKFreq+0x112>
3418a8ce:	2b00      	cmp	r3, #0
3418a8d0:	d003      	beq.n	3418a8da <RCCEx_GetLPUARTCLKFreq+0xca>
3418a8d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a8d6:	d009      	beq.n	3418a8ec <RCCEx_GetLPUARTCLKFreq+0xdc>
            break;
3418a8d8:	e023      	b.n	3418a922 <RCCEx_GetLPUARTCLKFreq+0x112>
            lpuart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a8da:	f7fe fa47 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418a8de:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418a8e0:	68fa      	ldr	r2, [r7, #12]
3418a8e2:	68bb      	ldr	r3, [r7, #8]
3418a8e4:	fbb2 f3f3 	udiv	r3, r2, r3
3418a8e8:	60fb      	str	r3, [r7, #12]
            break;
3418a8ea:	e01b      	b.n	3418a924 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a8ec:	f7fe fa84 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418a8f0:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418a8f2:	68fa      	ldr	r2, [r7, #12]
3418a8f4:	68bb      	ldr	r3, [r7, #8]
3418a8f6:	fbb2 f3f3 	udiv	r3, r2, r3
3418a8fa:	60fb      	str	r3, [r7, #12]
            break;
3418a8fc:	e012      	b.n	3418a924 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a8fe:	f7fe fac1 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418a902:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418a904:	68fa      	ldr	r2, [r7, #12]
3418a906:	68bb      	ldr	r3, [r7, #8]
3418a908:	fbb2 f3f3 	udiv	r3, r2, r3
3418a90c:	60fb      	str	r3, [r7, #12]
            break;
3418a90e:	e009      	b.n	3418a924 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a910:	f7fe fafe 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418a914:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418a916:	68fa      	ldr	r2, [r7, #12]
3418a918:	68bb      	ldr	r3, [r7, #8]
3418a91a:	fbb2 f3f3 	udiv	r3, r2, r3
3418a91e:	60fb      	str	r3, [r7, #12]
            break;
3418a920:	e000      	b.n	3418a924 <RCCEx_GetLPUARTCLKFreq+0x114>
            break;
3418a922:	bf00      	nop
      break;
3418a924:	e063      	b.n	3418a9ee <RCCEx_GetLPUARTCLKFreq+0x1de>
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418a926:	f7fb f8cd 	bl	34185ac4 <LL_RCC_IC14_IsEnabled>
3418a92a:	4603      	mov	r3, r0
3418a92c:	2b00      	cmp	r3, #0
3418a92e:	d060      	beq.n	3418a9f2 <RCCEx_GetLPUARTCLKFreq+0x1e2>
        ic_divider = LL_RCC_IC14_GetDivider();
3418a930:	f7fb f8ea 	bl	34185b08 <LL_RCC_IC14_GetDivider>
3418a934:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418a936:	f7fb f8d9 	bl	34185aec <LL_RCC_IC14_GetSource>
3418a93a:	4603      	mov	r3, r0
3418a93c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a940:	d029      	beq.n	3418a996 <RCCEx_GetLPUARTCLKFreq+0x186>
3418a942:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a946:	d82f      	bhi.n	3418a9a8 <RCCEx_GetLPUARTCLKFreq+0x198>
3418a948:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a94c:	d01a      	beq.n	3418a984 <RCCEx_GetLPUARTCLKFreq+0x174>
3418a94e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a952:	d829      	bhi.n	3418a9a8 <RCCEx_GetLPUARTCLKFreq+0x198>
3418a954:	2b00      	cmp	r3, #0
3418a956:	d003      	beq.n	3418a960 <RCCEx_GetLPUARTCLKFreq+0x150>
3418a958:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a95c:	d009      	beq.n	3418a972 <RCCEx_GetLPUARTCLKFreq+0x162>
            break;
3418a95e:	e023      	b.n	3418a9a8 <RCCEx_GetLPUARTCLKFreq+0x198>
            lpuart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a960:	f7fe fa04 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418a964:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418a966:	68fa      	ldr	r2, [r7, #12]
3418a968:	68bb      	ldr	r3, [r7, #8]
3418a96a:	fbb2 f3f3 	udiv	r3, r2, r3
3418a96e:	60fb      	str	r3, [r7, #12]
            break;
3418a970:	e01b      	b.n	3418a9aa <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a972:	f7fe fa41 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418a976:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418a978:	68fa      	ldr	r2, [r7, #12]
3418a97a:	68bb      	ldr	r3, [r7, #8]
3418a97c:	fbb2 f3f3 	udiv	r3, r2, r3
3418a980:	60fb      	str	r3, [r7, #12]
            break;
3418a982:	e012      	b.n	3418a9aa <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a984:	f7fe fa7e 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418a988:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418a98a:	68fa      	ldr	r2, [r7, #12]
3418a98c:	68bb      	ldr	r3, [r7, #8]
3418a98e:	fbb2 f3f3 	udiv	r3, r2, r3
3418a992:	60fb      	str	r3, [r7, #12]
            break;
3418a994:	e009      	b.n	3418a9aa <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a996:	f7fe fabb 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418a99a:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
3418a99c:	68fa      	ldr	r2, [r7, #12]
3418a99e:	68bb      	ldr	r3, [r7, #8]
3418a9a0:	fbb2 f3f3 	udiv	r3, r2, r3
3418a9a4:	60fb      	str	r3, [r7, #12]
            break;
3418a9a6:	e000      	b.n	3418a9aa <RCCEx_GetLPUARTCLKFreq+0x19a>
            break;
3418a9a8:	bf00      	nop
      break;
3418a9aa:	e022      	b.n	3418a9f2 <RCCEx_GetLPUARTCLKFreq+0x1e2>
      if (LL_RCC_HSI_IsReady() != 0U)
3418a9ac:	f7f9 ff66 	bl	3418487c <LL_RCC_HSI_IsReady>
3418a9b0:	4603      	mov	r3, r0
3418a9b2:	2b00      	cmp	r3, #0
3418a9b4:	d01f      	beq.n	3418a9f6 <RCCEx_GetLPUARTCLKFreq+0x1e6>
        lpuart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418a9b6:	f7f9 ff73 	bl	341848a0 <LL_RCC_HSI_GetDivider>
3418a9ba:	4603      	mov	r3, r0
3418a9bc:	09db      	lsrs	r3, r3, #7
3418a9be:	4a13      	ldr	r2, [pc, #76]	@ (3418aa0c <RCCEx_GetLPUARTCLKFreq+0x1fc>)
3418a9c0:	fa22 f303 	lsr.w	r3, r2, r3
3418a9c4:	60fb      	str	r3, [r7, #12]
      break;
3418a9c6:	e016      	b.n	3418a9f6 <RCCEx_GetLPUARTCLKFreq+0x1e6>
      if (LL_RCC_MSI_IsReady() != 0U)
3418a9c8:	f7f9 ff78 	bl	341848bc <LL_RCC_MSI_IsReady>
3418a9cc:	4603      	mov	r3, r0
3418a9ce:	2b00      	cmp	r3, #0
3418a9d0:	d013      	beq.n	3418a9fa <RCCEx_GetLPUARTCLKFreq+0x1ea>
        lpuart_frequency = MSI_VALUE;
3418a9d2:	4b0f      	ldr	r3, [pc, #60]	@ (3418aa10 <RCCEx_GetLPUARTCLKFreq+0x200>)
3418a9d4:	60fb      	str	r3, [r7, #12]
      break;
3418a9d6:	e010      	b.n	3418a9fa <RCCEx_GetLPUARTCLKFreq+0x1ea>
      if (LL_RCC_LSE_IsReady() != 0U)
3418a9d8:	f7f9 ff90 	bl	341848fc <LL_RCC_LSE_IsReady>
3418a9dc:	4603      	mov	r3, r0
3418a9de:	2b00      	cmp	r3, #0
3418a9e0:	d00d      	beq.n	3418a9fe <RCCEx_GetLPUARTCLKFreq+0x1ee>
        lpuart_frequency = LSE_VALUE;
3418a9e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418a9e6:	60fb      	str	r3, [r7, #12]
      break;
3418a9e8:	e009      	b.n	3418a9fe <RCCEx_GetLPUARTCLKFreq+0x1ee>
      break;
3418a9ea:	bf00      	nop
3418a9ec:	e008      	b.n	3418aa00 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418a9ee:	bf00      	nop
3418a9f0:	e006      	b.n	3418aa00 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418a9f2:	bf00      	nop
3418a9f4:	e004      	b.n	3418aa00 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418a9f6:	bf00      	nop
3418a9f8:	e002      	b.n	3418aa00 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418a9fa:	bf00      	nop
3418a9fc:	e000      	b.n	3418aa00 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418a9fe:	bf00      	nop
  }

  return lpuart_frequency;
3418aa00:	68fb      	ldr	r3, [r7, #12]
}
3418aa02:	4618      	mov	r0, r3
3418aa04:	3710      	adds	r7, #16
3418aa06:	46bd      	mov	sp, r7
3418aa08:	bd80      	pop	{r7, pc}
3418aa0a:	bf00      	nop
3418aa0c:	03d09000 	.word	0x03d09000
3418aa10:	003d0900 	.word	0x003d0900

3418aa14 <RCCEx_GetLTDCCLKFreq>:
  *         @arg @ref RCCEx_LTDC_Clock_Source
  * @retval LTDC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLTDCCLKFreq(uint32_t LTDCxSource)
{
3418aa14:	b580      	push	{r7, lr}
3418aa16:	b084      	sub	sp, #16
3418aa18:	af00      	add	r7, sp, #0
3418aa1a:	6078      	str	r0, [r7, #4]
  uint32_t ltdc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418aa1c:	2300      	movs	r3, #0
3418aa1e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLTDCClockSource(LTDCxSource))
3418aa20:	6878      	ldr	r0, [r7, #4]
3418aa22:	f7fa faa7 	bl	34184f74 <LL_RCC_GetLTDCClockSource>
3418aa26:	4603      	mov	r3, r0
3418aa28:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
3418aa2c:	d062      	beq.n	3418aaf4 <RCCEx_GetLTDCCLKFreq+0xe0>
3418aa2e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
3418aa32:	d86d      	bhi.n	3418ab10 <RCCEx_GetLTDCCLKFreq+0xfc>
3418aa34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418aa38:	d019      	beq.n	3418aa6e <RCCEx_GetLTDCCLKFreq+0x5a>
3418aa3a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418aa3e:	d867      	bhi.n	3418ab10 <RCCEx_GetLTDCCLKFreq+0xfc>
3418aa40:	2b00      	cmp	r3, #0
3418aa42:	d003      	beq.n	3418aa4c <RCCEx_GetLTDCCLKFreq+0x38>
3418aa44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3418aa48:	d00c      	beq.n	3418aa64 <RCCEx_GetLTDCCLKFreq+0x50>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418aa4a:	e061      	b.n	3418ab10 <RCCEx_GetLTDCCLKFreq+0xfc>
      ltdc_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418aa4c:	f7f9 fb16 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418aa50:	4603      	mov	r3, r0
3418aa52:	4618      	mov	r0, r3
3418aa54:	f7fe faa2 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418aa58:	4603      	mov	r3, r0
3418aa5a:	4618      	mov	r0, r3
3418aa5c:	f7fe fae1 	bl	34189022 <RCCEx_GetPCLK5Freq>
3418aa60:	60f8      	str	r0, [r7, #12]
      break;
3418aa62:	e05a      	b.n	3418ab1a <RCCEx_GetLTDCCLKFreq+0x106>
      ltdc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418aa64:	2007      	movs	r0, #7
3418aa66:	f7fe fd85 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418aa6a:	60f8      	str	r0, [r7, #12]
      break;
3418aa6c:	e055      	b.n	3418ab1a <RCCEx_GetLTDCCLKFreq+0x106>
      if (LL_RCC_IC16_IsEnabled() != 0U)
3418aa6e:	f7fb f8a9 	bl	34185bc4 <LL_RCC_IC16_IsEnabled>
3418aa72:	4603      	mov	r3, r0
3418aa74:	2b00      	cmp	r3, #0
3418aa76:	d04d      	beq.n	3418ab14 <RCCEx_GetLTDCCLKFreq+0x100>
        ic_divider = LL_RCC_IC16_GetDivider();
3418aa78:	f7fb f8c6 	bl	34185c08 <LL_RCC_IC16_GetDivider>
3418aa7c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC16_GetSource())
3418aa7e:	f7fb f8b5 	bl	34185bec <LL_RCC_IC16_GetSource>
3418aa82:	4603      	mov	r3, r0
3418aa84:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418aa88:	d029      	beq.n	3418aade <RCCEx_GetLTDCCLKFreq+0xca>
3418aa8a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418aa8e:	d82f      	bhi.n	3418aaf0 <RCCEx_GetLTDCCLKFreq+0xdc>
3418aa90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418aa94:	d01a      	beq.n	3418aacc <RCCEx_GetLTDCCLKFreq+0xb8>
3418aa96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418aa9a:	d829      	bhi.n	3418aaf0 <RCCEx_GetLTDCCLKFreq+0xdc>
3418aa9c:	2b00      	cmp	r3, #0
3418aa9e:	d003      	beq.n	3418aaa8 <RCCEx_GetLTDCCLKFreq+0x94>
3418aaa0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418aaa4:	d009      	beq.n	3418aaba <RCCEx_GetLTDCCLKFreq+0xa6>
            break;
3418aaa6:	e023      	b.n	3418aaf0 <RCCEx_GetLTDCCLKFreq+0xdc>
            ltdc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418aaa8:	f7fe f960 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418aaac:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
3418aaae:	68fa      	ldr	r2, [r7, #12]
3418aab0:	68bb      	ldr	r3, [r7, #8]
3418aab2:	fbb2 f3f3 	udiv	r3, r2, r3
3418aab6:	60fb      	str	r3, [r7, #12]
            break;
3418aab8:	e01b      	b.n	3418aaf2 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418aaba:	f7fe f99d 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418aabe:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
3418aac0:	68fa      	ldr	r2, [r7, #12]
3418aac2:	68bb      	ldr	r3, [r7, #8]
3418aac4:	fbb2 f3f3 	udiv	r3, r2, r3
3418aac8:	60fb      	str	r3, [r7, #12]
            break;
3418aaca:	e012      	b.n	3418aaf2 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418aacc:	f7fe f9da 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418aad0:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
3418aad2:	68fa      	ldr	r2, [r7, #12]
3418aad4:	68bb      	ldr	r3, [r7, #8]
3418aad6:	fbb2 f3f3 	udiv	r3, r2, r3
3418aada:	60fb      	str	r3, [r7, #12]
            break;
3418aadc:	e009      	b.n	3418aaf2 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418aade:	f7fe fa17 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418aae2:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
3418aae4:	68fa      	ldr	r2, [r7, #12]
3418aae6:	68bb      	ldr	r3, [r7, #8]
3418aae8:	fbb2 f3f3 	udiv	r3, r2, r3
3418aaec:	60fb      	str	r3, [r7, #12]
            break;
3418aaee:	e000      	b.n	3418aaf2 <RCCEx_GetLTDCCLKFreq+0xde>
            break;
3418aaf0:	bf00      	nop
      break;
3418aaf2:	e00f      	b.n	3418ab14 <RCCEx_GetLTDCCLKFreq+0x100>
      if (LL_RCC_HSI_IsReady() != 0U)
3418aaf4:	f7f9 fec2 	bl	3418487c <LL_RCC_HSI_IsReady>
3418aaf8:	4603      	mov	r3, r0
3418aafa:	2b00      	cmp	r3, #0
3418aafc:	d00c      	beq.n	3418ab18 <RCCEx_GetLTDCCLKFreq+0x104>
        ltdc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418aafe:	f7f9 fecf 	bl	341848a0 <LL_RCC_HSI_GetDivider>
3418ab02:	4603      	mov	r3, r0
3418ab04:	09db      	lsrs	r3, r3, #7
3418ab06:	4a07      	ldr	r2, [pc, #28]	@ (3418ab24 <RCCEx_GetLTDCCLKFreq+0x110>)
3418ab08:	fa22 f303 	lsr.w	r3, r2, r3
3418ab0c:	60fb      	str	r3, [r7, #12]
      break;
3418ab0e:	e003      	b.n	3418ab18 <RCCEx_GetLTDCCLKFreq+0x104>
      break;
3418ab10:	bf00      	nop
3418ab12:	e002      	b.n	3418ab1a <RCCEx_GetLTDCCLKFreq+0x106>
      break;
3418ab14:	bf00      	nop
3418ab16:	e000      	b.n	3418ab1a <RCCEx_GetLTDCCLKFreq+0x106>
      break;
3418ab18:	bf00      	nop
  }

  return ltdc_frequency;
3418ab1a:	68fb      	ldr	r3, [r7, #12]
}
3418ab1c:	4618      	mov	r0, r3
3418ab1e:	3710      	adds	r7, #16
3418ab20:	46bd      	mov	sp, r7
3418ab22:	bd80      	pop	{r7, pc}
3418ab24:	03d09000 	.word	0x03d09000

3418ab28 <RCCEx_GetMDFCLKFreq>:
  *         @arg @ref RCCEx_MDF1_Clock_Source
  * @retval MDF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetMDFCLKFreq(uint32_t MDFxSource)
{
3418ab28:	b590      	push	{r4, r7, lr}
3418ab2a:	b085      	sub	sp, #20
3418ab2c:	af00      	add	r7, sp, #0
3418ab2e:	6078      	str	r0, [r7, #4]
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
3418ab30:	2300      	movs	r3, #0
3418ab32:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetMDFClockSource(MDFxSource))
3418ab34:	6878      	ldr	r0, [r7, #4]
3418ab36:	f7fa fa2f 	bl	34184f98 <LL_RCC_GetMDFClockSource>
3418ab3a:	4603      	mov	r3, r0
3418ab3c:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
3418ab40:	f000 80dd 	beq.w	3418acfe <RCCEx_GetMDFCLKFreq+0x1d6>
3418ab44:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
3418ab48:	f200 80e3 	bhi.w	3418ad12 <RCCEx_GetMDFCLKFreq+0x1ea>
3418ab4c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
3418ab50:	f000 80d2 	beq.w	3418acf8 <RCCEx_GetMDFCLKFreq+0x1d0>
3418ab54:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
3418ab58:	f200 80db 	bhi.w	3418ad12 <RCCEx_GetMDFCLKFreq+0x1ea>
3418ab5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
3418ab60:	f000 80b4 	beq.w	3418accc <RCCEx_GetMDFCLKFreq+0x1a4>
3418ab64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
3418ab68:	f200 80d3 	bhi.w	3418ad12 <RCCEx_GetMDFCLKFreq+0x1ea>
3418ab6c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
3418ab70:	f000 80ba 	beq.w	3418ace8 <RCCEx_GetMDFCLKFreq+0x1c0>
3418ab74:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
3418ab78:	f200 80cb 	bhi.w	3418ad12 <RCCEx_GetMDFCLKFreq+0x1ea>
3418ab7c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
3418ab80:	d061      	beq.n	3418ac46 <RCCEx_GetMDFCLKFreq+0x11e>
3418ab82:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
3418ab86:	f200 80c4 	bhi.w	3418ad12 <RCCEx_GetMDFCLKFreq+0x1ea>
3418ab8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3418ab8e:	d016      	beq.n	3418abbe <RCCEx_GetMDFCLKFreq+0x96>
3418ab90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3418ab94:	f200 80bd 	bhi.w	3418ad12 <RCCEx_GetMDFCLKFreq+0x1ea>
3418ab98:	2b00      	cmp	r3, #0
3418ab9a:	d003      	beq.n	3418aba4 <RCCEx_GetMDFCLKFreq+0x7c>
3418ab9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3418aba0:	d008      	beq.n	3418abb4 <RCCEx_GetMDFCLKFreq+0x8c>
      adf_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
3418aba2:	e0b6      	b.n	3418ad12 <RCCEx_GetMDFCLKFreq+0x1ea>
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418aba4:	f7f9 fa6a 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418aba8:	4603      	mov	r3, r0
3418abaa:	4618      	mov	r0, r3
3418abac:	f7fe f9f6 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418abb0:	60f8      	str	r0, [r7, #12]
      break;
3418abb2:	e0b7      	b.n	3418ad24 <RCCEx_GetMDFCLKFreq+0x1fc>
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418abb4:	2007      	movs	r0, #7
3418abb6:	f7fe fcdd 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418abba:	60f8      	str	r0, [r7, #12]
      break;
3418abbc:	e0b2      	b.n	3418ad24 <RCCEx_GetMDFCLKFreq+0x1fc>
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418abbe:	f7fa fe01 	bl	341857c4 <LL_RCC_IC7_IsEnabled>
3418abc2:	4603      	mov	r3, r0
3418abc4:	2b00      	cmp	r3, #0
3418abc6:	f000 80a6 	beq.w	3418ad16 <RCCEx_GetMDFCLKFreq+0x1ee>
        ic_divider = LL_RCC_IC7_GetDivider();
3418abca:	f7fa fe1d 	bl	34185808 <LL_RCC_IC7_GetDivider>
3418abce:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
3418abd0:	f7fa fe0c 	bl	341857ec <LL_RCC_IC7_GetSource>
3418abd4:	4603      	mov	r3, r0
3418abd6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418abda:	d029      	beq.n	3418ac30 <RCCEx_GetMDFCLKFreq+0x108>
3418abdc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418abe0:	d82f      	bhi.n	3418ac42 <RCCEx_GetMDFCLKFreq+0x11a>
3418abe2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418abe6:	d01a      	beq.n	3418ac1e <RCCEx_GetMDFCLKFreq+0xf6>
3418abe8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418abec:	d829      	bhi.n	3418ac42 <RCCEx_GetMDFCLKFreq+0x11a>
3418abee:	2b00      	cmp	r3, #0
3418abf0:	d003      	beq.n	3418abfa <RCCEx_GetMDFCLKFreq+0xd2>
3418abf2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418abf6:	d009      	beq.n	3418ac0c <RCCEx_GetMDFCLKFreq+0xe4>
            break;
3418abf8:	e023      	b.n	3418ac42 <RCCEx_GetMDFCLKFreq+0x11a>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418abfa:	f7fe f8b7 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418abfe:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418ac00:	68fa      	ldr	r2, [r7, #12]
3418ac02:	68bb      	ldr	r3, [r7, #8]
3418ac04:	fbb2 f3f3 	udiv	r3, r2, r3
3418ac08:	60fb      	str	r3, [r7, #12]
            break;
3418ac0a:	e01b      	b.n	3418ac44 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ac0c:	f7fe f8f4 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418ac10:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418ac12:	68fa      	ldr	r2, [r7, #12]
3418ac14:	68bb      	ldr	r3, [r7, #8]
3418ac16:	fbb2 f3f3 	udiv	r3, r2, r3
3418ac1a:	60fb      	str	r3, [r7, #12]
            break;
3418ac1c:	e012      	b.n	3418ac44 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ac1e:	f7fe f931 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418ac22:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418ac24:	68fa      	ldr	r2, [r7, #12]
3418ac26:	68bb      	ldr	r3, [r7, #8]
3418ac28:	fbb2 f3f3 	udiv	r3, r2, r3
3418ac2c:	60fb      	str	r3, [r7, #12]
            break;
3418ac2e:	e009      	b.n	3418ac44 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418ac30:	f7fe f96e 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418ac34:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418ac36:	68fa      	ldr	r2, [r7, #12]
3418ac38:	68bb      	ldr	r3, [r7, #8]
3418ac3a:	fbb2 f3f3 	udiv	r3, r2, r3
3418ac3e:	60fb      	str	r3, [r7, #12]
            break;
3418ac40:	e000      	b.n	3418ac44 <RCCEx_GetMDFCLKFreq+0x11c>
            break;
3418ac42:	bf00      	nop
      break;
3418ac44:	e067      	b.n	3418ad16 <RCCEx_GetMDFCLKFreq+0x1ee>
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418ac46:	f7fa fdfd 	bl	34185844 <LL_RCC_IC8_IsEnabled>
3418ac4a:	4603      	mov	r3, r0
3418ac4c:	2b00      	cmp	r3, #0
3418ac4e:	d064      	beq.n	3418ad1a <RCCEx_GetMDFCLKFreq+0x1f2>
        ic_divider = LL_RCC_IC8_GetDivider();
3418ac50:	f7fa fe1a 	bl	34185888 <LL_RCC_IC8_GetDivider>
3418ac54:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418ac56:	f7fa fe09 	bl	3418586c <LL_RCC_IC8_GetSource>
3418ac5a:	4603      	mov	r3, r0
3418ac5c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ac60:	d029      	beq.n	3418acb6 <RCCEx_GetMDFCLKFreq+0x18e>
3418ac62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ac66:	d82f      	bhi.n	3418acc8 <RCCEx_GetMDFCLKFreq+0x1a0>
3418ac68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ac6c:	d01a      	beq.n	3418aca4 <RCCEx_GetMDFCLKFreq+0x17c>
3418ac6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ac72:	d829      	bhi.n	3418acc8 <RCCEx_GetMDFCLKFreq+0x1a0>
3418ac74:	2b00      	cmp	r3, #0
3418ac76:	d003      	beq.n	3418ac80 <RCCEx_GetMDFCLKFreq+0x158>
3418ac78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ac7c:	d009      	beq.n	3418ac92 <RCCEx_GetMDFCLKFreq+0x16a>
            break;
3418ac7e:	e023      	b.n	3418acc8 <RCCEx_GetMDFCLKFreq+0x1a0>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ac80:	f7fe f874 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418ac84:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418ac86:	68fa      	ldr	r2, [r7, #12]
3418ac88:	68bb      	ldr	r3, [r7, #8]
3418ac8a:	fbb2 f3f3 	udiv	r3, r2, r3
3418ac8e:	60fb      	str	r3, [r7, #12]
            break;
3418ac90:	e01b      	b.n	3418acca <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ac92:	f7fe f8b1 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418ac96:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418ac98:	68fa      	ldr	r2, [r7, #12]
3418ac9a:	68bb      	ldr	r3, [r7, #8]
3418ac9c:	fbb2 f3f3 	udiv	r3, r2, r3
3418aca0:	60fb      	str	r3, [r7, #12]
            break;
3418aca2:	e012      	b.n	3418acca <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418aca4:	f7fe f8ee 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418aca8:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418acaa:	68fa      	ldr	r2, [r7, #12]
3418acac:	68bb      	ldr	r3, [r7, #8]
3418acae:	fbb2 f3f3 	udiv	r3, r2, r3
3418acb2:	60fb      	str	r3, [r7, #12]
            break;
3418acb4:	e009      	b.n	3418acca <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418acb6:	f7fe f92b 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418acba:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418acbc:	68fa      	ldr	r2, [r7, #12]
3418acbe:	68bb      	ldr	r3, [r7, #8]
3418acc0:	fbb2 f3f3 	udiv	r3, r2, r3
3418acc4:	60fb      	str	r3, [r7, #12]
            break;
3418acc6:	e000      	b.n	3418acca <RCCEx_GetMDFCLKFreq+0x1a2>
            break;
3418acc8:	bf00      	nop
      break;
3418acca:	e026      	b.n	3418ad1a <RCCEx_GetMDFCLKFreq+0x1f2>
      if (LL_RCC_HSI_IsReady() != 0U)
3418accc:	f7f9 fdd6 	bl	3418487c <LL_RCC_HSI_IsReady>
3418acd0:	4603      	mov	r3, r0
3418acd2:	2b00      	cmp	r3, #0
3418acd4:	d023      	beq.n	3418ad1e <RCCEx_GetMDFCLKFreq+0x1f6>
        adf_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418acd6:	f7f9 fde3 	bl	341848a0 <LL_RCC_HSI_GetDivider>
3418acda:	4603      	mov	r3, r0
3418acdc:	09db      	lsrs	r3, r3, #7
3418acde:	4a14      	ldr	r2, [pc, #80]	@ (3418ad30 <RCCEx_GetMDFCLKFreq+0x208>)
3418ace0:	fa22 f303 	lsr.w	r3, r2, r3
3418ace4:	60fb      	str	r3, [r7, #12]
      break;
3418ace6:	e01a      	b.n	3418ad1e <RCCEx_GetMDFCLKFreq+0x1f6>
      if (LL_RCC_MSI_IsReady() != 0U)
3418ace8:	f7f9 fde8 	bl	341848bc <LL_RCC_MSI_IsReady>
3418acec:	4603      	mov	r3, r0
3418acee:	2b00      	cmp	r3, #0
3418acf0:	d017      	beq.n	3418ad22 <RCCEx_GetMDFCLKFreq+0x1fa>
        adf_frequency = MSI_VALUE;
3418acf2:	4b10      	ldr	r3, [pc, #64]	@ (3418ad34 <RCCEx_GetMDFCLKFreq+0x20c>)
3418acf4:	60fb      	str	r3, [r7, #12]
      break;
3418acf6:	e014      	b.n	3418ad22 <RCCEx_GetMDFCLKFreq+0x1fa>
      adf_frequency = EXTERNAL_CLOCK_VALUE;
3418acf8:	4b0f      	ldr	r3, [pc, #60]	@ (3418ad38 <RCCEx_GetMDFCLKFreq+0x210>)
3418acfa:	60fb      	str	r3, [r7, #12]
      break;
3418acfc:	e012      	b.n	3418ad24 <RCCEx_GetMDFCLKFreq+0x1fc>
      adf_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
3418acfe:	f7f9 f9bd 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418ad02:	4604      	mov	r4, r0
3418ad04:	f7fa fa22 	bl	3418514c <LL_RCC_GetTIMPrescaler>
3418ad08:	4603      	mov	r3, r0
3418ad0a:	fa24 f303 	lsr.w	r3, r4, r3
3418ad0e:	60fb      	str	r3, [r7, #12]
      break;
3418ad10:	e008      	b.n	3418ad24 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418ad12:	bf00      	nop
3418ad14:	e006      	b.n	3418ad24 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418ad16:	bf00      	nop
3418ad18:	e004      	b.n	3418ad24 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418ad1a:	bf00      	nop
3418ad1c:	e002      	b.n	3418ad24 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418ad1e:	bf00      	nop
3418ad20:	e000      	b.n	3418ad24 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418ad22:	bf00      	nop
  }

  return adf_frequency;
3418ad24:	68fb      	ldr	r3, [r7, #12]
}
3418ad26:	4618      	mov	r0, r3
3418ad28:	3714      	adds	r7, #20
3418ad2a:	46bd      	mov	sp, r7
3418ad2c:	bd90      	pop	{r4, r7, pc}
3418ad2e:	bf00      	nop
3418ad30:	03d09000 	.word	0x03d09000
3418ad34:	003d0900 	.word	0x003d0900
3418ad38:	00bb8000 	.word	0x00bb8000

3418ad3c <RCCEx_GetPSSICLKFreq>:
  *         @arg @ref RCCEx_PSSI_Clock_Source
  * @retval PSSI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetPSSICLKFreq(uint32_t PSSIxSource)
{
3418ad3c:	b580      	push	{r7, lr}
3418ad3e:	b084      	sub	sp, #16
3418ad40:	af00      	add	r7, sp, #0
3418ad42:	6078      	str	r0, [r7, #4]
  uint32_t pssi_frequency = RCC_PERIPH_FREQUENCY_NO;
3418ad44:	2300      	movs	r3, #0
3418ad46:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetPSSIClockSource(PSSIxSource))
3418ad48:	6878      	ldr	r0, [r7, #4]
3418ad4a:	f7fa f937 	bl	34184fbc <LL_RCC_GetPSSIClockSource>
3418ad4e:	4603      	mov	r3, r0
3418ad50:	2b30      	cmp	r3, #48	@ 0x30
3418ad52:	d05a      	beq.n	3418ae0a <RCCEx_GetPSSICLKFreq+0xce>
3418ad54:	2b30      	cmp	r3, #48	@ 0x30
3418ad56:	d866      	bhi.n	3418ae26 <RCCEx_GetPSSICLKFreq+0xea>
3418ad58:	2b20      	cmp	r3, #32
3418ad5a:	d013      	beq.n	3418ad84 <RCCEx_GetPSSICLKFreq+0x48>
3418ad5c:	2b20      	cmp	r3, #32
3418ad5e:	d862      	bhi.n	3418ae26 <RCCEx_GetPSSICLKFreq+0xea>
3418ad60:	2b00      	cmp	r3, #0
3418ad62:	d002      	beq.n	3418ad6a <RCCEx_GetPSSICLKFreq+0x2e>
3418ad64:	2b10      	cmp	r3, #16
3418ad66:	d008      	beq.n	3418ad7a <RCCEx_GetPSSICLKFreq+0x3e>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418ad68:	e05d      	b.n	3418ae26 <RCCEx_GetPSSICLKFreq+0xea>
      pssi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418ad6a:	f7f9 f987 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418ad6e:	4603      	mov	r3, r0
3418ad70:	4618      	mov	r0, r3
3418ad72:	f7fe f913 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418ad76:	60f8      	str	r0, [r7, #12]
      break;
3418ad78:	e05a      	b.n	3418ae30 <RCCEx_GetPSSICLKFreq+0xf4>
      pssi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418ad7a:	2007      	movs	r0, #7
3418ad7c:	f7fe fbfa 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418ad80:	60f8      	str	r0, [r7, #12]
      break;
3418ad82:	e055      	b.n	3418ae30 <RCCEx_GetPSSICLKFreq+0xf4>
      if (LL_RCC_IC20_IsEnabled() != 0U)
3418ad84:	f7fb f81e 	bl	34185dc4 <LL_RCC_IC20_IsEnabled>
3418ad88:	4603      	mov	r3, r0
3418ad8a:	2b00      	cmp	r3, #0
3418ad8c:	d04d      	beq.n	3418ae2a <RCCEx_GetPSSICLKFreq+0xee>
        ic_divider = LL_RCC_IC20_GetDivider();
3418ad8e:	f7fb f83b 	bl	34185e08 <LL_RCC_IC20_GetDivider>
3418ad92:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC20_GetSource())
3418ad94:	f7fb f82a 	bl	34185dec <LL_RCC_IC20_GetSource>
3418ad98:	4603      	mov	r3, r0
3418ad9a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ad9e:	d029      	beq.n	3418adf4 <RCCEx_GetPSSICLKFreq+0xb8>
3418ada0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ada4:	d82f      	bhi.n	3418ae06 <RCCEx_GetPSSICLKFreq+0xca>
3418ada6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418adaa:	d01a      	beq.n	3418ade2 <RCCEx_GetPSSICLKFreq+0xa6>
3418adac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418adb0:	d829      	bhi.n	3418ae06 <RCCEx_GetPSSICLKFreq+0xca>
3418adb2:	2b00      	cmp	r3, #0
3418adb4:	d003      	beq.n	3418adbe <RCCEx_GetPSSICLKFreq+0x82>
3418adb6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418adba:	d009      	beq.n	3418add0 <RCCEx_GetPSSICLKFreq+0x94>
            break;
3418adbc:	e023      	b.n	3418ae06 <RCCEx_GetPSSICLKFreq+0xca>
            pssi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418adbe:	f7fd ffd5 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418adc2:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
3418adc4:	68fa      	ldr	r2, [r7, #12]
3418adc6:	68bb      	ldr	r3, [r7, #8]
3418adc8:	fbb2 f3f3 	udiv	r3, r2, r3
3418adcc:	60fb      	str	r3, [r7, #12]
            break;
3418adce:	e01b      	b.n	3418ae08 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418add0:	f7fe f812 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418add4:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
3418add6:	68fa      	ldr	r2, [r7, #12]
3418add8:	68bb      	ldr	r3, [r7, #8]
3418adda:	fbb2 f3f3 	udiv	r3, r2, r3
3418adde:	60fb      	str	r3, [r7, #12]
            break;
3418ade0:	e012      	b.n	3418ae08 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ade2:	f7fe f84f 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418ade6:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
3418ade8:	68fa      	ldr	r2, [r7, #12]
3418adea:	68bb      	ldr	r3, [r7, #8]
3418adec:	fbb2 f3f3 	udiv	r3, r2, r3
3418adf0:	60fb      	str	r3, [r7, #12]
            break;
3418adf2:	e009      	b.n	3418ae08 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418adf4:	f7fe f88c 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418adf8:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
3418adfa:	68fa      	ldr	r2, [r7, #12]
3418adfc:	68bb      	ldr	r3, [r7, #8]
3418adfe:	fbb2 f3f3 	udiv	r3, r2, r3
3418ae02:	60fb      	str	r3, [r7, #12]
            break;
3418ae04:	e000      	b.n	3418ae08 <RCCEx_GetPSSICLKFreq+0xcc>
            break;
3418ae06:	bf00      	nop
      break;
3418ae08:	e00f      	b.n	3418ae2a <RCCEx_GetPSSICLKFreq+0xee>
      if (LL_RCC_HSI_IsReady() != 0U)
3418ae0a:	f7f9 fd37 	bl	3418487c <LL_RCC_HSI_IsReady>
3418ae0e:	4603      	mov	r3, r0
3418ae10:	2b00      	cmp	r3, #0
3418ae12:	d00c      	beq.n	3418ae2e <RCCEx_GetPSSICLKFreq+0xf2>
        pssi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418ae14:	f7f9 fd44 	bl	341848a0 <LL_RCC_HSI_GetDivider>
3418ae18:	4603      	mov	r3, r0
3418ae1a:	09db      	lsrs	r3, r3, #7
3418ae1c:	4a07      	ldr	r2, [pc, #28]	@ (3418ae3c <RCCEx_GetPSSICLKFreq+0x100>)
3418ae1e:	fa22 f303 	lsr.w	r3, r2, r3
3418ae22:	60fb      	str	r3, [r7, #12]
      break;
3418ae24:	e003      	b.n	3418ae2e <RCCEx_GetPSSICLKFreq+0xf2>
      break;
3418ae26:	bf00      	nop
3418ae28:	e002      	b.n	3418ae30 <RCCEx_GetPSSICLKFreq+0xf4>
      break;
3418ae2a:	bf00      	nop
3418ae2c:	e000      	b.n	3418ae30 <RCCEx_GetPSSICLKFreq+0xf4>
      break;
3418ae2e:	bf00      	nop
  }

  return pssi_frequency;
3418ae30:	68fb      	ldr	r3, [r7, #12]
}
3418ae32:	4618      	mov	r0, r3
3418ae34:	3710      	adds	r7, #16
3418ae36:	46bd      	mov	sp, r7
3418ae38:	bd80      	pop	{r7, pc}
3418ae3a:	bf00      	nop
3418ae3c:	03d09000 	.word	0x03d09000

3418ae40 <RCCEx_GetRTCCLKFreq>:
  * @brief  Return RTC clock frequency
  * @retval RTC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetRTCCLKFreq()
{
3418ae40:	b580      	push	{r7, lr}
3418ae42:	b082      	sub	sp, #8
3418ae44:	af00      	add	r7, sp, #0
  uint32_t rtc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418ae46:	2300      	movs	r3, #0
3418ae48:	607b      	str	r3, [r7, #4]

  switch (LL_RCC_GetRTCClockSource())
3418ae4a:	f7fa f945 	bl	341850d8 <LL_RCC_GetRTCClockSource>
3418ae4e:	4603      	mov	r3, r0
3418ae50:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418ae54:	d020      	beq.n	3418ae98 <RCCEx_GetRTCCLKFreq+0x58>
3418ae56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418ae5a:	d830      	bhi.n	3418aebe <RCCEx_GetRTCCLKFreq+0x7e>
3418ae5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418ae60:	d011      	beq.n	3418ae86 <RCCEx_GetRTCCLKFreq+0x46>
3418ae62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418ae66:	d82a      	bhi.n	3418aebe <RCCEx_GetRTCCLKFreq+0x7e>
3418ae68:	2b00      	cmp	r3, #0
3418ae6a:	d02a      	beq.n	3418aec2 <RCCEx_GetRTCCLKFreq+0x82>
3418ae6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3418ae70:	d000      	beq.n	3418ae74 <RCCEx_GetRTCCLKFreq+0x34>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418ae72:	e024      	b.n	3418aebe <RCCEx_GetRTCCLKFreq+0x7e>
      if (LL_RCC_LSE_IsReady() != 0U)
3418ae74:	f7f9 fd42 	bl	341848fc <LL_RCC_LSE_IsReady>
3418ae78:	4603      	mov	r3, r0
3418ae7a:	2b00      	cmp	r3, #0
3418ae7c:	d023      	beq.n	3418aec6 <RCCEx_GetRTCCLKFreq+0x86>
        rtc_frequency = LSE_VALUE;
3418ae7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418ae82:	607b      	str	r3, [r7, #4]
      break;
3418ae84:	e01f      	b.n	3418aec6 <RCCEx_GetRTCCLKFreq+0x86>
      if (LL_RCC_LSI_IsReady() != 0U)
3418ae86:	f7f9 fd4b 	bl	34184920 <LL_RCC_LSI_IsReady>
3418ae8a:	4603      	mov	r3, r0
3418ae8c:	2b00      	cmp	r3, #0
3418ae8e:	d01c      	beq.n	3418aeca <RCCEx_GetRTCCLKFreq+0x8a>
        rtc_frequency = LSI_VALUE;
3418ae90:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
3418ae94:	607b      	str	r3, [r7, #4]
      break;
3418ae96:	e018      	b.n	3418aeca <RCCEx_GetRTCCLKFreq+0x8a>
      if (LL_RCC_HSE_IsReady() != 0U)
3418ae98:	f7f9 fcde 	bl	34184858 <LL_RCC_HSE_IsReady>
3418ae9c:	4603      	mov	r3, r0
3418ae9e:	2b00      	cmp	r3, #0
3418aea0:	d015      	beq.n	3418aece <RCCEx_GetRTCCLKFreq+0x8e>
        uint32_t prescaler = (READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCPRE) >> RCC_CCIPR7_RTCPRE_Pos) + 1U;
3418aea2:	4b0e      	ldr	r3, [pc, #56]	@ (3418aedc <RCCEx_GetRTCCLKFreq+0x9c>)
3418aea4:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3418aea8:	0b1b      	lsrs	r3, r3, #12
3418aeaa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
3418aeae:	3301      	adds	r3, #1
3418aeb0:	603b      	str	r3, [r7, #0]
        rtc_frequency = HSE_VALUE / prescaler;
3418aeb2:	4a0b      	ldr	r2, [pc, #44]	@ (3418aee0 <RCCEx_GetRTCCLKFreq+0xa0>)
3418aeb4:	683b      	ldr	r3, [r7, #0]
3418aeb6:	fbb2 f3f3 	udiv	r3, r2, r3
3418aeba:	607b      	str	r3, [r7, #4]
      break;
3418aebc:	e007      	b.n	3418aece <RCCEx_GetRTCCLKFreq+0x8e>
      break;
3418aebe:	bf00      	nop
3418aec0:	e006      	b.n	3418aed0 <RCCEx_GetRTCCLKFreq+0x90>
      break;
3418aec2:	bf00      	nop
3418aec4:	e004      	b.n	3418aed0 <RCCEx_GetRTCCLKFreq+0x90>
      break;
3418aec6:	bf00      	nop
3418aec8:	e002      	b.n	3418aed0 <RCCEx_GetRTCCLKFreq+0x90>
      break;
3418aeca:	bf00      	nop
3418aecc:	e000      	b.n	3418aed0 <RCCEx_GetRTCCLKFreq+0x90>
      break;
3418aece:	bf00      	nop
  }

  return rtc_frequency;
3418aed0:	687b      	ldr	r3, [r7, #4]
}
3418aed2:	4618      	mov	r0, r3
3418aed4:	3708      	adds	r7, #8
3418aed6:	46bd      	mov	sp, r7
3418aed8:	bd80      	pop	{r7, pc}
3418aeda:	bf00      	nop
3418aedc:	56028000 	.word	0x56028000
3418aee0:	02dc6c00 	.word	0x02dc6c00

3418aee4 <RCCEx_GetSAICLKFreq>:
  *         @arg @ref RCCEx_SAI2_Clock_Source
  * @retval SAI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSAICLKFreq(uint32_t SAIxSource)
{
3418aee4:	b580      	push	{r7, lr}
3418aee6:	b084      	sub	sp, #16
3418aee8:	af00      	add	r7, sp, #0
3418aeea:	6078      	str	r0, [r7, #4]
  uint32_t sai_frequency = RCC_PERIPH_FREQUENCY_NO;
3418aeec:	2300      	movs	r3, #0
3418aeee:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSAIClockSource(SAIxSource))
3418aef0:	6878      	ldr	r0, [r7, #4]
3418aef2:	f7fa f875 	bl	34184fe0 <LL_RCC_GetSAIClockSource>
3418aef6:	4603      	mov	r3, r0
3418aef8:	4a9a      	ldr	r2, [pc, #616]	@ (3418b164 <RCCEx_GetSAICLKFreq+0x280>)
3418aefa:	4293      	cmp	r3, r2
3418aefc:	f000 811f 	beq.w	3418b13e <RCCEx_GetSAICLKFreq+0x25a>
3418af00:	4a98      	ldr	r2, [pc, #608]	@ (3418b164 <RCCEx_GetSAICLKFreq+0x280>)
3418af02:	4293      	cmp	r3, r2
3418af04:	f200 8120 	bhi.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
3418af08:	4a97      	ldr	r2, [pc, #604]	@ (3418b168 <RCCEx_GetSAICLKFreq+0x284>)
3418af0a:	4293      	cmp	r3, r2
3418af0c:	f000 8117 	beq.w	3418b13e <RCCEx_GetSAICLKFreq+0x25a>
3418af10:	4a95      	ldr	r2, [pc, #596]	@ (3418b168 <RCCEx_GetSAICLKFreq+0x284>)
3418af12:	4293      	cmp	r3, r2
3418af14:	f200 8118 	bhi.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
3418af18:	4a94      	ldr	r2, [pc, #592]	@ (3418b16c <RCCEx_GetSAICLKFreq+0x288>)
3418af1a:	4293      	cmp	r3, r2
3418af1c:	f000 810c 	beq.w	3418b138 <RCCEx_GetSAICLKFreq+0x254>
3418af20:	4a92      	ldr	r2, [pc, #584]	@ (3418b16c <RCCEx_GetSAICLKFreq+0x288>)
3418af22:	4293      	cmp	r3, r2
3418af24:	f200 8110 	bhi.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
3418af28:	4a91      	ldr	r2, [pc, #580]	@ (3418b170 <RCCEx_GetSAICLKFreq+0x28c>)
3418af2a:	4293      	cmp	r3, r2
3418af2c:	f000 8104 	beq.w	3418b138 <RCCEx_GetSAICLKFreq+0x254>
3418af30:	4a8f      	ldr	r2, [pc, #572]	@ (3418b170 <RCCEx_GetSAICLKFreq+0x28c>)
3418af32:	4293      	cmp	r3, r2
3418af34:	f200 8108 	bhi.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
3418af38:	4a8e      	ldr	r2, [pc, #568]	@ (3418b174 <RCCEx_GetSAICLKFreq+0x290>)
3418af3a:	4293      	cmp	r3, r2
3418af3c:	f000 80e6 	beq.w	3418b10c <RCCEx_GetSAICLKFreq+0x228>
3418af40:	4a8c      	ldr	r2, [pc, #560]	@ (3418b174 <RCCEx_GetSAICLKFreq+0x290>)
3418af42:	4293      	cmp	r3, r2
3418af44:	f200 8100 	bhi.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
3418af48:	4a8b      	ldr	r2, [pc, #556]	@ (3418b178 <RCCEx_GetSAICLKFreq+0x294>)
3418af4a:	4293      	cmp	r3, r2
3418af4c:	f000 80de 	beq.w	3418b10c <RCCEx_GetSAICLKFreq+0x228>
3418af50:	4a89      	ldr	r2, [pc, #548]	@ (3418b178 <RCCEx_GetSAICLKFreq+0x294>)
3418af52:	4293      	cmp	r3, r2
3418af54:	f200 80f8 	bhi.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
3418af58:	4a88      	ldr	r2, [pc, #544]	@ (3418b17c <RCCEx_GetSAICLKFreq+0x298>)
3418af5a:	4293      	cmp	r3, r2
3418af5c:	f000 80e4 	beq.w	3418b128 <RCCEx_GetSAICLKFreq+0x244>
3418af60:	4a86      	ldr	r2, [pc, #536]	@ (3418b17c <RCCEx_GetSAICLKFreq+0x298>)
3418af62:	4293      	cmp	r3, r2
3418af64:	f200 80f0 	bhi.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
3418af68:	4a85      	ldr	r2, [pc, #532]	@ (3418b180 <RCCEx_GetSAICLKFreq+0x29c>)
3418af6a:	4293      	cmp	r3, r2
3418af6c:	f000 80dc 	beq.w	3418b128 <RCCEx_GetSAICLKFreq+0x244>
3418af70:	4a83      	ldr	r2, [pc, #524]	@ (3418b180 <RCCEx_GetSAICLKFreq+0x29c>)
3418af72:	4293      	cmp	r3, r2
3418af74:	f200 80e8 	bhi.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
3418af78:	4a82      	ldr	r2, [pc, #520]	@ (3418b184 <RCCEx_GetSAICLKFreq+0x2a0>)
3418af7a:	4293      	cmp	r3, r2
3418af7c:	f000 8083 	beq.w	3418b086 <RCCEx_GetSAICLKFreq+0x1a2>
3418af80:	4a80      	ldr	r2, [pc, #512]	@ (3418b184 <RCCEx_GetSAICLKFreq+0x2a0>)
3418af82:	4293      	cmp	r3, r2
3418af84:	f200 80e0 	bhi.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
3418af88:	4a7f      	ldr	r2, [pc, #508]	@ (3418b188 <RCCEx_GetSAICLKFreq+0x2a4>)
3418af8a:	4293      	cmp	r3, r2
3418af8c:	d07b      	beq.n	3418b086 <RCCEx_GetSAICLKFreq+0x1a2>
3418af8e:	4a7e      	ldr	r2, [pc, #504]	@ (3418b188 <RCCEx_GetSAICLKFreq+0x2a4>)
3418af90:	4293      	cmp	r3, r2
3418af92:	f200 80d9 	bhi.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
3418af96:	4a7d      	ldr	r2, [pc, #500]	@ (3418b18c <RCCEx_GetSAICLKFreq+0x2a8>)
3418af98:	4293      	cmp	r3, r2
3418af9a:	d030      	beq.n	3418affe <RCCEx_GetSAICLKFreq+0x11a>
3418af9c:	4a7b      	ldr	r2, [pc, #492]	@ (3418b18c <RCCEx_GetSAICLKFreq+0x2a8>)
3418af9e:	4293      	cmp	r3, r2
3418afa0:	f200 80d2 	bhi.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
3418afa4:	4a7a      	ldr	r2, [pc, #488]	@ (3418b190 <RCCEx_GetSAICLKFreq+0x2ac>)
3418afa6:	4293      	cmp	r3, r2
3418afa8:	d029      	beq.n	3418affe <RCCEx_GetSAICLKFreq+0x11a>
3418afaa:	4a79      	ldr	r2, [pc, #484]	@ (3418b190 <RCCEx_GetSAICLKFreq+0x2ac>)
3418afac:	4293      	cmp	r3, r2
3418afae:	f200 80cb 	bhi.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
3418afb2:	4a78      	ldr	r2, [pc, #480]	@ (3418b194 <RCCEx_GetSAICLKFreq+0x2b0>)
3418afb4:	4293      	cmp	r3, r2
3418afb6:	d01d      	beq.n	3418aff4 <RCCEx_GetSAICLKFreq+0x110>
3418afb8:	4a76      	ldr	r2, [pc, #472]	@ (3418b194 <RCCEx_GetSAICLKFreq+0x2b0>)
3418afba:	4293      	cmp	r3, r2
3418afbc:	f200 80c4 	bhi.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
3418afc0:	4a75      	ldr	r2, [pc, #468]	@ (3418b198 <RCCEx_GetSAICLKFreq+0x2b4>)
3418afc2:	4293      	cmp	r3, r2
3418afc4:	d016      	beq.n	3418aff4 <RCCEx_GetSAICLKFreq+0x110>
3418afc6:	4a74      	ldr	r2, [pc, #464]	@ (3418b198 <RCCEx_GetSAICLKFreq+0x2b4>)
3418afc8:	4293      	cmp	r3, r2
3418afca:	f200 80bd 	bhi.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
3418afce:	4a73      	ldr	r2, [pc, #460]	@ (3418b19c <RCCEx_GetSAICLKFreq+0x2b8>)
3418afd0:	4293      	cmp	r3, r2
3418afd2:	d003      	beq.n	3418afdc <RCCEx_GetSAICLKFreq+0xf8>
3418afd4:	4a72      	ldr	r2, [pc, #456]	@ (3418b1a0 <RCCEx_GetSAICLKFreq+0x2bc>)
3418afd6:	4293      	cmp	r3, r2
3418afd8:	f040 80b6 	bne.w	3418b148 <RCCEx_GetSAICLKFreq+0x264>
  {
    case LL_RCC_SAI1_CLKSOURCE_PCLK2:
    case LL_RCC_SAI2_CLKSOURCE_PCLK2:
      sai_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418afdc:	f7f9 f84e 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418afe0:	4603      	mov	r3, r0
3418afe2:	4618      	mov	r0, r3
3418afe4:	f7fd ffda 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418afe8:	4603      	mov	r3, r0
3418afea:	4618      	mov	r0, r3
3418afec:	f7fd fff7 	bl	34188fde <RCCEx_GetPCLK2Freq>
3418aff0:	60f8      	str	r0, [r7, #12]
      break;
3418aff2:	e0b2      	b.n	3418b15a <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_CLKP:
    case LL_RCC_SAI2_CLKSOURCE_CLKP:
      sai_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418aff4:	2007      	movs	r0, #7
3418aff6:	f7fe fabd 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418affa:	60f8      	str	r0, [r7, #12]
      break;
3418affc:	e0ad      	b.n	3418b15a <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_IC7:
    case LL_RCC_SAI2_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418affe:	f7fa fbe1 	bl	341857c4 <LL_RCC_IC7_IsEnabled>
3418b002:	4603      	mov	r3, r0
3418b004:	2b00      	cmp	r3, #0
3418b006:	f000 80a1 	beq.w	3418b14c <RCCEx_GetSAICLKFreq+0x268>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
3418b00a:	f7fa fbfd 	bl	34185808 <LL_RCC_IC7_GetDivider>
3418b00e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
3418b010:	f7fa fbec 	bl	341857ec <LL_RCC_IC7_GetSource>
3418b014:	4603      	mov	r3, r0
3418b016:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b01a:	d029      	beq.n	3418b070 <RCCEx_GetSAICLKFreq+0x18c>
3418b01c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b020:	d82f      	bhi.n	3418b082 <RCCEx_GetSAICLKFreq+0x19e>
3418b022:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b026:	d01a      	beq.n	3418b05e <RCCEx_GetSAICLKFreq+0x17a>
3418b028:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b02c:	d829      	bhi.n	3418b082 <RCCEx_GetSAICLKFreq+0x19e>
3418b02e:	2b00      	cmp	r3, #0
3418b030:	d003      	beq.n	3418b03a <RCCEx_GetSAICLKFreq+0x156>
3418b032:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b036:	d009      	beq.n	3418b04c <RCCEx_GetSAICLKFreq+0x168>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sai_frequency = sai_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b038:	e023      	b.n	3418b082 <RCCEx_GetSAICLKFreq+0x19e>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b03a:	f7fd fe97 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418b03e:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418b040:	68fa      	ldr	r2, [r7, #12]
3418b042:	68bb      	ldr	r3, [r7, #8]
3418b044:	fbb2 f3f3 	udiv	r3, r2, r3
3418b048:	60fb      	str	r3, [r7, #12]
            break;
3418b04a:	e01b      	b.n	3418b084 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b04c:	f7fd fed4 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418b050:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418b052:	68fa      	ldr	r2, [r7, #12]
3418b054:	68bb      	ldr	r3, [r7, #8]
3418b056:	fbb2 f3f3 	udiv	r3, r2, r3
3418b05a:	60fb      	str	r3, [r7, #12]
            break;
3418b05c:	e012      	b.n	3418b084 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b05e:	f7fd ff11 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418b062:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418b064:	68fa      	ldr	r2, [r7, #12]
3418b066:	68bb      	ldr	r3, [r7, #8]
3418b068:	fbb2 f3f3 	udiv	r3, r2, r3
3418b06c:	60fb      	str	r3, [r7, #12]
            break;
3418b06e:	e009      	b.n	3418b084 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b070:	f7fd ff4e 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418b074:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418b076:	68fa      	ldr	r2, [r7, #12]
3418b078:	68bb      	ldr	r3, [r7, #8]
3418b07a:	fbb2 f3f3 	udiv	r3, r2, r3
3418b07e:	60fb      	str	r3, [r7, #12]
            break;
3418b080:	e000      	b.n	3418b084 <RCCEx_GetSAICLKFreq+0x1a0>
            break;
3418b082:	bf00      	nop
        }
      }
      break;
3418b084:	e062      	b.n	3418b14c <RCCEx_GetSAICLKFreq+0x268>

    case LL_RCC_SAI1_CLKSOURCE_IC8:
    case LL_RCC_SAI2_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418b086:	f7fa fbdd 	bl	34185844 <LL_RCC_IC8_IsEnabled>
3418b08a:	4603      	mov	r3, r0
3418b08c:	2b00      	cmp	r3, #0
3418b08e:	d05f      	beq.n	3418b150 <RCCEx_GetSAICLKFreq+0x26c>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3418b090:	f7fa fbfa 	bl	34185888 <LL_RCC_IC8_GetDivider>
3418b094:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418b096:	f7fa fbe9 	bl	3418586c <LL_RCC_IC8_GetSource>
3418b09a:	4603      	mov	r3, r0
3418b09c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b0a0:	d029      	beq.n	3418b0f6 <RCCEx_GetSAICLKFreq+0x212>
3418b0a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b0a6:	d82f      	bhi.n	3418b108 <RCCEx_GetSAICLKFreq+0x224>
3418b0a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b0ac:	d01a      	beq.n	3418b0e4 <RCCEx_GetSAICLKFreq+0x200>
3418b0ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b0b2:	d829      	bhi.n	3418b108 <RCCEx_GetSAICLKFreq+0x224>
3418b0b4:	2b00      	cmp	r3, #0
3418b0b6:	d003      	beq.n	3418b0c0 <RCCEx_GetSAICLKFreq+0x1dc>
3418b0b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b0bc:	d009      	beq.n	3418b0d2 <RCCEx_GetSAICLKFreq+0x1ee>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sai_frequency = sai_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b0be:	e023      	b.n	3418b108 <RCCEx_GetSAICLKFreq+0x224>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b0c0:	f7fd fe54 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418b0c4:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418b0c6:	68fa      	ldr	r2, [r7, #12]
3418b0c8:	68bb      	ldr	r3, [r7, #8]
3418b0ca:	fbb2 f3f3 	udiv	r3, r2, r3
3418b0ce:	60fb      	str	r3, [r7, #12]
            break;
3418b0d0:	e01b      	b.n	3418b10a <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b0d2:	f7fd fe91 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418b0d6:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418b0d8:	68fa      	ldr	r2, [r7, #12]
3418b0da:	68bb      	ldr	r3, [r7, #8]
3418b0dc:	fbb2 f3f3 	udiv	r3, r2, r3
3418b0e0:	60fb      	str	r3, [r7, #12]
            break;
3418b0e2:	e012      	b.n	3418b10a <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b0e4:	f7fd fece 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418b0e8:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418b0ea:	68fa      	ldr	r2, [r7, #12]
3418b0ec:	68bb      	ldr	r3, [r7, #8]
3418b0ee:	fbb2 f3f3 	udiv	r3, r2, r3
3418b0f2:	60fb      	str	r3, [r7, #12]
            break;
3418b0f4:	e009      	b.n	3418b10a <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b0f6:	f7fd ff0b 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418b0fa:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
3418b0fc:	68fa      	ldr	r2, [r7, #12]
3418b0fe:	68bb      	ldr	r3, [r7, #8]
3418b100:	fbb2 f3f3 	udiv	r3, r2, r3
3418b104:	60fb      	str	r3, [r7, #12]
            break;
3418b106:	e000      	b.n	3418b10a <RCCEx_GetSAICLKFreq+0x226>
            break;
3418b108:	bf00      	nop
        }
      }
      break;
3418b10a:	e021      	b.n	3418b150 <RCCEx_GetSAICLKFreq+0x26c>

    case LL_RCC_SAI1_CLKSOURCE_HSI:
    case LL_RCC_SAI2_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418b10c:	f7f9 fbb6 	bl	3418487c <LL_RCC_HSI_IsReady>
3418b110:	4603      	mov	r3, r0
3418b112:	2b00      	cmp	r3, #0
3418b114:	d01e      	beq.n	3418b154 <RCCEx_GetSAICLKFreq+0x270>
      {
        sai_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418b116:	f7f9 fbc3 	bl	341848a0 <LL_RCC_HSI_GetDivider>
3418b11a:	4603      	mov	r3, r0
3418b11c:	09db      	lsrs	r3, r3, #7
3418b11e:	4a21      	ldr	r2, [pc, #132]	@ (3418b1a4 <RCCEx_GetSAICLKFreq+0x2c0>)
3418b120:	fa22 f303 	lsr.w	r3, r2, r3
3418b124:	60fb      	str	r3, [r7, #12]
      }
      break;
3418b126:	e015      	b.n	3418b154 <RCCEx_GetSAICLKFreq+0x270>

    case LL_RCC_SAI1_CLKSOURCE_MSI:
    case LL_RCC_SAI2_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418b128:	f7f9 fbc8 	bl	341848bc <LL_RCC_MSI_IsReady>
3418b12c:	4603      	mov	r3, r0
3418b12e:	2b00      	cmp	r3, #0
3418b130:	d012      	beq.n	3418b158 <RCCEx_GetSAICLKFreq+0x274>
      {
        sai_frequency = MSI_VALUE;
3418b132:	4b1d      	ldr	r3, [pc, #116]	@ (3418b1a8 <RCCEx_GetSAICLKFreq+0x2c4>)
3418b134:	60fb      	str	r3, [r7, #12]
      }
      break;
3418b136:	e00f      	b.n	3418b158 <RCCEx_GetSAICLKFreq+0x274>

    case LL_RCC_SAI1_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SAI2_CLKSOURCE_I2S_CKIN:
      sai_frequency = EXTERNAL_CLOCK_VALUE;
3418b138:	4b1c      	ldr	r3, [pc, #112]	@ (3418b1ac <RCCEx_GetSAICLKFreq+0x2c8>)
3418b13a:	60fb      	str	r3, [r7, #12]
      break;
3418b13c:	e00d      	b.n	3418b15a <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_SPDIFRX1:
    case LL_RCC_SAI2_CLKSOURCE_SPDIFRX1:
      sai_frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
3418b13e:	2007      	movs	r0, #7
3418b140:	f000 f920 	bl	3418b384 <RCCEx_GetSPDIFRXCLKFreq>
3418b144:	60f8      	str	r0, [r7, #12]
      break;
3418b146:	e008      	b.n	3418b15a <RCCEx_GetSAICLKFreq+0x276>

    default:
      /* Unexpected case */
      break;
3418b148:	bf00      	nop
3418b14a:	e006      	b.n	3418b15a <RCCEx_GetSAICLKFreq+0x276>
      break;
3418b14c:	bf00      	nop
3418b14e:	e004      	b.n	3418b15a <RCCEx_GetSAICLKFreq+0x276>
      break;
3418b150:	bf00      	nop
3418b152:	e002      	b.n	3418b15a <RCCEx_GetSAICLKFreq+0x276>
      break;
3418b154:	bf00      	nop
3418b156:	e000      	b.n	3418b15a <RCCEx_GetSAICLKFreq+0x276>
      break;
3418b158:	bf00      	nop
  }

  return sai_frequency;
3418b15a:	68fb      	ldr	r3, [r7, #12]
}
3418b15c:	4618      	mov	r0, r3
3418b15e:	3710      	adds	r7, #16
3418b160:	46bd      	mov	sp, r7
3418b162:	bd80      	pop	{r7, pc}
3418b164:	07071818 	.word	0x07071818
3418b168:	07071418 	.word	0x07071418
3418b16c:	07061818 	.word	0x07061818
3418b170:	07061418 	.word	0x07061418
3418b174:	07051818 	.word	0x07051818
3418b178:	07051418 	.word	0x07051418
3418b17c:	07041818 	.word	0x07041818
3418b180:	07041418 	.word	0x07041418
3418b184:	07031818 	.word	0x07031818
3418b188:	07031418 	.word	0x07031418
3418b18c:	07021818 	.word	0x07021818
3418b190:	07021418 	.word	0x07021418
3418b194:	07011818 	.word	0x07011818
3418b198:	07011418 	.word	0x07011418
3418b19c:	07001418 	.word	0x07001418
3418b1a0:	07001818 	.word	0x07001818
3418b1a4:	03d09000 	.word	0x03d09000
3418b1a8:	003d0900 	.word	0x003d0900
3418b1ac:	00bb8000 	.word	0x00bb8000

3418b1b0 <RCCEx_GetSDMMCCLKFreq>:
  *         @arg @ref RCCEx_SDMMC2_Clock_Source
  * @retval SDMMC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSDMMCCLKFreq(uint32_t SDMMCxSource)
{
3418b1b0:	b580      	push	{r7, lr}
3418b1b2:	b084      	sub	sp, #16
3418b1b4:	af00      	add	r7, sp, #0
3418b1b6:	6078      	str	r0, [r7, #4]
  uint32_t sdmmc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418b1b8:	2300      	movs	r3, #0
3418b1ba:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSDMMCClockSource(SDMMCxSource))
3418b1bc:	6878      	ldr	r0, [r7, #4]
3418b1be:	f7f9 ff1b 	bl	34184ff8 <LL_RCC_GetSDMMCClockSource>
3418b1c2:	4603      	mov	r3, r0
3418b1c4:	4a67      	ldr	r2, [pc, #412]	@ (3418b364 <RCCEx_GetSDMMCCLKFreq+0x1b4>)
3418b1c6:	4293      	cmp	r3, r2
3418b1c8:	d07e      	beq.n	3418b2c8 <RCCEx_GetSDMMCCLKFreq+0x118>
3418b1ca:	4a66      	ldr	r2, [pc, #408]	@ (3418b364 <RCCEx_GetSDMMCCLKFreq+0x1b4>)
3418b1cc:	4293      	cmp	r3, r2
3418b1ce:	f200 80be 	bhi.w	3418b34e <RCCEx_GetSDMMCCLKFreq+0x19e>
3418b1d2:	4a65      	ldr	r2, [pc, #404]	@ (3418b368 <RCCEx_GetSDMMCCLKFreq+0x1b8>)
3418b1d4:	4293      	cmp	r3, r2
3418b1d6:	d077      	beq.n	3418b2c8 <RCCEx_GetSDMMCCLKFreq+0x118>
3418b1d8:	4a63      	ldr	r2, [pc, #396]	@ (3418b368 <RCCEx_GetSDMMCCLKFreq+0x1b8>)
3418b1da:	4293      	cmp	r3, r2
3418b1dc:	f200 80b7 	bhi.w	3418b34e <RCCEx_GetSDMMCCLKFreq+0x19e>
3418b1e0:	4a62      	ldr	r2, [pc, #392]	@ (3418b36c <RCCEx_GetSDMMCCLKFreq+0x1bc>)
3418b1e2:	4293      	cmp	r3, r2
3418b1e4:	d02c      	beq.n	3418b240 <RCCEx_GetSDMMCCLKFreq+0x90>
3418b1e6:	4a61      	ldr	r2, [pc, #388]	@ (3418b36c <RCCEx_GetSDMMCCLKFreq+0x1bc>)
3418b1e8:	4293      	cmp	r3, r2
3418b1ea:	f200 80b0 	bhi.w	3418b34e <RCCEx_GetSDMMCCLKFreq+0x19e>
3418b1ee:	4a60      	ldr	r2, [pc, #384]	@ (3418b370 <RCCEx_GetSDMMCCLKFreq+0x1c0>)
3418b1f0:	4293      	cmp	r3, r2
3418b1f2:	d025      	beq.n	3418b240 <RCCEx_GetSDMMCCLKFreq+0x90>
3418b1f4:	4a5e      	ldr	r2, [pc, #376]	@ (3418b370 <RCCEx_GetSDMMCCLKFreq+0x1c0>)
3418b1f6:	4293      	cmp	r3, r2
3418b1f8:	f200 80a9 	bhi.w	3418b34e <RCCEx_GetSDMMCCLKFreq+0x19e>
3418b1fc:	4a5d      	ldr	r2, [pc, #372]	@ (3418b374 <RCCEx_GetSDMMCCLKFreq+0x1c4>)
3418b1fe:	4293      	cmp	r3, r2
3418b200:	d019      	beq.n	3418b236 <RCCEx_GetSDMMCCLKFreq+0x86>
3418b202:	4a5c      	ldr	r2, [pc, #368]	@ (3418b374 <RCCEx_GetSDMMCCLKFreq+0x1c4>)
3418b204:	4293      	cmp	r3, r2
3418b206:	f200 80a2 	bhi.w	3418b34e <RCCEx_GetSDMMCCLKFreq+0x19e>
3418b20a:	4a5b      	ldr	r2, [pc, #364]	@ (3418b378 <RCCEx_GetSDMMCCLKFreq+0x1c8>)
3418b20c:	4293      	cmp	r3, r2
3418b20e:	d012      	beq.n	3418b236 <RCCEx_GetSDMMCCLKFreq+0x86>
3418b210:	4a59      	ldr	r2, [pc, #356]	@ (3418b378 <RCCEx_GetSDMMCCLKFreq+0x1c8>)
3418b212:	4293      	cmp	r3, r2
3418b214:	f200 809b 	bhi.w	3418b34e <RCCEx_GetSDMMCCLKFreq+0x19e>
3418b218:	4a58      	ldr	r2, [pc, #352]	@ (3418b37c <RCCEx_GetSDMMCCLKFreq+0x1cc>)
3418b21a:	4293      	cmp	r3, r2
3418b21c:	d003      	beq.n	3418b226 <RCCEx_GetSDMMCCLKFreq+0x76>
3418b21e:	4a58      	ldr	r2, [pc, #352]	@ (3418b380 <RCCEx_GetSDMMCCLKFreq+0x1d0>)
3418b220:	4293      	cmp	r3, r2
3418b222:	f040 8094 	bne.w	3418b34e <RCCEx_GetSDMMCCLKFreq+0x19e>
  {
    case LL_RCC_SDMMC1_CLKSOURCE_HCLK:
    case LL_RCC_SDMMC2_CLKSOURCE_HCLK:
      sdmmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418b226:	f7f8 ff29 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418b22a:	4603      	mov	r3, r0
3418b22c:	4618      	mov	r0, r3
3418b22e:	f7fd feb5 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418b232:	60f8      	str	r0, [r7, #12]
      break;
3418b234:	e090      	b.n	3418b358 <RCCEx_GetSDMMCCLKFreq+0x1a8>

    case LL_RCC_SDMMC1_CLKSOURCE_CLKP:
    case LL_RCC_SDMMC2_CLKSOURCE_CLKP:
      sdmmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418b236:	2007      	movs	r0, #7
3418b238:	f7fe f99c 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418b23c:	60f8      	str	r0, [r7, #12]
      break;
3418b23e:	e08b      	b.n	3418b358 <RCCEx_GetSDMMCCLKFreq+0x1a8>

    case LL_RCC_SDMMC1_CLKSOURCE_IC4:
    case LL_RCC_SDMMC2_CLKSOURCE_IC4:
      if (LL_RCC_IC4_IsEnabled() != 0U)
3418b240:	f7fa fa40 	bl	341856c4 <LL_RCC_IC4_IsEnabled>
3418b244:	4603      	mov	r3, r0
3418b246:	2b00      	cmp	r3, #0
3418b248:	f000 8083 	beq.w	3418b352 <RCCEx_GetSDMMCCLKFreq+0x1a2>
      {
        ic_divider = LL_RCC_IC4_GetDivider();
3418b24c:	f7fa fa5c 	bl	34185708 <LL_RCC_IC4_GetDivider>
3418b250:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
3418b252:	f7fa fa4b 	bl	341856ec <LL_RCC_IC4_GetSource>
3418b256:	4603      	mov	r3, r0
3418b258:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b25c:	d029      	beq.n	3418b2b2 <RCCEx_GetSDMMCCLKFreq+0x102>
3418b25e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b262:	d82f      	bhi.n	3418b2c4 <RCCEx_GetSDMMCCLKFreq+0x114>
3418b264:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b268:	d01a      	beq.n	3418b2a0 <RCCEx_GetSDMMCCLKFreq+0xf0>
3418b26a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b26e:	d829      	bhi.n	3418b2c4 <RCCEx_GetSDMMCCLKFreq+0x114>
3418b270:	2b00      	cmp	r3, #0
3418b272:	d003      	beq.n	3418b27c <RCCEx_GetSDMMCCLKFreq+0xcc>
3418b274:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b278:	d009      	beq.n	3418b28e <RCCEx_GetSDMMCCLKFreq+0xde>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sdmmc_frequency = sdmmc_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b27a:	e023      	b.n	3418b2c4 <RCCEx_GetSDMMCCLKFreq+0x114>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b27c:	f7fd fd76 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418b280:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418b282:	68fa      	ldr	r2, [r7, #12]
3418b284:	68bb      	ldr	r3, [r7, #8]
3418b286:	fbb2 f3f3 	udiv	r3, r2, r3
3418b28a:	60fb      	str	r3, [r7, #12]
            break;
3418b28c:	e01b      	b.n	3418b2c6 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b28e:	f7fd fdb3 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418b292:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418b294:	68fa      	ldr	r2, [r7, #12]
3418b296:	68bb      	ldr	r3, [r7, #8]
3418b298:	fbb2 f3f3 	udiv	r3, r2, r3
3418b29c:	60fb      	str	r3, [r7, #12]
            break;
3418b29e:	e012      	b.n	3418b2c6 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b2a0:	f7fd fdf0 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418b2a4:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418b2a6:	68fa      	ldr	r2, [r7, #12]
3418b2a8:	68bb      	ldr	r3, [r7, #8]
3418b2aa:	fbb2 f3f3 	udiv	r3, r2, r3
3418b2ae:	60fb      	str	r3, [r7, #12]
            break;
3418b2b0:	e009      	b.n	3418b2c6 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b2b2:	f7fd fe2d 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418b2b6:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418b2b8:	68fa      	ldr	r2, [r7, #12]
3418b2ba:	68bb      	ldr	r3, [r7, #8]
3418b2bc:	fbb2 f3f3 	udiv	r3, r2, r3
3418b2c0:	60fb      	str	r3, [r7, #12]
            break;
3418b2c2:	e000      	b.n	3418b2c6 <RCCEx_GetSDMMCCLKFreq+0x116>
            break;
3418b2c4:	bf00      	nop
        }
      }
      break;
3418b2c6:	e044      	b.n	3418b352 <RCCEx_GetSDMMCCLKFreq+0x1a2>

    case LL_RCC_SDMMC1_CLKSOURCE_IC5:
    case LL_RCC_SDMMC2_CLKSOURCE_IC5:
      if (LL_RCC_IC5_IsEnabled() != 0U)
3418b2c8:	f7fa fa3c 	bl	34185744 <LL_RCC_IC5_IsEnabled>
3418b2cc:	4603      	mov	r3, r0
3418b2ce:	2b00      	cmp	r3, #0
3418b2d0:	d041      	beq.n	3418b356 <RCCEx_GetSDMMCCLKFreq+0x1a6>
      {
        ic_divider = LL_RCC_IC5_GetDivider();
3418b2d2:	f7fa fa59 	bl	34185788 <LL_RCC_IC5_GetDivider>
3418b2d6:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC5_GetSource())
3418b2d8:	f7fa fa48 	bl	3418576c <LL_RCC_IC5_GetSource>
3418b2dc:	4603      	mov	r3, r0
3418b2de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b2e2:	d029      	beq.n	3418b338 <RCCEx_GetSDMMCCLKFreq+0x188>
3418b2e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b2e8:	d82f      	bhi.n	3418b34a <RCCEx_GetSDMMCCLKFreq+0x19a>
3418b2ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b2ee:	d01a      	beq.n	3418b326 <RCCEx_GetSDMMCCLKFreq+0x176>
3418b2f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b2f4:	d829      	bhi.n	3418b34a <RCCEx_GetSDMMCCLKFreq+0x19a>
3418b2f6:	2b00      	cmp	r3, #0
3418b2f8:	d003      	beq.n	3418b302 <RCCEx_GetSDMMCCLKFreq+0x152>
3418b2fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b2fe:	d009      	beq.n	3418b314 <RCCEx_GetSDMMCCLKFreq+0x164>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sdmmc_frequency = sdmmc_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b300:	e023      	b.n	3418b34a <RCCEx_GetSDMMCCLKFreq+0x19a>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b302:	f7fd fd33 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418b306:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418b308:	68fa      	ldr	r2, [r7, #12]
3418b30a:	68bb      	ldr	r3, [r7, #8]
3418b30c:	fbb2 f3f3 	udiv	r3, r2, r3
3418b310:	60fb      	str	r3, [r7, #12]
            break;
3418b312:	e01b      	b.n	3418b34c <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b314:	f7fd fd70 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418b318:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418b31a:	68fa      	ldr	r2, [r7, #12]
3418b31c:	68bb      	ldr	r3, [r7, #8]
3418b31e:	fbb2 f3f3 	udiv	r3, r2, r3
3418b322:	60fb      	str	r3, [r7, #12]
            break;
3418b324:	e012      	b.n	3418b34c <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b326:	f7fd fdad 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418b32a:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418b32c:	68fa      	ldr	r2, [r7, #12]
3418b32e:	68bb      	ldr	r3, [r7, #8]
3418b330:	fbb2 f3f3 	udiv	r3, r2, r3
3418b334:	60fb      	str	r3, [r7, #12]
            break;
3418b336:	e009      	b.n	3418b34c <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b338:	f7fd fdea 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418b33c:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
3418b33e:	68fa      	ldr	r2, [r7, #12]
3418b340:	68bb      	ldr	r3, [r7, #8]
3418b342:	fbb2 f3f3 	udiv	r3, r2, r3
3418b346:	60fb      	str	r3, [r7, #12]
            break;
3418b348:	e000      	b.n	3418b34c <RCCEx_GetSDMMCCLKFreq+0x19c>
            break;
3418b34a:	bf00      	nop
        }
      }
      break;
3418b34c:	e003      	b.n	3418b356 <RCCEx_GetSDMMCCLKFreq+0x1a6>

    default:
      /* Unexpected case */
      break;
3418b34e:	bf00      	nop
3418b350:	e002      	b.n	3418b358 <RCCEx_GetSDMMCCLKFreq+0x1a8>
      break;
3418b352:	bf00      	nop
3418b354:	e000      	b.n	3418b358 <RCCEx_GetSDMMCCLKFreq+0x1a8>
      break;
3418b356:	bf00      	nop
  }

  return sdmmc_frequency;
3418b358:	68fb      	ldr	r3, [r7, #12]
}
3418b35a:	4618      	mov	r0, r3
3418b35c:	3710      	adds	r7, #16
3418b35e:	46bd      	mov	sp, r7
3418b360:	bd80      	pop	{r7, pc}
3418b362:	bf00      	nop
3418b364:	0303041c 	.word	0x0303041c
3418b368:	0303001c 	.word	0x0303001c
3418b36c:	0302041c 	.word	0x0302041c
3418b370:	0302001c 	.word	0x0302001c
3418b374:	0301041c 	.word	0x0301041c
3418b378:	0301001c 	.word	0x0301001c
3418b37c:	0300001c 	.word	0x0300001c
3418b380:	0300041c 	.word	0x0300041c

3418b384 <RCCEx_GetSPDIFRXCLKFreq>:
  *         @arg @ref RCCEx_SPDIFRX1_Clock_Source
  * @retval SPDIF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPDIFRXCLKFreq(uint32_t SPDIFRXxSource)
{
3418b384:	b580      	push	{r7, lr}
3418b386:	b084      	sub	sp, #16
3418b388:	af00      	add	r7, sp, #0
3418b38a:	6078      	str	r0, [r7, #4]
  uint32_t spdifrx_frequency = RCC_PERIPH_FREQUENCY_NO;
3418b38c:	2300      	movs	r3, #0
3418b38e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSPDIFRXClockSource(SPDIFRXxSource))
3418b390:	6878      	ldr	r0, [r7, #4]
3418b392:	f7f9 fe3d 	bl	34185010 <LL_RCC_GetSPDIFRXClockSource>
3418b396:	4603      	mov	r3, r0
3418b398:	2b06      	cmp	r3, #6
3418b39a:	f200 80c2 	bhi.w	3418b522 <RCCEx_GetSPDIFRXCLKFreq+0x19e>
3418b39e:	a201      	add	r2, pc, #4	@ (adr r2, 3418b3a4 <RCCEx_GetSPDIFRXCLKFreq+0x20>)
3418b3a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418b3a4:	3418b3c1 	.word	0x3418b3c1
3418b3a8:	3418b3d9 	.word	0x3418b3d9
3418b3ac:	3418b3e3 	.word	0x3418b3e3
3418b3b0:	3418b46b 	.word	0x3418b46b
3418b3b4:	3418b50d 	.word	0x3418b50d
3418b3b8:	3418b4f1 	.word	0x3418b4f1
3418b3bc:	3418b51d 	.word	0x3418b51d
  {
    case LL_RCC_SPDIFRX1_CLKSOURCE_PCLK1:
      spdifrx_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418b3c0:	f7f8 fe5c 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418b3c4:	4603      	mov	r3, r0
3418b3c6:	4618      	mov	r0, r3
3418b3c8:	f7fd fde8 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418b3cc:	4603      	mov	r3, r0
3418b3ce:	4618      	mov	r0, r3
3418b3d0:	f7fd fdf5 	bl	34188fbe <RCCEx_GetPCLK1Freq>
3418b3d4:	60f8      	str	r0, [r7, #12]
      break;
3418b3d6:	e0ad      	b.n	3418b534 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    case LL_RCC_SPDIFRX1_CLKSOURCE_CLKP:
      spdifrx_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418b3d8:	2007      	movs	r0, #7
3418b3da:	f7fe f8cb 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418b3de:	60f8      	str	r0, [r7, #12]
      break;
3418b3e0:	e0a8      	b.n	3418b534 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    case LL_RCC_SPDIFRX1_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418b3e2:	f7fa f9ef 	bl	341857c4 <LL_RCC_IC7_IsEnabled>
3418b3e6:	4603      	mov	r3, r0
3418b3e8:	2b00      	cmp	r3, #0
3418b3ea:	f000 809c 	beq.w	3418b526 <RCCEx_GetSPDIFRXCLKFreq+0x1a2>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
3418b3ee:	f7fa fa0b 	bl	34185808 <LL_RCC_IC7_GetDivider>
3418b3f2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
3418b3f4:	f7fa f9fa 	bl	341857ec <LL_RCC_IC7_GetSource>
3418b3f8:	4603      	mov	r3, r0
3418b3fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b3fe:	d029      	beq.n	3418b454 <RCCEx_GetSPDIFRXCLKFreq+0xd0>
3418b400:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b404:	d82f      	bhi.n	3418b466 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
3418b406:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b40a:	d01a      	beq.n	3418b442 <RCCEx_GetSPDIFRXCLKFreq+0xbe>
3418b40c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b410:	d829      	bhi.n	3418b466 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
3418b412:	2b00      	cmp	r3, #0
3418b414:	d003      	beq.n	3418b41e <RCCEx_GetSPDIFRXCLKFreq+0x9a>
3418b416:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b41a:	d009      	beq.n	3418b430 <RCCEx_GetSPDIFRXCLKFreq+0xac>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spdifrx_frequency = spdifrx_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b41c:	e023      	b.n	3418b466 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b41e:	f7fd fca5 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418b422:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418b424:	68fa      	ldr	r2, [r7, #12]
3418b426:	68bb      	ldr	r3, [r7, #8]
3418b428:	fbb2 f3f3 	udiv	r3, r2, r3
3418b42c:	60fb      	str	r3, [r7, #12]
            break;
3418b42e:	e01b      	b.n	3418b468 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b430:	f7fd fce2 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418b434:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418b436:	68fa      	ldr	r2, [r7, #12]
3418b438:	68bb      	ldr	r3, [r7, #8]
3418b43a:	fbb2 f3f3 	udiv	r3, r2, r3
3418b43e:	60fb      	str	r3, [r7, #12]
            break;
3418b440:	e012      	b.n	3418b468 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b442:	f7fd fd1f 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418b446:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418b448:	68fa      	ldr	r2, [r7, #12]
3418b44a:	68bb      	ldr	r3, [r7, #8]
3418b44c:	fbb2 f3f3 	udiv	r3, r2, r3
3418b450:	60fb      	str	r3, [r7, #12]
            break;
3418b452:	e009      	b.n	3418b468 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b454:	f7fd fd5c 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418b458:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418b45a:	68fa      	ldr	r2, [r7, #12]
3418b45c:	68bb      	ldr	r3, [r7, #8]
3418b45e:	fbb2 f3f3 	udiv	r3, r2, r3
3418b462:	60fb      	str	r3, [r7, #12]
            break;
3418b464:	e000      	b.n	3418b468 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            break;
3418b466:	bf00      	nop
        }
      }
      break;
3418b468:	e05d      	b.n	3418b526 <RCCEx_GetSPDIFRXCLKFreq+0x1a2>

    case LL_RCC_SPDIFRX1_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418b46a:	f7fa f9eb 	bl	34185844 <LL_RCC_IC8_IsEnabled>
3418b46e:	4603      	mov	r3, r0
3418b470:	2b00      	cmp	r3, #0
3418b472:	d05a      	beq.n	3418b52a <RCCEx_GetSPDIFRXCLKFreq+0x1a6>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3418b474:	f7fa fa08 	bl	34185888 <LL_RCC_IC8_GetDivider>
3418b478:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418b47a:	f7fa f9f7 	bl	3418586c <LL_RCC_IC8_GetSource>
3418b47e:	4603      	mov	r3, r0
3418b480:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b484:	d029      	beq.n	3418b4da <RCCEx_GetSPDIFRXCLKFreq+0x156>
3418b486:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b48a:	d82f      	bhi.n	3418b4ec <RCCEx_GetSPDIFRXCLKFreq+0x168>
3418b48c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b490:	d01a      	beq.n	3418b4c8 <RCCEx_GetSPDIFRXCLKFreq+0x144>
3418b492:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b496:	d829      	bhi.n	3418b4ec <RCCEx_GetSPDIFRXCLKFreq+0x168>
3418b498:	2b00      	cmp	r3, #0
3418b49a:	d003      	beq.n	3418b4a4 <RCCEx_GetSPDIFRXCLKFreq+0x120>
3418b49c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b4a0:	d009      	beq.n	3418b4b6 <RCCEx_GetSPDIFRXCLKFreq+0x132>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spdifrx_frequency = spdifrx_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b4a2:	e023      	b.n	3418b4ec <RCCEx_GetSPDIFRXCLKFreq+0x168>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b4a4:	f7fd fc62 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418b4a8:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418b4aa:	68fa      	ldr	r2, [r7, #12]
3418b4ac:	68bb      	ldr	r3, [r7, #8]
3418b4ae:	fbb2 f3f3 	udiv	r3, r2, r3
3418b4b2:	60fb      	str	r3, [r7, #12]
            break;
3418b4b4:	e01b      	b.n	3418b4ee <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b4b6:	f7fd fc9f 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418b4ba:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418b4bc:	68fa      	ldr	r2, [r7, #12]
3418b4be:	68bb      	ldr	r3, [r7, #8]
3418b4c0:	fbb2 f3f3 	udiv	r3, r2, r3
3418b4c4:	60fb      	str	r3, [r7, #12]
            break;
3418b4c6:	e012      	b.n	3418b4ee <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b4c8:	f7fd fcdc 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418b4cc:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418b4ce:	68fa      	ldr	r2, [r7, #12]
3418b4d0:	68bb      	ldr	r3, [r7, #8]
3418b4d2:	fbb2 f3f3 	udiv	r3, r2, r3
3418b4d6:	60fb      	str	r3, [r7, #12]
            break;
3418b4d8:	e009      	b.n	3418b4ee <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b4da:	f7fd fd19 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418b4de:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418b4e0:	68fa      	ldr	r2, [r7, #12]
3418b4e2:	68bb      	ldr	r3, [r7, #8]
3418b4e4:	fbb2 f3f3 	udiv	r3, r2, r3
3418b4e8:	60fb      	str	r3, [r7, #12]
            break;
3418b4ea:	e000      	b.n	3418b4ee <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            break;
3418b4ec:	bf00      	nop
        }
      }
      break;
3418b4ee:	e01c      	b.n	3418b52a <RCCEx_GetSPDIFRXCLKFreq+0x1a6>

    case LL_RCC_SPDIFRX1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418b4f0:	f7f9 f9c4 	bl	3418487c <LL_RCC_HSI_IsReady>
3418b4f4:	4603      	mov	r3, r0
3418b4f6:	2b00      	cmp	r3, #0
3418b4f8:	d019      	beq.n	3418b52e <RCCEx_GetSPDIFRXCLKFreq+0x1aa>
      {
        spdifrx_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418b4fa:	f7f9 f9d1 	bl	341848a0 <LL_RCC_HSI_GetDivider>
3418b4fe:	4603      	mov	r3, r0
3418b500:	09db      	lsrs	r3, r3, #7
3418b502:	4a0f      	ldr	r2, [pc, #60]	@ (3418b540 <RCCEx_GetSPDIFRXCLKFreq+0x1bc>)
3418b504:	fa22 f303 	lsr.w	r3, r2, r3
3418b508:	60fb      	str	r3, [r7, #12]
      }
      break;
3418b50a:	e010      	b.n	3418b52e <RCCEx_GetSPDIFRXCLKFreq+0x1aa>

    case LL_RCC_SPDIFRX1_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418b50c:	f7f9 f9d6 	bl	341848bc <LL_RCC_MSI_IsReady>
3418b510:	4603      	mov	r3, r0
3418b512:	2b00      	cmp	r3, #0
3418b514:	d00d      	beq.n	3418b532 <RCCEx_GetSPDIFRXCLKFreq+0x1ae>
      {
        spdifrx_frequency = MSI_VALUE;
3418b516:	4b0b      	ldr	r3, [pc, #44]	@ (3418b544 <RCCEx_GetSPDIFRXCLKFreq+0x1c0>)
3418b518:	60fb      	str	r3, [r7, #12]
      }
      break;
3418b51a:	e00a      	b.n	3418b532 <RCCEx_GetSPDIFRXCLKFreq+0x1ae>

    case LL_RCC_SPDIFRX1_CLKSOURCE_I2S_CKIN:
      spdifrx_frequency = EXTERNAL_CLOCK_VALUE;
3418b51c:	4b0a      	ldr	r3, [pc, #40]	@ (3418b548 <RCCEx_GetSPDIFRXCLKFreq+0x1c4>)
3418b51e:	60fb      	str	r3, [r7, #12]
      break;
3418b520:	e008      	b.n	3418b534 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    default:
      /* Unexpected case */
      break;
3418b522:	bf00      	nop
3418b524:	e006      	b.n	3418b534 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418b526:	bf00      	nop
3418b528:	e004      	b.n	3418b534 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418b52a:	bf00      	nop
3418b52c:	e002      	b.n	3418b534 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418b52e:	bf00      	nop
3418b530:	e000      	b.n	3418b534 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418b532:	bf00      	nop
  }

  return spdifrx_frequency;
3418b534:	68fb      	ldr	r3, [r7, #12]
}
3418b536:	4618      	mov	r0, r3
3418b538:	3710      	adds	r7, #16
3418b53a:	46bd      	mov	sp, r7
3418b53c:	bd80      	pop	{r7, pc}
3418b53e:	bf00      	nop
3418b540:	03d09000 	.word	0x03d09000
3418b544:	003d0900 	.word	0x003d0900
3418b548:	00bb8000 	.word	0x00bb8000

3418b54c <RCCEx_GetSPICLKFreq>:
  *         @arg @ref RCCEx_SPI6_Clock_Source
  * @retval SPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPICLKFreq(uint32_t SPIxSource)
{
3418b54c:	b580      	push	{r7, lr}
3418b54e:	b084      	sub	sp, #16
3418b550:	af00      	add	r7, sp, #0
3418b552:	6078      	str	r0, [r7, #4]
  uint32_t spi_frequency = RCC_PERIPH_FREQUENCY_NO;
3418b554:	2300      	movs	r3, #0
3418b556:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSPIClockSource(SPIxSource))
3418b558:	6878      	ldr	r0, [r7, #4]
3418b55a:	f7f9 fd6b 	bl	34185034 <LL_RCC_GetSPIClockSource>
3418b55e:	4603      	mov	r3, r0
3418b560:	4aa7      	ldr	r2, [pc, #668]	@ (3418b800 <RCCEx_GetSPICLKFreq+0x2b4>)
3418b562:	4293      	cmp	r3, r2
3418b564:	f000 829e 	beq.w	3418baa4 <RCCEx_GetSPICLKFreq+0x558>
3418b568:	4aa5      	ldr	r2, [pc, #660]	@ (3418b800 <RCCEx_GetSPICLKFreq+0x2b4>)
3418b56a:	4293      	cmp	r3, r2
3418b56c:	f200 82a5 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b570:	4aa4      	ldr	r2, [pc, #656]	@ (3418b804 <RCCEx_GetSPICLKFreq+0x2b8>)
3418b572:	4293      	cmp	r3, r2
3418b574:	f000 8299 	beq.w	3418baaa <RCCEx_GetSPICLKFreq+0x55e>
3418b578:	4aa2      	ldr	r2, [pc, #648]	@ (3418b804 <RCCEx_GetSPICLKFreq+0x2b8>)
3418b57a:	4293      	cmp	r3, r2
3418b57c:	f200 829d 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b580:	4aa1      	ldr	r2, [pc, #644]	@ (3418b808 <RCCEx_GetSPICLKFreq+0x2bc>)
3418b582:	4293      	cmp	r3, r2
3418b584:	f000 8291 	beq.w	3418baaa <RCCEx_GetSPICLKFreq+0x55e>
3418b588:	4a9f      	ldr	r2, [pc, #636]	@ (3418b808 <RCCEx_GetSPICLKFreq+0x2bc>)
3418b58a:	4293      	cmp	r3, r2
3418b58c:	f200 8295 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b590:	4a9e      	ldr	r2, [pc, #632]	@ (3418b80c <RCCEx_GetSPICLKFreq+0x2c0>)
3418b592:	4293      	cmp	r3, r2
3418b594:	f000 8286 	beq.w	3418baa4 <RCCEx_GetSPICLKFreq+0x558>
3418b598:	4a9c      	ldr	r2, [pc, #624]	@ (3418b80c <RCCEx_GetSPICLKFreq+0x2c0>)
3418b59a:	4293      	cmp	r3, r2
3418b59c:	f200 828d 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b5a0:	4a9b      	ldr	r2, [pc, #620]	@ (3418b810 <RCCEx_GetSPICLKFreq+0x2c4>)
3418b5a2:	4293      	cmp	r3, r2
3418b5a4:	f000 827e 	beq.w	3418baa4 <RCCEx_GetSPICLKFreq+0x558>
3418b5a8:	4a99      	ldr	r2, [pc, #612]	@ (3418b810 <RCCEx_GetSPICLKFreq+0x2c4>)
3418b5aa:	4293      	cmp	r3, r2
3418b5ac:	f200 8285 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b5b0:	4a98      	ldr	r2, [pc, #608]	@ (3418b814 <RCCEx_GetSPICLKFreq+0x2c8>)
3418b5b2:	4293      	cmp	r3, r2
3418b5b4:	f000 8276 	beq.w	3418baa4 <RCCEx_GetSPICLKFreq+0x558>
3418b5b8:	4a96      	ldr	r2, [pc, #600]	@ (3418b814 <RCCEx_GetSPICLKFreq+0x2c8>)
3418b5ba:	4293      	cmp	r3, r2
3418b5bc:	f200 827d 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b5c0:	4a95      	ldr	r2, [pc, #596]	@ (3418b818 <RCCEx_GetSPICLKFreq+0x2cc>)
3418b5c2:	4293      	cmp	r3, r2
3418b5c4:	f000 8258 	beq.w	3418ba78 <RCCEx_GetSPICLKFreq+0x52c>
3418b5c8:	4a93      	ldr	r2, [pc, #588]	@ (3418b818 <RCCEx_GetSPICLKFreq+0x2cc>)
3418b5ca:	4293      	cmp	r3, r2
3418b5cc:	f200 8275 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b5d0:	4a92      	ldr	r2, [pc, #584]	@ (3418b81c <RCCEx_GetSPICLKFreq+0x2d0>)
3418b5d2:	4293      	cmp	r3, r2
3418b5d4:	f000 8250 	beq.w	3418ba78 <RCCEx_GetSPICLKFreq+0x52c>
3418b5d8:	4a90      	ldr	r2, [pc, #576]	@ (3418b81c <RCCEx_GetSPICLKFreq+0x2d0>)
3418b5da:	4293      	cmp	r3, r2
3418b5dc:	f200 826d 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b5e0:	4a8f      	ldr	r2, [pc, #572]	@ (3418b820 <RCCEx_GetSPICLKFreq+0x2d4>)
3418b5e2:	4293      	cmp	r3, r2
3418b5e4:	f000 8248 	beq.w	3418ba78 <RCCEx_GetSPICLKFreq+0x52c>
3418b5e8:	4a8d      	ldr	r2, [pc, #564]	@ (3418b820 <RCCEx_GetSPICLKFreq+0x2d4>)
3418b5ea:	4293      	cmp	r3, r2
3418b5ec:	f200 8265 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b5f0:	4a8c      	ldr	r2, [pc, #560]	@ (3418b824 <RCCEx_GetSPICLKFreq+0x2d8>)
3418b5f2:	4293      	cmp	r3, r2
3418b5f4:	f000 8240 	beq.w	3418ba78 <RCCEx_GetSPICLKFreq+0x52c>
3418b5f8:	4a8a      	ldr	r2, [pc, #552]	@ (3418b824 <RCCEx_GetSPICLKFreq+0x2d8>)
3418b5fa:	4293      	cmp	r3, r2
3418b5fc:	f200 825d 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b600:	4a89      	ldr	r2, [pc, #548]	@ (3418b828 <RCCEx_GetSPICLKFreq+0x2dc>)
3418b602:	4293      	cmp	r3, r2
3418b604:	f000 8238 	beq.w	3418ba78 <RCCEx_GetSPICLKFreq+0x52c>
3418b608:	4a87      	ldr	r2, [pc, #540]	@ (3418b828 <RCCEx_GetSPICLKFreq+0x2dc>)
3418b60a:	4293      	cmp	r3, r2
3418b60c:	f200 8255 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b610:	4a86      	ldr	r2, [pc, #536]	@ (3418b82c <RCCEx_GetSPICLKFreq+0x2e0>)
3418b612:	4293      	cmp	r3, r2
3418b614:	f000 8230 	beq.w	3418ba78 <RCCEx_GetSPICLKFreq+0x52c>
3418b618:	4a84      	ldr	r2, [pc, #528]	@ (3418b82c <RCCEx_GetSPICLKFreq+0x2e0>)
3418b61a:	4293      	cmp	r3, r2
3418b61c:	f200 824d 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b620:	4a83      	ldr	r2, [pc, #524]	@ (3418b830 <RCCEx_GetSPICLKFreq+0x2e4>)
3418b622:	4293      	cmp	r3, r2
3418b624:	f000 8236 	beq.w	3418ba94 <RCCEx_GetSPICLKFreq+0x548>
3418b628:	4a81      	ldr	r2, [pc, #516]	@ (3418b830 <RCCEx_GetSPICLKFreq+0x2e4>)
3418b62a:	4293      	cmp	r3, r2
3418b62c:	f200 8245 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b630:	4a80      	ldr	r2, [pc, #512]	@ (3418b834 <RCCEx_GetSPICLKFreq+0x2e8>)
3418b632:	4293      	cmp	r3, r2
3418b634:	f000 822e 	beq.w	3418ba94 <RCCEx_GetSPICLKFreq+0x548>
3418b638:	4a7e      	ldr	r2, [pc, #504]	@ (3418b834 <RCCEx_GetSPICLKFreq+0x2e8>)
3418b63a:	4293      	cmp	r3, r2
3418b63c:	f200 823d 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b640:	4a7d      	ldr	r2, [pc, #500]	@ (3418b838 <RCCEx_GetSPICLKFreq+0x2ec>)
3418b642:	4293      	cmp	r3, r2
3418b644:	f000 8226 	beq.w	3418ba94 <RCCEx_GetSPICLKFreq+0x548>
3418b648:	4a7b      	ldr	r2, [pc, #492]	@ (3418b838 <RCCEx_GetSPICLKFreq+0x2ec>)
3418b64a:	4293      	cmp	r3, r2
3418b64c:	f200 8235 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b650:	4a7a      	ldr	r2, [pc, #488]	@ (3418b83c <RCCEx_GetSPICLKFreq+0x2f0>)
3418b652:	4293      	cmp	r3, r2
3418b654:	f000 821e 	beq.w	3418ba94 <RCCEx_GetSPICLKFreq+0x548>
3418b658:	4a78      	ldr	r2, [pc, #480]	@ (3418b83c <RCCEx_GetSPICLKFreq+0x2f0>)
3418b65a:	4293      	cmp	r3, r2
3418b65c:	f200 822d 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b660:	4a77      	ldr	r2, [pc, #476]	@ (3418b840 <RCCEx_GetSPICLKFreq+0x2f4>)
3418b662:	4293      	cmp	r3, r2
3418b664:	f000 8216 	beq.w	3418ba94 <RCCEx_GetSPICLKFreq+0x548>
3418b668:	4a75      	ldr	r2, [pc, #468]	@ (3418b840 <RCCEx_GetSPICLKFreq+0x2f4>)
3418b66a:	4293      	cmp	r3, r2
3418b66c:	f200 8225 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b670:	4a74      	ldr	r2, [pc, #464]	@ (3418b844 <RCCEx_GetSPICLKFreq+0x2f8>)
3418b672:	4293      	cmp	r3, r2
3418b674:	f000 820e 	beq.w	3418ba94 <RCCEx_GetSPICLKFreq+0x548>
3418b678:	4a72      	ldr	r2, [pc, #456]	@ (3418b844 <RCCEx_GetSPICLKFreq+0x2f8>)
3418b67a:	4293      	cmp	r3, r2
3418b67c:	f200 821d 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b680:	4a71      	ldr	r2, [pc, #452]	@ (3418b848 <RCCEx_GetSPICLKFreq+0x2fc>)
3418b682:	4293      	cmp	r3, r2
3418b684:	f000 8171 	beq.w	3418b96a <RCCEx_GetSPICLKFreq+0x41e>
3418b688:	4a6f      	ldr	r2, [pc, #444]	@ (3418b848 <RCCEx_GetSPICLKFreq+0x2fc>)
3418b68a:	4293      	cmp	r3, r2
3418b68c:	f200 8215 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b690:	4a6e      	ldr	r2, [pc, #440]	@ (3418b84c <RCCEx_GetSPICLKFreq+0x300>)
3418b692:	4293      	cmp	r3, r2
3418b694:	f000 81ad 	beq.w	3418b9f2 <RCCEx_GetSPICLKFreq+0x4a6>
3418b698:	4a6c      	ldr	r2, [pc, #432]	@ (3418b84c <RCCEx_GetSPICLKFreq+0x300>)
3418b69a:	4293      	cmp	r3, r2
3418b69c:	f200 820d 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b6a0:	4a6b      	ldr	r2, [pc, #428]	@ (3418b850 <RCCEx_GetSPICLKFreq+0x304>)
3418b6a2:	4293      	cmp	r3, r2
3418b6a4:	f000 81a5 	beq.w	3418b9f2 <RCCEx_GetSPICLKFreq+0x4a6>
3418b6a8:	4a69      	ldr	r2, [pc, #420]	@ (3418b850 <RCCEx_GetSPICLKFreq+0x304>)
3418b6aa:	4293      	cmp	r3, r2
3418b6ac:	f200 8205 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b6b0:	4a68      	ldr	r2, [pc, #416]	@ (3418b854 <RCCEx_GetSPICLKFreq+0x308>)
3418b6b2:	4293      	cmp	r3, r2
3418b6b4:	f000 8159 	beq.w	3418b96a <RCCEx_GetSPICLKFreq+0x41e>
3418b6b8:	4a66      	ldr	r2, [pc, #408]	@ (3418b854 <RCCEx_GetSPICLKFreq+0x308>)
3418b6ba:	4293      	cmp	r3, r2
3418b6bc:	f200 81fd 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b6c0:	4a65      	ldr	r2, [pc, #404]	@ (3418b858 <RCCEx_GetSPICLKFreq+0x30c>)
3418b6c2:	4293      	cmp	r3, r2
3418b6c4:	f000 8151 	beq.w	3418b96a <RCCEx_GetSPICLKFreq+0x41e>
3418b6c8:	4a63      	ldr	r2, [pc, #396]	@ (3418b858 <RCCEx_GetSPICLKFreq+0x30c>)
3418b6ca:	4293      	cmp	r3, r2
3418b6cc:	f200 81f5 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b6d0:	4a62      	ldr	r2, [pc, #392]	@ (3418b85c <RCCEx_GetSPICLKFreq+0x310>)
3418b6d2:	4293      	cmp	r3, r2
3418b6d4:	f000 8149 	beq.w	3418b96a <RCCEx_GetSPICLKFreq+0x41e>
3418b6d8:	4a60      	ldr	r2, [pc, #384]	@ (3418b85c <RCCEx_GetSPICLKFreq+0x310>)
3418b6da:	4293      	cmp	r3, r2
3418b6dc:	f200 81ed 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b6e0:	4a5f      	ldr	r2, [pc, #380]	@ (3418b860 <RCCEx_GetSPICLKFreq+0x314>)
3418b6e2:	4293      	cmp	r3, r2
3418b6e4:	f000 80fd 	beq.w	3418b8e2 <RCCEx_GetSPICLKFreq+0x396>
3418b6e8:	4a5d      	ldr	r2, [pc, #372]	@ (3418b860 <RCCEx_GetSPICLKFreq+0x314>)
3418b6ea:	4293      	cmp	r3, r2
3418b6ec:	f200 81e5 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b6f0:	4a5c      	ldr	r2, [pc, #368]	@ (3418b864 <RCCEx_GetSPICLKFreq+0x318>)
3418b6f2:	4293      	cmp	r3, r2
3418b6f4:	f000 8139 	beq.w	3418b96a <RCCEx_GetSPICLKFreq+0x41e>
3418b6f8:	4a5a      	ldr	r2, [pc, #360]	@ (3418b864 <RCCEx_GetSPICLKFreq+0x318>)
3418b6fa:	4293      	cmp	r3, r2
3418b6fc:	f200 81dd 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b700:	4a59      	ldr	r2, [pc, #356]	@ (3418b868 <RCCEx_GetSPICLKFreq+0x31c>)
3418b702:	4293      	cmp	r3, r2
3418b704:	f000 8131 	beq.w	3418b96a <RCCEx_GetSPICLKFreq+0x41e>
3418b708:	4a57      	ldr	r2, [pc, #348]	@ (3418b868 <RCCEx_GetSPICLKFreq+0x31c>)
3418b70a:	4293      	cmp	r3, r2
3418b70c:	f200 81d5 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b710:	4a56      	ldr	r2, [pc, #344]	@ (3418b86c <RCCEx_GetSPICLKFreq+0x320>)
3418b712:	4293      	cmp	r3, r2
3418b714:	f000 80e5 	beq.w	3418b8e2 <RCCEx_GetSPICLKFreq+0x396>
3418b718:	4a54      	ldr	r2, [pc, #336]	@ (3418b86c <RCCEx_GetSPICLKFreq+0x320>)
3418b71a:	4293      	cmp	r3, r2
3418b71c:	f200 81cd 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b720:	4a53      	ldr	r2, [pc, #332]	@ (3418b870 <RCCEx_GetSPICLKFreq+0x324>)
3418b722:	4293      	cmp	r3, r2
3418b724:	f000 80dd 	beq.w	3418b8e2 <RCCEx_GetSPICLKFreq+0x396>
3418b728:	4a51      	ldr	r2, [pc, #324]	@ (3418b870 <RCCEx_GetSPICLKFreq+0x324>)
3418b72a:	4293      	cmp	r3, r2
3418b72c:	f200 81c5 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b730:	4a50      	ldr	r2, [pc, #320]	@ (3418b874 <RCCEx_GetSPICLKFreq+0x328>)
3418b732:	4293      	cmp	r3, r2
3418b734:	f000 80d5 	beq.w	3418b8e2 <RCCEx_GetSPICLKFreq+0x396>
3418b738:	4a4e      	ldr	r2, [pc, #312]	@ (3418b874 <RCCEx_GetSPICLKFreq+0x328>)
3418b73a:	4293      	cmp	r3, r2
3418b73c:	f200 81bd 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b740:	4a4d      	ldr	r2, [pc, #308]	@ (3418b878 <RCCEx_GetSPICLKFreq+0x32c>)
3418b742:	4293      	cmp	r3, r2
3418b744:	f000 80c8 	beq.w	3418b8d8 <RCCEx_GetSPICLKFreq+0x38c>
3418b748:	4a4b      	ldr	r2, [pc, #300]	@ (3418b878 <RCCEx_GetSPICLKFreq+0x32c>)
3418b74a:	4293      	cmp	r3, r2
3418b74c:	f200 81b5 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b750:	4a4a      	ldr	r2, [pc, #296]	@ (3418b87c <RCCEx_GetSPICLKFreq+0x330>)
3418b752:	4293      	cmp	r3, r2
3418b754:	f000 80c0 	beq.w	3418b8d8 <RCCEx_GetSPICLKFreq+0x38c>
3418b758:	4a48      	ldr	r2, [pc, #288]	@ (3418b87c <RCCEx_GetSPICLKFreq+0x330>)
3418b75a:	4293      	cmp	r3, r2
3418b75c:	f200 81ad 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b760:	4a47      	ldr	r2, [pc, #284]	@ (3418b880 <RCCEx_GetSPICLKFreq+0x334>)
3418b762:	4293      	cmp	r3, r2
3418b764:	f000 80b8 	beq.w	3418b8d8 <RCCEx_GetSPICLKFreq+0x38c>
3418b768:	4a45      	ldr	r2, [pc, #276]	@ (3418b880 <RCCEx_GetSPICLKFreq+0x334>)
3418b76a:	4293      	cmp	r3, r2
3418b76c:	f200 81a5 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b770:	4a44      	ldr	r2, [pc, #272]	@ (3418b884 <RCCEx_GetSPICLKFreq+0x338>)
3418b772:	4293      	cmp	r3, r2
3418b774:	f000 80b0 	beq.w	3418b8d8 <RCCEx_GetSPICLKFreq+0x38c>
3418b778:	4a42      	ldr	r2, [pc, #264]	@ (3418b884 <RCCEx_GetSPICLKFreq+0x338>)
3418b77a:	4293      	cmp	r3, r2
3418b77c:	f200 819d 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b780:	4a41      	ldr	r2, [pc, #260]	@ (3418b888 <RCCEx_GetSPICLKFreq+0x33c>)
3418b782:	4293      	cmp	r3, r2
3418b784:	f000 80a8 	beq.w	3418b8d8 <RCCEx_GetSPICLKFreq+0x38c>
3418b788:	4a3f      	ldr	r2, [pc, #252]	@ (3418b888 <RCCEx_GetSPICLKFreq+0x33c>)
3418b78a:	4293      	cmp	r3, r2
3418b78c:	f200 8195 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b790:	4a3e      	ldr	r2, [pc, #248]	@ (3418b88c <RCCEx_GetSPICLKFreq+0x340>)
3418b792:	4293      	cmp	r3, r2
3418b794:	f000 80a0 	beq.w	3418b8d8 <RCCEx_GetSPICLKFreq+0x38c>
3418b798:	4a3c      	ldr	r2, [pc, #240]	@ (3418b88c <RCCEx_GetSPICLKFreq+0x340>)
3418b79a:	4293      	cmp	r3, r2
3418b79c:	f200 818d 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b7a0:	4a3b      	ldr	r2, [pc, #236]	@ (3418b890 <RCCEx_GetSPICLKFreq+0x344>)
3418b7a2:	4293      	cmp	r3, r2
3418b7a4:	f000 808c 	beq.w	3418b8c0 <RCCEx_GetSPICLKFreq+0x374>
3418b7a8:	4a39      	ldr	r2, [pc, #228]	@ (3418b890 <RCCEx_GetSPICLKFreq+0x344>)
3418b7aa:	4293      	cmp	r3, r2
3418b7ac:	f200 8185 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b7b0:	4a38      	ldr	r2, [pc, #224]	@ (3418b894 <RCCEx_GetSPICLKFreq+0x348>)
3418b7b2:	4293      	cmp	r3, r2
3418b7b4:	d078      	beq.n	3418b8a8 <RCCEx_GetSPICLKFreq+0x35c>
3418b7b6:	4a37      	ldr	r2, [pc, #220]	@ (3418b894 <RCCEx_GetSPICLKFreq+0x348>)
3418b7b8:	4293      	cmp	r3, r2
3418b7ba:	f200 817e 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b7be:	4a36      	ldr	r2, [pc, #216]	@ (3418b898 <RCCEx_GetSPICLKFreq+0x34c>)
3418b7c0:	4293      	cmp	r3, r2
3418b7c2:	d071      	beq.n	3418b8a8 <RCCEx_GetSPICLKFreq+0x35c>
3418b7c4:	4a34      	ldr	r2, [pc, #208]	@ (3418b898 <RCCEx_GetSPICLKFreq+0x34c>)
3418b7c6:	4293      	cmp	r3, r2
3418b7c8:	f200 8177 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b7cc:	4a33      	ldr	r2, [pc, #204]	@ (3418b89c <RCCEx_GetSPICLKFreq+0x350>)
3418b7ce:	4293      	cmp	r3, r2
3418b7d0:	d00a      	beq.n	3418b7e8 <RCCEx_GetSPICLKFreq+0x29c>
3418b7d2:	4a32      	ldr	r2, [pc, #200]	@ (3418b89c <RCCEx_GetSPICLKFreq+0x350>)
3418b7d4:	4293      	cmp	r3, r2
3418b7d6:	f200 8170 	bhi.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
3418b7da:	4a31      	ldr	r2, [pc, #196]	@ (3418b8a0 <RCCEx_GetSPICLKFreq+0x354>)
3418b7dc:	4293      	cmp	r3, r2
3418b7de:	d063      	beq.n	3418b8a8 <RCCEx_GetSPICLKFreq+0x35c>
3418b7e0:	4a30      	ldr	r2, [pc, #192]	@ (3418b8a4 <RCCEx_GetSPICLKFreq+0x358>)
3418b7e2:	4293      	cmp	r3, r2
3418b7e4:	f040 8169 	bne.w	3418baba <RCCEx_GetSPICLKFreq+0x56e>
  {
    case LL_RCC_SPI2_CLKSOURCE_PCLK1:
    case LL_RCC_SPI3_CLKSOURCE_PCLK1:
      spi_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418b7e8:	f7f8 fc48 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418b7ec:	4603      	mov	r3, r0
3418b7ee:	4618      	mov	r0, r3
3418b7f0:	f7fd fbd4 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418b7f4:	4603      	mov	r3, r0
3418b7f6:	4618      	mov	r0, r3
3418b7f8:	f7fd fbe1 	bl	34188fbe <RCCEx_GetPCLK1Freq>
3418b7fc:	60f8      	str	r0, [r7, #12]
      break;
3418b7fe:	e169      	b.n	3418bad4 <RCCEx_GetSPICLKFreq+0x588>
3418b800:	07061820 	.word	0x07061820
3418b804:	07061420 	.word	0x07061420
3418b808:	07061020 	.word	0x07061020
3418b80c:	07060c20 	.word	0x07060c20
3418b810:	07060820 	.word	0x07060820
3418b814:	07060420 	.word	0x07060420
3418b818:	07051820 	.word	0x07051820
3418b81c:	07051420 	.word	0x07051420
3418b820:	07051020 	.word	0x07051020
3418b824:	07050c20 	.word	0x07050c20
3418b828:	07050820 	.word	0x07050820
3418b82c:	07050420 	.word	0x07050420
3418b830:	07041820 	.word	0x07041820
3418b834:	07041420 	.word	0x07041420
3418b838:	07041020 	.word	0x07041020
3418b83c:	07040c20 	.word	0x07040c20
3418b840:	07040820 	.word	0x07040820
3418b844:	07040420 	.word	0x07040420
3418b848:	07031820 	.word	0x07031820
3418b84c:	07031420 	.word	0x07031420
3418b850:	07031020 	.word	0x07031020
3418b854:	07030c20 	.word	0x07030c20
3418b858:	07030820 	.word	0x07030820
3418b85c:	07030420 	.word	0x07030420
3418b860:	07021820 	.word	0x07021820
3418b864:	07021420 	.word	0x07021420
3418b868:	07021020 	.word	0x07021020
3418b86c:	07020c20 	.word	0x07020c20
3418b870:	07020820 	.word	0x07020820
3418b874:	07020420 	.word	0x07020420
3418b878:	07011820 	.word	0x07011820
3418b87c:	07011420 	.word	0x07011420
3418b880:	07011020 	.word	0x07011020
3418b884:	07010c20 	.word	0x07010c20
3418b888:	07010820 	.word	0x07010820
3418b88c:	07010420 	.word	0x07010420
3418b890:	07001820 	.word	0x07001820
3418b894:	07001420 	.word	0x07001420
3418b898:	07001020 	.word	0x07001020
3418b89c:	07000c20 	.word	0x07000c20
3418b8a0:	07000420 	.word	0x07000420
3418b8a4:	07000820 	.word	0x07000820

    case LL_RCC_SPI1_CLKSOURCE_PCLK2:
    case LL_RCC_SPI4_CLKSOURCE_PCLK2:
    case LL_RCC_SPI5_CLKSOURCE_PCLK2:
      spi_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418b8a8:	f7f8 fbe8 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418b8ac:	4603      	mov	r3, r0
3418b8ae:	4618      	mov	r0, r3
3418b8b0:	f7fd fb74 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418b8b4:	4603      	mov	r3, r0
3418b8b6:	4618      	mov	r0, r3
3418b8b8:	f7fd fb91 	bl	34188fde <RCCEx_GetPCLK2Freq>
3418b8bc:	60f8      	str	r0, [r7, #12]
      break;
3418b8be:	e109      	b.n	3418bad4 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI6_CLKSOURCE_PCLK4:
      spi_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418b8c0:	f7f8 fbdc 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418b8c4:	4603      	mov	r3, r0
3418b8c6:	4618      	mov	r0, r3
3418b8c8:	f7fd fb68 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418b8cc:	4603      	mov	r3, r0
3418b8ce:	4618      	mov	r0, r3
3418b8d0:	f7fd fb96 	bl	34189000 <RCCEx_GetPCLK4Freq>
3418b8d4:	60f8      	str	r0, [r7, #12]
      break;
3418b8d6:	e0fd      	b.n	3418bad4 <RCCEx_GetSPICLKFreq+0x588>
    case LL_RCC_SPI2_CLKSOURCE_CLKP:
    case LL_RCC_SPI3_CLKSOURCE_CLKP:
    case LL_RCC_SPI4_CLKSOURCE_CLKP:
    case LL_RCC_SPI5_CLKSOURCE_CLKP:
    case LL_RCC_SPI6_CLKSOURCE_CLKP:
      spi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418b8d8:	2007      	movs	r0, #7
3418b8da:	f7fd fe4b 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418b8de:	60f8      	str	r0, [r7, #12]
      break;
3418b8e0:	e0f8      	b.n	3418bad4 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI1_CLKSOURCE_IC8:
    case LL_RCC_SPI2_CLKSOURCE_IC8:
    case LL_RCC_SPI3_CLKSOURCE_IC8:
    case LL_RCC_SPI6_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418b8e2:	f7f9 ffaf 	bl	34185844 <LL_RCC_IC8_IsEnabled>
3418b8e6:	4603      	mov	r3, r0
3418b8e8:	2b00      	cmp	r3, #0
3418b8ea:	f000 80e8 	beq.w	3418babe <RCCEx_GetSPICLKFreq+0x572>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3418b8ee:	f7f9 ffcb 	bl	34185888 <LL_RCC_IC8_GetDivider>
3418b8f2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418b8f4:	f7f9 ffba 	bl	3418586c <LL_RCC_IC8_GetSource>
3418b8f8:	4603      	mov	r3, r0
3418b8fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b8fe:	d029      	beq.n	3418b954 <RCCEx_GetSPICLKFreq+0x408>
3418b900:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b904:	d82f      	bhi.n	3418b966 <RCCEx_GetSPICLKFreq+0x41a>
3418b906:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b90a:	d01a      	beq.n	3418b942 <RCCEx_GetSPICLKFreq+0x3f6>
3418b90c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b910:	d829      	bhi.n	3418b966 <RCCEx_GetSPICLKFreq+0x41a>
3418b912:	2b00      	cmp	r3, #0
3418b914:	d003      	beq.n	3418b91e <RCCEx_GetSPICLKFreq+0x3d2>
3418b916:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b91a:	d009      	beq.n	3418b930 <RCCEx_GetSPICLKFreq+0x3e4>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b91c:	e023      	b.n	3418b966 <RCCEx_GetSPICLKFreq+0x41a>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b91e:	f7fd fa25 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418b922:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418b924:	68fa      	ldr	r2, [r7, #12]
3418b926:	68bb      	ldr	r3, [r7, #8]
3418b928:	fbb2 f3f3 	udiv	r3, r2, r3
3418b92c:	60fb      	str	r3, [r7, #12]
            break;
3418b92e:	e01b      	b.n	3418b968 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b930:	f7fd fa62 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418b934:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418b936:	68fa      	ldr	r2, [r7, #12]
3418b938:	68bb      	ldr	r3, [r7, #8]
3418b93a:	fbb2 f3f3 	udiv	r3, r2, r3
3418b93e:	60fb      	str	r3, [r7, #12]
            break;
3418b940:	e012      	b.n	3418b968 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b942:	f7fd fa9f 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418b946:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418b948:	68fa      	ldr	r2, [r7, #12]
3418b94a:	68bb      	ldr	r3, [r7, #8]
3418b94c:	fbb2 f3f3 	udiv	r3, r2, r3
3418b950:	60fb      	str	r3, [r7, #12]
            break;
3418b952:	e009      	b.n	3418b968 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b954:	f7fd fadc 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418b958:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418b95a:	68fa      	ldr	r2, [r7, #12]
3418b95c:	68bb      	ldr	r3, [r7, #8]
3418b95e:	fbb2 f3f3 	udiv	r3, r2, r3
3418b962:	60fb      	str	r3, [r7, #12]
            break;
3418b964:	e000      	b.n	3418b968 <RCCEx_GetSPICLKFreq+0x41c>
            break;
3418b966:	bf00      	nop
        }
      }
      break;
3418b968:	e0a9      	b.n	3418babe <RCCEx_GetSPICLKFreq+0x572>
    case LL_RCC_SPI2_CLKSOURCE_IC9:
    case LL_RCC_SPI3_CLKSOURCE_IC9:
    case LL_RCC_SPI4_CLKSOURCE_IC9:
    case LL_RCC_SPI5_CLKSOURCE_IC9:
    case LL_RCC_SPI6_CLKSOURCE_IC9:
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418b96a:	f7f9 ffab 	bl	341858c4 <LL_RCC_IC9_IsEnabled>
3418b96e:	4603      	mov	r3, r0
3418b970:	2b00      	cmp	r3, #0
3418b972:	f000 80a6 	beq.w	3418bac2 <RCCEx_GetSPICLKFreq+0x576>
      {
        ic_divider = LL_RCC_IC9_GetDivider();
3418b976:	f7f9 ffc7 	bl	34185908 <LL_RCC_IC9_GetDivider>
3418b97a:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418b97c:	f7f9 ffb6 	bl	341858ec <LL_RCC_IC9_GetSource>
3418b980:	4603      	mov	r3, r0
3418b982:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b986:	d029      	beq.n	3418b9dc <RCCEx_GetSPICLKFreq+0x490>
3418b988:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b98c:	d82f      	bhi.n	3418b9ee <RCCEx_GetSPICLKFreq+0x4a2>
3418b98e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b992:	d01a      	beq.n	3418b9ca <RCCEx_GetSPICLKFreq+0x47e>
3418b994:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b998:	d829      	bhi.n	3418b9ee <RCCEx_GetSPICLKFreq+0x4a2>
3418b99a:	2b00      	cmp	r3, #0
3418b99c:	d003      	beq.n	3418b9a6 <RCCEx_GetSPICLKFreq+0x45a>
3418b99e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b9a2:	d009      	beq.n	3418b9b8 <RCCEx_GetSPICLKFreq+0x46c>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b9a4:	e023      	b.n	3418b9ee <RCCEx_GetSPICLKFreq+0x4a2>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b9a6:	f7fd f9e1 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418b9aa:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418b9ac:	68fa      	ldr	r2, [r7, #12]
3418b9ae:	68bb      	ldr	r3, [r7, #8]
3418b9b0:	fbb2 f3f3 	udiv	r3, r2, r3
3418b9b4:	60fb      	str	r3, [r7, #12]
            break;
3418b9b6:	e01b      	b.n	3418b9f0 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b9b8:	f7fd fa1e 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418b9bc:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418b9be:	68fa      	ldr	r2, [r7, #12]
3418b9c0:	68bb      	ldr	r3, [r7, #8]
3418b9c2:	fbb2 f3f3 	udiv	r3, r2, r3
3418b9c6:	60fb      	str	r3, [r7, #12]
            break;
3418b9c8:	e012      	b.n	3418b9f0 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b9ca:	f7fd fa5b 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418b9ce:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418b9d0:	68fa      	ldr	r2, [r7, #12]
3418b9d2:	68bb      	ldr	r3, [r7, #8]
3418b9d4:	fbb2 f3f3 	udiv	r3, r2, r3
3418b9d8:	60fb      	str	r3, [r7, #12]
            break;
3418b9da:	e009      	b.n	3418b9f0 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b9dc:	f7fd fa98 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418b9e0:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418b9e2:	68fa      	ldr	r2, [r7, #12]
3418b9e4:	68bb      	ldr	r3, [r7, #8]
3418b9e6:	fbb2 f3f3 	udiv	r3, r2, r3
3418b9ea:	60fb      	str	r3, [r7, #12]
            break;
3418b9ec:	e000      	b.n	3418b9f0 <RCCEx_GetSPICLKFreq+0x4a4>
            break;
3418b9ee:	bf00      	nop
        }
      }
      break;
3418b9f0:	e067      	b.n	3418bac2 <RCCEx_GetSPICLKFreq+0x576>

    case LL_RCC_SPI4_CLKSOURCE_IC14:
    case LL_RCC_SPI5_CLKSOURCE_IC14:
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418b9f2:	f7fa f867 	bl	34185ac4 <LL_RCC_IC14_IsEnabled>
3418b9f6:	4603      	mov	r3, r0
3418b9f8:	2b00      	cmp	r3, #0
3418b9fa:	d064      	beq.n	3418bac6 <RCCEx_GetSPICLKFreq+0x57a>
      {
        ic_divider = LL_RCC_IC14_GetDivider();
3418b9fc:	f7fa f884 	bl	34185b08 <LL_RCC_IC14_GetDivider>
3418ba00:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418ba02:	f7fa f873 	bl	34185aec <LL_RCC_IC14_GetSource>
3418ba06:	4603      	mov	r3, r0
3418ba08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ba0c:	d029      	beq.n	3418ba62 <RCCEx_GetSPICLKFreq+0x516>
3418ba0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ba12:	d82f      	bhi.n	3418ba74 <RCCEx_GetSPICLKFreq+0x528>
3418ba14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ba18:	d01a      	beq.n	3418ba50 <RCCEx_GetSPICLKFreq+0x504>
3418ba1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ba1e:	d829      	bhi.n	3418ba74 <RCCEx_GetSPICLKFreq+0x528>
3418ba20:	2b00      	cmp	r3, #0
3418ba22:	d003      	beq.n	3418ba2c <RCCEx_GetSPICLKFreq+0x4e0>
3418ba24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ba28:	d009      	beq.n	3418ba3e <RCCEx_GetSPICLKFreq+0x4f2>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418ba2a:	e023      	b.n	3418ba74 <RCCEx_GetSPICLKFreq+0x528>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ba2c:	f7fd f99e 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418ba30:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418ba32:	68fa      	ldr	r2, [r7, #12]
3418ba34:	68bb      	ldr	r3, [r7, #8]
3418ba36:	fbb2 f3f3 	udiv	r3, r2, r3
3418ba3a:	60fb      	str	r3, [r7, #12]
            break;
3418ba3c:	e01b      	b.n	3418ba76 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ba3e:	f7fd f9db 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418ba42:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418ba44:	68fa      	ldr	r2, [r7, #12]
3418ba46:	68bb      	ldr	r3, [r7, #8]
3418ba48:	fbb2 f3f3 	udiv	r3, r2, r3
3418ba4c:	60fb      	str	r3, [r7, #12]
            break;
3418ba4e:	e012      	b.n	3418ba76 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ba50:	f7fd fa18 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418ba54:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418ba56:	68fa      	ldr	r2, [r7, #12]
3418ba58:	68bb      	ldr	r3, [r7, #8]
3418ba5a:	fbb2 f3f3 	udiv	r3, r2, r3
3418ba5e:	60fb      	str	r3, [r7, #12]
            break;
3418ba60:	e009      	b.n	3418ba76 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418ba62:	f7fd fa55 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418ba66:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418ba68:	68fa      	ldr	r2, [r7, #12]
3418ba6a:	68bb      	ldr	r3, [r7, #8]
3418ba6c:	fbb2 f3f3 	udiv	r3, r2, r3
3418ba70:	60fb      	str	r3, [r7, #12]
            break;
3418ba72:	e000      	b.n	3418ba76 <RCCEx_GetSPICLKFreq+0x52a>
            break;
3418ba74:	bf00      	nop
        }
      }
      break;
3418ba76:	e026      	b.n	3418bac6 <RCCEx_GetSPICLKFreq+0x57a>
    case LL_RCC_SPI2_CLKSOURCE_HSI:
    case LL_RCC_SPI3_CLKSOURCE_HSI:
    case LL_RCC_SPI4_CLKSOURCE_HSI:
    case LL_RCC_SPI5_CLKSOURCE_HSI:
    case LL_RCC_SPI6_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418ba78:	f7f8 ff00 	bl	3418487c <LL_RCC_HSI_IsReady>
3418ba7c:	4603      	mov	r3, r0
3418ba7e:	2b00      	cmp	r3, #0
3418ba80:	d023      	beq.n	3418baca <RCCEx_GetSPICLKFreq+0x57e>
      {
        spi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418ba82:	f7f8 ff0d 	bl	341848a0 <LL_RCC_HSI_GetDivider>
3418ba86:	4603      	mov	r3, r0
3418ba88:	09db      	lsrs	r3, r3, #7
3418ba8a:	4a15      	ldr	r2, [pc, #84]	@ (3418bae0 <RCCEx_GetSPICLKFreq+0x594>)
3418ba8c:	fa22 f303 	lsr.w	r3, r2, r3
3418ba90:	60fb      	str	r3, [r7, #12]
      }
      break;
3418ba92:	e01a      	b.n	3418baca <RCCEx_GetSPICLKFreq+0x57e>
    case LL_RCC_SPI2_CLKSOURCE_MSI:
    case LL_RCC_SPI3_CLKSOURCE_MSI:
    case LL_RCC_SPI4_CLKSOURCE_MSI:
    case LL_RCC_SPI5_CLKSOURCE_MSI:
    case LL_RCC_SPI6_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418ba94:	f7f8 ff12 	bl	341848bc <LL_RCC_MSI_IsReady>
3418ba98:	4603      	mov	r3, r0
3418ba9a:	2b00      	cmp	r3, #0
3418ba9c:	d017      	beq.n	3418bace <RCCEx_GetSPICLKFreq+0x582>
      {
        spi_frequency = MSI_VALUE;
3418ba9e:	4b11      	ldr	r3, [pc, #68]	@ (3418bae4 <RCCEx_GetSPICLKFreq+0x598>)
3418baa0:	60fb      	str	r3, [r7, #12]
      }
      break;
3418baa2:	e014      	b.n	3418bace <RCCEx_GetSPICLKFreq+0x582>

    case LL_RCC_SPI1_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI2_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI3_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI6_CLKSOURCE_I2S_CKIN:
      spi_frequency = EXTERNAL_CLOCK_VALUE;
3418baa4:	4b10      	ldr	r3, [pc, #64]	@ (3418bae8 <RCCEx_GetSPICLKFreq+0x59c>)
3418baa6:	60fb      	str	r3, [r7, #12]
      break;
3418baa8:	e014      	b.n	3418bad4 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI4_CLKSOURCE_HSE:
    case LL_RCC_SPI5_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
3418baaa:	f7f8 fed5 	bl	34184858 <LL_RCC_HSE_IsReady>
3418baae:	4603      	mov	r3, r0
3418bab0:	2b00      	cmp	r3, #0
3418bab2:	d00e      	beq.n	3418bad2 <RCCEx_GetSPICLKFreq+0x586>
      {
        spi_frequency = HSE_VALUE;
3418bab4:	4b0d      	ldr	r3, [pc, #52]	@ (3418baec <RCCEx_GetSPICLKFreq+0x5a0>)
3418bab6:	60fb      	str	r3, [r7, #12]
      }
      break;
3418bab8:	e00b      	b.n	3418bad2 <RCCEx_GetSPICLKFreq+0x586>

    default:
      /* Unexpected case */
      break;
3418baba:	bf00      	nop
3418babc:	e00a      	b.n	3418bad4 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418babe:	bf00      	nop
3418bac0:	e008      	b.n	3418bad4 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418bac2:	bf00      	nop
3418bac4:	e006      	b.n	3418bad4 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418bac6:	bf00      	nop
3418bac8:	e004      	b.n	3418bad4 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418baca:	bf00      	nop
3418bacc:	e002      	b.n	3418bad4 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418bace:	bf00      	nop
3418bad0:	e000      	b.n	3418bad4 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418bad2:	bf00      	nop
  }

  return spi_frequency;
3418bad4:	68fb      	ldr	r3, [r7, #12]
}
3418bad6:	4618      	mov	r0, r3
3418bad8:	3710      	adds	r7, #16
3418bada:	46bd      	mov	sp, r7
3418badc:	bd80      	pop	{r7, pc}
3418bade:	bf00      	nop
3418bae0:	03d09000 	.word	0x03d09000
3418bae4:	003d0900 	.word	0x003d0900
3418bae8:	00bb8000 	.word	0x00bb8000
3418baec:	02dc6c00 	.word	0x02dc6c00

3418baf0 <RCCEx_GetUARTCLKFreq>:
  *         @arg @ref RCCEx_UART9_Clock_Source
  * @retval USART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetUARTCLKFreq(uint32_t UARTxSource)
{
3418baf0:	b580      	push	{r7, lr}
3418baf2:	b084      	sub	sp, #16
3418baf4:	af00      	add	r7, sp, #0
3418baf6:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = RCC_PERIPH_FREQUENCY_NO;
3418baf8:	2300      	movs	r3, #0
3418bafa:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetUARTClockSource(UARTxSource))
3418bafc:	6878      	ldr	r0, [r7, #4]
3418bafe:	f7f9 fab1 	bl	34185064 <LL_RCC_GetUARTClockSource>
3418bb02:	4603      	mov	r3, r0
3418bb04:	4aa2      	ldr	r2, [pc, #648]	@ (3418bd90 <RCCEx_GetUARTCLKFreq+0x2a0>)
3418bb06:	4293      	cmp	r3, r2
3418bb08:	f000 81e8 	beq.w	3418bedc <RCCEx_GetUARTCLKFreq+0x3ec>
3418bb0c:	4aa0      	ldr	r2, [pc, #640]	@ (3418bd90 <RCCEx_GetUARTCLKFreq+0x2a0>)
3418bb0e:	4293      	cmp	r3, r2
3418bb10:	f200 8203 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bb14:	4a9f      	ldr	r2, [pc, #636]	@ (3418bd94 <RCCEx_GetUARTCLKFreq+0x2a4>)
3418bb16:	4293      	cmp	r3, r2
3418bb18:	f000 81e0 	beq.w	3418bedc <RCCEx_GetUARTCLKFreq+0x3ec>
3418bb1c:	4a9d      	ldr	r2, [pc, #628]	@ (3418bd94 <RCCEx_GetUARTCLKFreq+0x2a4>)
3418bb1e:	4293      	cmp	r3, r2
3418bb20:	f200 81fb 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bb24:	4a9c      	ldr	r2, [pc, #624]	@ (3418bd98 <RCCEx_GetUARTCLKFreq+0x2a8>)
3418bb26:	4293      	cmp	r3, r2
3418bb28:	f000 81d8 	beq.w	3418bedc <RCCEx_GetUARTCLKFreq+0x3ec>
3418bb2c:	4a9a      	ldr	r2, [pc, #616]	@ (3418bd98 <RCCEx_GetUARTCLKFreq+0x2a8>)
3418bb2e:	4293      	cmp	r3, r2
3418bb30:	f200 81f3 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bb34:	4a99      	ldr	r2, [pc, #612]	@ (3418bd9c <RCCEx_GetUARTCLKFreq+0x2ac>)
3418bb36:	4293      	cmp	r3, r2
3418bb38:	f000 81d0 	beq.w	3418bedc <RCCEx_GetUARTCLKFreq+0x3ec>
3418bb3c:	4a97      	ldr	r2, [pc, #604]	@ (3418bd9c <RCCEx_GetUARTCLKFreq+0x2ac>)
3418bb3e:	4293      	cmp	r3, r2
3418bb40:	f200 81eb 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bb44:	4a96      	ldr	r2, [pc, #600]	@ (3418bda0 <RCCEx_GetUARTCLKFreq+0x2b0>)
3418bb46:	4293      	cmp	r3, r2
3418bb48:	f000 81c8 	beq.w	3418bedc <RCCEx_GetUARTCLKFreq+0x3ec>
3418bb4c:	4a94      	ldr	r2, [pc, #592]	@ (3418bda0 <RCCEx_GetUARTCLKFreq+0x2b0>)
3418bb4e:	4293      	cmp	r3, r2
3418bb50:	f200 81e3 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bb54:	4a93      	ldr	r2, [pc, #588]	@ (3418bda4 <RCCEx_GetUARTCLKFreq+0x2b4>)
3418bb56:	4293      	cmp	r3, r2
3418bb58:	f000 81ce 	beq.w	3418bef8 <RCCEx_GetUARTCLKFreq+0x408>
3418bb5c:	4a91      	ldr	r2, [pc, #580]	@ (3418bda4 <RCCEx_GetUARTCLKFreq+0x2b4>)
3418bb5e:	4293      	cmp	r3, r2
3418bb60:	f200 81db 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bb64:	4a90      	ldr	r2, [pc, #576]	@ (3418bda8 <RCCEx_GetUARTCLKFreq+0x2b8>)
3418bb66:	4293      	cmp	r3, r2
3418bb68:	f000 81c6 	beq.w	3418bef8 <RCCEx_GetUARTCLKFreq+0x408>
3418bb6c:	4a8e      	ldr	r2, [pc, #568]	@ (3418bda8 <RCCEx_GetUARTCLKFreq+0x2b8>)
3418bb6e:	4293      	cmp	r3, r2
3418bb70:	f200 81d3 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bb74:	4a8d      	ldr	r2, [pc, #564]	@ (3418bdac <RCCEx_GetUARTCLKFreq+0x2bc>)
3418bb76:	4293      	cmp	r3, r2
3418bb78:	f000 81be 	beq.w	3418bef8 <RCCEx_GetUARTCLKFreq+0x408>
3418bb7c:	4a8b      	ldr	r2, [pc, #556]	@ (3418bdac <RCCEx_GetUARTCLKFreq+0x2bc>)
3418bb7e:	4293      	cmp	r3, r2
3418bb80:	f200 81cb 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bb84:	4a8a      	ldr	r2, [pc, #552]	@ (3418bdb0 <RCCEx_GetUARTCLKFreq+0x2c0>)
3418bb86:	4293      	cmp	r3, r2
3418bb88:	f000 81b6 	beq.w	3418bef8 <RCCEx_GetUARTCLKFreq+0x408>
3418bb8c:	4a88      	ldr	r2, [pc, #544]	@ (3418bdb0 <RCCEx_GetUARTCLKFreq+0x2c0>)
3418bb8e:	4293      	cmp	r3, r2
3418bb90:	f200 81c3 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bb94:	4a87      	ldr	r2, [pc, #540]	@ (3418bdb4 <RCCEx_GetUARTCLKFreq+0x2c4>)
3418bb96:	4293      	cmp	r3, r2
3418bb98:	f000 81ae 	beq.w	3418bef8 <RCCEx_GetUARTCLKFreq+0x408>
3418bb9c:	4a85      	ldr	r2, [pc, #532]	@ (3418bdb4 <RCCEx_GetUARTCLKFreq+0x2c4>)
3418bb9e:	4293      	cmp	r3, r2
3418bba0:	f200 81bb 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bba4:	4a84      	ldr	r2, [pc, #528]	@ (3418bdb8 <RCCEx_GetUARTCLKFreq+0x2c8>)
3418bba6:	4293      	cmp	r3, r2
3418bba8:	f000 81ae 	beq.w	3418bf08 <RCCEx_GetUARTCLKFreq+0x418>
3418bbac:	4a82      	ldr	r2, [pc, #520]	@ (3418bdb8 <RCCEx_GetUARTCLKFreq+0x2c8>)
3418bbae:	4293      	cmp	r3, r2
3418bbb0:	f200 81b3 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bbb4:	4a81      	ldr	r2, [pc, #516]	@ (3418bdbc <RCCEx_GetUARTCLKFreq+0x2cc>)
3418bbb6:	4293      	cmp	r3, r2
3418bbb8:	f000 81a6 	beq.w	3418bf08 <RCCEx_GetUARTCLKFreq+0x418>
3418bbbc:	4a7f      	ldr	r2, [pc, #508]	@ (3418bdbc <RCCEx_GetUARTCLKFreq+0x2cc>)
3418bbbe:	4293      	cmp	r3, r2
3418bbc0:	f200 81ab 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bbc4:	4a7e      	ldr	r2, [pc, #504]	@ (3418bdc0 <RCCEx_GetUARTCLKFreq+0x2d0>)
3418bbc6:	4293      	cmp	r3, r2
3418bbc8:	f000 819e 	beq.w	3418bf08 <RCCEx_GetUARTCLKFreq+0x418>
3418bbcc:	4a7c      	ldr	r2, [pc, #496]	@ (3418bdc0 <RCCEx_GetUARTCLKFreq+0x2d0>)
3418bbce:	4293      	cmp	r3, r2
3418bbd0:	f200 81a3 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bbd4:	4a7b      	ldr	r2, [pc, #492]	@ (3418bdc4 <RCCEx_GetUARTCLKFreq+0x2d4>)
3418bbd6:	4293      	cmp	r3, r2
3418bbd8:	f000 8196 	beq.w	3418bf08 <RCCEx_GetUARTCLKFreq+0x418>
3418bbdc:	4a79      	ldr	r2, [pc, #484]	@ (3418bdc4 <RCCEx_GetUARTCLKFreq+0x2d4>)
3418bbde:	4293      	cmp	r3, r2
3418bbe0:	f200 819b 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bbe4:	4a78      	ldr	r2, [pc, #480]	@ (3418bdc8 <RCCEx_GetUARTCLKFreq+0x2d8>)
3418bbe6:	4293      	cmp	r3, r2
3418bbe8:	f000 818e 	beq.w	3418bf08 <RCCEx_GetUARTCLKFreq+0x418>
3418bbec:	4a76      	ldr	r2, [pc, #472]	@ (3418bdc8 <RCCEx_GetUARTCLKFreq+0x2d8>)
3418bbee:	4293      	cmp	r3, r2
3418bbf0:	f200 8193 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bbf4:	4a75      	ldr	r2, [pc, #468]	@ (3418bdcc <RCCEx_GetUARTCLKFreq+0x2dc>)
3418bbf6:	4293      	cmp	r3, r2
3418bbf8:	f000 812d 	beq.w	3418be56 <RCCEx_GetUARTCLKFreq+0x366>
3418bbfc:	4a73      	ldr	r2, [pc, #460]	@ (3418bdcc <RCCEx_GetUARTCLKFreq+0x2dc>)
3418bbfe:	4293      	cmp	r3, r2
3418bc00:	f200 818b 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bc04:	4a72      	ldr	r2, [pc, #456]	@ (3418bdd0 <RCCEx_GetUARTCLKFreq+0x2e0>)
3418bc06:	4293      	cmp	r3, r2
3418bc08:	f000 8125 	beq.w	3418be56 <RCCEx_GetUARTCLKFreq+0x366>
3418bc0c:	4a70      	ldr	r2, [pc, #448]	@ (3418bdd0 <RCCEx_GetUARTCLKFreq+0x2e0>)
3418bc0e:	4293      	cmp	r3, r2
3418bc10:	f200 8183 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bc14:	4a6f      	ldr	r2, [pc, #444]	@ (3418bdd4 <RCCEx_GetUARTCLKFreq+0x2e4>)
3418bc16:	4293      	cmp	r3, r2
3418bc18:	f000 811d 	beq.w	3418be56 <RCCEx_GetUARTCLKFreq+0x366>
3418bc1c:	4a6d      	ldr	r2, [pc, #436]	@ (3418bdd4 <RCCEx_GetUARTCLKFreq+0x2e4>)
3418bc1e:	4293      	cmp	r3, r2
3418bc20:	f200 817b 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bc24:	4a6c      	ldr	r2, [pc, #432]	@ (3418bdd8 <RCCEx_GetUARTCLKFreq+0x2e8>)
3418bc26:	4293      	cmp	r3, r2
3418bc28:	f000 8115 	beq.w	3418be56 <RCCEx_GetUARTCLKFreq+0x366>
3418bc2c:	4a6a      	ldr	r2, [pc, #424]	@ (3418bdd8 <RCCEx_GetUARTCLKFreq+0x2e8>)
3418bc2e:	4293      	cmp	r3, r2
3418bc30:	f200 8173 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bc34:	4a69      	ldr	r2, [pc, #420]	@ (3418bddc <RCCEx_GetUARTCLKFreq+0x2ec>)
3418bc36:	4293      	cmp	r3, r2
3418bc38:	f000 810d 	beq.w	3418be56 <RCCEx_GetUARTCLKFreq+0x366>
3418bc3c:	4a67      	ldr	r2, [pc, #412]	@ (3418bddc <RCCEx_GetUARTCLKFreq+0x2ec>)
3418bc3e:	4293      	cmp	r3, r2
3418bc40:	f200 816b 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bc44:	4a66      	ldr	r2, [pc, #408]	@ (3418bde0 <RCCEx_GetUARTCLKFreq+0x2f0>)
3418bc46:	4293      	cmp	r3, r2
3418bc48:	d07b      	beq.n	3418bd42 <RCCEx_GetUARTCLKFreq+0x252>
3418bc4a:	4a65      	ldr	r2, [pc, #404]	@ (3418bde0 <RCCEx_GetUARTCLKFreq+0x2f0>)
3418bc4c:	4293      	cmp	r3, r2
3418bc4e:	f200 8164 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bc52:	4a64      	ldr	r2, [pc, #400]	@ (3418bde4 <RCCEx_GetUARTCLKFreq+0x2f4>)
3418bc54:	4293      	cmp	r3, r2
3418bc56:	d074      	beq.n	3418bd42 <RCCEx_GetUARTCLKFreq+0x252>
3418bc58:	4a62      	ldr	r2, [pc, #392]	@ (3418bde4 <RCCEx_GetUARTCLKFreq+0x2f4>)
3418bc5a:	4293      	cmp	r3, r2
3418bc5c:	f200 815d 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bc60:	4a61      	ldr	r2, [pc, #388]	@ (3418bde8 <RCCEx_GetUARTCLKFreq+0x2f8>)
3418bc62:	4293      	cmp	r3, r2
3418bc64:	d06d      	beq.n	3418bd42 <RCCEx_GetUARTCLKFreq+0x252>
3418bc66:	4a60      	ldr	r2, [pc, #384]	@ (3418bde8 <RCCEx_GetUARTCLKFreq+0x2f8>)
3418bc68:	4293      	cmp	r3, r2
3418bc6a:	f200 8156 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bc6e:	4a5f      	ldr	r2, [pc, #380]	@ (3418bdec <RCCEx_GetUARTCLKFreq+0x2fc>)
3418bc70:	4293      	cmp	r3, r2
3418bc72:	d066      	beq.n	3418bd42 <RCCEx_GetUARTCLKFreq+0x252>
3418bc74:	4a5d      	ldr	r2, [pc, #372]	@ (3418bdec <RCCEx_GetUARTCLKFreq+0x2fc>)
3418bc76:	4293      	cmp	r3, r2
3418bc78:	f200 814f 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bc7c:	4a5c      	ldr	r2, [pc, #368]	@ (3418bdf0 <RCCEx_GetUARTCLKFreq+0x300>)
3418bc7e:	4293      	cmp	r3, r2
3418bc80:	d05f      	beq.n	3418bd42 <RCCEx_GetUARTCLKFreq+0x252>
3418bc82:	4a5b      	ldr	r2, [pc, #364]	@ (3418bdf0 <RCCEx_GetUARTCLKFreq+0x300>)
3418bc84:	4293      	cmp	r3, r2
3418bc86:	f200 8148 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bc8a:	4a5a      	ldr	r2, [pc, #360]	@ (3418bdf4 <RCCEx_GetUARTCLKFreq+0x304>)
3418bc8c:	4293      	cmp	r3, r2
3418bc8e:	d053      	beq.n	3418bd38 <RCCEx_GetUARTCLKFreq+0x248>
3418bc90:	4a58      	ldr	r2, [pc, #352]	@ (3418bdf4 <RCCEx_GetUARTCLKFreq+0x304>)
3418bc92:	4293      	cmp	r3, r2
3418bc94:	f200 8141 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bc98:	4a57      	ldr	r2, [pc, #348]	@ (3418bdf8 <RCCEx_GetUARTCLKFreq+0x308>)
3418bc9a:	4293      	cmp	r3, r2
3418bc9c:	d04c      	beq.n	3418bd38 <RCCEx_GetUARTCLKFreq+0x248>
3418bc9e:	4a56      	ldr	r2, [pc, #344]	@ (3418bdf8 <RCCEx_GetUARTCLKFreq+0x308>)
3418bca0:	4293      	cmp	r3, r2
3418bca2:	f200 813a 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bca6:	4a55      	ldr	r2, [pc, #340]	@ (3418bdfc <RCCEx_GetUARTCLKFreq+0x30c>)
3418bca8:	4293      	cmp	r3, r2
3418bcaa:	d045      	beq.n	3418bd38 <RCCEx_GetUARTCLKFreq+0x248>
3418bcac:	4a53      	ldr	r2, [pc, #332]	@ (3418bdfc <RCCEx_GetUARTCLKFreq+0x30c>)
3418bcae:	4293      	cmp	r3, r2
3418bcb0:	f200 8133 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bcb4:	4a52      	ldr	r2, [pc, #328]	@ (3418be00 <RCCEx_GetUARTCLKFreq+0x310>)
3418bcb6:	4293      	cmp	r3, r2
3418bcb8:	d03e      	beq.n	3418bd38 <RCCEx_GetUARTCLKFreq+0x248>
3418bcba:	4a51      	ldr	r2, [pc, #324]	@ (3418be00 <RCCEx_GetUARTCLKFreq+0x310>)
3418bcbc:	4293      	cmp	r3, r2
3418bcbe:	f200 812c 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bcc2:	4a50      	ldr	r2, [pc, #320]	@ (3418be04 <RCCEx_GetUARTCLKFreq+0x314>)
3418bcc4:	4293      	cmp	r3, r2
3418bcc6:	d037      	beq.n	3418bd38 <RCCEx_GetUARTCLKFreq+0x248>
3418bcc8:	4a4e      	ldr	r2, [pc, #312]	@ (3418be04 <RCCEx_GetUARTCLKFreq+0x314>)
3418bcca:	4293      	cmp	r3, r2
3418bccc:	f200 8125 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bcd0:	4a4d      	ldr	r2, [pc, #308]	@ (3418be08 <RCCEx_GetUARTCLKFreq+0x318>)
3418bcd2:	4293      	cmp	r3, r2
3418bcd4:	d018      	beq.n	3418bd08 <RCCEx_GetUARTCLKFreq+0x218>
3418bcd6:	4a4c      	ldr	r2, [pc, #304]	@ (3418be08 <RCCEx_GetUARTCLKFreq+0x318>)
3418bcd8:	4293      	cmp	r3, r2
3418bcda:	f200 811e 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bcde:	4a4b      	ldr	r2, [pc, #300]	@ (3418be0c <RCCEx_GetUARTCLKFreq+0x31c>)
3418bce0:	4293      	cmp	r3, r2
3418bce2:	d011      	beq.n	3418bd08 <RCCEx_GetUARTCLKFreq+0x218>
3418bce4:	4a49      	ldr	r2, [pc, #292]	@ (3418be0c <RCCEx_GetUARTCLKFreq+0x31c>)
3418bce6:	4293      	cmp	r3, r2
3418bce8:	f200 8117 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bcec:	4a48      	ldr	r2, [pc, #288]	@ (3418be10 <RCCEx_GetUARTCLKFreq+0x320>)
3418bcee:	4293      	cmp	r3, r2
3418bcf0:	d00a      	beq.n	3418bd08 <RCCEx_GetUARTCLKFreq+0x218>
3418bcf2:	4a47      	ldr	r2, [pc, #284]	@ (3418be10 <RCCEx_GetUARTCLKFreq+0x320>)
3418bcf4:	4293      	cmp	r3, r2
3418bcf6:	f200 8110 	bhi.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
3418bcfa:	4a46      	ldr	r2, [pc, #280]	@ (3418be14 <RCCEx_GetUARTCLKFreq+0x324>)
3418bcfc:	4293      	cmp	r3, r2
3418bcfe:	d00f      	beq.n	3418bd20 <RCCEx_GetUARTCLKFreq+0x230>
3418bd00:	4a45      	ldr	r2, [pc, #276]	@ (3418be18 <RCCEx_GetUARTCLKFreq+0x328>)
3418bd02:	4293      	cmp	r3, r2
3418bd04:	f040 8109 	bne.w	3418bf1a <RCCEx_GetUARTCLKFreq+0x42a>
  {
    case LL_RCC_UART4_CLKSOURCE_PCLK1:
    case LL_RCC_UART5_CLKSOURCE_PCLK1:
    case LL_RCC_UART7_CLKSOURCE_PCLK1:
    case LL_RCC_UART8_CLKSOURCE_PCLK1:
      uart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418bd08:	f7f8 f9b8 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418bd0c:	4603      	mov	r3, r0
3418bd0e:	4618      	mov	r0, r3
3418bd10:	f7fd f944 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418bd14:	4603      	mov	r3, r0
3418bd16:	4618      	mov	r0, r3
3418bd18:	f7fd f951 	bl	34188fbe <RCCEx_GetPCLK1Freq>
3418bd1c:	60f8      	str	r0, [r7, #12]
      break;
3418bd1e:	e107      	b.n	3418bf30 <RCCEx_GetUARTCLKFreq+0x440>

    case LL_RCC_UART9_CLKSOURCE_PCLK2:
      uart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418bd20:	f7f8 f9ac 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418bd24:	4603      	mov	r3, r0
3418bd26:	4618      	mov	r0, r3
3418bd28:	f7fd f938 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418bd2c:	4603      	mov	r3, r0
3418bd2e:	4618      	mov	r0, r3
3418bd30:	f7fd f955 	bl	34188fde <RCCEx_GetPCLK2Freq>
3418bd34:	60f8      	str	r0, [r7, #12]
      break;
3418bd36:	e0fb      	b.n	3418bf30 <RCCEx_GetUARTCLKFreq+0x440>
    case LL_RCC_UART4_CLKSOURCE_CLKP:
    case LL_RCC_UART5_CLKSOURCE_CLKP:
    case LL_RCC_UART7_CLKSOURCE_CLKP:
    case LL_RCC_UART8_CLKSOURCE_CLKP:
    case LL_RCC_UART9_CLKSOURCE_CLKP:
      uart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418bd38:	2007      	movs	r0, #7
3418bd3a:	f7fd fc1b 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418bd3e:	60f8      	str	r0, [r7, #12]
      break;
3418bd40:	e0f6      	b.n	3418bf30 <RCCEx_GetUARTCLKFreq+0x440>
    case LL_RCC_UART4_CLKSOURCE_IC9:
    case LL_RCC_UART5_CLKSOURCE_IC9:
    case LL_RCC_UART7_CLKSOURCE_IC9:
    case LL_RCC_UART8_CLKSOURCE_IC9:
    case LL_RCC_UART9_CLKSOURCE_IC9:
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418bd42:	f7f9 fdbf 	bl	341858c4 <LL_RCC_IC9_IsEnabled>
3418bd46:	4603      	mov	r3, r0
3418bd48:	2b00      	cmp	r3, #0
3418bd4a:	f000 80e8 	beq.w	3418bf1e <RCCEx_GetUARTCLKFreq+0x42e>
      {
        ic_divider = LL_RCC_IC9_GetDivider();
3418bd4e:	f7f9 fddb 	bl	34185908 <LL_RCC_IC9_GetDivider>
3418bd52:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418bd54:	f7f9 fdca 	bl	341858ec <LL_RCC_IC9_GetSource>
3418bd58:	4603      	mov	r3, r0
3418bd5a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bd5e:	d06f      	beq.n	3418be40 <RCCEx_GetUARTCLKFreq+0x350>
3418bd60:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418bd64:	d875      	bhi.n	3418be52 <RCCEx_GetUARTCLKFreq+0x362>
3418bd66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bd6a:	d060      	beq.n	3418be2e <RCCEx_GetUARTCLKFreq+0x33e>
3418bd6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418bd70:	d86f      	bhi.n	3418be52 <RCCEx_GetUARTCLKFreq+0x362>
3418bd72:	2b00      	cmp	r3, #0
3418bd74:	d003      	beq.n	3418bd7e <RCCEx_GetUARTCLKFreq+0x28e>
3418bd76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418bd7a:	d04f      	beq.n	3418be1c <RCCEx_GetUARTCLKFreq+0x32c>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            uart_frequency = uart_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418bd7c:	e069      	b.n	3418be52 <RCCEx_GetUARTCLKFreq+0x362>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418bd7e:	f7fc fff5 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418bd82:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418bd84:	68fa      	ldr	r2, [r7, #12]
3418bd86:	68bb      	ldr	r3, [r7, #8]
3418bd88:	fbb2 f3f3 	udiv	r3, r2, r3
3418bd8c:	60fb      	str	r3, [r7, #12]
            break;
3418bd8e:	e061      	b.n	3418be54 <RCCEx_GetUARTCLKFreq+0x364>
3418bd90:	07061c30 	.word	0x07061c30
3418bd94:	07061830 	.word	0x07061830
3418bd98:	07061030 	.word	0x07061030
3418bd9c:	07060c30 	.word	0x07060c30
3418bda0:	07060034 	.word	0x07060034
3418bda4:	07051c30 	.word	0x07051c30
3418bda8:	07051830 	.word	0x07051830
3418bdac:	07051030 	.word	0x07051030
3418bdb0:	07050c30 	.word	0x07050c30
3418bdb4:	07050034 	.word	0x07050034
3418bdb8:	07041c30 	.word	0x07041c30
3418bdbc:	07041830 	.word	0x07041830
3418bdc0:	07041030 	.word	0x07041030
3418bdc4:	07040c30 	.word	0x07040c30
3418bdc8:	07040034 	.word	0x07040034
3418bdcc:	07031c30 	.word	0x07031c30
3418bdd0:	07031830 	.word	0x07031830
3418bdd4:	07031030 	.word	0x07031030
3418bdd8:	07030c30 	.word	0x07030c30
3418bddc:	07030034 	.word	0x07030034
3418bde0:	07021c30 	.word	0x07021c30
3418bde4:	07021830 	.word	0x07021830
3418bde8:	07021030 	.word	0x07021030
3418bdec:	07020c30 	.word	0x07020c30
3418bdf0:	07020034 	.word	0x07020034
3418bdf4:	07011c30 	.word	0x07011c30
3418bdf8:	07011830 	.word	0x07011830
3418bdfc:	07011030 	.word	0x07011030
3418be00:	07010c30 	.word	0x07010c30
3418be04:	07010034 	.word	0x07010034
3418be08:	07001c30 	.word	0x07001c30
3418be0c:	07001830 	.word	0x07001830
3418be10:	07001030 	.word	0x07001030
3418be14:	07000034 	.word	0x07000034
3418be18:	07000c30 	.word	0x07000c30
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418be1c:	f7fc ffec 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418be20:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418be22:	68fa      	ldr	r2, [r7, #12]
3418be24:	68bb      	ldr	r3, [r7, #8]
3418be26:	fbb2 f3f3 	udiv	r3, r2, r3
3418be2a:	60fb      	str	r3, [r7, #12]
            break;
3418be2c:	e012      	b.n	3418be54 <RCCEx_GetUARTCLKFreq+0x364>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418be2e:	f7fd f829 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418be32:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418be34:	68fa      	ldr	r2, [r7, #12]
3418be36:	68bb      	ldr	r3, [r7, #8]
3418be38:	fbb2 f3f3 	udiv	r3, r2, r3
3418be3c:	60fb      	str	r3, [r7, #12]
            break;
3418be3e:	e009      	b.n	3418be54 <RCCEx_GetUARTCLKFreq+0x364>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418be40:	f7fd f866 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418be44:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418be46:	68fa      	ldr	r2, [r7, #12]
3418be48:	68bb      	ldr	r3, [r7, #8]
3418be4a:	fbb2 f3f3 	udiv	r3, r2, r3
3418be4e:	60fb      	str	r3, [r7, #12]
            break;
3418be50:	e000      	b.n	3418be54 <RCCEx_GetUARTCLKFreq+0x364>
            break;
3418be52:	bf00      	nop
        }
      }
      break;
3418be54:	e063      	b.n	3418bf1e <RCCEx_GetUARTCLKFreq+0x42e>
    case LL_RCC_UART4_CLKSOURCE_IC14:
    case LL_RCC_UART5_CLKSOURCE_IC14:
    case LL_RCC_UART7_CLKSOURCE_IC14:
    case LL_RCC_UART8_CLKSOURCE_IC14:
    case LL_RCC_UART9_CLKSOURCE_IC14:
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418be56:	f7f9 fe35 	bl	34185ac4 <LL_RCC_IC14_IsEnabled>
3418be5a:	4603      	mov	r3, r0
3418be5c:	2b00      	cmp	r3, #0
3418be5e:	d060      	beq.n	3418bf22 <RCCEx_GetUARTCLKFreq+0x432>
      {
        ic_divider = LL_RCC_IC14_GetDivider();
3418be60:	f7f9 fe52 	bl	34185b08 <LL_RCC_IC14_GetDivider>
3418be64:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418be66:	f7f9 fe41 	bl	34185aec <LL_RCC_IC14_GetSource>
3418be6a:	4603      	mov	r3, r0
3418be6c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418be70:	d029      	beq.n	3418bec6 <RCCEx_GetUARTCLKFreq+0x3d6>
3418be72:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418be76:	d82f      	bhi.n	3418bed8 <RCCEx_GetUARTCLKFreq+0x3e8>
3418be78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418be7c:	d01a      	beq.n	3418beb4 <RCCEx_GetUARTCLKFreq+0x3c4>
3418be7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418be82:	d829      	bhi.n	3418bed8 <RCCEx_GetUARTCLKFreq+0x3e8>
3418be84:	2b00      	cmp	r3, #0
3418be86:	d003      	beq.n	3418be90 <RCCEx_GetUARTCLKFreq+0x3a0>
3418be88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418be8c:	d009      	beq.n	3418bea2 <RCCEx_GetUARTCLKFreq+0x3b2>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            uart_frequency = uart_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418be8e:	e023      	b.n	3418bed8 <RCCEx_GetUARTCLKFreq+0x3e8>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418be90:	f7fc ff6c 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418be94:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418be96:	68fa      	ldr	r2, [r7, #12]
3418be98:	68bb      	ldr	r3, [r7, #8]
3418be9a:	fbb2 f3f3 	udiv	r3, r2, r3
3418be9e:	60fb      	str	r3, [r7, #12]
            break;
3418bea0:	e01b      	b.n	3418beda <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418bea2:	f7fc ffa9 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418bea6:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418bea8:	68fa      	ldr	r2, [r7, #12]
3418beaa:	68bb      	ldr	r3, [r7, #8]
3418beac:	fbb2 f3f3 	udiv	r3, r2, r3
3418beb0:	60fb      	str	r3, [r7, #12]
            break;
3418beb2:	e012      	b.n	3418beda <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418beb4:	f7fc ffe6 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418beb8:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418beba:	68fa      	ldr	r2, [r7, #12]
3418bebc:	68bb      	ldr	r3, [r7, #8]
3418bebe:	fbb2 f3f3 	udiv	r3, r2, r3
3418bec2:	60fb      	str	r3, [r7, #12]
            break;
3418bec4:	e009      	b.n	3418beda <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418bec6:	f7fd f823 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418beca:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418becc:	68fa      	ldr	r2, [r7, #12]
3418bece:	68bb      	ldr	r3, [r7, #8]
3418bed0:	fbb2 f3f3 	udiv	r3, r2, r3
3418bed4:	60fb      	str	r3, [r7, #12]
            break;
3418bed6:	e000      	b.n	3418beda <RCCEx_GetUARTCLKFreq+0x3ea>
            break;
3418bed8:	bf00      	nop
        }
      }
      break;
3418beda:	e022      	b.n	3418bf22 <RCCEx_GetUARTCLKFreq+0x432>
    case LL_RCC_UART4_CLKSOURCE_HSI:
    case LL_RCC_UART5_CLKSOURCE_HSI:
    case LL_RCC_UART7_CLKSOURCE_HSI:
    case LL_RCC_UART8_CLKSOURCE_HSI:
    case LL_RCC_UART9_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418bedc:	f7f8 fcce 	bl	3418487c <LL_RCC_HSI_IsReady>
3418bee0:	4603      	mov	r3, r0
3418bee2:	2b00      	cmp	r3, #0
3418bee4:	d01f      	beq.n	3418bf26 <RCCEx_GetUARTCLKFreq+0x436>
      {
        uart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418bee6:	f7f8 fcdb 	bl	341848a0 <LL_RCC_HSI_GetDivider>
3418beea:	4603      	mov	r3, r0
3418beec:	09db      	lsrs	r3, r3, #7
3418beee:	4a13      	ldr	r2, [pc, #76]	@ (3418bf3c <RCCEx_GetUARTCLKFreq+0x44c>)
3418bef0:	fa22 f303 	lsr.w	r3, r2, r3
3418bef4:	60fb      	str	r3, [r7, #12]
      }
      break;
3418bef6:	e016      	b.n	3418bf26 <RCCEx_GetUARTCLKFreq+0x436>
    case LL_RCC_UART4_CLKSOURCE_MSI:
    case LL_RCC_UART5_CLKSOURCE_MSI:
    case LL_RCC_UART7_CLKSOURCE_MSI:
    case LL_RCC_UART8_CLKSOURCE_MSI:
    case LL_RCC_UART9_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418bef8:	f7f8 fce0 	bl	341848bc <LL_RCC_MSI_IsReady>
3418befc:	4603      	mov	r3, r0
3418befe:	2b00      	cmp	r3, #0
3418bf00:	d013      	beq.n	3418bf2a <RCCEx_GetUARTCLKFreq+0x43a>
      {
        uart_frequency = MSI_VALUE;
3418bf02:	4b0f      	ldr	r3, [pc, #60]	@ (3418bf40 <RCCEx_GetUARTCLKFreq+0x450>)
3418bf04:	60fb      	str	r3, [r7, #12]
      }
      break;
3418bf06:	e010      	b.n	3418bf2a <RCCEx_GetUARTCLKFreq+0x43a>
    case LL_RCC_UART4_CLKSOURCE_LSE:
    case LL_RCC_UART5_CLKSOURCE_LSE:
    case LL_RCC_UART7_CLKSOURCE_LSE:
    case LL_RCC_UART8_CLKSOURCE_LSE:
    case LL_RCC_UART9_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
3418bf08:	f7f8 fcf8 	bl	341848fc <LL_RCC_LSE_IsReady>
3418bf0c:	4603      	mov	r3, r0
3418bf0e:	2b00      	cmp	r3, #0
3418bf10:	d00d      	beq.n	3418bf2e <RCCEx_GetUARTCLKFreq+0x43e>
      {
        uart_frequency = LSE_VALUE;
3418bf12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418bf16:	60fb      	str	r3, [r7, #12]
      }
      break;
3418bf18:	e009      	b.n	3418bf2e <RCCEx_GetUARTCLKFreq+0x43e>

    default:
      /* Unexpected case */
      break;
3418bf1a:	bf00      	nop
3418bf1c:	e008      	b.n	3418bf30 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418bf1e:	bf00      	nop
3418bf20:	e006      	b.n	3418bf30 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418bf22:	bf00      	nop
3418bf24:	e004      	b.n	3418bf30 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418bf26:	bf00      	nop
3418bf28:	e002      	b.n	3418bf30 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418bf2a:	bf00      	nop
3418bf2c:	e000      	b.n	3418bf30 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418bf2e:	bf00      	nop
  }

  return uart_frequency;
3418bf30:	68fb      	ldr	r3, [r7, #12]
}
3418bf32:	4618      	mov	r0, r3
3418bf34:	3710      	adds	r7, #16
3418bf36:	46bd      	mov	sp, r7
3418bf38:	bd80      	pop	{r7, pc}
3418bf3a:	bf00      	nop
3418bf3c:	03d09000 	.word	0x03d09000
3418bf40:	003d0900 	.word	0x003d0900

3418bf44 <RCCEx_GetUSARTCLKFreq>:
  *         @arg @ref RCCEx_USART10_Clock_Source
  * @retval USART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetUSARTCLKFreq(uint32_t USARTxSource)
{
3418bf44:	b580      	push	{r7, lr}
3418bf46:	b084      	sub	sp, #16
3418bf48:	af00      	add	r7, sp, #0
3418bf4a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = RCC_PERIPH_FREQUENCY_NO;
3418bf4c:	2300      	movs	r3, #0
3418bf4e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
3418bf50:	6878      	ldr	r0, [r7, #4]
3418bf52:	f7f9 f87b 	bl	3418504c <LL_RCC_GetUSARTClockSource>
3418bf56:	4603      	mov	r3, r0
3418bf58:	4aa2      	ldr	r2, [pc, #648]	@ (3418c1e4 <RCCEx_GetUSARTCLKFreq+0x2a0>)
3418bf5a:	4293      	cmp	r3, r2
3418bf5c:	f000 81e8 	beq.w	3418c330 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418bf60:	4aa0      	ldr	r2, [pc, #640]	@ (3418c1e4 <RCCEx_GetUSARTCLKFreq+0x2a0>)
3418bf62:	4293      	cmp	r3, r2
3418bf64:	f200 8203 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418bf68:	4a9f      	ldr	r2, [pc, #636]	@ (3418c1e8 <RCCEx_GetUSARTCLKFreq+0x2a4>)
3418bf6a:	4293      	cmp	r3, r2
3418bf6c:	f000 81e0 	beq.w	3418c330 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418bf70:	4a9d      	ldr	r2, [pc, #628]	@ (3418c1e8 <RCCEx_GetUSARTCLKFreq+0x2a4>)
3418bf72:	4293      	cmp	r3, r2
3418bf74:	f200 81fb 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418bf78:	4a9c      	ldr	r2, [pc, #624]	@ (3418c1ec <RCCEx_GetUSARTCLKFreq+0x2a8>)
3418bf7a:	4293      	cmp	r3, r2
3418bf7c:	f000 81d8 	beq.w	3418c330 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418bf80:	4a9a      	ldr	r2, [pc, #616]	@ (3418c1ec <RCCEx_GetUSARTCLKFreq+0x2a8>)
3418bf82:	4293      	cmp	r3, r2
3418bf84:	f200 81f3 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418bf88:	4a99      	ldr	r2, [pc, #612]	@ (3418c1f0 <RCCEx_GetUSARTCLKFreq+0x2ac>)
3418bf8a:	4293      	cmp	r3, r2
3418bf8c:	f000 81d0 	beq.w	3418c330 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418bf90:	4a97      	ldr	r2, [pc, #604]	@ (3418c1f0 <RCCEx_GetUSARTCLKFreq+0x2ac>)
3418bf92:	4293      	cmp	r3, r2
3418bf94:	f200 81eb 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418bf98:	4a96      	ldr	r2, [pc, #600]	@ (3418c1f4 <RCCEx_GetUSARTCLKFreq+0x2b0>)
3418bf9a:	4293      	cmp	r3, r2
3418bf9c:	f000 81c8 	beq.w	3418c330 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418bfa0:	4a94      	ldr	r2, [pc, #592]	@ (3418c1f4 <RCCEx_GetUSARTCLKFreq+0x2b0>)
3418bfa2:	4293      	cmp	r3, r2
3418bfa4:	f200 81e3 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418bfa8:	4a93      	ldr	r2, [pc, #588]	@ (3418c1f8 <RCCEx_GetUSARTCLKFreq+0x2b4>)
3418bfaa:	4293      	cmp	r3, r2
3418bfac:	f000 81ce 	beq.w	3418c34c <RCCEx_GetUSARTCLKFreq+0x408>
3418bfb0:	4a91      	ldr	r2, [pc, #580]	@ (3418c1f8 <RCCEx_GetUSARTCLKFreq+0x2b4>)
3418bfb2:	4293      	cmp	r3, r2
3418bfb4:	f200 81db 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418bfb8:	4a90      	ldr	r2, [pc, #576]	@ (3418c1fc <RCCEx_GetUSARTCLKFreq+0x2b8>)
3418bfba:	4293      	cmp	r3, r2
3418bfbc:	f000 81c6 	beq.w	3418c34c <RCCEx_GetUSARTCLKFreq+0x408>
3418bfc0:	4a8e      	ldr	r2, [pc, #568]	@ (3418c1fc <RCCEx_GetUSARTCLKFreq+0x2b8>)
3418bfc2:	4293      	cmp	r3, r2
3418bfc4:	f200 81d3 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418bfc8:	4a8d      	ldr	r2, [pc, #564]	@ (3418c200 <RCCEx_GetUSARTCLKFreq+0x2bc>)
3418bfca:	4293      	cmp	r3, r2
3418bfcc:	f000 81be 	beq.w	3418c34c <RCCEx_GetUSARTCLKFreq+0x408>
3418bfd0:	4a8b      	ldr	r2, [pc, #556]	@ (3418c200 <RCCEx_GetUSARTCLKFreq+0x2bc>)
3418bfd2:	4293      	cmp	r3, r2
3418bfd4:	f200 81cb 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418bfd8:	4a8a      	ldr	r2, [pc, #552]	@ (3418c204 <RCCEx_GetUSARTCLKFreq+0x2c0>)
3418bfda:	4293      	cmp	r3, r2
3418bfdc:	f000 81b6 	beq.w	3418c34c <RCCEx_GetUSARTCLKFreq+0x408>
3418bfe0:	4a88      	ldr	r2, [pc, #544]	@ (3418c204 <RCCEx_GetUSARTCLKFreq+0x2c0>)
3418bfe2:	4293      	cmp	r3, r2
3418bfe4:	f200 81c3 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418bfe8:	4a87      	ldr	r2, [pc, #540]	@ (3418c208 <RCCEx_GetUSARTCLKFreq+0x2c4>)
3418bfea:	4293      	cmp	r3, r2
3418bfec:	f000 81ae 	beq.w	3418c34c <RCCEx_GetUSARTCLKFreq+0x408>
3418bff0:	4a85      	ldr	r2, [pc, #532]	@ (3418c208 <RCCEx_GetUSARTCLKFreq+0x2c4>)
3418bff2:	4293      	cmp	r3, r2
3418bff4:	f200 81bb 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418bff8:	4a84      	ldr	r2, [pc, #528]	@ (3418c20c <RCCEx_GetUSARTCLKFreq+0x2c8>)
3418bffa:	4293      	cmp	r3, r2
3418bffc:	f000 81ae 	beq.w	3418c35c <RCCEx_GetUSARTCLKFreq+0x418>
3418c000:	4a82      	ldr	r2, [pc, #520]	@ (3418c20c <RCCEx_GetUSARTCLKFreq+0x2c8>)
3418c002:	4293      	cmp	r3, r2
3418c004:	f200 81b3 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c008:	4a81      	ldr	r2, [pc, #516]	@ (3418c210 <RCCEx_GetUSARTCLKFreq+0x2cc>)
3418c00a:	4293      	cmp	r3, r2
3418c00c:	f000 81a6 	beq.w	3418c35c <RCCEx_GetUSARTCLKFreq+0x418>
3418c010:	4a7f      	ldr	r2, [pc, #508]	@ (3418c210 <RCCEx_GetUSARTCLKFreq+0x2cc>)
3418c012:	4293      	cmp	r3, r2
3418c014:	f200 81ab 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c018:	4a7e      	ldr	r2, [pc, #504]	@ (3418c214 <RCCEx_GetUSARTCLKFreq+0x2d0>)
3418c01a:	4293      	cmp	r3, r2
3418c01c:	f000 819e 	beq.w	3418c35c <RCCEx_GetUSARTCLKFreq+0x418>
3418c020:	4a7c      	ldr	r2, [pc, #496]	@ (3418c214 <RCCEx_GetUSARTCLKFreq+0x2d0>)
3418c022:	4293      	cmp	r3, r2
3418c024:	f200 81a3 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c028:	4a7b      	ldr	r2, [pc, #492]	@ (3418c218 <RCCEx_GetUSARTCLKFreq+0x2d4>)
3418c02a:	4293      	cmp	r3, r2
3418c02c:	f000 8196 	beq.w	3418c35c <RCCEx_GetUSARTCLKFreq+0x418>
3418c030:	4a79      	ldr	r2, [pc, #484]	@ (3418c218 <RCCEx_GetUSARTCLKFreq+0x2d4>)
3418c032:	4293      	cmp	r3, r2
3418c034:	f200 819b 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c038:	4a78      	ldr	r2, [pc, #480]	@ (3418c21c <RCCEx_GetUSARTCLKFreq+0x2d8>)
3418c03a:	4293      	cmp	r3, r2
3418c03c:	f000 818e 	beq.w	3418c35c <RCCEx_GetUSARTCLKFreq+0x418>
3418c040:	4a76      	ldr	r2, [pc, #472]	@ (3418c21c <RCCEx_GetUSARTCLKFreq+0x2d8>)
3418c042:	4293      	cmp	r3, r2
3418c044:	f200 8193 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c048:	4a75      	ldr	r2, [pc, #468]	@ (3418c220 <RCCEx_GetUSARTCLKFreq+0x2dc>)
3418c04a:	4293      	cmp	r3, r2
3418c04c:	f000 812d 	beq.w	3418c2aa <RCCEx_GetUSARTCLKFreq+0x366>
3418c050:	4a73      	ldr	r2, [pc, #460]	@ (3418c220 <RCCEx_GetUSARTCLKFreq+0x2dc>)
3418c052:	4293      	cmp	r3, r2
3418c054:	f200 818b 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c058:	4a72      	ldr	r2, [pc, #456]	@ (3418c224 <RCCEx_GetUSARTCLKFreq+0x2e0>)
3418c05a:	4293      	cmp	r3, r2
3418c05c:	f000 8125 	beq.w	3418c2aa <RCCEx_GetUSARTCLKFreq+0x366>
3418c060:	4a70      	ldr	r2, [pc, #448]	@ (3418c224 <RCCEx_GetUSARTCLKFreq+0x2e0>)
3418c062:	4293      	cmp	r3, r2
3418c064:	f200 8183 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c068:	4a6f      	ldr	r2, [pc, #444]	@ (3418c228 <RCCEx_GetUSARTCLKFreq+0x2e4>)
3418c06a:	4293      	cmp	r3, r2
3418c06c:	f000 811d 	beq.w	3418c2aa <RCCEx_GetUSARTCLKFreq+0x366>
3418c070:	4a6d      	ldr	r2, [pc, #436]	@ (3418c228 <RCCEx_GetUSARTCLKFreq+0x2e4>)
3418c072:	4293      	cmp	r3, r2
3418c074:	f200 817b 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c078:	4a6c      	ldr	r2, [pc, #432]	@ (3418c22c <RCCEx_GetUSARTCLKFreq+0x2e8>)
3418c07a:	4293      	cmp	r3, r2
3418c07c:	f000 8115 	beq.w	3418c2aa <RCCEx_GetUSARTCLKFreq+0x366>
3418c080:	4a6a      	ldr	r2, [pc, #424]	@ (3418c22c <RCCEx_GetUSARTCLKFreq+0x2e8>)
3418c082:	4293      	cmp	r3, r2
3418c084:	f200 8173 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c088:	4a69      	ldr	r2, [pc, #420]	@ (3418c230 <RCCEx_GetUSARTCLKFreq+0x2ec>)
3418c08a:	4293      	cmp	r3, r2
3418c08c:	f000 810d 	beq.w	3418c2aa <RCCEx_GetUSARTCLKFreq+0x366>
3418c090:	4a67      	ldr	r2, [pc, #412]	@ (3418c230 <RCCEx_GetUSARTCLKFreq+0x2ec>)
3418c092:	4293      	cmp	r3, r2
3418c094:	f200 816b 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c098:	4a66      	ldr	r2, [pc, #408]	@ (3418c234 <RCCEx_GetUSARTCLKFreq+0x2f0>)
3418c09a:	4293      	cmp	r3, r2
3418c09c:	d07b      	beq.n	3418c196 <RCCEx_GetUSARTCLKFreq+0x252>
3418c09e:	4a65      	ldr	r2, [pc, #404]	@ (3418c234 <RCCEx_GetUSARTCLKFreq+0x2f0>)
3418c0a0:	4293      	cmp	r3, r2
3418c0a2:	f200 8164 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c0a6:	4a64      	ldr	r2, [pc, #400]	@ (3418c238 <RCCEx_GetUSARTCLKFreq+0x2f4>)
3418c0a8:	4293      	cmp	r3, r2
3418c0aa:	d074      	beq.n	3418c196 <RCCEx_GetUSARTCLKFreq+0x252>
3418c0ac:	4a62      	ldr	r2, [pc, #392]	@ (3418c238 <RCCEx_GetUSARTCLKFreq+0x2f4>)
3418c0ae:	4293      	cmp	r3, r2
3418c0b0:	f200 815d 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c0b4:	4a61      	ldr	r2, [pc, #388]	@ (3418c23c <RCCEx_GetUSARTCLKFreq+0x2f8>)
3418c0b6:	4293      	cmp	r3, r2
3418c0b8:	d06d      	beq.n	3418c196 <RCCEx_GetUSARTCLKFreq+0x252>
3418c0ba:	4a60      	ldr	r2, [pc, #384]	@ (3418c23c <RCCEx_GetUSARTCLKFreq+0x2f8>)
3418c0bc:	4293      	cmp	r3, r2
3418c0be:	f200 8156 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c0c2:	4a5f      	ldr	r2, [pc, #380]	@ (3418c240 <RCCEx_GetUSARTCLKFreq+0x2fc>)
3418c0c4:	4293      	cmp	r3, r2
3418c0c6:	d066      	beq.n	3418c196 <RCCEx_GetUSARTCLKFreq+0x252>
3418c0c8:	4a5d      	ldr	r2, [pc, #372]	@ (3418c240 <RCCEx_GetUSARTCLKFreq+0x2fc>)
3418c0ca:	4293      	cmp	r3, r2
3418c0cc:	f200 814f 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c0d0:	4a5c      	ldr	r2, [pc, #368]	@ (3418c244 <RCCEx_GetUSARTCLKFreq+0x300>)
3418c0d2:	4293      	cmp	r3, r2
3418c0d4:	d05f      	beq.n	3418c196 <RCCEx_GetUSARTCLKFreq+0x252>
3418c0d6:	4a5b      	ldr	r2, [pc, #364]	@ (3418c244 <RCCEx_GetUSARTCLKFreq+0x300>)
3418c0d8:	4293      	cmp	r3, r2
3418c0da:	f200 8148 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c0de:	4a5a      	ldr	r2, [pc, #360]	@ (3418c248 <RCCEx_GetUSARTCLKFreq+0x304>)
3418c0e0:	4293      	cmp	r3, r2
3418c0e2:	d053      	beq.n	3418c18c <RCCEx_GetUSARTCLKFreq+0x248>
3418c0e4:	4a58      	ldr	r2, [pc, #352]	@ (3418c248 <RCCEx_GetUSARTCLKFreq+0x304>)
3418c0e6:	4293      	cmp	r3, r2
3418c0e8:	f200 8141 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c0ec:	4a57      	ldr	r2, [pc, #348]	@ (3418c24c <RCCEx_GetUSARTCLKFreq+0x308>)
3418c0ee:	4293      	cmp	r3, r2
3418c0f0:	d04c      	beq.n	3418c18c <RCCEx_GetUSARTCLKFreq+0x248>
3418c0f2:	4a56      	ldr	r2, [pc, #344]	@ (3418c24c <RCCEx_GetUSARTCLKFreq+0x308>)
3418c0f4:	4293      	cmp	r3, r2
3418c0f6:	f200 813a 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c0fa:	4a55      	ldr	r2, [pc, #340]	@ (3418c250 <RCCEx_GetUSARTCLKFreq+0x30c>)
3418c0fc:	4293      	cmp	r3, r2
3418c0fe:	d045      	beq.n	3418c18c <RCCEx_GetUSARTCLKFreq+0x248>
3418c100:	4a53      	ldr	r2, [pc, #332]	@ (3418c250 <RCCEx_GetUSARTCLKFreq+0x30c>)
3418c102:	4293      	cmp	r3, r2
3418c104:	f200 8133 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c108:	4a52      	ldr	r2, [pc, #328]	@ (3418c254 <RCCEx_GetUSARTCLKFreq+0x310>)
3418c10a:	4293      	cmp	r3, r2
3418c10c:	d03e      	beq.n	3418c18c <RCCEx_GetUSARTCLKFreq+0x248>
3418c10e:	4a51      	ldr	r2, [pc, #324]	@ (3418c254 <RCCEx_GetUSARTCLKFreq+0x310>)
3418c110:	4293      	cmp	r3, r2
3418c112:	f200 812c 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c116:	4a50      	ldr	r2, [pc, #320]	@ (3418c258 <RCCEx_GetUSARTCLKFreq+0x314>)
3418c118:	4293      	cmp	r3, r2
3418c11a:	d037      	beq.n	3418c18c <RCCEx_GetUSARTCLKFreq+0x248>
3418c11c:	4a4e      	ldr	r2, [pc, #312]	@ (3418c258 <RCCEx_GetUSARTCLKFreq+0x314>)
3418c11e:	4293      	cmp	r3, r2
3418c120:	f200 8125 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c124:	4a4d      	ldr	r2, [pc, #308]	@ (3418c25c <RCCEx_GetUSARTCLKFreq+0x318>)
3418c126:	4293      	cmp	r3, r2
3418c128:	d018      	beq.n	3418c15c <RCCEx_GetUSARTCLKFreq+0x218>
3418c12a:	4a4c      	ldr	r2, [pc, #304]	@ (3418c25c <RCCEx_GetUSARTCLKFreq+0x318>)
3418c12c:	4293      	cmp	r3, r2
3418c12e:	f200 811e 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c132:	4a4b      	ldr	r2, [pc, #300]	@ (3418c260 <RCCEx_GetUSARTCLKFreq+0x31c>)
3418c134:	4293      	cmp	r3, r2
3418c136:	d01d      	beq.n	3418c174 <RCCEx_GetUSARTCLKFreq+0x230>
3418c138:	4a49      	ldr	r2, [pc, #292]	@ (3418c260 <RCCEx_GetUSARTCLKFreq+0x31c>)
3418c13a:	4293      	cmp	r3, r2
3418c13c:	f200 8117 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c140:	4a48      	ldr	r2, [pc, #288]	@ (3418c264 <RCCEx_GetUSARTCLKFreq+0x320>)
3418c142:	4293      	cmp	r3, r2
3418c144:	d00a      	beq.n	3418c15c <RCCEx_GetUSARTCLKFreq+0x218>
3418c146:	4a47      	ldr	r2, [pc, #284]	@ (3418c264 <RCCEx_GetUSARTCLKFreq+0x320>)
3418c148:	4293      	cmp	r3, r2
3418c14a:	f200 8110 	bhi.w	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
3418c14e:	4a46      	ldr	r2, [pc, #280]	@ (3418c268 <RCCEx_GetUSARTCLKFreq+0x324>)
3418c150:	4293      	cmp	r3, r2
3418c152:	d003      	beq.n	3418c15c <RCCEx_GetUSARTCLKFreq+0x218>
3418c154:	4a45      	ldr	r2, [pc, #276]	@ (3418c26c <RCCEx_GetUSARTCLKFreq+0x328>)
3418c156:	4293      	cmp	r3, r2
3418c158:	d00c      	beq.n	3418c174 <RCCEx_GetUSARTCLKFreq+0x230>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418c15a:	e108      	b.n	3418c36e <RCCEx_GetUSARTCLKFreq+0x42a>
      usart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418c15c:	f7f7 ff8e 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418c160:	4603      	mov	r3, r0
3418c162:	4618      	mov	r0, r3
3418c164:	f7fc ff1a 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418c168:	4603      	mov	r3, r0
3418c16a:	4618      	mov	r0, r3
3418c16c:	f7fc ff37 	bl	34188fde <RCCEx_GetPCLK2Freq>
3418c170:	60f8      	str	r0, [r7, #12]
      break;
3418c172:	e107      	b.n	3418c384 <RCCEx_GetUSARTCLKFreq+0x440>
      usart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418c174:	f7f7 ff82 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418c178:	4603      	mov	r3, r0
3418c17a:	4618      	mov	r0, r3
3418c17c:	f7fc ff0e 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418c180:	4603      	mov	r3, r0
3418c182:	4618      	mov	r0, r3
3418c184:	f7fc ff1b 	bl	34188fbe <RCCEx_GetPCLK1Freq>
3418c188:	60f8      	str	r0, [r7, #12]
      break;
3418c18a:	e0fb      	b.n	3418c384 <RCCEx_GetUSARTCLKFreq+0x440>
      usart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418c18c:	2007      	movs	r0, #7
3418c18e:	f7fd f9f1 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418c192:	60f8      	str	r0, [r7, #12]
      break;
3418c194:	e0f6      	b.n	3418c384 <RCCEx_GetUSARTCLKFreq+0x440>
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418c196:	f7f9 fb95 	bl	341858c4 <LL_RCC_IC9_IsEnabled>
3418c19a:	4603      	mov	r3, r0
3418c19c:	2b00      	cmp	r3, #0
3418c19e:	f000 80e8 	beq.w	3418c372 <RCCEx_GetUSARTCLKFreq+0x42e>
        ic_divider = LL_RCC_IC9_GetDivider();
3418c1a2:	f7f9 fbb1 	bl	34185908 <LL_RCC_IC9_GetDivider>
3418c1a6:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418c1a8:	f7f9 fba0 	bl	341858ec <LL_RCC_IC9_GetSource>
3418c1ac:	4603      	mov	r3, r0
3418c1ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c1b2:	d06f      	beq.n	3418c294 <RCCEx_GetUSARTCLKFreq+0x350>
3418c1b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c1b8:	d875      	bhi.n	3418c2a6 <RCCEx_GetUSARTCLKFreq+0x362>
3418c1ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c1be:	d060      	beq.n	3418c282 <RCCEx_GetUSARTCLKFreq+0x33e>
3418c1c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c1c4:	d86f      	bhi.n	3418c2a6 <RCCEx_GetUSARTCLKFreq+0x362>
3418c1c6:	2b00      	cmp	r3, #0
3418c1c8:	d003      	beq.n	3418c1d2 <RCCEx_GetUSARTCLKFreq+0x28e>
3418c1ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c1ce:	d04f      	beq.n	3418c270 <RCCEx_GetUSARTCLKFreq+0x32c>
            break;
3418c1d0:	e069      	b.n	3418c2a6 <RCCEx_GetUSARTCLKFreq+0x362>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c1d2:	f7fc fdcb 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418c1d6:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418c1d8:	68fa      	ldr	r2, [r7, #12]
3418c1da:	68bb      	ldr	r3, [r7, #8]
3418c1dc:	fbb2 f3f3 	udiv	r3, r2, r3
3418c1e0:	60fb      	str	r3, [r7, #12]
            break;
3418c1e2:	e061      	b.n	3418c2a8 <RCCEx_GetUSARTCLKFreq+0x364>
3418c1e4:	07061430 	.word	0x07061430
3418c1e8:	07060830 	.word	0x07060830
3418c1ec:	07060434 	.word	0x07060434
3418c1f0:	07060430 	.word	0x07060430
3418c1f4:	07060030 	.word	0x07060030
3418c1f8:	07051430 	.word	0x07051430
3418c1fc:	07050830 	.word	0x07050830
3418c200:	07050434 	.word	0x07050434
3418c204:	07050430 	.word	0x07050430
3418c208:	07050030 	.word	0x07050030
3418c20c:	07041430 	.word	0x07041430
3418c210:	07040830 	.word	0x07040830
3418c214:	07040434 	.word	0x07040434
3418c218:	07040430 	.word	0x07040430
3418c21c:	07040030 	.word	0x07040030
3418c220:	07031430 	.word	0x07031430
3418c224:	07030830 	.word	0x07030830
3418c228:	07030434 	.word	0x07030434
3418c22c:	07030430 	.word	0x07030430
3418c230:	07030030 	.word	0x07030030
3418c234:	07021430 	.word	0x07021430
3418c238:	07020830 	.word	0x07020830
3418c23c:	07020434 	.word	0x07020434
3418c240:	07020430 	.word	0x07020430
3418c244:	07020030 	.word	0x07020030
3418c248:	07011430 	.word	0x07011430
3418c24c:	07010830 	.word	0x07010830
3418c250:	07010434 	.word	0x07010434
3418c254:	07010430 	.word	0x07010430
3418c258:	07010030 	.word	0x07010030
3418c25c:	07001430 	.word	0x07001430
3418c260:	07000830 	.word	0x07000830
3418c264:	07000434 	.word	0x07000434
3418c268:	07000030 	.word	0x07000030
3418c26c:	07000430 	.word	0x07000430
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c270:	f7fc fdc2 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418c274:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418c276:	68fa      	ldr	r2, [r7, #12]
3418c278:	68bb      	ldr	r3, [r7, #8]
3418c27a:	fbb2 f3f3 	udiv	r3, r2, r3
3418c27e:	60fb      	str	r3, [r7, #12]
            break;
3418c280:	e012      	b.n	3418c2a8 <RCCEx_GetUSARTCLKFreq+0x364>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c282:	f7fc fdff 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418c286:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418c288:	68fa      	ldr	r2, [r7, #12]
3418c28a:	68bb      	ldr	r3, [r7, #8]
3418c28c:	fbb2 f3f3 	udiv	r3, r2, r3
3418c290:	60fb      	str	r3, [r7, #12]
            break;
3418c292:	e009      	b.n	3418c2a8 <RCCEx_GetUSARTCLKFreq+0x364>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c294:	f7fc fe3c 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418c298:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418c29a:	68fa      	ldr	r2, [r7, #12]
3418c29c:	68bb      	ldr	r3, [r7, #8]
3418c29e:	fbb2 f3f3 	udiv	r3, r2, r3
3418c2a2:	60fb      	str	r3, [r7, #12]
            break;
3418c2a4:	e000      	b.n	3418c2a8 <RCCEx_GetUSARTCLKFreq+0x364>
            break;
3418c2a6:	bf00      	nop
      break;
3418c2a8:	e063      	b.n	3418c372 <RCCEx_GetUSARTCLKFreq+0x42e>
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418c2aa:	f7f9 fc0b 	bl	34185ac4 <LL_RCC_IC14_IsEnabled>
3418c2ae:	4603      	mov	r3, r0
3418c2b0:	2b00      	cmp	r3, #0
3418c2b2:	d060      	beq.n	3418c376 <RCCEx_GetUSARTCLKFreq+0x432>
        ic_divider = LL_RCC_IC14_GetDivider();
3418c2b4:	f7f9 fc28 	bl	34185b08 <LL_RCC_IC14_GetDivider>
3418c2b8:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418c2ba:	f7f9 fc17 	bl	34185aec <LL_RCC_IC14_GetSource>
3418c2be:	4603      	mov	r3, r0
3418c2c0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c2c4:	d029      	beq.n	3418c31a <RCCEx_GetUSARTCLKFreq+0x3d6>
3418c2c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c2ca:	d82f      	bhi.n	3418c32c <RCCEx_GetUSARTCLKFreq+0x3e8>
3418c2cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c2d0:	d01a      	beq.n	3418c308 <RCCEx_GetUSARTCLKFreq+0x3c4>
3418c2d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c2d6:	d829      	bhi.n	3418c32c <RCCEx_GetUSARTCLKFreq+0x3e8>
3418c2d8:	2b00      	cmp	r3, #0
3418c2da:	d003      	beq.n	3418c2e4 <RCCEx_GetUSARTCLKFreq+0x3a0>
3418c2dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c2e0:	d009      	beq.n	3418c2f6 <RCCEx_GetUSARTCLKFreq+0x3b2>
            break;
3418c2e2:	e023      	b.n	3418c32c <RCCEx_GetUSARTCLKFreq+0x3e8>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c2e4:	f7fc fd42 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418c2e8:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418c2ea:	68fa      	ldr	r2, [r7, #12]
3418c2ec:	68bb      	ldr	r3, [r7, #8]
3418c2ee:	fbb2 f3f3 	udiv	r3, r2, r3
3418c2f2:	60fb      	str	r3, [r7, #12]
            break;
3418c2f4:	e01b      	b.n	3418c32e <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c2f6:	f7fc fd7f 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418c2fa:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418c2fc:	68fa      	ldr	r2, [r7, #12]
3418c2fe:	68bb      	ldr	r3, [r7, #8]
3418c300:	fbb2 f3f3 	udiv	r3, r2, r3
3418c304:	60fb      	str	r3, [r7, #12]
            break;
3418c306:	e012      	b.n	3418c32e <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c308:	f7fc fdbc 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418c30c:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418c30e:	68fa      	ldr	r2, [r7, #12]
3418c310:	68bb      	ldr	r3, [r7, #8]
3418c312:	fbb2 f3f3 	udiv	r3, r2, r3
3418c316:	60fb      	str	r3, [r7, #12]
            break;
3418c318:	e009      	b.n	3418c32e <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c31a:	f7fc fdf9 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418c31e:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418c320:	68fa      	ldr	r2, [r7, #12]
3418c322:	68bb      	ldr	r3, [r7, #8]
3418c324:	fbb2 f3f3 	udiv	r3, r2, r3
3418c328:	60fb      	str	r3, [r7, #12]
            break;
3418c32a:	e000      	b.n	3418c32e <RCCEx_GetUSARTCLKFreq+0x3ea>
            break;
3418c32c:	bf00      	nop
      break;
3418c32e:	e022      	b.n	3418c376 <RCCEx_GetUSARTCLKFreq+0x432>
      if (LL_RCC_HSI_IsReady() != 0U)
3418c330:	f7f8 faa4 	bl	3418487c <LL_RCC_HSI_IsReady>
3418c334:	4603      	mov	r3, r0
3418c336:	2b00      	cmp	r3, #0
3418c338:	d01f      	beq.n	3418c37a <RCCEx_GetUSARTCLKFreq+0x436>
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418c33a:	f7f8 fab1 	bl	341848a0 <LL_RCC_HSI_GetDivider>
3418c33e:	4603      	mov	r3, r0
3418c340:	09db      	lsrs	r3, r3, #7
3418c342:	4a13      	ldr	r2, [pc, #76]	@ (3418c390 <RCCEx_GetUSARTCLKFreq+0x44c>)
3418c344:	fa22 f303 	lsr.w	r3, r2, r3
3418c348:	60fb      	str	r3, [r7, #12]
      break;
3418c34a:	e016      	b.n	3418c37a <RCCEx_GetUSARTCLKFreq+0x436>
      if (LL_RCC_MSI_IsReady() != 0U)
3418c34c:	f7f8 fab6 	bl	341848bc <LL_RCC_MSI_IsReady>
3418c350:	4603      	mov	r3, r0
3418c352:	2b00      	cmp	r3, #0
3418c354:	d013      	beq.n	3418c37e <RCCEx_GetUSARTCLKFreq+0x43a>
        usart_frequency = MSI_VALUE;
3418c356:	4b0f      	ldr	r3, [pc, #60]	@ (3418c394 <RCCEx_GetUSARTCLKFreq+0x450>)
3418c358:	60fb      	str	r3, [r7, #12]
      break;
3418c35a:	e010      	b.n	3418c37e <RCCEx_GetUSARTCLKFreq+0x43a>
      if (LL_RCC_LSE_IsReady() != 0U)
3418c35c:	f7f8 face 	bl	341848fc <LL_RCC_LSE_IsReady>
3418c360:	4603      	mov	r3, r0
3418c362:	2b00      	cmp	r3, #0
3418c364:	d00d      	beq.n	3418c382 <RCCEx_GetUSARTCLKFreq+0x43e>
        usart_frequency = LSE_VALUE;
3418c366:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418c36a:	60fb      	str	r3, [r7, #12]
      break;
3418c36c:	e009      	b.n	3418c382 <RCCEx_GetUSARTCLKFreq+0x43e>
      break;
3418c36e:	bf00      	nop
3418c370:	e008      	b.n	3418c384 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418c372:	bf00      	nop
3418c374:	e006      	b.n	3418c384 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418c376:	bf00      	nop
3418c378:	e004      	b.n	3418c384 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418c37a:	bf00      	nop
3418c37c:	e002      	b.n	3418c384 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418c37e:	bf00      	nop
3418c380:	e000      	b.n	3418c384 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418c382:	bf00      	nop
  }

  return usart_frequency;
3418c384:	68fb      	ldr	r3, [r7, #12]
}
3418c386:	4618      	mov	r0, r3
3418c388:	3710      	adds	r7, #16
3418c38a:	46bd      	mov	sp, r7
3418c38c:	bd80      	pop	{r7, pc}
3418c38e:	bf00      	nop
3418c390:	03d09000 	.word	0x03d09000
3418c394:	003d0900 	.word	0x003d0900

3418c398 <RCCEx_GetOTGPHYCLKFreq>:
  *         @arg @ref RCCEx_USB_OTGHS2_Clock_Source
  * @retval OTGPHY clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready or Disabled
  */
static uint32_t RCCEx_GetOTGPHYCLKFreq(uint32_t OTGPHYxSource)
{
3418c398:	b580      	push	{r7, lr}
3418c39a:	b084      	sub	sp, #16
3418c39c:	af00      	add	r7, sp, #0
3418c39e:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c3a0:	2300      	movs	r3, #0
3418c3a2:	60fb      	str	r3, [r7, #12]

  switch (LL_RCC_GetUSBClockSource(OTGPHYxSource))
3418c3a4:	6878      	ldr	r0, [r7, #4]
3418c3a6:	f7f8 fe69 	bl	3418507c <LL_RCC_GetUSBClockSource>
3418c3aa:	4603      	mov	r3, r0
3418c3ac:	4a4b      	ldr	r2, [pc, #300]	@ (3418c4dc <RCCEx_GetOTGPHYCLKFreq+0x144>)
3418c3ae:	4293      	cmp	r3, r2
3418c3b0:	d035      	beq.n	3418c41e <RCCEx_GetOTGPHYCLKFreq+0x86>
3418c3b2:	4a4a      	ldr	r2, [pc, #296]	@ (3418c4dc <RCCEx_GetOTGPHYCLKFreq+0x144>)
3418c3b4:	4293      	cmp	r3, r2
3418c3b6:	f200 8085 	bhi.w	3418c4c4 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418c3ba:	4a49      	ldr	r2, [pc, #292]	@ (3418c4e0 <RCCEx_GetOTGPHYCLKFreq+0x148>)
3418c3bc:	4293      	cmp	r3, r2
3418c3be:	d02e      	beq.n	3418c41e <RCCEx_GetOTGPHYCLKFreq+0x86>
3418c3c0:	4a47      	ldr	r2, [pc, #284]	@ (3418c4e0 <RCCEx_GetOTGPHYCLKFreq+0x148>)
3418c3c2:	4293      	cmp	r3, r2
3418c3c4:	d87e      	bhi.n	3418c4c4 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418c3c6:	4a47      	ldr	r2, [pc, #284]	@ (3418c4e4 <RCCEx_GetOTGPHYCLKFreq+0x14c>)
3418c3c8:	4293      	cmp	r3, r2
3418c3ca:	d038      	beq.n	3418c43e <RCCEx_GetOTGPHYCLKFreq+0xa6>
3418c3cc:	4a45      	ldr	r2, [pc, #276]	@ (3418c4e4 <RCCEx_GetOTGPHYCLKFreq+0x14c>)
3418c3ce:	4293      	cmp	r3, r2
3418c3d0:	d878      	bhi.n	3418c4c4 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418c3d2:	4a45      	ldr	r2, [pc, #276]	@ (3418c4e8 <RCCEx_GetOTGPHYCLKFreq+0x150>)
3418c3d4:	4293      	cmp	r3, r2
3418c3d6:	d032      	beq.n	3418c43e <RCCEx_GetOTGPHYCLKFreq+0xa6>
3418c3d8:	4a43      	ldr	r2, [pc, #268]	@ (3418c4e8 <RCCEx_GetOTGPHYCLKFreq+0x150>)
3418c3da:	4293      	cmp	r3, r2
3418c3dc:	d872      	bhi.n	3418c4c4 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418c3de:	4a43      	ldr	r2, [pc, #268]	@ (3418c4ec <RCCEx_GetOTGPHYCLKFreq+0x154>)
3418c3e0:	4293      	cmp	r3, r2
3418c3e2:	d00f      	beq.n	3418c404 <RCCEx_GetOTGPHYCLKFreq+0x6c>
3418c3e4:	4a41      	ldr	r2, [pc, #260]	@ (3418c4ec <RCCEx_GetOTGPHYCLKFreq+0x154>)
3418c3e6:	4293      	cmp	r3, r2
3418c3e8:	d86c      	bhi.n	3418c4c4 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418c3ea:	4a41      	ldr	r2, [pc, #260]	@ (3418c4f0 <RCCEx_GetOTGPHYCLKFreq+0x158>)
3418c3ec:	4293      	cmp	r3, r2
3418c3ee:	d009      	beq.n	3418c404 <RCCEx_GetOTGPHYCLKFreq+0x6c>
3418c3f0:	4a3f      	ldr	r2, [pc, #252]	@ (3418c4f0 <RCCEx_GetOTGPHYCLKFreq+0x158>)
3418c3f2:	4293      	cmp	r3, r2
3418c3f4:	d866      	bhi.n	3418c4c4 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418c3f6:	4a3f      	ldr	r2, [pc, #252]	@ (3418c4f4 <RCCEx_GetOTGPHYCLKFreq+0x15c>)
3418c3f8:	4293      	cmp	r3, r2
3418c3fa:	d008      	beq.n	3418c40e <RCCEx_GetOTGPHYCLKFreq+0x76>
3418c3fc:	4a3e      	ldr	r2, [pc, #248]	@ (3418c4f8 <RCCEx_GetOTGPHYCLKFreq+0x160>)
3418c3fe:	4293      	cmp	r3, r2
3418c400:	d005      	beq.n	3418c40e <RCCEx_GetOTGPHYCLKFreq+0x76>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418c402:	e05f      	b.n	3418c4c4 <RCCEx_GetOTGPHYCLKFreq+0x12c>
      usb_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418c404:	2007      	movs	r0, #7
3418c406:	f7fd f8b5 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418c40a:	60f8      	str	r0, [r7, #12]
      break;
3418c40c:	e061      	b.n	3418c4d2 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      if (LL_RCC_HSE_IsReady() != 0U)
3418c40e:	f7f8 fa23 	bl	34184858 <LL_RCC_HSE_IsReady>
3418c412:	4603      	mov	r3, r0
3418c414:	2b00      	cmp	r3, #0
3418c416:	d057      	beq.n	3418c4c8 <RCCEx_GetOTGPHYCLKFreq+0x130>
        usb_frequency = HSE_VALUE / 2U;
3418c418:	4b38      	ldr	r3, [pc, #224]	@ (3418c4fc <RCCEx_GetOTGPHYCLKFreq+0x164>)
3418c41a:	60fb      	str	r3, [r7, #12]
      break;
3418c41c:	e054      	b.n	3418c4c8 <RCCEx_GetOTGPHYCLKFreq+0x130>
      if (LL_RCC_HSE_IsReady() != 0U)
3418c41e:	f7f8 fa1b 	bl	34184858 <LL_RCC_HSE_IsReady>
3418c422:	4603      	mov	r3, r0
3418c424:	2b00      	cmp	r3, #0
3418c426:	d051      	beq.n	3418c4cc <RCCEx_GetOTGPHYCLKFreq+0x134>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
3418c428:	f7f8 fa04 	bl	34184834 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
3418c42c:	4603      	mov	r3, r0
3418c42e:	2b00      	cmp	r3, #0
3418c430:	d102      	bne.n	3418c438 <RCCEx_GetOTGPHYCLKFreq+0xa0>
          usb_frequency = HSE_VALUE;
3418c432:	4b33      	ldr	r3, [pc, #204]	@ (3418c500 <RCCEx_GetOTGPHYCLKFreq+0x168>)
3418c434:	60fb      	str	r3, [r7, #12]
      break;
3418c436:	e049      	b.n	3418c4cc <RCCEx_GetOTGPHYCLKFreq+0x134>
          usb_frequency = HSE_VALUE / 2U;
3418c438:	4b30      	ldr	r3, [pc, #192]	@ (3418c4fc <RCCEx_GetOTGPHYCLKFreq+0x164>)
3418c43a:	60fb      	str	r3, [r7, #12]
      break;
3418c43c:	e046      	b.n	3418c4cc <RCCEx_GetOTGPHYCLKFreq+0x134>
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418c43e:	f7f9 fb81 	bl	34185b44 <LL_RCC_IC15_IsEnabled>
3418c442:	4603      	mov	r3, r0
3418c444:	2b00      	cmp	r3, #0
3418c446:	d043      	beq.n	3418c4d0 <RCCEx_GetOTGPHYCLKFreq+0x138>
        uint32_t ic_divider = LL_RCC_IC15_GetDivider();
3418c448:	f7f9 fb9e 	bl	34185b88 <LL_RCC_IC15_GetDivider>
3418c44c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3418c44e:	f7f9 fb8d 	bl	34185b6c <LL_RCC_IC15_GetSource>
3418c452:	4603      	mov	r3, r0
3418c454:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c458:	d029      	beq.n	3418c4ae <RCCEx_GetOTGPHYCLKFreq+0x116>
3418c45a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c45e:	d82f      	bhi.n	3418c4c0 <RCCEx_GetOTGPHYCLKFreq+0x128>
3418c460:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c464:	d01a      	beq.n	3418c49c <RCCEx_GetOTGPHYCLKFreq+0x104>
3418c466:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c46a:	d829      	bhi.n	3418c4c0 <RCCEx_GetOTGPHYCLKFreq+0x128>
3418c46c:	2b00      	cmp	r3, #0
3418c46e:	d003      	beq.n	3418c478 <RCCEx_GetOTGPHYCLKFreq+0xe0>
3418c470:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c474:	d009      	beq.n	3418c48a <RCCEx_GetOTGPHYCLKFreq+0xf2>
            break;
3418c476:	e023      	b.n	3418c4c0 <RCCEx_GetOTGPHYCLKFreq+0x128>
            usb_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c478:	f7fc fc78 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418c47c:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418c47e:	68fa      	ldr	r2, [r7, #12]
3418c480:	68bb      	ldr	r3, [r7, #8]
3418c482:	fbb2 f3f3 	udiv	r3, r2, r3
3418c486:	60fb      	str	r3, [r7, #12]
            break;
3418c488:	e01b      	b.n	3418c4c2 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c48a:	f7fc fcb5 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418c48e:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418c490:	68fa      	ldr	r2, [r7, #12]
3418c492:	68bb      	ldr	r3, [r7, #8]
3418c494:	fbb2 f3f3 	udiv	r3, r2, r3
3418c498:	60fb      	str	r3, [r7, #12]
            break;
3418c49a:	e012      	b.n	3418c4c2 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c49c:	f7fc fcf2 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418c4a0:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418c4a2:	68fa      	ldr	r2, [r7, #12]
3418c4a4:	68bb      	ldr	r3, [r7, #8]
3418c4a6:	fbb2 f3f3 	udiv	r3, r2, r3
3418c4aa:	60fb      	str	r3, [r7, #12]
            break;
3418c4ac:	e009      	b.n	3418c4c2 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c4ae:	f7fc fd2f 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418c4b2:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418c4b4:	68fa      	ldr	r2, [r7, #12]
3418c4b6:	68bb      	ldr	r3, [r7, #8]
3418c4b8:	fbb2 f3f3 	udiv	r3, r2, r3
3418c4bc:	60fb      	str	r3, [r7, #12]
            break;
3418c4be:	e000      	b.n	3418c4c2 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            break;
3418c4c0:	bf00      	nop
      break;
3418c4c2:	e005      	b.n	3418c4d0 <RCCEx_GetOTGPHYCLKFreq+0x138>
      break;
3418c4c4:	bf00      	nop
3418c4c6:	e004      	b.n	3418c4d2 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418c4c8:	bf00      	nop
3418c4ca:	e002      	b.n	3418c4d2 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418c4cc:	bf00      	nop
3418c4ce:	e000      	b.n	3418c4d2 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418c4d0:	bf00      	nop
  }

  return usb_frequency;
3418c4d2:	68fb      	ldr	r3, [r7, #12]
}
3418c4d4:	4618      	mov	r0, r3
3418c4d6:	3710      	adds	r7, #16
3418c4d8:	46bd      	mov	sp, r7
3418c4da:	bd80      	pop	{r7, pc}
3418c4dc:	03031414 	.word	0x03031414
3418c4e0:	03030c14 	.word	0x03030c14
3418c4e4:	03021414 	.word	0x03021414
3418c4e8:	03020c14 	.word	0x03020c14
3418c4ec:	03011414 	.word	0x03011414
3418c4f0:	03010c14 	.word	0x03010c14
3418c4f4:	03000c14 	.word	0x03000c14
3418c4f8:	03001414 	.word	0x03001414
3418c4fc:	016e3600 	.word	0x016e3600
3418c500:	02dc6c00 	.word	0x02dc6c00

3418c504 <RCCEx_GetOTGPHYCKREFCLKFreq>:
  *         @arg @ref RCCEx_USBPHY2_Clock_Source
  * @retval OTGPHYCKREF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready or Disabled
  */
static uint32_t RCCEx_GetOTGPHYCKREFCLKFreq(uint32_t OTGPHYxCKREFSource)
{
3418c504:	b580      	push	{r7, lr}
3418c506:	b084      	sub	sp, #16
3418c508:	af00      	add	r7, sp, #0
3418c50a:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c50c:	2300      	movs	r3, #0
3418c50e:	60fb      	str	r3, [r7, #12]

  switch (LL_RCC_GetUSBClockSource(OTGPHYxCKREFSource))
3418c510:	6878      	ldr	r0, [r7, #4]
3418c512:	f7f8 fdb3 	bl	3418507c <LL_RCC_GetUSBClockSource>
3418c516:	4603      	mov	r3, r0
3418c518:	4a1a      	ldr	r2, [pc, #104]	@ (3418c584 <RCCEx_GetOTGPHYCKREFCLKFreq+0x80>)
3418c51a:	4293      	cmp	r3, r2
3418c51c:	d00f      	beq.n	3418c53e <RCCEx_GetOTGPHYCKREFCLKFreq+0x3a>
3418c51e:	4a19      	ldr	r2, [pc, #100]	@ (3418c584 <RCCEx_GetOTGPHYCKREFCLKFreq+0x80>)
3418c520:	4293      	cmp	r3, r2
3418c522:	d826      	bhi.n	3418c572 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
3418c524:	4a18      	ldr	r2, [pc, #96]	@ (3418c588 <RCCEx_GetOTGPHYCKREFCLKFreq+0x84>)
3418c526:	4293      	cmp	r3, r2
3418c528:	d009      	beq.n	3418c53e <RCCEx_GetOTGPHYCKREFCLKFreq+0x3a>
3418c52a:	4a17      	ldr	r2, [pc, #92]	@ (3418c588 <RCCEx_GetOTGPHYCKREFCLKFreq+0x84>)
3418c52c:	4293      	cmp	r3, r2
3418c52e:	d820      	bhi.n	3418c572 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
3418c530:	4a16      	ldr	r2, [pc, #88]	@ (3418c58c <RCCEx_GetOTGPHYCKREFCLKFreq+0x88>)
3418c532:	4293      	cmp	r3, r2
3418c534:	d013      	beq.n	3418c55e <RCCEx_GetOTGPHYCKREFCLKFreq+0x5a>
3418c536:	4a16      	ldr	r2, [pc, #88]	@ (3418c590 <RCCEx_GetOTGPHYCKREFCLKFreq+0x8c>)
3418c538:	4293      	cmp	r3, r2
3418c53a:	d015      	beq.n	3418c568 <RCCEx_GetOTGPHYCKREFCLKFreq+0x64>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
      break;

    default:
      /* Unexpected case */
      break;
3418c53c:	e019      	b.n	3418c572 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
      if (LL_RCC_HSE_IsReady() != 0U)
3418c53e:	f7f8 f98b 	bl	34184858 <LL_RCC_HSE_IsReady>
3418c542:	4603      	mov	r3, r0
3418c544:	2b00      	cmp	r3, #0
3418c546:	d016      	beq.n	3418c576 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
3418c548:	f7f8 f974 	bl	34184834 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
3418c54c:	4603      	mov	r3, r0
3418c54e:	2b00      	cmp	r3, #0
3418c550:	d102      	bne.n	3418c558 <RCCEx_GetOTGPHYCKREFCLKFreq+0x54>
          usb_frequency = HSE_VALUE;
3418c552:	4b10      	ldr	r3, [pc, #64]	@ (3418c594 <RCCEx_GetOTGPHYCKREFCLKFreq+0x90>)
3418c554:	60fb      	str	r3, [r7, #12]
      break;
3418c556:	e00e      	b.n	3418c576 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
          usb_frequency = HSE_VALUE / 2U;
3418c558:	4b0f      	ldr	r3, [pc, #60]	@ (3418c598 <RCCEx_GetOTGPHYCKREFCLKFreq+0x94>)
3418c55a:	60fb      	str	r3, [r7, #12]
      break;
3418c55c:	e00b      	b.n	3418c576 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
3418c55e:	480f      	ldr	r0, [pc, #60]	@ (3418c59c <RCCEx_GetOTGPHYCKREFCLKFreq+0x98>)
3418c560:	f7ff ff1a 	bl	3418c398 <RCCEx_GetOTGPHYCLKFreq>
3418c564:	60f8      	str	r0, [r7, #12]
      break;
3418c566:	e007      	b.n	3418c578 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
3418c568:	480d      	ldr	r0, [pc, #52]	@ (3418c5a0 <RCCEx_GetOTGPHYCKREFCLKFreq+0x9c>)
3418c56a:	f7ff ff15 	bl	3418c398 <RCCEx_GetOTGPHYCLKFreq>
3418c56e:	60f8      	str	r0, [r7, #12]
      break;
3418c570:	e002      	b.n	3418c578 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      break;
3418c572:	bf00      	nop
3418c574:	e000      	b.n	3418c578 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      break;
3418c576:	bf00      	nop
  }

  return usb_frequency;
3418c578:	68fb      	ldr	r3, [r7, #12]
}
3418c57a:	4618      	mov	r0, r3
3418c57c:	3710      	adds	r7, #16
3418c57e:	46bd      	mov	sp, r7
3418c580:	bd80      	pop	{r7, pc}
3418c582:	bf00      	nop
3418c584:	01011814 	.word	0x01011814
3418c588:	01011014 	.word	0x01011014
3418c58c:	01001014 	.word	0x01001014
3418c590:	01001814 	.word	0x01001814
3418c594:	02dc6c00 	.word	0x02dc6c00
3418c598:	016e3600 	.word	0x016e3600
3418c59c:	03000c14 	.word	0x03000c14
3418c5a0:	03001414 	.word	0x03001414

3418c5a4 <RCCEx_GetXSPICLKFreq>:
  * @retval XSPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */

static uint32_t RCCEx_GetXSPICLKFreq(uint32_t XSPIxSource)
{
3418c5a4:	b580      	push	{r7, lr}
3418c5a6:	b084      	sub	sp, #16
3418c5a8:	af00      	add	r7, sp, #0
3418c5aa:	6078      	str	r0, [r7, #4]
  uint32_t xspi_frequency = RCC_PERIPH_FREQUENCY_NO;
3418c5ac:	2300      	movs	r3, #0
3418c5ae:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetXSPIClockSource(XSPIxSource))
3418c5b0:	6878      	ldr	r0, [r7, #4]
3418c5b2:	f7f8 fd6f 	bl	34185094 <LL_RCC_GetXSPIClockSource>
3418c5b6:	4603      	mov	r3, r0
3418c5b8:	4a76      	ldr	r2, [pc, #472]	@ (3418c794 <RCCEx_GetXSPICLKFreq+0x1f0>)
3418c5ba:	4293      	cmp	r3, r2
3418c5bc:	f000 809d 	beq.w	3418c6fa <RCCEx_GetXSPICLKFreq+0x156>
3418c5c0:	4a74      	ldr	r2, [pc, #464]	@ (3418c794 <RCCEx_GetXSPICLKFreq+0x1f0>)
3418c5c2:	4293      	cmp	r3, r2
3418c5c4:	f200 80dc 	bhi.w	3418c780 <RCCEx_GetXSPICLKFreq+0x1dc>
3418c5c8:	4a73      	ldr	r2, [pc, #460]	@ (3418c798 <RCCEx_GetXSPICLKFreq+0x1f4>)
3418c5ca:	4293      	cmp	r3, r2
3418c5cc:	f000 8095 	beq.w	3418c6fa <RCCEx_GetXSPICLKFreq+0x156>
3418c5d0:	4a71      	ldr	r2, [pc, #452]	@ (3418c798 <RCCEx_GetXSPICLKFreq+0x1f4>)
3418c5d2:	4293      	cmp	r3, r2
3418c5d4:	f200 80d4 	bhi.w	3418c780 <RCCEx_GetXSPICLKFreq+0x1dc>
3418c5d8:	4a70      	ldr	r2, [pc, #448]	@ (3418c79c <RCCEx_GetXSPICLKFreq+0x1f8>)
3418c5da:	4293      	cmp	r3, r2
3418c5dc:	f000 808d 	beq.w	3418c6fa <RCCEx_GetXSPICLKFreq+0x156>
3418c5e0:	4a6e      	ldr	r2, [pc, #440]	@ (3418c79c <RCCEx_GetXSPICLKFreq+0x1f8>)
3418c5e2:	4293      	cmp	r3, r2
3418c5e4:	f200 80cc 	bhi.w	3418c780 <RCCEx_GetXSPICLKFreq+0x1dc>
3418c5e8:	4a6d      	ldr	r2, [pc, #436]	@ (3418c7a0 <RCCEx_GetXSPICLKFreq+0x1fc>)
3418c5ea:	4293      	cmp	r3, r2
3418c5ec:	d041      	beq.n	3418c672 <RCCEx_GetXSPICLKFreq+0xce>
3418c5ee:	4a6c      	ldr	r2, [pc, #432]	@ (3418c7a0 <RCCEx_GetXSPICLKFreq+0x1fc>)
3418c5f0:	4293      	cmp	r3, r2
3418c5f2:	f200 80c5 	bhi.w	3418c780 <RCCEx_GetXSPICLKFreq+0x1dc>
3418c5f6:	4a6b      	ldr	r2, [pc, #428]	@ (3418c7a4 <RCCEx_GetXSPICLKFreq+0x200>)
3418c5f8:	4293      	cmp	r3, r2
3418c5fa:	d03a      	beq.n	3418c672 <RCCEx_GetXSPICLKFreq+0xce>
3418c5fc:	4a69      	ldr	r2, [pc, #420]	@ (3418c7a4 <RCCEx_GetXSPICLKFreq+0x200>)
3418c5fe:	4293      	cmp	r3, r2
3418c600:	f200 80be 	bhi.w	3418c780 <RCCEx_GetXSPICLKFreq+0x1dc>
3418c604:	4a68      	ldr	r2, [pc, #416]	@ (3418c7a8 <RCCEx_GetXSPICLKFreq+0x204>)
3418c606:	4293      	cmp	r3, r2
3418c608:	d033      	beq.n	3418c672 <RCCEx_GetXSPICLKFreq+0xce>
3418c60a:	4a67      	ldr	r2, [pc, #412]	@ (3418c7a8 <RCCEx_GetXSPICLKFreq+0x204>)
3418c60c:	4293      	cmp	r3, r2
3418c60e:	f200 80b7 	bhi.w	3418c780 <RCCEx_GetXSPICLKFreq+0x1dc>
3418c612:	4a66      	ldr	r2, [pc, #408]	@ (3418c7ac <RCCEx_GetXSPICLKFreq+0x208>)
3418c614:	4293      	cmp	r3, r2
3418c616:	d027      	beq.n	3418c668 <RCCEx_GetXSPICLKFreq+0xc4>
3418c618:	4a64      	ldr	r2, [pc, #400]	@ (3418c7ac <RCCEx_GetXSPICLKFreq+0x208>)
3418c61a:	4293      	cmp	r3, r2
3418c61c:	f200 80b0 	bhi.w	3418c780 <RCCEx_GetXSPICLKFreq+0x1dc>
3418c620:	4a63      	ldr	r2, [pc, #396]	@ (3418c7b0 <RCCEx_GetXSPICLKFreq+0x20c>)
3418c622:	4293      	cmp	r3, r2
3418c624:	d020      	beq.n	3418c668 <RCCEx_GetXSPICLKFreq+0xc4>
3418c626:	4a62      	ldr	r2, [pc, #392]	@ (3418c7b0 <RCCEx_GetXSPICLKFreq+0x20c>)
3418c628:	4293      	cmp	r3, r2
3418c62a:	f200 80a9 	bhi.w	3418c780 <RCCEx_GetXSPICLKFreq+0x1dc>
3418c62e:	4a61      	ldr	r2, [pc, #388]	@ (3418c7b4 <RCCEx_GetXSPICLKFreq+0x210>)
3418c630:	4293      	cmp	r3, r2
3418c632:	d019      	beq.n	3418c668 <RCCEx_GetXSPICLKFreq+0xc4>
3418c634:	4a5f      	ldr	r2, [pc, #380]	@ (3418c7b4 <RCCEx_GetXSPICLKFreq+0x210>)
3418c636:	4293      	cmp	r3, r2
3418c638:	f200 80a2 	bhi.w	3418c780 <RCCEx_GetXSPICLKFreq+0x1dc>
3418c63c:	4a5e      	ldr	r2, [pc, #376]	@ (3418c7b8 <RCCEx_GetXSPICLKFreq+0x214>)
3418c63e:	4293      	cmp	r3, r2
3418c640:	d00a      	beq.n	3418c658 <RCCEx_GetXSPICLKFreq+0xb4>
3418c642:	4a5d      	ldr	r2, [pc, #372]	@ (3418c7b8 <RCCEx_GetXSPICLKFreq+0x214>)
3418c644:	4293      	cmp	r3, r2
3418c646:	f200 809b 	bhi.w	3418c780 <RCCEx_GetXSPICLKFreq+0x1dc>
3418c64a:	4a5c      	ldr	r2, [pc, #368]	@ (3418c7bc <RCCEx_GetXSPICLKFreq+0x218>)
3418c64c:	4293      	cmp	r3, r2
3418c64e:	d003      	beq.n	3418c658 <RCCEx_GetXSPICLKFreq+0xb4>
3418c650:	4a5b      	ldr	r2, [pc, #364]	@ (3418c7c0 <RCCEx_GetXSPICLKFreq+0x21c>)
3418c652:	4293      	cmp	r3, r2
3418c654:	f040 8094 	bne.w	3418c780 <RCCEx_GetXSPICLKFreq+0x1dc>
  {
    case LL_RCC_XSPI1_CLKSOURCE_HCLK:
    case LL_RCC_XSPI2_CLKSOURCE_HCLK:
    case LL_RCC_XSPI3_CLKSOURCE_HCLK:
      xspi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418c658:	f7f7 fd10 	bl	3418407c <HAL_RCC_GetSysClockFreq>
3418c65c:	4603      	mov	r3, r0
3418c65e:	4618      	mov	r0, r3
3418c660:	f7fc fc9c 	bl	34188f9c <RCCEx_GetHCLKFreq>
3418c664:	60f8      	str	r0, [r7, #12]
      break;
3418c666:	e090      	b.n	3418c78a <RCCEx_GetXSPICLKFreq+0x1e6>

    case LL_RCC_XSPI1_CLKSOURCE_CLKP:
    case LL_RCC_XSPI2_CLKSOURCE_CLKP:
    case LL_RCC_XSPI3_CLKSOURCE_CLKP:
      xspi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418c668:	2007      	movs	r0, #7
3418c66a:	f7fc ff83 	bl	34189574 <RCCEx_GetCLKPCLKFreq>
3418c66e:	60f8      	str	r0, [r7, #12]
      break;
3418c670:	e08b      	b.n	3418c78a <RCCEx_GetXSPICLKFreq+0x1e6>

    case LL_RCC_XSPI1_CLKSOURCE_IC3:
    case LL_RCC_XSPI2_CLKSOURCE_IC3:
    case LL_RCC_XSPI3_CLKSOURCE_IC3:
      if (LL_RCC_IC3_IsEnabled() != 0U)
3418c672:	f7f8 ffe7 	bl	34185644 <LL_RCC_IC3_IsEnabled>
3418c676:	4603      	mov	r3, r0
3418c678:	2b00      	cmp	r3, #0
3418c67a:	f000 8083 	beq.w	3418c784 <RCCEx_GetXSPICLKFreq+0x1e0>
      {
        ic_divider = LL_RCC_IC3_GetDivider();
3418c67e:	f7f9 f803 	bl	34185688 <LL_RCC_IC3_GetDivider>
3418c682:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC3_GetSource())
3418c684:	f7f8 fff2 	bl	3418566c <LL_RCC_IC3_GetSource>
3418c688:	4603      	mov	r3, r0
3418c68a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c68e:	d029      	beq.n	3418c6e4 <RCCEx_GetXSPICLKFreq+0x140>
3418c690:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c694:	d82f      	bhi.n	3418c6f6 <RCCEx_GetXSPICLKFreq+0x152>
3418c696:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c69a:	d01a      	beq.n	3418c6d2 <RCCEx_GetXSPICLKFreq+0x12e>
3418c69c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c6a0:	d829      	bhi.n	3418c6f6 <RCCEx_GetXSPICLKFreq+0x152>
3418c6a2:	2b00      	cmp	r3, #0
3418c6a4:	d003      	beq.n	3418c6ae <RCCEx_GetXSPICLKFreq+0x10a>
3418c6a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c6aa:	d009      	beq.n	3418c6c0 <RCCEx_GetXSPICLKFreq+0x11c>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            xspi_frequency = xspi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418c6ac:	e023      	b.n	3418c6f6 <RCCEx_GetXSPICLKFreq+0x152>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c6ae:	f7fc fb5d 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418c6b2:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418c6b4:	68fa      	ldr	r2, [r7, #12]
3418c6b6:	68bb      	ldr	r3, [r7, #8]
3418c6b8:	fbb2 f3f3 	udiv	r3, r2, r3
3418c6bc:	60fb      	str	r3, [r7, #12]
            break;
3418c6be:	e01b      	b.n	3418c6f8 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c6c0:	f7fc fb9a 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418c6c4:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418c6c6:	68fa      	ldr	r2, [r7, #12]
3418c6c8:	68bb      	ldr	r3, [r7, #8]
3418c6ca:	fbb2 f3f3 	udiv	r3, r2, r3
3418c6ce:	60fb      	str	r3, [r7, #12]
            break;
3418c6d0:	e012      	b.n	3418c6f8 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c6d2:	f7fc fbd7 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418c6d6:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418c6d8:	68fa      	ldr	r2, [r7, #12]
3418c6da:	68bb      	ldr	r3, [r7, #8]
3418c6dc:	fbb2 f3f3 	udiv	r3, r2, r3
3418c6e0:	60fb      	str	r3, [r7, #12]
            break;
3418c6e2:	e009      	b.n	3418c6f8 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c6e4:	f7fc fc14 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418c6e8:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418c6ea:	68fa      	ldr	r2, [r7, #12]
3418c6ec:	68bb      	ldr	r3, [r7, #8]
3418c6ee:	fbb2 f3f3 	udiv	r3, r2, r3
3418c6f2:	60fb      	str	r3, [r7, #12]
            break;
3418c6f4:	e000      	b.n	3418c6f8 <RCCEx_GetXSPICLKFreq+0x154>
            break;
3418c6f6:	bf00      	nop
        }
      }
      break;
3418c6f8:	e044      	b.n	3418c784 <RCCEx_GetXSPICLKFreq+0x1e0>

    case LL_RCC_XSPI1_CLKSOURCE_IC4:
    case LL_RCC_XSPI2_CLKSOURCE_IC4:
    case LL_RCC_XSPI3_CLKSOURCE_IC4:
      if (LL_RCC_IC4_IsEnabled() != 0U)
3418c6fa:	f7f8 ffe3 	bl	341856c4 <LL_RCC_IC4_IsEnabled>
3418c6fe:	4603      	mov	r3, r0
3418c700:	2b00      	cmp	r3, #0
3418c702:	d041      	beq.n	3418c788 <RCCEx_GetXSPICLKFreq+0x1e4>
      {
        ic_divider = LL_RCC_IC4_GetDivider();
3418c704:	f7f9 f800 	bl	34185708 <LL_RCC_IC4_GetDivider>
3418c708:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
3418c70a:	f7f8 ffef 	bl	341856ec <LL_RCC_IC4_GetSource>
3418c70e:	4603      	mov	r3, r0
3418c710:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c714:	d029      	beq.n	3418c76a <RCCEx_GetXSPICLKFreq+0x1c6>
3418c716:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418c71a:	d82f      	bhi.n	3418c77c <RCCEx_GetXSPICLKFreq+0x1d8>
3418c71c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c720:	d01a      	beq.n	3418c758 <RCCEx_GetXSPICLKFreq+0x1b4>
3418c722:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418c726:	d829      	bhi.n	3418c77c <RCCEx_GetXSPICLKFreq+0x1d8>
3418c728:	2b00      	cmp	r3, #0
3418c72a:	d003      	beq.n	3418c734 <RCCEx_GetXSPICLKFreq+0x190>
3418c72c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418c730:	d009      	beq.n	3418c746 <RCCEx_GetXSPICLKFreq+0x1a2>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            xspi_frequency = xspi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418c732:	e023      	b.n	3418c77c <RCCEx_GetXSPICLKFreq+0x1d8>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418c734:	f7fc fb1a 	bl	34188d6c <HAL_RCCEx_GetPLL1CLKFreq>
3418c738:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418c73a:	68fa      	ldr	r2, [r7, #12]
3418c73c:	68bb      	ldr	r3, [r7, #8]
3418c73e:	fbb2 f3f3 	udiv	r3, r2, r3
3418c742:	60fb      	str	r3, [r7, #12]
            break;
3418c744:	e01b      	b.n	3418c77e <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418c746:	f7fc fb57 	bl	34188df8 <HAL_RCCEx_GetPLL2CLKFreq>
3418c74a:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418c74c:	68fa      	ldr	r2, [r7, #12]
3418c74e:	68bb      	ldr	r3, [r7, #8]
3418c750:	fbb2 f3f3 	udiv	r3, r2, r3
3418c754:	60fb      	str	r3, [r7, #12]
            break;
3418c756:	e012      	b.n	3418c77e <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418c758:	f7fc fb94 	bl	34188e84 <HAL_RCCEx_GetPLL3CLKFreq>
3418c75c:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418c75e:	68fa      	ldr	r2, [r7, #12]
3418c760:	68bb      	ldr	r3, [r7, #8]
3418c762:	fbb2 f3f3 	udiv	r3, r2, r3
3418c766:	60fb      	str	r3, [r7, #12]
            break;
3418c768:	e009      	b.n	3418c77e <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418c76a:	f7fc fbd1 	bl	34188f10 <HAL_RCCEx_GetPLL4CLKFreq>
3418c76e:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418c770:	68fa      	ldr	r2, [r7, #12]
3418c772:	68bb      	ldr	r3, [r7, #8]
3418c774:	fbb2 f3f3 	udiv	r3, r2, r3
3418c778:	60fb      	str	r3, [r7, #12]
            break;
3418c77a:	e000      	b.n	3418c77e <RCCEx_GetXSPICLKFreq+0x1da>
            break;
3418c77c:	bf00      	nop
        }
      }
      break;
3418c77e:	e003      	b.n	3418c788 <RCCEx_GetXSPICLKFreq+0x1e4>

    default:
      /* Nothing to do */
      break;
3418c780:	bf00      	nop
3418c782:	e002      	b.n	3418c78a <RCCEx_GetXSPICLKFreq+0x1e6>
      break;
3418c784:	bf00      	nop
3418c786:	e000      	b.n	3418c78a <RCCEx_GetXSPICLKFreq+0x1e6>
      break;
3418c788:	bf00      	nop
  }

  return xspi_frequency;
3418c78a:	68fb      	ldr	r3, [r7, #12]
}
3418c78c:	4618      	mov	r0, r3
3418c78e:	3710      	adds	r7, #16
3418c790:	46bd      	mov	sp, r7
3418c792:	bd80      	pop	{r7, pc}
3418c794:	03030814 	.word	0x03030814
3418c798:	03030414 	.word	0x03030414
3418c79c:	03030014 	.word	0x03030014
3418c7a0:	03020814 	.word	0x03020814
3418c7a4:	03020414 	.word	0x03020414
3418c7a8:	03020014 	.word	0x03020014
3418c7ac:	03010814 	.word	0x03010814
3418c7b0:	03010414 	.word	0x03010414
3418c7b4:	03010014 	.word	0x03010014
3418c7b8:	03000814 	.word	0x03000814
3418c7bc:	03000014 	.word	0x03000014
3418c7c0:	03000414 	.word	0x03000414

3418c7c4 <LL_AHB5_GRP1_IsEnabledClock>:
  *
  *         (*) value not defined in all devices.
  * @retval uint32_t
  */
__STATIC_INLINE uint32_t LL_AHB5_GRP1_IsEnabledClock(uint32_t Periphs)
{
3418c7c4:	b480      	push	{r7}
3418c7c6:	b083      	sub	sp, #12
3418c7c8:	af00      	add	r7, sp, #0
3418c7ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(RCC->AHB5ENR, Periphs) == Periphs) ? 1UL : 0UL);
3418c7cc:	4b08      	ldr	r3, [pc, #32]	@ (3418c7f0 <LL_AHB5_GRP1_IsEnabledClock+0x2c>)
3418c7ce:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
3418c7d2:	687b      	ldr	r3, [r7, #4]
3418c7d4:	4013      	ands	r3, r2
3418c7d6:	687a      	ldr	r2, [r7, #4]
3418c7d8:	429a      	cmp	r2, r3
3418c7da:	d101      	bne.n	3418c7e0 <LL_AHB5_GRP1_IsEnabledClock+0x1c>
3418c7dc:	2301      	movs	r3, #1
3418c7de:	e000      	b.n	3418c7e2 <LL_AHB5_GRP1_IsEnabledClock+0x1e>
3418c7e0:	2300      	movs	r3, #0
}
3418c7e2:	4618      	mov	r0, r3
3418c7e4:	370c      	adds	r7, #12
3418c7e6:	46bd      	mov	sp, r7
3418c7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
3418c7ec:	4770      	bx	lr
3418c7ee:	bf00      	nop
3418c7f0:	56028000 	.word	0x56028000

3418c7f4 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
3418c7f4:	b580      	push	{r7, lr}
3418c7f6:	b086      	sub	sp, #24
3418c7f8:	af02      	add	r7, sp, #8
3418c7fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
3418c7fc:	2300      	movs	r3, #0
3418c7fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
3418c800:	f7f5 ff62 	bl	341826c8 <HAL_GetTick>
3418c804:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
3418c806:	687b      	ldr	r3, [r7, #4]
3418c808:	2b00      	cmp	r3, #0
3418c80a:	d102      	bne.n	3418c812 <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
3418c80c:	2301      	movs	r3, #1
3418c80e:	73fb      	strb	r3, [r7, #15]
3418c810:	e0ef      	b.n	3418c9f2 <HAL_XSPI_Init+0x1fe>
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    assert_param(IS_XSPI_MAXTRAN(hxspi->Init.MaxTran));
    assert_param(IS_XSPI_CSSEL(hxspi->Init.MemorySelect));
    assert_param(IS_XSPI_EXTENDMEM(hxspi->Init.MemoryExtended));
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
3418c812:	687b      	ldr	r3, [r7, #4]
3418c814:	2200      	movs	r2, #0
3418c816:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
3418c818:	687b      	ldr	r3, [r7, #4]
3418c81a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418c81c:	2b00      	cmp	r3, #0
3418c81e:	f040 80e8 	bne.w	3418c9f2 <HAL_XSPI_Init+0x1fe>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
3418c822:	6878      	ldr	r0, [r7, #4]
3418c824:	f7f4 fa5a 	bl	34180cdc <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418c828:	f241 3188 	movw	r1, #5000	@ 0x1388
3418c82c:	6878      	ldr	r0, [r7, #4]
3418c82e:	f000 fcee 	bl	3418d20e <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
3418c832:	687b      	ldr	r3, [r7, #4]
3418c834:	681b      	ldr	r3, [r3, #0]
3418c836:	689a      	ldr	r2, [r3, #8]
3418c838:	4b70      	ldr	r3, [pc, #448]	@ (3418c9fc <HAL_XSPI_Init+0x208>)
3418c83a:	4013      	ands	r3, r2
3418c83c:	687a      	ldr	r2, [r7, #4]
3418c83e:	68d1      	ldr	r1, [r2, #12]
3418c840:	687a      	ldr	r2, [r7, #4]
3418c842:	6912      	ldr	r2, [r2, #16]
3418c844:	0412      	lsls	r2, r2, #16
3418c846:	4311      	orrs	r1, r2
3418c848:	687a      	ldr	r2, [r7, #4]
3418c84a:	6952      	ldr	r2, [r2, #20]
3418c84c:	3a01      	subs	r2, #1
3418c84e:	0212      	lsls	r2, r2, #8
3418c850:	4311      	orrs	r1, r2
3418c852:	687a      	ldr	r2, [r7, #4]
3418c854:	69d2      	ldr	r2, [r2, #28]
3418c856:	4311      	orrs	r1, r2
3418c858:	687a      	ldr	r2, [r7, #4]
3418c85a:	6812      	ldr	r2, [r2, #0]
3418c85c:	430b      	orrs	r3, r1
3418c85e:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
3418c860:	687b      	ldr	r3, [r7, #4]
3418c862:	681b      	ldr	r3, [r3, #0]
3418c864:	68db      	ldr	r3, [r3, #12]
3418c866:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
3418c86a:	687b      	ldr	r3, [r7, #4]
3418c86c:	6a1a      	ldr	r2, [r3, #32]
3418c86e:	687b      	ldr	r3, [r7, #4]
3418c870:	681b      	ldr	r3, [r3, #0]
3418c872:	430a      	orrs	r2, r1
3418c874:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
3418c876:	687b      	ldr	r3, [r7, #4]
3418c878:	681b      	ldr	r3, [r3, #0]
3418c87a:	691b      	ldr	r3, [r3, #16]
3418c87c:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
3418c880:	687b      	ldr	r3, [r7, #4]
3418c882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
3418c884:	041a      	lsls	r2, r3, #16
3418c886:	687b      	ldr	r3, [r7, #4]
3418c888:	681b      	ldr	r3, [r3, #0]
3418c88a:	430a      	orrs	r2, r1
3418c88c:	611a      	str	r2, [r3, #16]

      /* Configure maximum transfer */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_MAXTRAN, \
3418c88e:	687b      	ldr	r3, [r7, #4]
3418c890:	681b      	ldr	r3, [r3, #0]
3418c892:	691b      	ldr	r3, [r3, #16]
3418c894:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
3418c898:	687b      	ldr	r3, [r7, #4]
3418c89a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418c89c:	687b      	ldr	r3, [r7, #4]
3418c89e:	681b      	ldr	r3, [r3, #0]
3418c8a0:	430a      	orrs	r2, r1
3418c8a2:	611a      	str	r2, [r3, #16]
                 (hxspi->Init.MaxTran << XSPI_DCR3_MAXTRAN_Pos));

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
3418c8a4:	687b      	ldr	r3, [r7, #4]
3418c8a6:	681b      	ldr	r3, [r3, #0]
3418c8a8:	687a      	ldr	r2, [r7, #4]
3418c8aa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
3418c8ac:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
3418c8ae:	687b      	ldr	r3, [r7, #4]
3418c8b0:	681b      	ldr	r3, [r3, #0]
3418c8b2:	681b      	ldr	r3, [r3, #0]
3418c8b4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
3418c8b8:	687b      	ldr	r3, [r7, #4]
3418c8ba:	685b      	ldr	r3, [r3, #4]
3418c8bc:	3b01      	subs	r3, #1
3418c8be:	021a      	lsls	r2, r3, #8
3418c8c0:	687b      	ldr	r3, [r7, #4]
3418c8c2:	681b      	ldr	r3, [r3, #0]
3418c8c4:	430a      	orrs	r2, r1
3418c8c6:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3418c8c8:	687b      	ldr	r3, [r7, #4]
3418c8ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418c8cc:	9300      	str	r3, [sp, #0]
3418c8ce:	68bb      	ldr	r3, [r7, #8]
3418c8d0:	2200      	movs	r2, #0
3418c8d2:	2120      	movs	r1, #32
3418c8d4:	6878      	ldr	r0, [r7, #4]
3418c8d6:	f000 fdd5 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418c8da:	4603      	mov	r3, r0
3418c8dc:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
3418c8de:	7bfb      	ldrb	r3, [r7, #15]
3418c8e0:	2b00      	cmp	r3, #0
3418c8e2:	f040 8086 	bne.w	3418c9f2 <HAL_XSPI_Init+0x1fe>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
3418c8e6:	687b      	ldr	r3, [r7, #4]
3418c8e8:	681b      	ldr	r3, [r3, #0]
3418c8ea:	68db      	ldr	r3, [r3, #12]
3418c8ec:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
3418c8f0:	687b      	ldr	r3, [r7, #4]
3418c8f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
3418c8f4:	687b      	ldr	r3, [r7, #4]
3418c8f6:	681b      	ldr	r3, [r3, #0]
3418c8f8:	430a      	orrs	r2, r1
3418c8fa:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
3418c8fc:	687b      	ldr	r3, [r7, #4]
3418c8fe:	681b      	ldr	r3, [r3, #0]
3418c900:	4a3f      	ldr	r2, [pc, #252]	@ (3418ca00 <HAL_XSPI_Init+0x20c>)
3418c902:	4293      	cmp	r3, r2
3418c904:	d018      	beq.n	3418c938 <HAL_XSPI_Init+0x144>
3418c906:	687b      	ldr	r3, [r7, #4]
3418c908:	681b      	ldr	r3, [r3, #0]
3418c90a:	4a3e      	ldr	r2, [pc, #248]	@ (3418ca04 <HAL_XSPI_Init+0x210>)
3418c90c:	4293      	cmp	r3, r2
3418c90e:	d013      	beq.n	3418c938 <HAL_XSPI_Init+0x144>
3418c910:	687b      	ldr	r3, [r7, #4]
3418c912:	681b      	ldr	r3, [r3, #0]
3418c914:	4a3c      	ldr	r2, [pc, #240]	@ (3418ca08 <HAL_XSPI_Init+0x214>)
3418c916:	4293      	cmp	r3, r2
3418c918:	d00e      	beq.n	3418c938 <HAL_XSPI_Init+0x144>
3418c91a:	687b      	ldr	r3, [r7, #4]
3418c91c:	681b      	ldr	r3, [r3, #0]
3418c91e:	4a3b      	ldr	r2, [pc, #236]	@ (3418ca0c <HAL_XSPI_Init+0x218>)
3418c920:	4293      	cmp	r3, r2
3418c922:	d009      	beq.n	3418c938 <HAL_XSPI_Init+0x144>
3418c924:	687b      	ldr	r3, [r7, #4]
3418c926:	681b      	ldr	r3, [r3, #0]
3418c928:	4a39      	ldr	r2, [pc, #228]	@ (3418ca10 <HAL_XSPI_Init+0x21c>)
3418c92a:	4293      	cmp	r3, r2
3418c92c:	d004      	beq.n	3418c938 <HAL_XSPI_Init+0x144>
3418c92e:	687b      	ldr	r3, [r7, #4]
3418c930:	681b      	ldr	r3, [r3, #0]
3418c932:	4a38      	ldr	r2, [pc, #224]	@ (3418ca14 <HAL_XSPI_Init+0x220>)
3418c934:	4293      	cmp	r3, r2
3418c936:	d10f      	bne.n	3418c958 <HAL_XSPI_Init+0x164>
        {
          /* The configuration of clock prescaler trigger automatically a calibration process.
          So it is necessary to wait the calibration is complete */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3418c938:	687b      	ldr	r3, [r7, #4]
3418c93a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418c93c:	9300      	str	r3, [sp, #0]
3418c93e:	68bb      	ldr	r3, [r7, #8]
3418c940:	2200      	movs	r2, #0
3418c942:	2120      	movs	r1, #32
3418c944:	6878      	ldr	r0, [r7, #4]
3418c946:	f000 fd9d 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418c94a:	4603      	mov	r3, r0
3418c94c:	73fb      	strb	r3, [r7, #15]
          if (status != HAL_OK)
3418c94e:	7bfb      	ldrb	r3, [r7, #15]
3418c950:	2b00      	cmp	r3, #0
3418c952:	d001      	beq.n	3418c958 <HAL_XSPI_Init+0x164>
          {
            return status;
3418c954:	7bfb      	ldrb	r3, [r7, #15]
3418c956:	e04d      	b.n	3418c9f4 <HAL_XSPI_Init+0x200>
          }
        }
        /* Configure Dual Memory mode and CS Selection */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_DMM | XSPI_CR_CSSEL),
3418c958:	687b      	ldr	r3, [r7, #4]
3418c95a:	681b      	ldr	r3, [r3, #0]
3418c95c:	681b      	ldr	r3, [r3, #0]
3418c95e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
3418c962:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
3418c966:	687a      	ldr	r2, [r7, #4]
3418c968:	6891      	ldr	r1, [r2, #8]
3418c96a:	687a      	ldr	r2, [r7, #4]
3418c96c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
3418c96e:	4311      	orrs	r1, r2
3418c970:	687a      	ldr	r2, [r7, #4]
3418c972:	6812      	ldr	r2, [r2, #0]
3418c974:	430b      	orrs	r3, r1
3418c976:	6013      	str	r3, [r2, #0]
                   (hxspi->Init.MemoryMode | hxspi->Init.MemorySelect));

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT | XSPI_TCR_DHQC),
3418c978:	687b      	ldr	r3, [r7, #4]
3418c97a:	681b      	ldr	r3, [r3, #0]
3418c97c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
3418c980:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
3418c984:	687b      	ldr	r3, [r7, #4]
3418c986:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3418c988:	687b      	ldr	r3, [r7, #4]
3418c98a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3418c98c:	431a      	orrs	r2, r3
3418c98e:	687b      	ldr	r3, [r7, #4]
3418c990:	681b      	ldr	r3, [r3, #0]
3418c992:	430a      	orrs	r2, r1
3418c994:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hxspi->Init.SampleShifting | hxspi->Init.DelayHoldQuarterCycle));

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
3418c998:	687b      	ldr	r3, [r7, #4]
3418c99a:	681b      	ldr	r3, [r3, #0]
3418c99c:	681a      	ldr	r2, [r3, #0]
3418c99e:	687b      	ldr	r3, [r7, #4]
3418c9a0:	681b      	ldr	r3, [r3, #0]
3418c9a2:	f042 0201 	orr.w	r2, r2, #1
3418c9a6:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
3418c9a8:	687b      	ldr	r3, [r7, #4]
3418c9aa:	699b      	ldr	r3, [r3, #24]
3418c9ac:	2b02      	cmp	r3, #2
3418c9ae:	d107      	bne.n	3418c9c0 <HAL_XSPI_Init+0x1cc>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
3418c9b0:	687b      	ldr	r3, [r7, #4]
3418c9b2:	681b      	ldr	r3, [r3, #0]
3418c9b4:	689a      	ldr	r2, [r3, #8]
3418c9b6:	687b      	ldr	r3, [r7, #4]
3418c9b8:	681b      	ldr	r3, [r3, #0]
3418c9ba:	f042 0202 	orr.w	r2, r2, #2
3418c9be:	609a      	str	r2, [r3, #8]
        }

        if (hxspi->Init.MemoryExtended == HAL_XSPI_CSSEL_HW)
3418c9c0:	687b      	ldr	r3, [r7, #4]
3418c9c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418c9c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3418c9c8:	d107      	bne.n	3418c9da <HAL_XSPI_Init+0x1e6>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_EXTENDMEM);
3418c9ca:	687b      	ldr	r3, [r7, #4]
3418c9cc:	681b      	ldr	r3, [r3, #0]
3418c9ce:	689a      	ldr	r2, [r3, #8]
3418c9d0:	687b      	ldr	r3, [r7, #4]
3418c9d2:	681b      	ldr	r3, [r3, #0]
3418c9d4:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
3418c9d8:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3418c9da:	687b      	ldr	r3, [r7, #4]
3418c9dc:	68db      	ldr	r3, [r3, #12]
3418c9de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418c9e2:	d103      	bne.n	3418c9ec <HAL_XSPI_Init+0x1f8>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
3418c9e4:	687b      	ldr	r3, [r7, #4]
3418c9e6:	2201      	movs	r2, #1
3418c9e8:	659a      	str	r2, [r3, #88]	@ 0x58
3418c9ea:	e002      	b.n	3418c9f2 <HAL_XSPI_Init+0x1fe>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
3418c9ec:	687b      	ldr	r3, [r7, #4]
3418c9ee:	2202      	movs	r2, #2
3418c9f0:	659a      	str	r2, [r3, #88]	@ 0x58
        }
      }
    }
  }
  return status;
3418c9f2:	7bfb      	ldrb	r3, [r7, #15]
}
3418c9f4:	4618      	mov	r0, r3
3418c9f6:	3710      	adds	r7, #16
3418c9f8:	46bd      	mov	sp, r7
3418c9fa:	bd80      	pop	{r7, pc}
3418c9fc:	f8e0c0fc 	.word	0xf8e0c0fc
3418ca00:	58025000 	.word	0x58025000
3418ca04:	48025000 	.word	0x48025000
3418ca08:	5802a000 	.word	0x5802a000
3418ca0c:	4802a000 	.word	0x4802a000
3418ca10:	5802d000 	.word	0x5802d000
3418ca14:	4802d000 	.word	0x4802d000

3418ca18 <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *const pCmd, uint32_t Timeout)
{
3418ca18:	b580      	push	{r7, lr}
3418ca1a:	b08a      	sub	sp, #40	@ 0x28
3418ca1c:	af02      	add	r7, sp, #8
3418ca1e:	60f8      	str	r0, [r7, #12]
3418ca20:	60b9      	str	r1, [r7, #8]
3418ca22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
3418ca24:	f7f5 fe50 	bl	341826c8 <HAL_GetTick>
3418ca28:	61b8      	str	r0, [r7, #24]
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
  }

  assert_param(IS_XSPI_DATA_MODE(hxspi->Init.MemoryType, pCmd->DataMode));

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418ca2a:	68bb      	ldr	r3, [r7, #8]
3418ca2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418ca2e:	2b00      	cmp	r3, #0
  }

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));

  /* Check the state of the driver */
  state = hxspi->State;
3418ca30:	68fb      	ldr	r3, [r7, #12]
3418ca32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418ca34:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
3418ca36:	697b      	ldr	r3, [r7, #20]
3418ca38:	2b02      	cmp	r3, #2
3418ca3a:	d104      	bne.n	3418ca46 <HAL_XSPI_Command+0x2e>
3418ca3c:	68fb      	ldr	r3, [r7, #12]
3418ca3e:	68db      	ldr	r3, [r3, #12]
3418ca40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418ca44:	d115      	bne.n	3418ca72 <HAL_XSPI_Command+0x5a>
3418ca46:	697b      	ldr	r3, [r7, #20]
3418ca48:	2b14      	cmp	r3, #20
3418ca4a:	d107      	bne.n	3418ca5c <HAL_XSPI_Command+0x44>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
3418ca4c:	68bb      	ldr	r3, [r7, #8]
3418ca4e:	681b      	ldr	r3, [r3, #0]
3418ca50:	2b02      	cmp	r3, #2
3418ca52:	d00e      	beq.n	3418ca72 <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
3418ca54:	68bb      	ldr	r3, [r7, #8]
3418ca56:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
3418ca58:	2b03      	cmp	r3, #3
3418ca5a:	d00a      	beq.n	3418ca72 <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
3418ca5c:	697b      	ldr	r3, [r7, #20]
3418ca5e:	2b24      	cmp	r3, #36	@ 0x24
3418ca60:	d15e      	bne.n	3418cb20 <HAL_XSPI_Command+0x108>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
3418ca62:	68bb      	ldr	r3, [r7, #8]
3418ca64:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
3418ca66:	2b01      	cmp	r3, #1
3418ca68:	d003      	beq.n	3418ca72 <HAL_XSPI_Command+0x5a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
3418ca6a:	68bb      	ldr	r3, [r7, #8]
3418ca6c:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
3418ca6e:	2b03      	cmp	r3, #3
3418ca70:	d156      	bne.n	3418cb20 <HAL_XSPI_Command+0x108>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3418ca72:	687b      	ldr	r3, [r7, #4]
3418ca74:	9300      	str	r3, [sp, #0]
3418ca76:	69bb      	ldr	r3, [r7, #24]
3418ca78:	2200      	movs	r2, #0
3418ca7a:	2120      	movs	r1, #32
3418ca7c:	68f8      	ldr	r0, [r7, #12]
3418ca7e:	f000 fd01 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418ca82:	4603      	mov	r3, r0
3418ca84:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
3418ca86:	7ffb      	ldrb	r3, [r7, #31]
3418ca88:	2b00      	cmp	r3, #0
3418ca8a:	d146      	bne.n	3418cb1a <HAL_XSPI_Command+0x102>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
3418ca8c:	68fb      	ldr	r3, [r7, #12]
3418ca8e:	2200      	movs	r2, #0
3418ca90:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
3418ca92:	68b9      	ldr	r1, [r7, #8]
3418ca94:	68f8      	ldr	r0, [r7, #12]
3418ca96:	f000 fd2b 	bl	3418d4f0 <XSPI_ConfigCmd>
3418ca9a:	4603      	mov	r3, r0
3418ca9c:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
3418ca9e:	7ffb      	ldrb	r3, [r7, #31]
3418caa0:	2b00      	cmp	r3, #0
3418caa2:	d143      	bne.n	3418cb2c <HAL_XSPI_Command+0x114>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
3418caa4:	68bb      	ldr	r3, [r7, #8]
3418caa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418caa8:	2b00      	cmp	r3, #0
3418caaa:	d10e      	bne.n	3418caca <HAL_XSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
3418caac:	687b      	ldr	r3, [r7, #4]
3418caae:	9300      	str	r3, [sp, #0]
3418cab0:	69bb      	ldr	r3, [r7, #24]
3418cab2:	2201      	movs	r2, #1
3418cab4:	2102      	movs	r1, #2
3418cab6:	68f8      	ldr	r0, [r7, #12]
3418cab8:	f000 fce4 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418cabc:	4603      	mov	r3, r0
3418cabe:	77fb      	strb	r3, [r7, #31]

          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3418cac0:	68fb      	ldr	r3, [r7, #12]
3418cac2:	681b      	ldr	r3, [r3, #0]
3418cac4:	2202      	movs	r2, #2
3418cac6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
3418cac8:	e030      	b.n	3418cb2c <HAL_XSPI_Command+0x114>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
3418caca:	68bb      	ldr	r3, [r7, #8]
3418cacc:	681b      	ldr	r3, [r3, #0]
3418cace:	2b00      	cmp	r3, #0
3418cad0:	d103      	bne.n	3418cada <HAL_XSPI_Command+0xc2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
3418cad2:	68fb      	ldr	r3, [r7, #12]
3418cad4:	2204      	movs	r2, #4
3418cad6:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418cad8:	e028      	b.n	3418cb2c <HAL_XSPI_Command+0x114>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
3418cada:	68bb      	ldr	r3, [r7, #8]
3418cadc:	681b      	ldr	r3, [r3, #0]
3418cade:	2b01      	cmp	r3, #1
3418cae0:	d10b      	bne.n	3418cafa <HAL_XSPI_Command+0xe2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
3418cae2:	68fb      	ldr	r3, [r7, #12]
3418cae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418cae6:	2b24      	cmp	r3, #36	@ 0x24
3418cae8:	d103      	bne.n	3418caf2 <HAL_XSPI_Command+0xda>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
3418caea:	68fb      	ldr	r3, [r7, #12]
3418caec:	2204      	movs	r2, #4
3418caee:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418caf0:	e01c      	b.n	3418cb2c <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
3418caf2:	68fb      	ldr	r3, [r7, #12]
3418caf4:	2214      	movs	r2, #20
3418caf6:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418caf8:	e018      	b.n	3418cb2c <HAL_XSPI_Command+0x114>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
3418cafa:	68bb      	ldr	r3, [r7, #8]
3418cafc:	681b      	ldr	r3, [r3, #0]
3418cafe:	2b02      	cmp	r3, #2
3418cb00:	d114      	bne.n	3418cb2c <HAL_XSPI_Command+0x114>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
3418cb02:	68fb      	ldr	r3, [r7, #12]
3418cb04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418cb06:	2b14      	cmp	r3, #20
3418cb08:	d103      	bne.n	3418cb12 <HAL_XSPI_Command+0xfa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
3418cb0a:	68fb      	ldr	r3, [r7, #12]
3418cb0c:	2204      	movs	r2, #4
3418cb0e:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418cb10:	e00c      	b.n	3418cb2c <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
3418cb12:	68fb      	ldr	r3, [r7, #12]
3418cb14:	2224      	movs	r2, #36	@ 0x24
3418cb16:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418cb18:	e008      	b.n	3418cb2c <HAL_XSPI_Command+0x114>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
3418cb1a:	2302      	movs	r3, #2
3418cb1c:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
3418cb1e:	e005      	b.n	3418cb2c <HAL_XSPI_Command+0x114>
    }
  }
  else
  {
    status = HAL_ERROR;
3418cb20:	2301      	movs	r3, #1
3418cb22:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418cb24:	68fb      	ldr	r3, [r7, #12]
3418cb26:	2210      	movs	r2, #16
3418cb28:	65da      	str	r2, [r3, #92]	@ 0x5c
3418cb2a:	e000      	b.n	3418cb2e <HAL_XSPI_Command+0x116>
    if (status == HAL_OK)
3418cb2c:	bf00      	nop
  }

  return status;
3418cb2e:	7ffb      	ldrb	r3, [r7, #31]
}
3418cb30:	4618      	mov	r0, r3
3418cb32:	3720      	adds	r7, #32
3418cb34:	46bd      	mov	sp, r7
3418cb36:	bd80      	pop	{r7, pc}

3418cb38 <HAL_XSPI_HyperbusCfg>:
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_HyperbusCfg(XSPI_HandleTypeDef *hxspi, XSPI_HyperbusCfgTypeDef *const pCfg,
                                       uint32_t Timeout)
{
3418cb38:	b580      	push	{r7, lr}
3418cb3a:	b08a      	sub	sp, #40	@ 0x28
3418cb3c:	af02      	add	r7, sp, #8
3418cb3e:	60f8      	str	r0, [r7, #12]
3418cb40:	60b9      	str	r1, [r7, #8]
3418cb42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
3418cb44:	f7f5 fdc0 	bl	341826c8 <HAL_GetTick>
3418cb48:	61b8      	str	r0, [r7, #24]
  assert_param(IS_XSPI_ACCESS_TIME_CYCLE(pCfg->AccessTimeCycle));
  assert_param(IS_XSPI_WRITE_ZERO_LATENCY(pCfg->WriteZeroLatency));
  assert_param(IS_XSPI_LATENCY_MODE(pCfg->LatencyMode));

  /* Check the state of the driver */
  state = hxspi->State;
3418cb4a:	68fb      	ldr	r3, [r7, #12]
3418cb4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418cb4e:	617b      	str	r3, [r7, #20]
  if ((state == HAL_XSPI_STATE_HYPERBUS_INIT) || (state == HAL_XSPI_STATE_READY))
3418cb50:	697b      	ldr	r3, [r7, #20]
3418cb52:	2b01      	cmp	r3, #1
3418cb54:	d002      	beq.n	3418cb5c <HAL_XSPI_HyperbusCfg+0x24>
3418cb56:	697b      	ldr	r3, [r7, #20]
3418cb58:	2b02      	cmp	r3, #2
3418cb5a:	d125      	bne.n	3418cba8 <HAL_XSPI_HyperbusCfg+0x70>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3418cb5c:	687b      	ldr	r3, [r7, #4]
3418cb5e:	9300      	str	r3, [sp, #0]
3418cb60:	69bb      	ldr	r3, [r7, #24]
3418cb62:	2200      	movs	r2, #0
3418cb64:	2120      	movs	r1, #32
3418cb66:	68f8      	ldr	r0, [r7, #12]
3418cb68:	f000 fc8c 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418cb6c:	4603      	mov	r3, r0
3418cb6e:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
3418cb70:	7ffb      	ldrb	r3, [r7, #31]
3418cb72:	2b00      	cmp	r3, #0
3418cb74:	d115      	bne.n	3418cba2 <HAL_XSPI_HyperbusCfg+0x6a>
    {
      /* Configure Hyperbus configuration Latency register */
      WRITE_REG(hxspi->Instance->HLCR, ((pCfg->RWRecoveryTimeCycle << XSPI_HLCR_TRWR_Pos) |
3418cb76:	68bb      	ldr	r3, [r7, #8]
3418cb78:	681b      	ldr	r3, [r3, #0]
3418cb7a:	041a      	lsls	r2, r3, #16
3418cb7c:	68bb      	ldr	r3, [r7, #8]
3418cb7e:	685b      	ldr	r3, [r3, #4]
3418cb80:	021b      	lsls	r3, r3, #8
3418cb82:	431a      	orrs	r2, r3
3418cb84:	68bb      	ldr	r3, [r7, #8]
3418cb86:	689b      	ldr	r3, [r3, #8]
3418cb88:	ea42 0103 	orr.w	r1, r2, r3
3418cb8c:	68bb      	ldr	r3, [r7, #8]
3418cb8e:	68da      	ldr	r2, [r3, #12]
3418cb90:	68fb      	ldr	r3, [r7, #12]
3418cb92:	681b      	ldr	r3, [r3, #0]
3418cb94:	430a      	orrs	r2, r1
3418cb96:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
                                        (pCfg->AccessTimeCycle << XSPI_HLCR_TACC_Pos)     |
                                        pCfg->WriteZeroLatency | pCfg->LatencyMode));

      /* Update the state */
      hxspi->State = HAL_XSPI_STATE_READY;
3418cb9a:	68fb      	ldr	r3, [r7, #12]
3418cb9c:	2202      	movs	r2, #2
3418cb9e:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418cba0:	e007      	b.n	3418cbb2 <HAL_XSPI_HyperbusCfg+0x7a>
    }
    else
    {
      status = HAL_BUSY;
3418cba2:	2302      	movs	r3, #2
3418cba4:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
3418cba6:	e004      	b.n	3418cbb2 <HAL_XSPI_HyperbusCfg+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
3418cba8:	2301      	movs	r3, #1
3418cbaa:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418cbac:	68fb      	ldr	r3, [r7, #12]
3418cbae:	2210      	movs	r2, #16
3418cbb0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  return status;
3418cbb2:	7ffb      	ldrb	r3, [r7, #31]
}
3418cbb4:	4618      	mov	r0, r3
3418cbb6:	3720      	adds	r7, #32
3418cbb8:	46bd      	mov	sp, r7
3418cbba:	bd80      	pop	{r7, pc}

3418cbbc <HAL_XSPI_HyperbusCmd>:
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_HyperbusCmd(XSPI_HandleTypeDef *hxspi, XSPI_HyperbusCmdTypeDef *const pCmd,
                                       uint32_t Timeout)
{
3418cbbc:	b580      	push	{r7, lr}
3418cbbe:	b088      	sub	sp, #32
3418cbc0:	af02      	add	r7, sp, #8
3418cbc2:	60f8      	str	r0, [r7, #12]
3418cbc4:	60b9      	str	r1, [r7, #8]
3418cbc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3418cbc8:	f7f5 fd7e 	bl	341826c8 <HAL_GetTick>
3418cbcc:	6138      	str	r0, [r7, #16]
  assert_param(IS_XSPI_DATA_LENGTH(pCmd->DataLength));
  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));
  assert_param(IS_XSPI_DATA_MODE(hxspi->Init.MemoryType, pCmd->DataMode));

  /* Check the state of the driver */
  if ((hxspi->State == HAL_XSPI_STATE_READY) && (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS))
3418cbce:	68fb      	ldr	r3, [r7, #12]
3418cbd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418cbd2:	2b02      	cmp	r3, #2
3418cbd4:	d156      	bne.n	3418cc84 <HAL_XSPI_HyperbusCmd+0xc8>
3418cbd6:	68fb      	ldr	r3, [r7, #12]
3418cbd8:	68db      	ldr	r3, [r3, #12]
3418cbda:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418cbde:	d151      	bne.n	3418cc84 <HAL_XSPI_HyperbusCmd+0xc8>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3418cbe0:	687b      	ldr	r3, [r7, #4]
3418cbe2:	9300      	str	r3, [sp, #0]
3418cbe4:	693b      	ldr	r3, [r7, #16]
3418cbe6:	2200      	movs	r2, #0
3418cbe8:	2120      	movs	r1, #32
3418cbea:	68f8      	ldr	r0, [r7, #12]
3418cbec:	f000 fc4a 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418cbf0:	4603      	mov	r3, r0
3418cbf2:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
3418cbf4:	7dfb      	ldrb	r3, [r7, #23]
3418cbf6:	2b00      	cmp	r3, #0
3418cbf8:	d141      	bne.n	3418cc7e <HAL_XSPI_HyperbusCmd+0xc2>
    {
      /* Re-initialize the value of the functional mode */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
3418cbfa:	68fb      	ldr	r3, [r7, #12]
3418cbfc:	681b      	ldr	r3, [r3, #0]
3418cbfe:	681a      	ldr	r2, [r3, #0]
3418cc00:	68fb      	ldr	r3, [r7, #12]
3418cc02:	681b      	ldr	r3, [r3, #0]
3418cc04:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
3418cc08:	601a      	str	r2, [r3, #0]

      /* Configure the address space in the DCR1 register */
      MODIFY_REG(hxspi->Instance->DCR1, XSPI_DCR1_MTYP_0, pCmd->AddressSpace);
3418cc0a:	68fb      	ldr	r3, [r7, #12]
3418cc0c:	681b      	ldr	r3, [r3, #0]
3418cc0e:	689b      	ldr	r3, [r3, #8]
3418cc10:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
3418cc14:	68bb      	ldr	r3, [r7, #8]
3418cc16:	681a      	ldr	r2, [r3, #0]
3418cc18:	68fb      	ldr	r3, [r7, #12]
3418cc1a:	681b      	ldr	r3, [r3, #0]
3418cc1c:	430a      	orrs	r2, r1
3418cc1e:	609a      	str	r2, [r3, #8]

      /* Configure the CCR and WCCR registers with the address size and the following configuration :
         - DQS signal enabled (used as RWDS)
         - DTR mode enabled on address and data */
      /* - address and data on 8 or 16 lines */
      WRITE_REG(hxspi->Instance->CCR, (pCmd->DQSMode | XSPI_CCR_DDTR | pCmd->DataMode |
3418cc20:	68bb      	ldr	r3, [r7, #8]
3418cc22:	691a      	ldr	r2, [r3, #16]
3418cc24:	68bb      	ldr	r3, [r7, #8]
3418cc26:	695b      	ldr	r3, [r3, #20]
3418cc28:	431a      	orrs	r2, r3
3418cc2a:	68bb      	ldr	r3, [r7, #8]
3418cc2c:	689b      	ldr	r3, [r3, #8]
3418cc2e:	4313      	orrs	r3, r2
3418cc30:	68fa      	ldr	r2, [r7, #12]
3418cc32:	6812      	ldr	r2, [r2, #0]
3418cc34:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
3418cc38:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
3418cc3c:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
                                       pCmd->AddressWidth | XSPI_CCR_ADDTR | XSPI_CCR_ADMODE_2));
      WRITE_REG(hxspi->Instance->WCCR, (pCmd->DQSMode | XSPI_WCCR_DDTR | pCmd->DataMode |
3418cc40:	68bb      	ldr	r3, [r7, #8]
3418cc42:	691a      	ldr	r2, [r3, #16]
3418cc44:	68bb      	ldr	r3, [r7, #8]
3418cc46:	695b      	ldr	r3, [r3, #20]
3418cc48:	431a      	orrs	r2, r3
3418cc4a:	68bb      	ldr	r3, [r7, #8]
3418cc4c:	689b      	ldr	r3, [r3, #8]
3418cc4e:	4313      	orrs	r3, r2
3418cc50:	68fa      	ldr	r2, [r7, #12]
3418cc52:	6812      	ldr	r2, [r2, #0]
3418cc54:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
3418cc58:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
3418cc5c:	f8c2 3180 	str.w	r3, [r2, #384]	@ 0x180
                                        pCmd->AddressWidth | XSPI_WCCR_ADDTR | XSPI_WCCR_ADMODE_2));

      /* Configure the DLR register with the number of data */
      WRITE_REG(hxspi->Instance->DLR, (pCmd->DataLength - 1U));
3418cc60:	68bb      	ldr	r3, [r7, #8]
3418cc62:	68da      	ldr	r2, [r3, #12]
3418cc64:	68fb      	ldr	r3, [r7, #12]
3418cc66:	681b      	ldr	r3, [r3, #0]
3418cc68:	3a01      	subs	r2, #1
3418cc6a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure the AR register with the address value */
      WRITE_REG(hxspi->Instance->AR, pCmd->Address);
3418cc6c:	68fb      	ldr	r3, [r7, #12]
3418cc6e:	681b      	ldr	r3, [r3, #0]
3418cc70:	68ba      	ldr	r2, [r7, #8]
3418cc72:	6852      	ldr	r2, [r2, #4]
3418cc74:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Update the state */
      hxspi->State = HAL_XSPI_STATE_CMD_CFG;
3418cc76:	68fb      	ldr	r3, [r7, #12]
3418cc78:	2204      	movs	r2, #4
3418cc7a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418cc7c:	e007      	b.n	3418cc8e <HAL_XSPI_HyperbusCmd+0xd2>
    }
    else
    {
      status = HAL_BUSY;
3418cc7e:	2302      	movs	r3, #2
3418cc80:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)
3418cc82:	e004      	b.n	3418cc8e <HAL_XSPI_HyperbusCmd+0xd2>
    }
  }
  else
  {
    status = HAL_ERROR;
3418cc84:	2301      	movs	r3, #1
3418cc86:	75fb      	strb	r3, [r7, #23]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418cc88:	68fb      	ldr	r3, [r7, #12]
3418cc8a:	2210      	movs	r2, #16
3418cc8c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  return status;
3418cc8e:	7dfb      	ldrb	r3, [r7, #23]
}
3418cc90:	4618      	mov	r0, r3
3418cc92:	3718      	adds	r7, #24
3418cc94:	46bd      	mov	sp, r7
3418cc96:	bd80      	pop	{r7, pc}

3418cc98 <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
3418cc98:	b580      	push	{r7, lr}
3418cc9a:	b08a      	sub	sp, #40	@ 0x28
3418cc9c:	af02      	add	r7, sp, #8
3418cc9e:	60f8      	str	r0, [r7, #12]
3418cca0:	60b9      	str	r1, [r7, #8]
3418cca2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3418cca4:	f7f5 fd10 	bl	341826c8 <HAL_GetTick>
3418cca8:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
3418ccaa:	68fb      	ldr	r3, [r7, #12]
3418ccac:	681b      	ldr	r3, [r3, #0]
3418ccae:	3350      	adds	r3, #80	@ 0x50
3418ccb0:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
3418ccb2:	68bb      	ldr	r3, [r7, #8]
3418ccb4:	2b00      	cmp	r3, #0
3418ccb6:	d105      	bne.n	3418ccc4 <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
3418ccb8:	2301      	movs	r3, #1
3418ccba:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3418ccbc:	68fb      	ldr	r3, [r7, #12]
3418ccbe:	2208      	movs	r2, #8
3418ccc0:	65da      	str	r2, [r3, #92]	@ 0x5c
3418ccc2:	e057      	b.n	3418cd74 <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
3418ccc4:	68fb      	ldr	r3, [r7, #12]
3418ccc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418ccc8:	2b04      	cmp	r3, #4
3418ccca:	d14e      	bne.n	3418cd6a <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
3418cccc:	68fb      	ldr	r3, [r7, #12]
3418ccce:	681b      	ldr	r3, [r3, #0]
3418ccd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418ccd2:	1c5a      	adds	r2, r3, #1
3418ccd4:	68fb      	ldr	r3, [r7, #12]
3418ccd6:	64da      	str	r2, [r3, #76]	@ 0x4c
      hxspi->XferSize  = hxspi->XferCount;
3418ccd8:	68fb      	ldr	r3, [r7, #12]
3418ccda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
3418ccdc:	68fb      	ldr	r3, [r7, #12]
3418ccde:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->pBuffPtr  = (uint8_t *)pData;
3418cce0:	68fb      	ldr	r3, [r7, #12]
3418cce2:	68ba      	ldr	r2, [r7, #8]
3418cce4:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
3418cce6:	68fb      	ldr	r3, [r7, #12]
3418cce8:	681b      	ldr	r3, [r3, #0]
3418ccea:	681a      	ldr	r2, [r3, #0]
3418ccec:	68fb      	ldr	r3, [r7, #12]
3418ccee:	681b      	ldr	r3, [r3, #0]
3418ccf0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
3418ccf4:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
3418ccf6:	687b      	ldr	r3, [r7, #4]
3418ccf8:	9300      	str	r3, [sp, #0]
3418ccfa:	69bb      	ldr	r3, [r7, #24]
3418ccfc:	2201      	movs	r2, #1
3418ccfe:	2104      	movs	r1, #4
3418cd00:	68f8      	ldr	r0, [r7, #12]
3418cd02:	f000 fbbf 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418cd06:	4603      	mov	r3, r0
3418cd08:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
3418cd0a:	7ffb      	ldrb	r3, [r7, #31]
3418cd0c:	2b00      	cmp	r3, #0
3418cd0e:	d113      	bne.n	3418cd38 <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
3418cd10:	68fb      	ldr	r3, [r7, #12]
3418cd12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418cd14:	781a      	ldrb	r2, [r3, #0]
3418cd16:	697b      	ldr	r3, [r7, #20]
3418cd18:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
3418cd1a:	68fb      	ldr	r3, [r7, #12]
3418cd1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418cd1e:	1c5a      	adds	r2, r3, #1
3418cd20:	68fb      	ldr	r3, [r7, #12]
3418cd22:	645a      	str	r2, [r3, #68]	@ 0x44
        hxspi->XferCount--;
3418cd24:	68fb      	ldr	r3, [r7, #12]
3418cd26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418cd28:	1e5a      	subs	r2, r3, #1
3418cd2a:	68fb      	ldr	r3, [r7, #12]
3418cd2c:	64da      	str	r2, [r3, #76]	@ 0x4c
      } while (hxspi->XferCount > 0U);
3418cd2e:	68fb      	ldr	r3, [r7, #12]
3418cd30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418cd32:	2b00      	cmp	r3, #0
3418cd34:	d1df      	bne.n	3418ccf6 <HAL_XSPI_Transmit+0x5e>
3418cd36:	e000      	b.n	3418cd3a <HAL_XSPI_Transmit+0xa2>
          break;
3418cd38:	bf00      	nop

      if (status == HAL_OK)
3418cd3a:	7ffb      	ldrb	r3, [r7, #31]
3418cd3c:	2b00      	cmp	r3, #0
3418cd3e:	d119      	bne.n	3418cd74 <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
3418cd40:	687b      	ldr	r3, [r7, #4]
3418cd42:	9300      	str	r3, [sp, #0]
3418cd44:	69bb      	ldr	r3, [r7, #24]
3418cd46:	2201      	movs	r2, #1
3418cd48:	2102      	movs	r1, #2
3418cd4a:	68f8      	ldr	r0, [r7, #12]
3418cd4c:	f000 fb9a 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418cd50:	4603      	mov	r3, r0
3418cd52:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
3418cd54:	7ffb      	ldrb	r3, [r7, #31]
3418cd56:	2b00      	cmp	r3, #0
3418cd58:	d10c      	bne.n	3418cd74 <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3418cd5a:	68fb      	ldr	r3, [r7, #12]
3418cd5c:	681b      	ldr	r3, [r3, #0]
3418cd5e:	2202      	movs	r2, #2
3418cd60:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
3418cd62:	68fb      	ldr	r3, [r7, #12]
3418cd64:	2202      	movs	r2, #2
3418cd66:	659a      	str	r2, [r3, #88]	@ 0x58
3418cd68:	e004      	b.n	3418cd74 <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
3418cd6a:	2301      	movs	r3, #1
3418cd6c:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418cd6e:	68fb      	ldr	r3, [r7, #12]
3418cd70:	2210      	movs	r2, #16
3418cd72:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  return status;
3418cd74:	7ffb      	ldrb	r3, [r7, #31]
}
3418cd76:	4618      	mov	r0, r3
3418cd78:	3720      	adds	r7, #32
3418cd7a:	46bd      	mov	sp, r7
3418cd7c:	bd80      	pop	{r7, pc}

3418cd7e <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *const pData, uint32_t Timeout)
{
3418cd7e:	b580      	push	{r7, lr}
3418cd80:	b08c      	sub	sp, #48	@ 0x30
3418cd82:	af02      	add	r7, sp, #8
3418cd84:	60f8      	str	r0, [r7, #12]
3418cd86:	60b9      	str	r1, [r7, #8]
3418cd88:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3418cd8a:	f7f5 fc9d 	bl	341826c8 <HAL_GetTick>
3418cd8e:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
3418cd90:	68fb      	ldr	r3, [r7, #12]
3418cd92:	681b      	ldr	r3, [r3, #0]
3418cd94:	3350      	adds	r3, #80	@ 0x50
3418cd96:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
3418cd98:	68fb      	ldr	r3, [r7, #12]
3418cd9a:	681b      	ldr	r3, [r3, #0]
3418cd9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418cd9e:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
3418cda0:	68fb      	ldr	r3, [r7, #12]
3418cda2:	681b      	ldr	r3, [r3, #0]
3418cda4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3418cda8:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
3418cdaa:	68bb      	ldr	r3, [r7, #8]
3418cdac:	2b00      	cmp	r3, #0
3418cdae:	d106      	bne.n	3418cdbe <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
3418cdb0:	2301      	movs	r3, #1
3418cdb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3418cdb6:	68fb      	ldr	r3, [r7, #12]
3418cdb8:	2208      	movs	r2, #8
3418cdba:	65da      	str	r2, [r3, #92]	@ 0x5c
3418cdbc:	e07c      	b.n	3418ceb8 <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
3418cdbe:	68fb      	ldr	r3, [r7, #12]
3418cdc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418cdc2:	2b04      	cmp	r3, #4
3418cdc4:	d172      	bne.n	3418ceac <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
3418cdc6:	68fb      	ldr	r3, [r7, #12]
3418cdc8:	681b      	ldr	r3, [r3, #0]
3418cdca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418cdcc:	1c5a      	adds	r2, r3, #1
3418cdce:	68fb      	ldr	r3, [r7, #12]
3418cdd0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hxspi->XferSize  = hxspi->XferCount;
3418cdd2:	68fb      	ldr	r3, [r7, #12]
3418cdd4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
3418cdd6:	68fb      	ldr	r3, [r7, #12]
3418cdd8:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->pBuffPtr  = pData;
3418cdda:	68fb      	ldr	r3, [r7, #12]
3418cddc:	68ba      	ldr	r2, [r7, #8]
3418cdde:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
3418cde0:	68fb      	ldr	r3, [r7, #12]
3418cde2:	681b      	ldr	r3, [r3, #0]
3418cde4:	681b      	ldr	r3, [r3, #0]
3418cde6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
3418cdea:	68fb      	ldr	r3, [r7, #12]
3418cdec:	681b      	ldr	r3, [r3, #0]
3418cdee:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
3418cdf2:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3418cdf4:	68fb      	ldr	r3, [r7, #12]
3418cdf6:	68db      	ldr	r3, [r3, #12]
3418cdf8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418cdfc:	d104      	bne.n	3418ce08 <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
3418cdfe:	68fb      	ldr	r3, [r7, #12]
3418ce00:	681b      	ldr	r3, [r3, #0]
3418ce02:	69ba      	ldr	r2, [r7, #24]
3418ce04:	649a      	str	r2, [r3, #72]	@ 0x48
3418ce06:	e011      	b.n	3418ce2c <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
3418ce08:	68fb      	ldr	r3, [r7, #12]
3418ce0a:	681b      	ldr	r3, [r3, #0]
3418ce0c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3418ce10:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
3418ce14:	2b00      	cmp	r3, #0
3418ce16:	d004      	beq.n	3418ce22 <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
3418ce18:	68fb      	ldr	r3, [r7, #12]
3418ce1a:	681b      	ldr	r3, [r3, #0]
3418ce1c:	69ba      	ldr	r2, [r7, #24]
3418ce1e:	649a      	str	r2, [r3, #72]	@ 0x48
3418ce20:	e004      	b.n	3418ce2c <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
3418ce22:	68fb      	ldr	r3, [r7, #12]
3418ce24:	681b      	ldr	r3, [r3, #0]
3418ce26:	697a      	ldr	r2, [r7, #20]
3418ce28:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
3418ce2c:	687b      	ldr	r3, [r7, #4]
3418ce2e:	9300      	str	r3, [sp, #0]
3418ce30:	6a3b      	ldr	r3, [r7, #32]
3418ce32:	2201      	movs	r2, #1
3418ce34:	2106      	movs	r1, #6
3418ce36:	68f8      	ldr	r0, [r7, #12]
3418ce38:	f000 fb24 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418ce3c:	4603      	mov	r3, r0
3418ce3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
3418ce42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
3418ce46:	2b00      	cmp	r3, #0
3418ce48:	d114      	bne.n	3418ce74 <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
3418ce4a:	68fb      	ldr	r3, [r7, #12]
3418ce4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418ce4e:	69fa      	ldr	r2, [r7, #28]
3418ce50:	7812      	ldrb	r2, [r2, #0]
3418ce52:	b2d2      	uxtb	r2, r2
3418ce54:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
3418ce56:	68fb      	ldr	r3, [r7, #12]
3418ce58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418ce5a:	1c5a      	adds	r2, r3, #1
3418ce5c:	68fb      	ldr	r3, [r7, #12]
3418ce5e:	645a      	str	r2, [r3, #68]	@ 0x44
        hxspi->XferCount--;
3418ce60:	68fb      	ldr	r3, [r7, #12]
3418ce62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418ce64:	1e5a      	subs	r2, r3, #1
3418ce66:	68fb      	ldr	r3, [r7, #12]
3418ce68:	64da      	str	r2, [r3, #76]	@ 0x4c
      } while (hxspi->XferCount > 0U);
3418ce6a:	68fb      	ldr	r3, [r7, #12]
3418ce6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418ce6e:	2b00      	cmp	r3, #0
3418ce70:	d1dc      	bne.n	3418ce2c <HAL_XSPI_Receive+0xae>
3418ce72:	e000      	b.n	3418ce76 <HAL_XSPI_Receive+0xf8>
          break;
3418ce74:	bf00      	nop

      if (status == HAL_OK)
3418ce76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
3418ce7a:	2b00      	cmp	r3, #0
3418ce7c:	d11c      	bne.n	3418ceb8 <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
3418ce7e:	687b      	ldr	r3, [r7, #4]
3418ce80:	9300      	str	r3, [sp, #0]
3418ce82:	6a3b      	ldr	r3, [r7, #32]
3418ce84:	2201      	movs	r2, #1
3418ce86:	2102      	movs	r1, #2
3418ce88:	68f8      	ldr	r0, [r7, #12]
3418ce8a:	f000 fafb 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418ce8e:	4603      	mov	r3, r0
3418ce90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
3418ce94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
3418ce98:	2b00      	cmp	r3, #0
3418ce9a:	d10d      	bne.n	3418ceb8 <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3418ce9c:	68fb      	ldr	r3, [r7, #12]
3418ce9e:	681b      	ldr	r3, [r3, #0]
3418cea0:	2202      	movs	r2, #2
3418cea2:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
3418cea4:	68fb      	ldr	r3, [r7, #12]
3418cea6:	2202      	movs	r2, #2
3418cea8:	659a      	str	r2, [r3, #88]	@ 0x58
3418ceaa:	e005      	b.n	3418ceb8 <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
3418ceac:	2301      	movs	r3, #1
3418ceae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418ceb2:	68fb      	ldr	r3, [r7, #12]
3418ceb4:	2210      	movs	r2, #16
3418ceb6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  return status;
3418ceb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
3418cebc:	4618      	mov	r0, r3
3418cebe:	3728      	adds	r7, #40	@ 0x28
3418cec0:	46bd      	mov	sp, r7
3418cec2:	bd80      	pop	{r7, pc}

3418cec4 <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, XSPI_AutoPollingTypeDef *const pCfg,
                                       uint32_t Timeout)
{
3418cec4:	b580      	push	{r7, lr}
3418cec6:	b08a      	sub	sp, #40	@ 0x28
3418cec8:	af02      	add	r7, sp, #8
3418ceca:	60f8      	str	r0, [r7, #12]
3418cecc:	60b9      	str	r1, [r7, #8]
3418cece:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3418ced0:	f7f5 fbfa 	bl	341826c8 <HAL_GetTick>
3418ced4:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hxspi->Instance->AR;
3418ced6:	68fb      	ldr	r3, [r7, #12]
3418ced8:	681b      	ldr	r3, [r3, #0]
3418ceda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418cedc:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hxspi->Instance->IR;
3418cede:	68fb      	ldr	r3, [r7, #12]
3418cee0:	681b      	ldr	r3, [r3, #0]
3418cee2:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3418cee6:	613b      	str	r3, [r7, #16]
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
3418cee8:	68fb      	ldr	r3, [r7, #12]
3418ceea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418ceec:	2b04      	cmp	r3, #4
3418ceee:	d167      	bne.n	3418cfc0 <HAL_XSPI_AutoPolling+0xfc>
3418cef0:	68bb      	ldr	r3, [r7, #8]
3418cef2:	68db      	ldr	r3, [r3, #12]
3418cef4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
3418cef8:	d162      	bne.n	3418cfc0 <HAL_XSPI_AutoPolling+0xfc>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3418cefa:	687b      	ldr	r3, [r7, #4]
3418cefc:	9300      	str	r3, [sp, #0]
3418cefe:	69bb      	ldr	r3, [r7, #24]
3418cf00:	2200      	movs	r2, #0
3418cf02:	2120      	movs	r1, #32
3418cf04:	68f8      	ldr	r0, [r7, #12]
3418cf06:	f000 fabd 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418cf0a:	4603      	mov	r3, r0
3418cf0c:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
3418cf0e:	7ffb      	ldrb	r3, [r7, #31]
3418cf10:	2b00      	cmp	r3, #0
3418cf12:	d152      	bne.n	3418cfba <HAL_XSPI_AutoPolling+0xf6>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
3418cf14:	68fb      	ldr	r3, [r7, #12]
3418cf16:	681b      	ldr	r3, [r3, #0]
3418cf18:	68ba      	ldr	r2, [r7, #8]
3418cf1a:	6812      	ldr	r2, [r2, #0]
3418cf1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
3418cf20:	68fb      	ldr	r3, [r7, #12]
3418cf22:	681b      	ldr	r3, [r3, #0]
3418cf24:	68ba      	ldr	r2, [r7, #8]
3418cf26:	6852      	ldr	r2, [r2, #4]
3418cf28:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
3418cf2c:	68fb      	ldr	r3, [r7, #12]
3418cf2e:	681b      	ldr	r3, [r3, #0]
3418cf30:	68ba      	ldr	r2, [r7, #8]
3418cf32:	6912      	ldr	r2, [r2, #16]
3418cf34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
3418cf38:	68fb      	ldr	r3, [r7, #12]
3418cf3a:	681b      	ldr	r3, [r3, #0]
3418cf3c:	681b      	ldr	r3, [r3, #0]
3418cf3e:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
3418cf42:	68bb      	ldr	r3, [r7, #8]
3418cf44:	6899      	ldr	r1, [r3, #8]
3418cf46:	68bb      	ldr	r3, [r7, #8]
3418cf48:	68db      	ldr	r3, [r3, #12]
3418cf4a:	430b      	orrs	r3, r1
3418cf4c:	431a      	orrs	r2, r3
3418cf4e:	68fb      	ldr	r3, [r7, #12]
3418cf50:	681b      	ldr	r3, [r3, #0]
3418cf52:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
3418cf56:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3418cf58:	68fb      	ldr	r3, [r7, #12]
3418cf5a:	68db      	ldr	r3, [r3, #12]
3418cf5c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418cf60:	d104      	bne.n	3418cf6c <HAL_XSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
3418cf62:	68fb      	ldr	r3, [r7, #12]
3418cf64:	681b      	ldr	r3, [r3, #0]
3418cf66:	697a      	ldr	r2, [r7, #20]
3418cf68:	649a      	str	r2, [r3, #72]	@ 0x48
3418cf6a:	e011      	b.n	3418cf90 <HAL_XSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
3418cf6c:	68fb      	ldr	r3, [r7, #12]
3418cf6e:	681b      	ldr	r3, [r3, #0]
3418cf70:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3418cf74:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
3418cf78:	2b00      	cmp	r3, #0
3418cf7a:	d004      	beq.n	3418cf86 <HAL_XSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
3418cf7c:	68fb      	ldr	r3, [r7, #12]
3418cf7e:	681b      	ldr	r3, [r3, #0]
3418cf80:	697a      	ldr	r2, [r7, #20]
3418cf82:	649a      	str	r2, [r3, #72]	@ 0x48
3418cf84:	e004      	b.n	3418cf90 <HAL_XSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
3418cf86:	68fb      	ldr	r3, [r7, #12]
3418cf88:	681b      	ldr	r3, [r3, #0]
3418cf8a:	693a      	ldr	r2, [r7, #16]
3418cf8c:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
3418cf90:	687b      	ldr	r3, [r7, #4]
3418cf92:	9300      	str	r3, [sp, #0]
3418cf94:	69bb      	ldr	r3, [r7, #24]
3418cf96:	2201      	movs	r2, #1
3418cf98:	2108      	movs	r1, #8
3418cf9a:	68f8      	ldr	r0, [r7, #12]
3418cf9c:	f000 fa72 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418cfa0:	4603      	mov	r3, r0
3418cfa2:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
3418cfa4:	7ffb      	ldrb	r3, [r7, #31]
3418cfa6:	2b00      	cmp	r3, #0
3418cfa8:	d110      	bne.n	3418cfcc <HAL_XSPI_AutoPolling+0x108>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
3418cfaa:	68fb      	ldr	r3, [r7, #12]
3418cfac:	681b      	ldr	r3, [r3, #0]
3418cfae:	2208      	movs	r2, #8
3418cfb0:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
3418cfb2:	68fb      	ldr	r3, [r7, #12]
3418cfb4:	2202      	movs	r2, #2
3418cfb6:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418cfb8:	e008      	b.n	3418cfcc <HAL_XSPI_AutoPolling+0x108>
      }
    }
    else
    {
      status = HAL_BUSY;
3418cfba:	2302      	movs	r3, #2
3418cfbc:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
3418cfbe:	e005      	b.n	3418cfcc <HAL_XSPI_AutoPolling+0x108>
    }
  }
  else
  {
    status = HAL_ERROR;
3418cfc0:	2301      	movs	r3, #1
3418cfc2:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418cfc4:	68fb      	ldr	r3, [r7, #12]
3418cfc6:	2210      	movs	r2, #16
3418cfc8:	65da      	str	r2, [r3, #92]	@ 0x5c
3418cfca:	e000      	b.n	3418cfce <HAL_XSPI_AutoPolling+0x10a>
    if (status == HAL_OK)
3418cfcc:	bf00      	nop
  }

  return status;
3418cfce:	7ffb      	ldrb	r3, [r7, #31]
}
3418cfd0:	4618      	mov	r0, r3
3418cfd2:	3720      	adds	r7, #32
3418cfd4:	46bd      	mov	sp, r7
3418cfd6:	bd80      	pop	{r7, pc}

3418cfd8 <HAL_XSPI_MemoryMapped>:
  * @param  pCfg   : Pointer to structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_MemoryMapped(XSPI_HandleTypeDef *hxspi, XSPI_MemoryMappedTypeDef *const pCfg)
{
3418cfd8:	b580      	push	{r7, lr}
3418cfda:	b086      	sub	sp, #24
3418cfdc:	af02      	add	r7, sp, #8
3418cfde:	6078      	str	r0, [r7, #4]
3418cfe0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3418cfe2:	f7f5 fb71 	bl	341826c8 <HAL_GetTick>
3418cfe6:	60b8      	str	r0, [r7, #8]
  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_XSPI_TIMEOUT_ACTIVATION(pCfg->TimeOutActivation));
  assert_param(IS_XSPI_NO_PREFETCH_DATA(pCfg->NoPrefetchData));

  /* Check the state */
  if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
3418cfe8:	687b      	ldr	r3, [r7, #4]
3418cfea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418cfec:	2b04      	cmp	r3, #4
3418cfee:	d155      	bne.n	3418d09c <HAL_XSPI_MemoryMapped+0xc4>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3418cff0:	687b      	ldr	r3, [r7, #4]
3418cff2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418cff4:	9300      	str	r3, [sp, #0]
3418cff6:	68bb      	ldr	r3, [r7, #8]
3418cff8:	2200      	movs	r2, #0
3418cffa:	2120      	movs	r1, #32
3418cffc:	6878      	ldr	r0, [r7, #4]
3418cffe:	f000 fa41 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418d002:	4603      	mov	r3, r0
3418d004:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
3418d006:	7bfb      	ldrb	r3, [r7, #15]
3418d008:	2b00      	cmp	r3, #0
3418d00a:	d14c      	bne.n	3418d0a6 <HAL_XSPI_MemoryMapped+0xce>
    {
      hxspi->State = HAL_XSPI_STATE_BUSY_MEM_MAPPED;
3418d00c:	687b      	ldr	r3, [r7, #4]
3418d00e:	2288      	movs	r2, #136	@ 0x88
3418d010:	659a      	str	r2, [r3, #88]	@ 0x58

      if (pCfg->NoPrefetchData == HAL_XSPI_AUTOMATIC_PREFETCH_DISABLE)
3418d012:	683b      	ldr	r3, [r7, #0]
3418d014:	689b      	ldr	r3, [r3, #8]
3418d016:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418d01a:	d10b      	bne.n	3418d034 <HAL_XSPI_MemoryMapped+0x5c>
      {
        /* Configure register */
        MODIFY_REG(hxspi->Instance->CR, XSPI_CR_NOPREF, pCfg->NoPrefetchData);
3418d01c:	687b      	ldr	r3, [r7, #4]
3418d01e:	681b      	ldr	r3, [r3, #0]
3418d020:	681b      	ldr	r3, [r3, #0]
3418d022:	f023 7100 	bic.w	r1, r3, #33554432	@ 0x2000000
3418d026:	683b      	ldr	r3, [r7, #0]
3418d028:	689a      	ldr	r2, [r3, #8]
3418d02a:	687b      	ldr	r3, [r7, #4]
3418d02c:	681b      	ldr	r3, [r3, #0]
3418d02e:	430a      	orrs	r2, r1
3418d030:	601a      	str	r2, [r3, #0]
3418d032:	e00d      	b.n	3418d050 <HAL_XSPI_MemoryMapped+0x78>
      else
      {
        assert_param(IS_XSPI_NO_PREFETCH_AXI(pCfg->NoPrefetchAXI));

        /* Configure register */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_NOPREF | XSPI_CR_NOPREF_AXI),
3418d034:	687b      	ldr	r3, [r7, #4]
3418d036:	681b      	ldr	r3, [r3, #0]
3418d038:	681b      	ldr	r3, [r3, #0]
3418d03a:	f023 61c0 	bic.w	r1, r3, #100663296	@ 0x6000000
3418d03e:	683b      	ldr	r3, [r7, #0]
3418d040:	689a      	ldr	r2, [r3, #8]
3418d042:	683b      	ldr	r3, [r7, #0]
3418d044:	68db      	ldr	r3, [r3, #12]
3418d046:	431a      	orrs	r2, r3
3418d048:	687b      	ldr	r3, [r7, #4]
3418d04a:	681b      	ldr	r3, [r3, #0]
3418d04c:	430a      	orrs	r2, r1
3418d04e:	601a      	str	r2, [r3, #0]
                   (pCfg->NoPrefetchData | pCfg->NoPrefetchAXI));
      }
      if (pCfg->TimeOutActivation == HAL_XSPI_TIMEOUT_COUNTER_ENABLE)
3418d050:	683b      	ldr	r3, [r7, #0]
3418d052:	681b      	ldr	r3, [r3, #0]
3418d054:	2b08      	cmp	r3, #8
3418d056:	d111      	bne.n	3418d07c <HAL_XSPI_MemoryMapped+0xa4>
      {
        assert_param(IS_XSPI_TIMEOUT_PERIOD(pCfg->TimeoutPeriodClock));

        /* Configure register */
        WRITE_REG(hxspi->Instance->LPTR, pCfg->TimeoutPeriodClock);
3418d058:	687b      	ldr	r3, [r7, #4]
3418d05a:	681b      	ldr	r3, [r3, #0]
3418d05c:	683a      	ldr	r2, [r7, #0]
3418d05e:	6852      	ldr	r2, [r2, #4]
3418d060:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TO);
3418d064:	687b      	ldr	r3, [r7, #4]
3418d066:	681b      	ldr	r3, [r3, #0]
3418d068:	2210      	movs	r2, #16
3418d06a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        HAL_XSPI_ENABLE_IT(hxspi, HAL_XSPI_IT_TO);
3418d06c:	687b      	ldr	r3, [r7, #4]
3418d06e:	681b      	ldr	r3, [r3, #0]
3418d070:	681a      	ldr	r2, [r3, #0]
3418d072:	687b      	ldr	r3, [r7, #4]
3418d074:	681b      	ldr	r3, [r3, #0]
3418d076:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
3418d07a:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_TCEN | XSPI_CR_FMODE),
3418d07c:	687b      	ldr	r3, [r7, #4]
3418d07e:	681b      	ldr	r3, [r3, #0]
3418d080:	681b      	ldr	r3, [r3, #0]
3418d082:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
3418d086:	f023 0308 	bic.w	r3, r3, #8
3418d08a:	683a      	ldr	r2, [r7, #0]
3418d08c:	6812      	ldr	r2, [r2, #0]
3418d08e:	431a      	orrs	r2, r3
3418d090:	687b      	ldr	r3, [r7, #4]
3418d092:	681b      	ldr	r3, [r3, #0]
3418d094:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
3418d098:	601a      	str	r2, [r3, #0]
3418d09a:	e004      	b.n	3418d0a6 <HAL_XSPI_MemoryMapped+0xce>
                 (pCfg->TimeOutActivation | XSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
3418d09c:	2301      	movs	r3, #1
3418d09e:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418d0a0:	687b      	ldr	r3, [r7, #4]
3418d0a2:	2210      	movs	r2, #16
3418d0a4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  return status;
3418d0a6:	7bfb      	ldrb	r3, [r7, #15]
}
3418d0a8:	4618      	mov	r0, r3
3418d0aa:	3710      	adds	r7, #16
3418d0ac:	46bd      	mov	sp, r7
3418d0ae:	bd80      	pop	{r7, pc}

3418d0b0 <HAL_XSPI_Abort>:
  * @brief  Abort the current operation, return to the indirect mode.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Abort(XSPI_HandleTypeDef *hxspi)
{
3418d0b0:	b580      	push	{r7, lr}
3418d0b2:	b086      	sub	sp, #24
3418d0b4:	af02      	add	r7, sp, #8
3418d0b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
3418d0b8:	2300      	movs	r3, #0
3418d0ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
3418d0bc:	f7f5 fb04 	bl	341826c8 <HAL_GetTick>
3418d0c0:	60b8      	str	r0, [r7, #8]

  /* Check if the state is not in reset state */
  if (hxspi->State != HAL_XSPI_STATE_RESET)
3418d0c2:	687b      	ldr	r3, [r7, #4]
3418d0c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418d0c6:	2b00      	cmp	r3, #0
3418d0c8:	d06f      	beq.n	3418d1aa <HAL_XSPI_Abort+0xfa>
  {
    /* Check if the DMA is enabled */
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
3418d0ca:	687b      	ldr	r3, [r7, #4]
3418d0cc:	681b      	ldr	r3, [r3, #0]
3418d0ce:	681b      	ldr	r3, [r3, #0]
3418d0d0:	f003 0304 	and.w	r3, r3, #4
3418d0d4:	2b00      	cmp	r3, #0
3418d0d6:	d021      	beq.n	3418d11c <HAL_XSPI_Abort+0x6c>
    {
      /* Disable the DMA transfer on the XSPI side */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_DMAEN);
3418d0d8:	687b      	ldr	r3, [r7, #4]
3418d0da:	681b      	ldr	r3, [r3, #0]
3418d0dc:	681a      	ldr	r2, [r3, #0]
3418d0de:	687b      	ldr	r3, [r7, #4]
3418d0e0:	681b      	ldr	r3, [r3, #0]
3418d0e2:	f022 0204 	bic.w	r2, r2, #4
3418d0e6:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transmit on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmatx);
3418d0e8:	687b      	ldr	r3, [r7, #4]
3418d0ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3418d0ec:	4618      	mov	r0, r3
3418d0ee:	f7f5 fc11 	bl	34182914 <HAL_DMA_Abort>
3418d0f2:	4603      	mov	r3, r0
3418d0f4:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
3418d0f6:	7bfb      	ldrb	r3, [r7, #15]
3418d0f8:	2b00      	cmp	r3, #0
3418d0fa:	d002      	beq.n	3418d102 <HAL_XSPI_Abort+0x52>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
3418d0fc:	687b      	ldr	r3, [r7, #4]
3418d0fe:	2204      	movs	r2, #4
3418d100:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Disable the DMA receive on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmarx);
3418d102:	687b      	ldr	r3, [r7, #4]
3418d104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418d106:	4618      	mov	r0, r3
3418d108:	f7f5 fc04 	bl	34182914 <HAL_DMA_Abort>
3418d10c:	4603      	mov	r3, r0
3418d10e:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
3418d110:	7bfb      	ldrb	r3, [r7, #15]
3418d112:	2b00      	cmp	r3, #0
3418d114:	d002      	beq.n	3418d11c <HAL_XSPI_Abort+0x6c>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
3418d116:	687b      	ldr	r3, [r7, #4]
3418d118:	2204      	movs	r2, #4
3418d11a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
    }

    if (HAL_XSPI_GET_FLAG(hxspi, HAL_XSPI_FLAG_BUSY) != RESET)
3418d11c:	687b      	ldr	r3, [r7, #4]
3418d11e:	681b      	ldr	r3, [r3, #0]
3418d120:	6a1b      	ldr	r3, [r3, #32]
3418d122:	f003 0320 	and.w	r3, r3, #32
3418d126:	2b00      	cmp	r3, #0
3418d128:	d033      	beq.n	3418d192 <HAL_XSPI_Abort+0xe2>
    {
      /* Perform an abort of the XSPI */
      SET_BIT(hxspi->Instance->CR, XSPI_CR_ABORT);
3418d12a:	687b      	ldr	r3, [r7, #4]
3418d12c:	681b      	ldr	r3, [r3, #0]
3418d12e:	681a      	ldr	r2, [r3, #0]
3418d130:	687b      	ldr	r3, [r7, #4]
3418d132:	681b      	ldr	r3, [r3, #0]
3418d134:	f042 0202 	orr.w	r2, r2, #2
3418d138:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, hxspi->Timeout);
3418d13a:	687b      	ldr	r3, [r7, #4]
3418d13c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418d13e:	9300      	str	r3, [sp, #0]
3418d140:	68bb      	ldr	r3, [r7, #8]
3418d142:	2201      	movs	r2, #1
3418d144:	2102      	movs	r1, #2
3418d146:	6878      	ldr	r0, [r7, #4]
3418d148:	f000 f99c 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418d14c:	4603      	mov	r3, r0
3418d14e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
3418d150:	7bfb      	ldrb	r3, [r7, #15]
3418d152:	2b00      	cmp	r3, #0
3418d154:	d12e      	bne.n	3418d1b4 <HAL_XSPI_Abort+0x104>
      {
        /* Clear transfer complete flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3418d156:	687b      	ldr	r3, [r7, #4]
3418d158:	681b      	ldr	r3, [r3, #0]
3418d15a:	2202      	movs	r2, #2
3418d15c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3418d15e:	687b      	ldr	r3, [r7, #4]
3418d160:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418d162:	9300      	str	r3, [sp, #0]
3418d164:	68bb      	ldr	r3, [r7, #8]
3418d166:	2200      	movs	r2, #0
3418d168:	2120      	movs	r1, #32
3418d16a:	6878      	ldr	r0, [r7, #4]
3418d16c:	f000 f98a 	bl	3418d484 <XSPI_WaitFlagStateUntilTimeout>
3418d170:	4603      	mov	r3, r0
3418d172:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
3418d174:	7bfb      	ldrb	r3, [r7, #15]
3418d176:	2b00      	cmp	r3, #0
3418d178:	d11c      	bne.n	3418d1b4 <HAL_XSPI_Abort+0x104>
        {
          /* Return to indirect mode */
          CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
3418d17a:	687b      	ldr	r3, [r7, #4]
3418d17c:	681b      	ldr	r3, [r3, #0]
3418d17e:	681a      	ldr	r2, [r3, #0]
3418d180:	687b      	ldr	r3, [r7, #4]
3418d182:	681b      	ldr	r3, [r3, #0]
3418d184:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
3418d188:	601a      	str	r2, [r3, #0]

          hxspi->State = HAL_XSPI_STATE_READY;
3418d18a:	687b      	ldr	r3, [r7, #4]
3418d18c:	2202      	movs	r2, #2
3418d18e:	659a      	str	r2, [r3, #88]	@ 0x58
3418d190:	e010      	b.n	3418d1b4 <HAL_XSPI_Abort+0x104>
      }
    }
    else
    {
      /* Return to indirect mode */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
3418d192:	687b      	ldr	r3, [r7, #4]
3418d194:	681b      	ldr	r3, [r3, #0]
3418d196:	681a      	ldr	r2, [r3, #0]
3418d198:	687b      	ldr	r3, [r7, #4]
3418d19a:	681b      	ldr	r3, [r3, #0]
3418d19c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
3418d1a0:	601a      	str	r2, [r3, #0]

      hxspi->State = HAL_XSPI_STATE_READY;
3418d1a2:	687b      	ldr	r3, [r7, #4]
3418d1a4:	2202      	movs	r2, #2
3418d1a6:	659a      	str	r2, [r3, #88]	@ 0x58
3418d1a8:	e004      	b.n	3418d1b4 <HAL_XSPI_Abort+0x104>
    }
  }
  else
  {
    status = HAL_ERROR;
3418d1aa:	2301      	movs	r3, #1
3418d1ac:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418d1ae:	687b      	ldr	r3, [r7, #4]
3418d1b0:	2210      	movs	r2, #16
3418d1b2:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  return status;
3418d1b4:	7bfb      	ldrb	r3, [r7, #15]
}
3418d1b6:	4618      	mov	r0, r3
3418d1b8:	3710      	adds	r7, #16
3418d1ba:	46bd      	mov	sp, r7
3418d1bc:	bd80      	pop	{r7, pc}

3418d1be <HAL_XSPI_SetClockPrescaler>:
  * @param  hxspi     : XSPI handle.
  * @param  Prescaler : Clock prescaler.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_SetClockPrescaler(XSPI_HandleTypeDef *hxspi, uint32_t Prescaler)
{
3418d1be:	b480      	push	{r7}
3418d1c0:	b085      	sub	sp, #20
3418d1c2:	af00      	add	r7, sp, #0
3418d1c4:	6078      	str	r0, [r7, #4]
3418d1c6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
3418d1c8:	2300      	movs	r3, #0
3418d1ca:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_XSPI_CLK_PRESCALER(Prescaler));

  /* Check the state */
  if ((hxspi->State & XSPI_BUSY_STATE_MASK) == 0U)
3418d1cc:	687b      	ldr	r3, [r7, #4]
3418d1ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418d1d0:	f003 0308 	and.w	r3, r3, #8
3418d1d4:	2b00      	cmp	r3, #0
3418d1d6:	d10e      	bne.n	3418d1f6 <HAL_XSPI_SetClockPrescaler+0x38>
  {
    /* Synchronize initialization structure with the new clock prescaler value */
    hxspi->Init.ClockPrescaler = Prescaler;
3418d1d8:	687b      	ldr	r3, [r7, #4]
3418d1da:	683a      	ldr	r2, [r7, #0]
3418d1dc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Configure clock prescaler */
    MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
3418d1de:	687b      	ldr	r3, [r7, #4]
3418d1e0:	681b      	ldr	r3, [r3, #0]
3418d1e2:	68db      	ldr	r3, [r3, #12]
3418d1e4:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
3418d1e8:	687b      	ldr	r3, [r7, #4]
3418d1ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
3418d1ec:	687b      	ldr	r3, [r7, #4]
3418d1ee:	681b      	ldr	r3, [r3, #0]
3418d1f0:	430a      	orrs	r2, r1
3418d1f2:	60da      	str	r2, [r3, #12]
3418d1f4:	e004      	b.n	3418d200 <HAL_XSPI_SetClockPrescaler+0x42>
               ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));
  }
  else
  {
    status = HAL_ERROR;
3418d1f6:	2301      	movs	r3, #1
3418d1f8:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418d1fa:	687b      	ldr	r3, [r7, #4]
3418d1fc:	2210      	movs	r2, #16
3418d1fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  return status;
3418d200:	7bfb      	ldrb	r3, [r7, #15]
}
3418d202:	4618      	mov	r0, r3
3418d204:	3714      	adds	r7, #20
3418d206:	46bd      	mov	sp, r7
3418d208:	f85d 7b04 	ldr.w	r7, [sp], #4
3418d20c:	4770      	bx	lr

3418d20e <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
3418d20e:	b480      	push	{r7}
3418d210:	b083      	sub	sp, #12
3418d212:	af00      	add	r7, sp, #0
3418d214:	6078      	str	r0, [r7, #4]
3418d216:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
3418d218:	687b      	ldr	r3, [r7, #4]
3418d21a:	683a      	ldr	r2, [r7, #0]
3418d21c:	661a      	str	r2, [r3, #96]	@ 0x60
  return HAL_OK;
3418d21e:	2300      	movs	r3, #0
}
3418d220:	4618      	mov	r0, r3
3418d222:	370c      	adds	r7, #12
3418d224:	46bd      	mov	sp, r7
3418d226:	f85d 7b04 	ldr.w	r7, [sp], #4
3418d22a:	4770      	bx	lr

3418d22c <HAL_XSPIM_Config>:
  * @param  pCfg     : Pointer to Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPIM_Config(XSPI_HandleTypeDef *const hxspi, XSPIM_CfgTypeDef *const pCfg, uint32_t Timeout)
{
3418d22c:	b580      	push	{r7, lr}
3418d22e:	b08e      	sub	sp, #56	@ 0x38
3418d230:	af00      	add	r7, sp, #0
3418d232:	60f8      	str	r0, [r7, #12]
3418d234:	60b9      	str	r1, [r7, #8]
3418d236:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
3418d238:	2300      	movs	r3, #0
3418d23a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  uint8_t index;
  uint8_t xspi_enabled = 0U;
3418d23e:	2300      	movs	r3, #0
3418d240:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

  XSPIM_CfgTypeDef IOM_cfg[XSPI_NB_INSTANCE] = {0};
3418d244:	f107 0310 	add.w	r3, r7, #16
3418d248:	2224      	movs	r2, #36	@ 0x24
3418d24a:	2100      	movs	r1, #0
3418d24c:	4618      	mov	r0, r3
3418d24e:	f000 fd45 	bl	3418dcdc <memset>
  assert_param(IS_XSPIM_NCS_OVR(pCfg->nCSOverride));
  assert_param(IS_XSPIM_IO_PORT(pCfg->IOPort));
  assert_param(IS_XSPIM_REQ2ACKTIME(pCfg->Req2AckTime));

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
3418d252:	2300      	movs	r3, #0
3418d254:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
3418d258:	e014      	b.n	3418d284 <HAL_XSPIM_Config+0x58>
  {
    XSPIM_GetConfig(index + 1U, &(IOM_cfg[index]));
3418d25a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418d25e:	3301      	adds	r3, #1
3418d260:	b2d8      	uxtb	r0, r3
3418d262:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
3418d266:	f107 0110 	add.w	r1, r7, #16
3418d26a:	4613      	mov	r3, r2
3418d26c:	005b      	lsls	r3, r3, #1
3418d26e:	4413      	add	r3, r2
3418d270:	009b      	lsls	r3, r3, #2
3418d272:	440b      	add	r3, r1
3418d274:	4619      	mov	r1, r3
3418d276:	f000 fad5 	bl	3418d824 <XSPIM_GetConfig>
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
3418d27a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418d27e:	3301      	adds	r3, #1
3418d280:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
3418d284:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418d288:	2b02      	cmp	r3, #2
3418d28a:	d9e6      	bls.n	3418d25a <HAL_XSPIM_Config+0x2e>
  }

  /********** Disable all XSPI to configure XSPI IO Manager **********/
  if (__HAL_RCC_XSPI1_IS_CLK_ENABLED() != 0U)
3418d28c:	2020      	movs	r0, #32
3418d28e:	f7ff fa99 	bl	3418c7c4 <LL_AHB5_GRP1_IsEnabledClock>
3418d292:	4603      	mov	r3, r0
3418d294:	2b00      	cmp	r3, #0
3418d296:	d011      	beq.n	3418d2bc <HAL_XSPIM_Config+0x90>
  {
    if ((XSPI1->CR & XSPI_CR_EN) != 0U)
3418d298:	4b76      	ldr	r3, [pc, #472]	@ (3418d474 <HAL_XSPIM_Config+0x248>)
3418d29a:	681b      	ldr	r3, [r3, #0]
3418d29c:	f003 0301 	and.w	r3, r3, #1
3418d2a0:	2b00      	cmp	r3, #0
3418d2a2:	d00b      	beq.n	3418d2bc <HAL_XSPIM_Config+0x90>
    {
      CLEAR_BIT(XSPI1->CR, XSPI_CR_EN);
3418d2a4:	4b73      	ldr	r3, [pc, #460]	@ (3418d474 <HAL_XSPIM_Config+0x248>)
3418d2a6:	681b      	ldr	r3, [r3, #0]
3418d2a8:	4a72      	ldr	r2, [pc, #456]	@ (3418d474 <HAL_XSPIM_Config+0x248>)
3418d2aa:	f023 0301 	bic.w	r3, r3, #1
3418d2ae:	6013      	str	r3, [r2, #0]
      xspi_enabled |= 0x1U;
3418d2b0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418d2b4:	f043 0301 	orr.w	r3, r3, #1
3418d2b8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }
  }
  if (__HAL_RCC_XSPI2_IS_CLK_ENABLED() != 0U)
3418d2bc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
3418d2c0:	f7ff fa80 	bl	3418c7c4 <LL_AHB5_GRP1_IsEnabledClock>
3418d2c4:	4603      	mov	r3, r0
3418d2c6:	2b00      	cmp	r3, #0
3418d2c8:	d011      	beq.n	3418d2ee <HAL_XSPIM_Config+0xc2>
  {
    if ((XSPI2->CR & XSPI_CR_EN) != 0U)
3418d2ca:	4b6b      	ldr	r3, [pc, #428]	@ (3418d478 <HAL_XSPIM_Config+0x24c>)
3418d2cc:	681b      	ldr	r3, [r3, #0]
3418d2ce:	f003 0301 	and.w	r3, r3, #1
3418d2d2:	2b00      	cmp	r3, #0
3418d2d4:	d00b      	beq.n	3418d2ee <HAL_XSPIM_Config+0xc2>
    {
      CLEAR_BIT(XSPI2->CR, XSPI_CR_EN);
3418d2d6:	4b68      	ldr	r3, [pc, #416]	@ (3418d478 <HAL_XSPIM_Config+0x24c>)
3418d2d8:	681b      	ldr	r3, [r3, #0]
3418d2da:	4a67      	ldr	r2, [pc, #412]	@ (3418d478 <HAL_XSPIM_Config+0x24c>)
3418d2dc:	f023 0301 	bic.w	r3, r3, #1
3418d2e0:	6013      	str	r3, [r2, #0]
      xspi_enabled |= 0x2U;
3418d2e2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418d2e6:	f043 0302 	orr.w	r3, r3, #2
3418d2ea:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }
  }
  if (__HAL_RCC_XSPI3_IS_CLK_ENABLED() != 0U)
3418d2ee:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
3418d2f2:	f7ff fa67 	bl	3418c7c4 <LL_AHB5_GRP1_IsEnabledClock>
3418d2f6:	4603      	mov	r3, r0
3418d2f8:	2b00      	cmp	r3, #0
3418d2fa:	d011      	beq.n	3418d320 <HAL_XSPIM_Config+0xf4>
  {
    if ((XSPI3->CR & XSPI_CR_EN) != 0U)
3418d2fc:	4b5f      	ldr	r3, [pc, #380]	@ (3418d47c <HAL_XSPIM_Config+0x250>)
3418d2fe:	681b      	ldr	r3, [r3, #0]
3418d300:	f003 0301 	and.w	r3, r3, #1
3418d304:	2b00      	cmp	r3, #0
3418d306:	d00b      	beq.n	3418d320 <HAL_XSPIM_Config+0xf4>
    {
      CLEAR_BIT(XSPI2->CR, XSPI_CR_EN);
3418d308:	4b5b      	ldr	r3, [pc, #364]	@ (3418d478 <HAL_XSPIM_Config+0x24c>)
3418d30a:	681b      	ldr	r3, [r3, #0]
3418d30c:	4a5a      	ldr	r2, [pc, #360]	@ (3418d478 <HAL_XSPIM_Config+0x24c>)
3418d30e:	f023 0301 	bic.w	r3, r3, #1
3418d312:	6013      	str	r3, [r2, #0]
      xspi_enabled |= 0x4U;
3418d314:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418d318:	f043 0304 	orr.w	r3, r3, #4
3418d31c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }
  }

  /***************** Deactivation of previous configuration *****************/
  CLEAR_REG(XSPIM->CR);
3418d320:	4b57      	ldr	r3, [pc, #348]	@ (3418d480 <HAL_XSPIM_Config+0x254>)
3418d322:	2200      	movs	r2, #0
3418d324:	601a      	str	r2, [r3, #0]

  /******************** Activation of new configuration *********************/
  MODIFY_REG(XSPIM->CR, XSPIM_CR_REQ2ACK_TIME, ((pCfg->Req2AckTime - 1U) << XSPIM_CR_REQ2ACK_TIME_Pos));
3418d326:	4b56      	ldr	r3, [pc, #344]	@ (3418d480 <HAL_XSPIM_Config+0x254>)
3418d328:	681b      	ldr	r3, [r3, #0]
3418d32a:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
3418d32e:	68bb      	ldr	r3, [r7, #8]
3418d330:	689b      	ldr	r3, [r3, #8]
3418d332:	3b01      	subs	r3, #1
3418d334:	041b      	lsls	r3, r3, #16
3418d336:	4952      	ldr	r1, [pc, #328]	@ (3418d480 <HAL_XSPIM_Config+0x254>)
3418d338:	4313      	orrs	r3, r2
3418d33a:	600b      	str	r3, [r1, #0]

  if (hxspi->Instance == XSPI1)
3418d33c:	68fb      	ldr	r3, [r7, #12]
3418d33e:	681b      	ldr	r3, [r3, #0]
3418d340:	4a4c      	ldr	r2, [pc, #304]	@ (3418d474 <HAL_XSPIM_Config+0x248>)
3418d342:	4293      	cmp	r3, r2
3418d344:	d110      	bne.n	3418d368 <HAL_XSPIM_Config+0x13c>
  {
    IOM_cfg[0].IOPort = pCfg->IOPort ;
3418d346:	68bb      	ldr	r3, [r7, #8]
3418d348:	685b      	ldr	r3, [r3, #4]
3418d34a:	617b      	str	r3, [r7, #20]
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
3418d34c:	68bb      	ldr	r3, [r7, #8]
3418d34e:	681b      	ldr	r3, [r3, #0]
3418d350:	2b00      	cmp	r3, #0
3418d352:	d03e      	beq.n	3418d3d2 <HAL_XSPIM_Config+0x1a6>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O1 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
3418d354:	4b4a      	ldr	r3, [pc, #296]	@ (3418d480 <HAL_XSPIM_Config+0x254>)
3418d356:	681b      	ldr	r3, [r3, #0]
3418d358:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
3418d35c:	68bb      	ldr	r3, [r7, #8]
3418d35e:	681b      	ldr	r3, [r3, #0]
3418d360:	4947      	ldr	r1, [pc, #284]	@ (3418d480 <HAL_XSPIM_Config+0x254>)
3418d362:	4313      	orrs	r3, r2
3418d364:	600b      	str	r3, [r1, #0]
3418d366:	e034      	b.n	3418d3d2 <HAL_XSPIM_Config+0x1a6>
    else
    {
      /* Nothing to do */
    }
  }
  else if (hxspi->Instance == XSPI2)
3418d368:	68fb      	ldr	r3, [r7, #12]
3418d36a:	681b      	ldr	r3, [r3, #0]
3418d36c:	4a42      	ldr	r2, [pc, #264]	@ (3418d478 <HAL_XSPIM_Config+0x24c>)
3418d36e:	4293      	cmp	r3, r2
3418d370:	d110      	bne.n	3418d394 <HAL_XSPIM_Config+0x168>
  {
    IOM_cfg[1].IOPort = pCfg->IOPort ;
3418d372:	68bb      	ldr	r3, [r7, #8]
3418d374:	685b      	ldr	r3, [r3, #4]
3418d376:	623b      	str	r3, [r7, #32]
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
3418d378:	68bb      	ldr	r3, [r7, #8]
3418d37a:	681b      	ldr	r3, [r3, #0]
3418d37c:	2b00      	cmp	r3, #0
3418d37e:	d028      	beq.n	3418d3d2 <HAL_XSPIM_Config+0x1a6>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O2 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
3418d380:	4b3f      	ldr	r3, [pc, #252]	@ (3418d480 <HAL_XSPIM_Config+0x254>)
3418d382:	681b      	ldr	r3, [r3, #0]
3418d384:	f023 0250 	bic.w	r2, r3, #80	@ 0x50
3418d388:	68bb      	ldr	r3, [r7, #8]
3418d38a:	681b      	ldr	r3, [r3, #0]
3418d38c:	493c      	ldr	r1, [pc, #240]	@ (3418d480 <HAL_XSPIM_Config+0x254>)
3418d38e:	4313      	orrs	r3, r2
3418d390:	600b      	str	r3, [r1, #0]
3418d392:	e01e      	b.n	3418d3d2 <HAL_XSPIM_Config+0x1a6>
    else
    {
      /* Nothing to do */
    }
  }
  else if (hxspi->Instance == XSPI3)
3418d394:	68fb      	ldr	r3, [r7, #12]
3418d396:	681b      	ldr	r3, [r3, #0]
3418d398:	4a38      	ldr	r2, [pc, #224]	@ (3418d47c <HAL_XSPIM_Config+0x250>)
3418d39a:	4293      	cmp	r3, r2
3418d39c:	d111      	bne.n	3418d3c2 <HAL_XSPIM_Config+0x196>
  {
    if (pCfg->IOPort == HAL_XSPIM_IOPORT_1)
3418d39e:	68bb      	ldr	r3, [r7, #8]
3418d3a0:	685b      	ldr	r3, [r3, #4]
3418d3a2:	2b00      	cmp	r3, #0
3418d3a4:	d104      	bne.n	3418d3b0 <HAL_XSPIM_Config+0x184>
    {
      IOM_cfg[0].IOPort = HAL_XSPIM_IOPORT_2 ;
3418d3a6:	2301      	movs	r3, #1
3418d3a8:	617b      	str	r3, [r7, #20]
      IOM_cfg[1].IOPort = HAL_XSPIM_IOPORT_2 ;
3418d3aa:	2301      	movs	r3, #1
3418d3ac:	623b      	str	r3, [r7, #32]
3418d3ae:	e010      	b.n	3418d3d2 <HAL_XSPIM_Config+0x1a6>
    }
    else if (pCfg->IOPort == HAL_XSPIM_IOPORT_2)
3418d3b0:	68bb      	ldr	r3, [r7, #8]
3418d3b2:	685b      	ldr	r3, [r3, #4]
3418d3b4:	2b01      	cmp	r3, #1
3418d3b6:	d10c      	bne.n	3418d3d2 <HAL_XSPIM_Config+0x1a6>
    {
      IOM_cfg[0].IOPort = HAL_XSPIM_IOPORT_1 ;
3418d3b8:	2300      	movs	r3, #0
3418d3ba:	617b      	str	r3, [r7, #20]
      IOM_cfg[1].IOPort = HAL_XSPIM_IOPORT_1 ;
3418d3bc:	2300      	movs	r3, #0
3418d3be:	623b      	str	r3, [r7, #32]
3418d3c0:	e007      	b.n	3418d3d2 <HAL_XSPIM_Config+0x1a6>
      /* Nothing to do */
    }
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
3418d3c2:	68fb      	ldr	r3, [r7, #12]
3418d3c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418d3c6:	f043 0208 	orr.w	r2, r3, #8
3418d3ca:	68fb      	ldr	r3, [r7, #12]
3418d3cc:	65da      	str	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
3418d3ce:	2301      	movs	r3, #1
3418d3d0:	e04c      	b.n	3418d46c <HAL_XSPIM_Config+0x240>
  }

  for (index = 0U; index < (XSPI_NB_INSTANCE - 2U); index++)
3418d3d2:	2300      	movs	r3, #0
3418d3d4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
3418d3d8:	e02a      	b.n	3418d430 <HAL_XSPIM_Config+0x204>
  {
    if (IOM_cfg[index].IOPort == IOM_cfg[index + 1U].IOPort)
3418d3da:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
3418d3de:	4613      	mov	r3, r2
3418d3e0:	005b      	lsls	r3, r3, #1
3418d3e2:	4413      	add	r3, r2
3418d3e4:	009b      	lsls	r3, r3, #2
3418d3e6:	3338      	adds	r3, #56	@ 0x38
3418d3e8:	443b      	add	r3, r7
3418d3ea:	3b24      	subs	r3, #36	@ 0x24
3418d3ec:	6819      	ldr	r1, [r3, #0]
3418d3ee:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418d3f2:	1c5a      	adds	r2, r3, #1
3418d3f4:	4613      	mov	r3, r2
3418d3f6:	005b      	lsls	r3, r3, #1
3418d3f8:	4413      	add	r3, r2
3418d3fa:	009b      	lsls	r3, r3, #2
3418d3fc:	3338      	adds	r3, #56	@ 0x38
3418d3fe:	443b      	add	r3, r7
3418d400:	3b24      	subs	r3, #36	@ 0x24
3418d402:	681b      	ldr	r3, [r3, #0]
3418d404:	4299      	cmp	r1, r3
3418d406:	d105      	bne.n	3418d414 <HAL_XSPIM_Config+0x1e8>
    {
      /*Mux*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MUXEN);
3418d408:	4b1d      	ldr	r3, [pc, #116]	@ (3418d480 <HAL_XSPIM_Config+0x254>)
3418d40a:	681b      	ldr	r3, [r3, #0]
3418d40c:	4a1c      	ldr	r2, [pc, #112]	@ (3418d480 <HAL_XSPIM_Config+0x254>)
3418d40e:	f043 0301 	orr.w	r3, r3, #1
3418d412:	6013      	str	r3, [r2, #0]
    }
    else
    {
      /* Nothing to do */
    }
    if (IOM_cfg[0].IOPort == HAL_XSPIM_IOPORT_2)
3418d414:	697b      	ldr	r3, [r7, #20]
3418d416:	2b01      	cmp	r3, #1
3418d418:	d105      	bne.n	3418d426 <HAL_XSPIM_Config+0x1fa>
    {
      /*Mode*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MODE);
3418d41a:	4b19      	ldr	r3, [pc, #100]	@ (3418d480 <HAL_XSPIM_Config+0x254>)
3418d41c:	681b      	ldr	r3, [r3, #0]
3418d41e:	4a18      	ldr	r2, [pc, #96]	@ (3418d480 <HAL_XSPIM_Config+0x254>)
3418d420:	f043 0302 	orr.w	r3, r3, #2
3418d424:	6013      	str	r3, [r2, #0]
  for (index = 0U; index < (XSPI_NB_INSTANCE - 2U); index++)
3418d426:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418d42a:	3301      	adds	r3, #1
3418d42c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
3418d430:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418d434:	2b00      	cmp	r3, #0
3418d436:	d0d0      	beq.n	3418d3da <HAL_XSPIM_Config+0x1ae>
      /* Nothing to do */
    }
  }

  /******* Re-enable both XSPI after configure XSPI IO Manager ********/
  if ((xspi_enabled & 0x1U) != 0U)
3418d438:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418d43c:	f003 0301 	and.w	r3, r3, #1
3418d440:	2b00      	cmp	r3, #0
3418d442:	d005      	beq.n	3418d450 <HAL_XSPIM_Config+0x224>
  {
    SET_BIT(XSPI1->CR, XSPI_CR_EN);
3418d444:	4b0b      	ldr	r3, [pc, #44]	@ (3418d474 <HAL_XSPIM_Config+0x248>)
3418d446:	681b      	ldr	r3, [r3, #0]
3418d448:	4a0a      	ldr	r2, [pc, #40]	@ (3418d474 <HAL_XSPIM_Config+0x248>)
3418d44a:	f043 0301 	orr.w	r3, r3, #1
3418d44e:	6013      	str	r3, [r2, #0]
  }
  if ((xspi_enabled & 0x2U) != 0U)
3418d450:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418d454:	f003 0302 	and.w	r3, r3, #2
3418d458:	2b00      	cmp	r3, #0
3418d45a:	d005      	beq.n	3418d468 <HAL_XSPIM_Config+0x23c>
  {
    SET_BIT(XSPI2->CR, XSPI_CR_EN);
3418d45c:	4b06      	ldr	r3, [pc, #24]	@ (3418d478 <HAL_XSPIM_Config+0x24c>)
3418d45e:	681b      	ldr	r3, [r3, #0]
3418d460:	4a05      	ldr	r2, [pc, #20]	@ (3418d478 <HAL_XSPIM_Config+0x24c>)
3418d462:	f043 0301 	orr.w	r3, r3, #1
3418d466:	6013      	str	r3, [r2, #0]
  }

  return status;
3418d468:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
}
3418d46c:	4618      	mov	r0, r3
3418d46e:	3738      	adds	r7, #56	@ 0x38
3418d470:	46bd      	mov	sp, r7
3418d472:	bd80      	pop	{r7, pc}
3418d474:	58025000 	.word	0x58025000
3418d478:	5802a000 	.word	0x5802a000
3418d47c:	5802d000 	.word	0x5802d000
3418d480:	5802b400 	.word	0x5802b400

3418d484 <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
3418d484:	b580      	push	{r7, lr}
3418d486:	b084      	sub	sp, #16
3418d488:	af00      	add	r7, sp, #0
3418d48a:	60f8      	str	r0, [r7, #12]
3418d48c:	60b9      	str	r1, [r7, #8]
3418d48e:	603b      	str	r3, [r7, #0]
3418d490:	4613      	mov	r3, r2
3418d492:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
3418d494:	e019      	b.n	3418d4ca <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
3418d496:	69bb      	ldr	r3, [r7, #24]
3418d498:	f1b3 3fff 	cmp.w	r3, #4294967295
3418d49c:	d015      	beq.n	3418d4ca <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
3418d49e:	f7f5 f913 	bl	341826c8 <HAL_GetTick>
3418d4a2:	4602      	mov	r2, r0
3418d4a4:	683b      	ldr	r3, [r7, #0]
3418d4a6:	1ad3      	subs	r3, r2, r3
3418d4a8:	69ba      	ldr	r2, [r7, #24]
3418d4aa:	429a      	cmp	r2, r3
3418d4ac:	d302      	bcc.n	3418d4b4 <XSPI_WaitFlagStateUntilTimeout+0x30>
3418d4ae:	69bb      	ldr	r3, [r7, #24]
3418d4b0:	2b00      	cmp	r3, #0
3418d4b2:	d10a      	bne.n	3418d4ca <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
3418d4b4:	68fb      	ldr	r3, [r7, #12]
3418d4b6:	2202      	movs	r2, #2
3418d4b8:	659a      	str	r2, [r3, #88]	@ 0x58
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
3418d4ba:	68fb      	ldr	r3, [r7, #12]
3418d4bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418d4be:	f043 0201 	orr.w	r2, r3, #1
3418d4c2:	68fb      	ldr	r3, [r7, #12]
3418d4c4:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
3418d4c6:	2303      	movs	r3, #3
3418d4c8:	e00e      	b.n	3418d4e8 <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
3418d4ca:	68fb      	ldr	r3, [r7, #12]
3418d4cc:	681b      	ldr	r3, [r3, #0]
3418d4ce:	6a1a      	ldr	r2, [r3, #32]
3418d4d0:	68bb      	ldr	r3, [r7, #8]
3418d4d2:	4013      	ands	r3, r2
3418d4d4:	2b00      	cmp	r3, #0
3418d4d6:	bf14      	ite	ne
3418d4d8:	2301      	movne	r3, #1
3418d4da:	2300      	moveq	r3, #0
3418d4dc:	b2db      	uxtb	r3, r3
3418d4de:	461a      	mov	r2, r3
3418d4e0:	79fb      	ldrb	r3, [r7, #7]
3418d4e2:	429a      	cmp	r2, r3
3418d4e4:	d1d7      	bne.n	3418d496 <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
3418d4e6:	2300      	movs	r3, #0
}
3418d4e8:	4618      	mov	r0, r3
3418d4ea:	3710      	adds	r7, #16
3418d4ec:	46bd      	mov	sp, r7
3418d4ee:	bd80      	pop	{r7, pc}

3418d4f0 <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *pCmd)
{
3418d4f0:	b480      	push	{r7}
3418d4f2:	b089      	sub	sp, #36	@ 0x24
3418d4f4:	af00      	add	r7, sp, #0
3418d4f6:	6078      	str	r0, [r7, #4]
3418d4f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
3418d4fa:	2300      	movs	r3, #0
3418d4fc:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
3418d4fe:	687b      	ldr	r3, [r7, #4]
3418d500:	681b      	ldr	r3, [r3, #0]
3418d502:	681a      	ldr	r2, [r3, #0]
3418d504:	687b      	ldr	r3, [r7, #4]
3418d506:	681b      	ldr	r3, [r3, #0]
3418d508:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
3418d50c:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
3418d50e:	687b      	ldr	r3, [r7, #4]
3418d510:	689b      	ldr	r3, [r3, #8]
3418d512:	2b00      	cmp	r3, #0
3418d514:	d10a      	bne.n	3418d52c <XSPI_ConfigCmd+0x3c>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
3418d516:	687b      	ldr	r3, [r7, #4]
3418d518:	681b      	ldr	r3, [r3, #0]
3418d51a:	681b      	ldr	r3, [r3, #0]
3418d51c:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
3418d520:	683b      	ldr	r3, [r7, #0]
3418d522:	685a      	ldr	r2, [r3, #4]
3418d524:	687b      	ldr	r3, [r7, #4]
3418d526:	681b      	ldr	r3, [r3, #0]
3418d528:	430a      	orrs	r2, r1
3418d52a:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
3418d52c:	683b      	ldr	r3, [r7, #0]
3418d52e:	681b      	ldr	r3, [r3, #0]
3418d530:	2b02      	cmp	r3, #2
3418d532:	d114      	bne.n	3418d55e <XSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
3418d534:	687b      	ldr	r3, [r7, #4]
3418d536:	681b      	ldr	r3, [r3, #0]
3418d538:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
3418d53c:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
3418d53e:	687b      	ldr	r3, [r7, #4]
3418d540:	681b      	ldr	r3, [r3, #0]
3418d542:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
3418d546:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
3418d548:	687b      	ldr	r3, [r7, #4]
3418d54a:	681b      	ldr	r3, [r3, #0]
3418d54c:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
3418d550:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
3418d552:	687b      	ldr	r3, [r7, #4]
3418d554:	681b      	ldr	r3, [r3, #0]
3418d556:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
3418d55a:	60fb      	str	r3, [r7, #12]
3418d55c:	e02c      	b.n	3418d5b8 <XSPI_ConfigCmd+0xc8>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
3418d55e:	683b      	ldr	r3, [r7, #0]
3418d560:	681b      	ldr	r3, [r3, #0]
3418d562:	2b03      	cmp	r3, #3
3418d564:	d114      	bne.n	3418d590 <XSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
3418d566:	687b      	ldr	r3, [r7, #4]
3418d568:	681b      	ldr	r3, [r3, #0]
3418d56a:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
3418d56e:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
3418d570:	687b      	ldr	r3, [r7, #4]
3418d572:	681b      	ldr	r3, [r3, #0]
3418d574:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
3418d578:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
3418d57a:	687b      	ldr	r3, [r7, #4]
3418d57c:	681b      	ldr	r3, [r3, #0]
3418d57e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
3418d582:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
3418d584:	687b      	ldr	r3, [r7, #4]
3418d586:	681b      	ldr	r3, [r3, #0]
3418d588:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
3418d58c:	60fb      	str	r3, [r7, #12]
3418d58e:	e013      	b.n	3418d5b8 <XSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
3418d590:	687b      	ldr	r3, [r7, #4]
3418d592:	681b      	ldr	r3, [r3, #0]
3418d594:	f503 7380 	add.w	r3, r3, #256	@ 0x100
3418d598:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
3418d59a:	687b      	ldr	r3, [r7, #4]
3418d59c:	681b      	ldr	r3, [r3, #0]
3418d59e:	f503 7384 	add.w	r3, r3, #264	@ 0x108
3418d5a2:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
3418d5a4:	687b      	ldr	r3, [r7, #4]
3418d5a6:	681b      	ldr	r3, [r3, #0]
3418d5a8:	f503 7388 	add.w	r3, r3, #272	@ 0x110
3418d5ac:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
3418d5ae:	687b      	ldr	r3, [r7, #4]
3418d5b0:	681b      	ldr	r3, [r3, #0]
3418d5b2:	f503 7390 	add.w	r3, r3, #288	@ 0x120
3418d5b6:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = pCmd->DQSMode;
3418d5b8:	683b      	ldr	r3, [r7, #0]
3418d5ba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418d5bc:	69bb      	ldr	r3, [r7, #24]
3418d5be:	601a      	str	r2, [r3, #0]

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
3418d5c0:	683b      	ldr	r3, [r7, #0]
3418d5c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3418d5c4:	2b00      	cmp	r3, #0
3418d5c6:	d012      	beq.n	3418d5ee <XSPI_ConfigCmd+0xfe>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
3418d5c8:	683b      	ldr	r3, [r7, #0]
3418d5ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3418d5cc:	68fb      	ldr	r3, [r7, #12]
3418d5ce:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
3418d5d0:	69bb      	ldr	r3, [r7, #24]
3418d5d2:	681b      	ldr	r3, [r3, #0]
3418d5d4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
3418d5d8:	683b      	ldr	r3, [r7, #0]
3418d5da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
3418d5dc:	683b      	ldr	r3, [r7, #0]
3418d5de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418d5e0:	4319      	orrs	r1, r3
3418d5e2:	683b      	ldr	r3, [r7, #0]
3418d5e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
3418d5e6:	430b      	orrs	r3, r1
3418d5e8:	431a      	orrs	r2, r3
3418d5ea:	69bb      	ldr	r3, [r7, #24]
3418d5ec:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
3418d5ee:	697b      	ldr	r3, [r7, #20]
3418d5f0:	681b      	ldr	r3, [r3, #0]
3418d5f2:	f023 021f 	bic.w	r2, r3, #31
3418d5f6:	683b      	ldr	r3, [r7, #0]
3418d5f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418d5fa:	431a      	orrs	r2, r3
3418d5fc:	697b      	ldr	r3, [r7, #20]
3418d5fe:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418d600:	683b      	ldr	r3, [r7, #0]
3418d602:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418d604:	2b00      	cmp	r3, #0
3418d606:	d009      	beq.n	3418d61c <XSPI_ConfigCmd+0x12c>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
3418d608:	683b      	ldr	r3, [r7, #0]
3418d60a:	681b      	ldr	r3, [r3, #0]
3418d60c:	2b00      	cmp	r3, #0
3418d60e:	d105      	bne.n	3418d61c <XSPI_ConfigCmd+0x12c>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
3418d610:	683b      	ldr	r3, [r7, #0]
3418d612:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
3418d614:	687b      	ldr	r3, [r7, #4]
3418d616:	681b      	ldr	r3, [r3, #0]
3418d618:	3a01      	subs	r2, #1
3418d61a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418d61c:	683b      	ldr	r3, [r7, #0]
3418d61e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418d620:	2b00      	cmp	r3, #0
3418d622:	d01e      	beq.n	3418d662 <XSPI_ConfigCmd+0x172>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
3418d624:	683b      	ldr	r3, [r7, #0]
3418d626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418d628:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418d62c:	d10a      	bne.n	3418d644 <XSPI_ConfigCmd+0x154>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
3418d62e:	687b      	ldr	r3, [r7, #4]
3418d630:	681b      	ldr	r3, [r3, #0]
3418d632:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3418d636:	687b      	ldr	r3, [r7, #4]
3418d638:	681b      	ldr	r3, [r3, #0]
3418d63a:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
3418d63e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
3418d642:	e00e      	b.n	3418d662 <XSPI_ConfigCmd+0x172>
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
3418d644:	687b      	ldr	r3, [r7, #4]
3418d646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418d648:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
3418d64c:	d109      	bne.n	3418d662 <XSPI_ConfigCmd+0x172>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
3418d64e:	687b      	ldr	r3, [r7, #4]
3418d650:	681b      	ldr	r3, [r3, #0]
3418d652:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3418d656:	687b      	ldr	r3, [r7, #4]
3418d658:	681b      	ldr	r3, [r3, #0]
3418d65a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
3418d65e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
3418d662:	683b      	ldr	r3, [r7, #0]
3418d664:	68db      	ldr	r3, [r3, #12]
3418d666:	2b00      	cmp	r3, #0
3418d668:	f000 8099 	beq.w	3418d79e <XSPI_ConfigCmd+0x2ae>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
3418d66c:	683b      	ldr	r3, [r7, #0]
3418d66e:	69db      	ldr	r3, [r3, #28]
3418d670:	2b00      	cmp	r3, #0
3418d672:	d055      	beq.n	3418d720 <XSPI_ConfigCmd+0x230>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418d674:	683b      	ldr	r3, [r7, #0]
3418d676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418d678:	2b00      	cmp	r3, #0
3418d67a:	d01e      	beq.n	3418d6ba <XSPI_ConfigCmd+0x1ca>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
3418d67c:	69bb      	ldr	r3, [r7, #24]
3418d67e:	681a      	ldr	r2, [r3, #0]
3418d680:	4b67      	ldr	r3, [pc, #412]	@ (3418d820 <XSPI_ConfigCmd+0x330>)
3418d682:	4013      	ands	r3, r2
3418d684:	683a      	ldr	r2, [r7, #0]
3418d686:	68d1      	ldr	r1, [r2, #12]
3418d688:	683a      	ldr	r2, [r7, #0]
3418d68a:	6952      	ldr	r2, [r2, #20]
3418d68c:	4311      	orrs	r1, r2
3418d68e:	683a      	ldr	r2, [r7, #0]
3418d690:	6912      	ldr	r2, [r2, #16]
3418d692:	4311      	orrs	r1, r2
3418d694:	683a      	ldr	r2, [r7, #0]
3418d696:	69d2      	ldr	r2, [r2, #28]
3418d698:	4311      	orrs	r1, r2
3418d69a:	683a      	ldr	r2, [r7, #0]
3418d69c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
3418d69e:	4311      	orrs	r1, r2
3418d6a0:	683a      	ldr	r2, [r7, #0]
3418d6a2:	6a12      	ldr	r2, [r2, #32]
3418d6a4:	4311      	orrs	r1, r2
3418d6a6:	683a      	ldr	r2, [r7, #0]
3418d6a8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
3418d6aa:	4311      	orrs	r1, r2
3418d6ac:	683a      	ldr	r2, [r7, #0]
3418d6ae:	6c12      	ldr	r2, [r2, #64]	@ 0x40
3418d6b0:	430a      	orrs	r2, r1
3418d6b2:	431a      	orrs	r2, r3
3418d6b4:	69bb      	ldr	r3, [r7, #24]
3418d6b6:	601a      	str	r2, [r3, #0]
3418d6b8:	e028      	b.n	3418d70c <XSPI_ConfigCmd+0x21c>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
3418d6ba:	69bb      	ldr	r3, [r7, #24]
3418d6bc:	681b      	ldr	r3, [r3, #0]
3418d6be:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
3418d6c2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
3418d6c6:	683a      	ldr	r2, [r7, #0]
3418d6c8:	68d1      	ldr	r1, [r2, #12]
3418d6ca:	683a      	ldr	r2, [r7, #0]
3418d6cc:	6952      	ldr	r2, [r2, #20]
3418d6ce:	4311      	orrs	r1, r2
3418d6d0:	683a      	ldr	r2, [r7, #0]
3418d6d2:	6912      	ldr	r2, [r2, #16]
3418d6d4:	4311      	orrs	r1, r2
3418d6d6:	683a      	ldr	r2, [r7, #0]
3418d6d8:	69d2      	ldr	r2, [r2, #28]
3418d6da:	4311      	orrs	r1, r2
3418d6dc:	683a      	ldr	r2, [r7, #0]
3418d6de:	6a52      	ldr	r2, [r2, #36]	@ 0x24
3418d6e0:	4311      	orrs	r1, r2
3418d6e2:	683a      	ldr	r2, [r7, #0]
3418d6e4:	6a12      	ldr	r2, [r2, #32]
3418d6e6:	430a      	orrs	r2, r1
3418d6e8:	431a      	orrs	r2, r3
3418d6ea:	69bb      	ldr	r3, [r7, #24]
3418d6ec:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
3418d6ee:	687b      	ldr	r3, [r7, #4]
3418d6f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3418d6f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d6f6:	d109      	bne.n	3418d70c <XSPI_ConfigCmd+0x21c>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
3418d6f8:	683b      	ldr	r3, [r7, #0]
3418d6fa:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
3418d6fc:	2b08      	cmp	r3, #8
3418d6fe:	d105      	bne.n	3418d70c <XSPI_ConfigCmd+0x21c>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
3418d700:	69bb      	ldr	r3, [r7, #24]
3418d702:	681b      	ldr	r3, [r3, #0]
3418d704:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
3418d708:	69bb      	ldr	r3, [r7, #24]
3418d70a:	601a      	str	r2, [r3, #0]
        }
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
3418d70c:	683b      	ldr	r3, [r7, #0]
3418d70e:	689a      	ldr	r2, [r3, #8]
3418d710:	693b      	ldr	r3, [r7, #16]
3418d712:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
3418d714:	687b      	ldr	r3, [r7, #4]
3418d716:	681b      	ldr	r3, [r3, #0]
3418d718:	683a      	ldr	r2, [r7, #0]
3418d71a:	6992      	ldr	r2, [r2, #24]
3418d71c:	649a      	str	r2, [r3, #72]	@ 0x48
3418d71e:	e078      	b.n	3418d812 <XSPI_ConfigCmd+0x322>
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418d720:	683b      	ldr	r3, [r7, #0]
3418d722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418d724:	2b00      	cmp	r3, #0
3418d726:	d017      	beq.n	3418d758 <XSPI_ConfigCmd+0x268>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
3418d728:	69bb      	ldr	r3, [r7, #24]
3418d72a:	681b      	ldr	r3, [r3, #0]
3418d72c:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
3418d730:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
3418d734:	683a      	ldr	r2, [r7, #0]
3418d736:	68d1      	ldr	r1, [r2, #12]
3418d738:	683a      	ldr	r2, [r7, #0]
3418d73a:	6952      	ldr	r2, [r2, #20]
3418d73c:	4311      	orrs	r1, r2
3418d73e:	683a      	ldr	r2, [r7, #0]
3418d740:	6912      	ldr	r2, [r2, #16]
3418d742:	4311      	orrs	r1, r2
3418d744:	683a      	ldr	r2, [r7, #0]
3418d746:	6b92      	ldr	r2, [r2, #56]	@ 0x38
3418d748:	4311      	orrs	r1, r2
3418d74a:	683a      	ldr	r2, [r7, #0]
3418d74c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
3418d74e:	430a      	orrs	r2, r1
3418d750:	431a      	orrs	r2, r3
3418d752:	69bb      	ldr	r3, [r7, #24]
3418d754:	601a      	str	r2, [r3, #0]
3418d756:	e01d      	b.n	3418d794 <XSPI_ConfigCmd+0x2a4>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
3418d758:	69bb      	ldr	r3, [r7, #24]
3418d75a:	681b      	ldr	r3, [r3, #0]
3418d75c:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
3418d760:	683b      	ldr	r3, [r7, #0]
3418d762:	68d9      	ldr	r1, [r3, #12]
3418d764:	683b      	ldr	r3, [r7, #0]
3418d766:	695b      	ldr	r3, [r3, #20]
3418d768:	4319      	orrs	r1, r3
3418d76a:	683b      	ldr	r3, [r7, #0]
3418d76c:	691b      	ldr	r3, [r3, #16]
3418d76e:	430b      	orrs	r3, r1
3418d770:	431a      	orrs	r2, r3
3418d772:	69bb      	ldr	r3, [r7, #24]
3418d774:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
3418d776:	687b      	ldr	r3, [r7, #4]
3418d778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3418d77a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418d77e:	d109      	bne.n	3418d794 <XSPI_ConfigCmd+0x2a4>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
3418d780:	683b      	ldr	r3, [r7, #0]
3418d782:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
3418d784:	2b08      	cmp	r3, #8
3418d786:	d105      	bne.n	3418d794 <XSPI_ConfigCmd+0x2a4>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
3418d788:	69bb      	ldr	r3, [r7, #24]
3418d78a:	681b      	ldr	r3, [r3, #0]
3418d78c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
3418d790:	69bb      	ldr	r3, [r7, #24]
3418d792:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
3418d794:	683b      	ldr	r3, [r7, #0]
3418d796:	689a      	ldr	r2, [r3, #8]
3418d798:	693b      	ldr	r3, [r7, #16]
3418d79a:	601a      	str	r2, [r3, #0]
3418d79c:	e039      	b.n	3418d812 <XSPI_ConfigCmd+0x322>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
3418d79e:	683b      	ldr	r3, [r7, #0]
3418d7a0:	69db      	ldr	r3, [r3, #28]
3418d7a2:	2b00      	cmp	r3, #0
3418d7a4:	d030      	beq.n	3418d808 <XSPI_ConfigCmd+0x318>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418d7a6:	683b      	ldr	r3, [r7, #0]
3418d7a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418d7aa:	2b00      	cmp	r3, #0
3418d7ac:	d017      	beq.n	3418d7de <XSPI_ConfigCmd+0x2ee>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
3418d7ae:	69bb      	ldr	r3, [r7, #24]
3418d7b0:	681b      	ldr	r3, [r3, #0]
3418d7b2:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
3418d7b6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
3418d7ba:	683a      	ldr	r2, [r7, #0]
3418d7bc:	69d1      	ldr	r1, [r2, #28]
3418d7be:	683a      	ldr	r2, [r7, #0]
3418d7c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
3418d7c2:	4311      	orrs	r1, r2
3418d7c4:	683a      	ldr	r2, [r7, #0]
3418d7c6:	6a12      	ldr	r2, [r2, #32]
3418d7c8:	4311      	orrs	r1, r2
3418d7ca:	683a      	ldr	r2, [r7, #0]
3418d7cc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
3418d7ce:	4311      	orrs	r1, r2
3418d7d0:	683a      	ldr	r2, [r7, #0]
3418d7d2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
3418d7d4:	430a      	orrs	r2, r1
3418d7d6:	431a      	orrs	r2, r3
3418d7d8:	69bb      	ldr	r3, [r7, #24]
3418d7da:	601a      	str	r2, [r3, #0]
3418d7dc:	e00e      	b.n	3418d7fc <XSPI_ConfigCmd+0x30c>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
3418d7de:	69bb      	ldr	r3, [r7, #24]
3418d7e0:	681b      	ldr	r3, [r3, #0]
3418d7e2:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
3418d7e6:	683b      	ldr	r3, [r7, #0]
3418d7e8:	69d9      	ldr	r1, [r3, #28]
3418d7ea:	683b      	ldr	r3, [r7, #0]
3418d7ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418d7ee:	4319      	orrs	r1, r3
3418d7f0:	683b      	ldr	r3, [r7, #0]
3418d7f2:	6a1b      	ldr	r3, [r3, #32]
3418d7f4:	430b      	orrs	r3, r1
3418d7f6:	431a      	orrs	r2, r3
3418d7f8:	69bb      	ldr	r3, [r7, #24]
3418d7fa:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
3418d7fc:	687b      	ldr	r3, [r7, #4]
3418d7fe:	681b      	ldr	r3, [r3, #0]
3418d800:	683a      	ldr	r2, [r7, #0]
3418d802:	6992      	ldr	r2, [r2, #24]
3418d804:	649a      	str	r2, [r3, #72]	@ 0x48
3418d806:	e004      	b.n	3418d812 <XSPI_ConfigCmd+0x322>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
3418d808:	2301      	movs	r3, #1
3418d80a:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3418d80c:	687b      	ldr	r3, [r7, #4]
3418d80e:	2208      	movs	r2, #8
3418d810:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  return status;
3418d812:	7ffb      	ldrb	r3, [r7, #31]
}
3418d814:	4618      	mov	r0, r3
3418d816:	3724      	adds	r7, #36	@ 0x24
3418d818:	46bd      	mov	sp, r7
3418d81a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418d81e:	4770      	bx	lr
3418d820:	f0ffc0c0 	.word	0xf0ffc0c0

3418d824 <XSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  pCfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static void XSPIM_GetConfig(uint8_t instance_nb, XSPIM_CfgTypeDef *const pCfg)
{
3418d824:	b480      	push	{r7}
3418d826:	b085      	sub	sp, #20
3418d828:	af00      	add	r7, sp, #0
3418d82a:	4603      	mov	r3, r0
3418d82c:	6039      	str	r1, [r7, #0]
3418d82e:	71fb      	strb	r3, [r7, #7]
  uint32_t mux;
  uint32_t mode;

  if (instance_nb == 1U)
3418d830:	79fb      	ldrb	r3, [r7, #7]
3418d832:	2b01      	cmp	r3, #1
3418d834:	d124      	bne.n	3418d880 <XSPIM_GetConfig+0x5c>
  {
    if ((XSPIM->CR & XSPIM_CR_MODE) == 0U)
3418d836:	4b2c      	ldr	r3, [pc, #176]	@ (3418d8e8 <XSPIM_GetConfig+0xc4>)
3418d838:	681b      	ldr	r3, [r3, #0]
3418d83a:	f003 0302 	and.w	r3, r3, #2
3418d83e:	2b00      	cmp	r3, #0
3418d840:	d103      	bne.n	3418d84a <XSPIM_GetConfig+0x26>
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
3418d842:	683b      	ldr	r3, [r7, #0]
3418d844:	2200      	movs	r2, #0
3418d846:	605a      	str	r2, [r3, #4]
3418d848:	e002      	b.n	3418d850 <XSPIM_GetConfig+0x2c>
    }
    else
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
3418d84a:	683b      	ldr	r3, [r7, #0]
3418d84c:	2201      	movs	r2, #1
3418d84e:	605a      	str	r2, [r3, #4]
    }

    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
3418d850:	4b25      	ldr	r3, [pc, #148]	@ (3418d8e8 <XSPIM_GetConfig+0xc4>)
3418d852:	681b      	ldr	r3, [r3, #0]
3418d854:	f003 0310 	and.w	r3, r3, #16
3418d858:	2b10      	cmp	r3, #16
3418d85a:	d003      	beq.n	3418d864 <XSPIM_GetConfig+0x40>
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
3418d85c:	683b      	ldr	r3, [r7, #0]
3418d85e:	2200      	movs	r2, #0
3418d860:	601a      	str	r2, [r3, #0]
    else
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
    }
  }
}
3418d862:	e03a      	b.n	3418d8da <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O1) == XSPIM_CR_CSSEL_OVR_O1)
3418d864:	4b20      	ldr	r3, [pc, #128]	@ (3418d8e8 <XSPIM_GetConfig+0xc4>)
3418d866:	681b      	ldr	r3, [r3, #0]
3418d868:	f003 0320 	and.w	r3, r3, #32
3418d86c:	2b20      	cmp	r3, #32
3418d86e:	d103      	bne.n	3418d878 <XSPIM_GetConfig+0x54>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
3418d870:	683b      	ldr	r3, [r7, #0]
3418d872:	2270      	movs	r2, #112	@ 0x70
3418d874:	601a      	str	r2, [r3, #0]
}
3418d876:	e030      	b.n	3418d8da <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
3418d878:	683b      	ldr	r3, [r7, #0]
3418d87a:	2210      	movs	r2, #16
3418d87c:	601a      	str	r2, [r3, #0]
}
3418d87e:	e02c      	b.n	3418d8da <XSPIM_GetConfig+0xb6>
    mux = (XSPIM->CR & XSPIM_CR_MUXEN);
3418d880:	4b19      	ldr	r3, [pc, #100]	@ (3418d8e8 <XSPIM_GetConfig+0xc4>)
3418d882:	681b      	ldr	r3, [r3, #0]
3418d884:	f003 0301 	and.w	r3, r3, #1
3418d888:	60fb      	str	r3, [r7, #12]
    mode = ((XSPIM->CR & XSPIM_CR_MODE) >> XSPIM_CR_MODE_Pos);
3418d88a:	4b17      	ldr	r3, [pc, #92]	@ (3418d8e8 <XSPIM_GetConfig+0xc4>)
3418d88c:	681b      	ldr	r3, [r3, #0]
3418d88e:	085b      	lsrs	r3, r3, #1
3418d890:	f003 0301 	and.w	r3, r3, #1
3418d894:	60bb      	str	r3, [r7, #8]
    if (mux != mode)
3418d896:	68fa      	ldr	r2, [r7, #12]
3418d898:	68bb      	ldr	r3, [r7, #8]
3418d89a:	429a      	cmp	r2, r3
3418d89c:	d003      	beq.n	3418d8a6 <XSPIM_GetConfig+0x82>
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
3418d89e:	683b      	ldr	r3, [r7, #0]
3418d8a0:	2200      	movs	r2, #0
3418d8a2:	605a      	str	r2, [r3, #4]
3418d8a4:	e002      	b.n	3418d8ac <XSPIM_GetConfig+0x88>
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
3418d8a6:	683b      	ldr	r3, [r7, #0]
3418d8a8:	2201      	movs	r2, #1
3418d8aa:	605a      	str	r2, [r3, #4]
    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
3418d8ac:	4b0e      	ldr	r3, [pc, #56]	@ (3418d8e8 <XSPIM_GetConfig+0xc4>)
3418d8ae:	681b      	ldr	r3, [r3, #0]
3418d8b0:	f003 0310 	and.w	r3, r3, #16
3418d8b4:	2b10      	cmp	r3, #16
3418d8b6:	d003      	beq.n	3418d8c0 <XSPIM_GetConfig+0x9c>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
3418d8b8:	683b      	ldr	r3, [r7, #0]
3418d8ba:	2200      	movs	r2, #0
3418d8bc:	601a      	str	r2, [r3, #0]
}
3418d8be:	e00c      	b.n	3418d8da <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O2) == XSPIM_CR_CSSEL_OVR_O2)
3418d8c0:	4b09      	ldr	r3, [pc, #36]	@ (3418d8e8 <XSPIM_GetConfig+0xc4>)
3418d8c2:	681b      	ldr	r3, [r3, #0]
3418d8c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418d8c8:	2b40      	cmp	r3, #64	@ 0x40
3418d8ca:	d103      	bne.n	3418d8d4 <XSPIM_GetConfig+0xb0>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
3418d8cc:	683b      	ldr	r3, [r7, #0]
3418d8ce:	2270      	movs	r2, #112	@ 0x70
3418d8d0:	601a      	str	r2, [r3, #0]
}
3418d8d2:	e002      	b.n	3418d8da <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
3418d8d4:	683b      	ldr	r3, [r7, #0]
3418d8d6:	2210      	movs	r2, #16
3418d8d8:	601a      	str	r2, [r3, #0]
}
3418d8da:	bf00      	nop
3418d8dc:	3714      	adds	r7, #20
3418d8de:	46bd      	mov	sp, r7
3418d8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
3418d8e4:	4770      	bx	lr
3418d8e6:	bf00      	nop
3418d8e8:	5802b400 	.word	0x5802b400

3418d8ec <BOOT_Application>:
  *  @addtogroup BOOT_XIP_Exported_Functions Boot XIP exported functions
  * @{
  */

BOOTStatus_TypeDef BOOT_Application(void)
{
3418d8ec:	b580      	push	{r7, lr}
3418d8ee:	b082      	sub	sp, #8
3418d8f0:	af00      	add	r7, sp, #0
  BOOTStatus_TypeDef retr;

  /* mount the memory */
  retr = MapMemory();
3418d8f2:	f000 f80e 	bl	3418d912 <MapMemory>
3418d8f6:	4603      	mov	r3, r0
3418d8f8:	71fb      	strb	r3, [r7, #7]
  if (BOOT_OK == retr)
3418d8fa:	79fb      	ldrb	r3, [r7, #7]
3418d8fc:	2b00      	cmp	r3, #0
3418d8fe:	d103      	bne.n	3418d908 <BOOT_Application+0x1c>
  {
    /* jump on the application */
    retr = JumpToApplication();
3418d900:	f000 f836 	bl	3418d970 <JumpToApplication>
3418d904:	4603      	mov	r3, r0
3418d906:	71fb      	strb	r3, [r7, #7]
  }
  return retr;
3418d908:	79fb      	ldrb	r3, [r7, #7]
}
3418d90a:	4618      	mov	r0, r3
3418d90c:	3708      	adds	r7, #8
3418d90e:	46bd      	mov	sp, r7
3418d910:	bd80      	pop	{r7, pc}

3418d912 <MapMemory>:
/**
  * @brief  this function maps the memory
  * @return @ref BOOTStatus_TypeDef
  */
BOOTStatus_TypeDef MapMemory(void)
{
3418d912:	b580      	push	{r7, lr}
3418d914:	b082      	sub	sp, #8
3418d916:	af00      	add	r7, sp, #0
  BOOTStatus_TypeDef retr = BOOT_OK;
3418d918:	2300      	movs	r3, #0
3418d91a:	71fb      	strb	r3, [r7, #7]

  /* Map all the memory */
  for (uint8_t index = 0; index < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)); index++)
3418d91c:	2300      	movs	r3, #0
3418d91e:	71bb      	strb	r3, [r7, #6]
3418d920:	e01d      	b.n	3418d95e <MapMemory+0x4c>
  {
    switch(EXTMEM_MemoryMappedMode(index, EXTMEM_ENABLE))
3418d922:	79bb      	ldrb	r3, [r7, #6]
3418d924:	2100      	movs	r1, #0
3418d926:	4618      	mov	r0, r3
3418d928:	f000 f944 	bl	3418dbb4 <EXTMEM_MemoryMappedMode>
3418d92c:	4603      	mov	r3, r0
3418d92e:	f1b3 3fff 	cmp.w	r3, #4294967295
3418d932:	d002      	beq.n	3418d93a <MapMemory+0x28>
3418d934:	2b00      	cmp	r3, #0
3418d936:	d00e      	beq.n	3418d956 <MapMemory+0x44>
3418d938:	e00a      	b.n	3418d950 <MapMemory+0x3e>
    {
      case EXTMEM_ERROR_NOTSUPPORTED :
           if (EXTMEM_MEMORY_BOOTXIP ==  index)
3418d93a:	79bb      	ldrb	r3, [r7, #6]
3418d93c:	2b00      	cmp	r3, #0
3418d93e:	d102      	bne.n	3418d946 <MapMemory+0x34>
           {
             retr = BOOT_ERROR_INCOMPATIBLEMEMORY;
3418d940:	2304      	movs	r3, #4
3418d942:	71fb      	strb	r3, [r7, #7]
           {
            /* We considers the memory will be not used any more */
            EXTMEM_DeInit(index);
           }
      case EXTMEM_OK:
      break;
3418d944:	e007      	b.n	3418d956 <MapMemory+0x44>
            EXTMEM_DeInit(index);
3418d946:	79bb      	ldrb	r3, [r7, #6]
3418d948:	4618      	mov	r0, r3
3418d94a:	f000 f8f5 	bl	3418db38 <EXTMEM_DeInit>
      break;
3418d94e:	e002      	b.n	3418d956 <MapMemory+0x44>
      default :
        retr = BOOT_ERROR_MAPPEDMODEFAIL;
3418d950:	2303      	movs	r3, #3
3418d952:	71fb      	strb	r3, [r7, #7]
      break;
3418d954:	e000      	b.n	3418d958 <MapMemory+0x46>
      break;
3418d956:	bf00      	nop
  for (uint8_t index = 0; index < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)); index++)
3418d958:	79bb      	ldrb	r3, [r7, #6]
3418d95a:	3301      	adds	r3, #1
3418d95c:	71bb      	strb	r3, [r7, #6]
3418d95e:	79bb      	ldrb	r3, [r7, #6]
3418d960:	2b00      	cmp	r3, #0
3418d962:	d0de      	beq.n	3418d922 <MapMemory+0x10>
    }
  }
  return retr;
3418d964:	79fb      	ldrb	r3, [r7, #7]
}
3418d966:	4618      	mov	r0, r3
3418d968:	3708      	adds	r7, #8
3418d96a:	46bd      	mov	sp, r7
3418d96c:	bd80      	pop	{r7, pc}
	...

3418d970 <JumpToApplication>:
/**
  * @brief  This function jumps to the application through its vector table
  * @return @ref BOOTStatus_TypeDef
  */
BOOTStatus_TypeDef JumpToApplication(void)
{
3418d970:	b580      	push	{r7, lr}
3418d972:	b08a      	sub	sp, #40	@ 0x28
3418d974:	af00      	add	r7, sp, #0
  uint32_t primask_bit;
  typedef  void (*pFunction)(void);
  static pFunction JumpToApp;
  uint32_t Application_vector;

  if (EXTMEM_OK != EXTMEM_GetMapAddress(EXTMEM_MEMORY_BOOTXIP, &Application_vector))
3418d976:	1d3b      	adds	r3, r7, #4
3418d978:	4619      	mov	r1, r3
3418d97a:	2000      	movs	r0, #0
3418d97c:	f000 f972 	bl	3418dc64 <EXTMEM_GetMapAddress>
3418d980:	4603      	mov	r3, r0
3418d982:	2b00      	cmp	r3, #0
3418d984:	d001      	beq.n	3418d98a <JumpToApplication+0x1a>
  {
      return BOOT_ERROR_INCOMPATIBLEMEMORY;
3418d986:	2304      	movs	r3, #4
3418d988:	e08b      	b.n	3418daa2 <JumpToApplication+0x132>
  }

  /* Suspend SysTick */
  HAL_SuspendTick();
3418d98a:	f7f4 fecd 	bl	34182728 <HAL_SuspendTick>

#if defined(__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  /* if I-Cache is enabled, disable I-Cache-----------------------------------*/
  if (SCB->CCR & SCB_CCR_IC_Msk)
3418d98e:	4b47      	ldr	r3, [pc, #284]	@ (3418daac <JumpToApplication+0x13c>)
3418d990:	695b      	ldr	r3, [r3, #20]
3418d992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
3418d996:	2b00      	cmp	r3, #0
3418d998:	d016      	beq.n	3418d9c8 <JumpToApplication+0x58>
  __ASM volatile ("dsb 0xF":::"memory");
3418d99a:	f3bf 8f4f 	dsb	sy
}
3418d99e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
3418d9a0:	f3bf 8f6f 	isb	sy
}
3418d9a4:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
3418d9a6:	4b41      	ldr	r3, [pc, #260]	@ (3418daac <JumpToApplication+0x13c>)
3418d9a8:	695b      	ldr	r3, [r3, #20]
3418d9aa:	4a40      	ldr	r2, [pc, #256]	@ (3418daac <JumpToApplication+0x13c>)
3418d9ac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
3418d9b0:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
3418d9b2:	4b3e      	ldr	r3, [pc, #248]	@ (3418daac <JumpToApplication+0x13c>)
3418d9b4:	2200      	movs	r2, #0
3418d9b6:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
3418d9ba:	f3bf 8f4f 	dsb	sy
}
3418d9be:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
3418d9c0:	f3bf 8f6f 	isb	sy
}
3418d9c4:	bf00      	nop
}
3418d9c6:	bf00      	nop
  }
#endif /* defined(__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) */

#if defined(__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
  /* if D-Cache is enabled, disable D-Cache-----------------------------------*/
  if (SCB->CCR & SCB_CCR_DC_Msk)
3418d9c8:	4b38      	ldr	r3, [pc, #224]	@ (3418daac <JumpToApplication+0x13c>)
3418d9ca:	695b      	ldr	r3, [r3, #20]
3418d9cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3418d9d0:	2b00      	cmp	r3, #0
3418d9d2:	d039      	beq.n	3418da48 <JumpToApplication+0xd8>
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
3418d9d4:	4b35      	ldr	r3, [pc, #212]	@ (3418daac <JumpToApplication+0x13c>)
3418d9d6:	2200      	movs	r2, #0
3418d9d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
3418d9dc:	f3bf 8f4f 	dsb	sy
}
3418d9e0:	bf00      	nop
    __DSB();

    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
3418d9e2:	4b32      	ldr	r3, [pc, #200]	@ (3418daac <JumpToApplication+0x13c>)
3418d9e4:	695b      	ldr	r3, [r3, #20]
3418d9e6:	4a31      	ldr	r2, [pc, #196]	@ (3418daac <JumpToApplication+0x13c>)
3418d9e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
3418d9ec:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
3418d9ee:	f3bf 8f4f 	dsb	sy
}
3418d9f2:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
3418d9f4:	4b2d      	ldr	r3, [pc, #180]	@ (3418daac <JumpToApplication+0x13c>)
3418d9f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418d9fa:	623b      	str	r3, [r7, #32]

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
3418d9fc:	6a3b      	ldr	r3, [r7, #32]
3418d9fe:	0b5b      	lsrs	r3, r3, #13
3418da00:	f3c3 030e 	ubfx	r3, r3, #0, #15
3418da04:	61fb      	str	r3, [r7, #28]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
3418da06:	6a3b      	ldr	r3, [r7, #32]
3418da08:	08db      	lsrs	r3, r3, #3
3418da0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
3418da0e:	61bb      	str	r3, [r7, #24]
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
3418da10:	69fb      	ldr	r3, [r7, #28]
3418da12:	015a      	lsls	r2, r3, #5
3418da14:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
3418da18:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
3418da1a:	69ba      	ldr	r2, [r7, #24]
3418da1c:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
3418da1e:	4923      	ldr	r1, [pc, #140]	@ (3418daac <JumpToApplication+0x13c>)
3418da20:	4313      	orrs	r3, r2
3418da22:	f8c1 3274 	str.w	r3, [r1, #628]	@ 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
3418da26:	69bb      	ldr	r3, [r7, #24]
3418da28:	1e5a      	subs	r2, r3, #1
3418da2a:	61ba      	str	r2, [r7, #24]
3418da2c:	2b00      	cmp	r3, #0
3418da2e:	d1ef      	bne.n	3418da10 <JumpToApplication+0xa0>
    } while(sets-- != 0U);
3418da30:	69fb      	ldr	r3, [r7, #28]
3418da32:	1e5a      	subs	r2, r3, #1
3418da34:	61fa      	str	r2, [r7, #28]
3418da36:	2b00      	cmp	r3, #0
3418da38:	d1e5      	bne.n	3418da06 <JumpToApplication+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
3418da3a:	f3bf 8f4f 	dsb	sy
}
3418da3e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
3418da40:	f3bf 8f6f 	isb	sy
}
3418da44:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
3418da46:	bf00      	nop
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
3418da48:	f3ef 8310 	mrs	r3, PRIMASK
3418da4c:	60bb      	str	r3, [r7, #8]
  return(result);
3418da4e:	68bb      	ldr	r3, [r7, #8]
    SCB_DisableDCache();
  }
#endif /* defined(__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) */

  /* Initialize user application's Stack Pointer & Jump to user application  */
  primask_bit = __get_PRIMASK();
3418da50:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
3418da52:	b672      	cpsid	i
}
3418da54:	bf00      	nop
  __disable_irq();

  /* Apply offsets for image location and vector table offset */
  Application_vector += EXTMEM_XIP_IMAGE_OFFSET + EXTMEM_HEADER_OFFSET;
3418da56:	687b      	ldr	r3, [r7, #4]
3418da58:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
3418da5c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
3418da60:	607b      	str	r3, [r7, #4]

  SCB->VTOR = (uint32_t)Application_vector;
3418da62:	4a12      	ldr	r2, [pc, #72]	@ (3418daac <JumpToApplication+0x13c>)
3418da64:	687b      	ldr	r3, [r7, #4]
3418da66:	6093      	str	r3, [r2, #8]
  JumpToApp = (pFunction) (*(__IO uint32_t *)(Application_vector + 4u));
3418da68:	687b      	ldr	r3, [r7, #4]
3418da6a:	3304      	adds	r3, #4
3418da6c:	681b      	ldr	r3, [r3, #0]
3418da6e:	461a      	mov	r2, r3
3418da70:	4b0f      	ldr	r3, [pc, #60]	@ (3418dab0 <JumpToApplication+0x140>)
3418da72:	601a      	str	r2, [r3, #0]
3418da74:	2300      	movs	r3, #0
3418da76:	60fb      	str	r3, [r7, #12]
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
3418da78:	68fb      	ldr	r3, [r7, #12]
3418da7a:	f383 880a 	msr	MSPLIM, r3
#endif
}
3418da7e:	bf00      	nop
     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
  /* on ARM v8m, set MSPLIM before setting MSP to avoid unwanted stack overflow faults */
  __set_MSPLIM(0x00000000);
#endif  /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */

  __set_MSP(*(__IO uint32_t*) Application_vector);
3418da80:	687b      	ldr	r3, [r7, #4]
3418da82:	681b      	ldr	r3, [r3, #0]
3418da84:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
3418da86:	693b      	ldr	r3, [r7, #16]
3418da88:	f383 8808 	msr	MSP, r3
}
3418da8c:	bf00      	nop
3418da8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
3418da90:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
3418da92:	697b      	ldr	r3, [r7, #20]
3418da94:	f383 8810 	msr	PRIMASK, r3
}
3418da98:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);

  JumpToApp();
3418da9a:	4b05      	ldr	r3, [pc, #20]	@ (3418dab0 <JumpToApplication+0x140>)
3418da9c:	681b      	ldr	r3, [r3, #0]
3418da9e:	4798      	blx	r3
  return BOOT_OK;
3418daa0:	2300      	movs	r3, #0
}
3418daa2:	4618      	mov	r0, r3
3418daa4:	3728      	adds	r7, #40	@ 0x28
3418daa6:	46bd      	mov	sp, r7
3418daa8:	bd80      	pop	{r7, pc}
3418daaa:	bf00      	nop
3418daac:	e000ed00 	.word	0xe000ed00
3418dab0:	341c0190 	.word	0x341c0190

3418dab4 <EXTMEM_Init>:
/** @defgroup EXTMEM_Exported_Functions External Memory Exported Functions
  * @{
  */

EXTMEM_StatusTypeDef EXTMEM_Init(uint32_t MemId, uint32_t ClockInput)
{
3418dab4:	b580      	push	{r7, lr}
3418dab6:	b084      	sub	sp, #16
3418dab8:	af00      	add	r7, sp, #0
3418daba:	6078      	str	r0, [r7, #4]
3418dabc:	6039      	str	r1, [r7, #0]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
3418dabe:	23fb      	movs	r3, #251	@ 0xfb
3418dac0:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();

  /* control the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
3418dac2:	687b      	ldr	r3, [r7, #4]
3418dac4:	2b00      	cmp	r3, #0
3418dac6:	d12f      	bne.n	3418db28 <EXTMEM_Init+0x74>
  {
    retr = EXTMEM_OK;
3418dac8:	2300      	movs	r3, #0
3418daca:	73fb      	strb	r3, [r7, #15]
    switch (extmem_list_config[MemId].MemType)
3418dacc:	4919      	ldr	r1, [pc, #100]	@ (3418db34 <EXTMEM_Init+0x80>)
3418dace:	687a      	ldr	r2, [r7, #4]
3418dad0:	4613      	mov	r3, r2
3418dad2:	009b      	lsls	r3, r3, #2
3418dad4:	4413      	add	r3, r2
3418dad6:	009b      	lsls	r3, r3, #2
3418dad8:	440b      	add	r3, r1
3418dada:	781b      	ldrb	r3, [r3, #0]
3418dadc:	2b04      	cmp	r3, #4
3418dade:	d120      	bne.n	3418db22 <EXTMEM_Init+0x6e>
#endif /* EXTMEM_DRIVER_PSRAM == 1 */
#if EXTMEM_DRIVER_USER == 1
    case EXTMEM_USER :{
      /* Initialize the SFDP memory */
      EXTMEM_DRIVER_USER_StatusTypeDef status;
      status = EXTMEM_DRIVER_USER_Init(MemId,
3418dae0:	687a      	ldr	r2, [r7, #4]
3418dae2:	4613      	mov	r3, r2
3418dae4:	009b      	lsls	r3, r3, #2
3418dae6:	4413      	add	r3, r2
3418dae8:	009b      	lsls	r3, r3, #2
3418daea:	3308      	adds	r3, #8
3418daec:	4a11      	ldr	r2, [pc, #68]	@ (3418db34 <EXTMEM_Init+0x80>)
3418daee:	4413      	add	r3, r2
3418daf0:	3304      	adds	r3, #4
3418daf2:	4619      	mov	r1, r3
3418daf4:	6878      	ldr	r0, [r7, #4]
3418daf6:	f7f3 fb9f 	bl	34181238 <EXTMEM_DRIVER_USER_Init>
3418dafa:	4603      	mov	r3, r0
3418dafc:	73bb      	strb	r3, [r7, #14]
                                       &extmem_list_config[MemId].UserObject);
      switch(status){
3418dafe:	f997 300e 	ldrsb.w	r3, [r7, #14]
3418db02:	f113 0f80 	cmn.w	r3, #128	@ 0x80
3418db06:	d002      	beq.n	3418db0e <EXTMEM_Init+0x5a>
3418db08:	2b00      	cmp	r3, #0
3418db0a:	d003      	beq.n	3418db14 <EXTMEM_Init+0x60>
3418db0c:	e005      	b.n	3418db1a <EXTMEM_Init+0x66>
      case EXTMEM_DRIVER_USER_NOTSUPPORTED:{
        retr = EXTMEM_ERROR_NOTSUPPORTED;
3418db0e:	23ff      	movs	r3, #255	@ 0xff
3418db10:	73fb      	strb	r3, [r7, #15]
        break;
3418db12:	e005      	b.n	3418db20 <EXTMEM_Init+0x6c>
      }
      case EXTMEM_DRIVER_USER_OK:{
        /* nothing to do */
        retr = EXTMEM_OK;
3418db14:	2300      	movs	r3, #0
3418db16:	73fb      	strb	r3, [r7, #15]
        break;
3418db18:	e002      	b.n	3418db20 <EXTMEM_Init+0x6c>
      }
      default:{
        retr = EXTMEM_ERROR_DRIVER;
3418db1a:	23fd      	movs	r3, #253	@ 0xfd
3418db1c:	73fb      	strb	r3, [r7, #15]
        break;
3418db1e:	bf00      	nop
      }
      }
      break;
3418db20:	e002      	b.n	3418db28 <EXTMEM_Init+0x74>
    }
#endif /* EXTMEM_DRIVER_USER == 1 */
    default:{
        EXTMEM_DEBUG("\terror unknown type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
3418db22:	23fe      	movs	r3, #254	@ 0xfe
3418db24:	73fb      	strb	r3, [r7, #15]
        break;
3418db26:	bf00      	nop
      }
    }
  }
  return retr;
3418db28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418db2c:	4618      	mov	r0, r3
3418db2e:	3710      	adds	r7, #16
3418db30:	46bd      	mov	sp, r7
3418db32:	bd80      	pop	{r7, pc}
3418db34:	341c0194 	.word	0x341c0194

3418db38 <EXTMEM_DeInit>:

EXTMEM_StatusTypeDef EXTMEM_DeInit(uint32_t MemId)
{
3418db38:	b580      	push	{r7, lr}
3418db3a:	b084      	sub	sp, #16
3418db3c:	af00      	add	r7, sp, #0
3418db3e:	6078      	str	r0, [r7, #4]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
3418db40:	23fb      	movs	r3, #251	@ 0xfb
3418db42:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();

  /* control the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
3418db44:	687b      	ldr	r3, [r7, #4]
3418db46:	2b00      	cmp	r3, #0
3418db48:	d12c      	bne.n	3418dba4 <EXTMEM_DeInit+0x6c>
  {
    retr = EXTMEM_OK;
3418db4a:	2300      	movs	r3, #0
3418db4c:	73fb      	strb	r3, [r7, #15]
    switch (extmem_list_config[MemId].MemType)
3418db4e:	4918      	ldr	r1, [pc, #96]	@ (3418dbb0 <EXTMEM_DeInit+0x78>)
3418db50:	687a      	ldr	r2, [r7, #4]
3418db52:	4613      	mov	r3, r2
3418db54:	009b      	lsls	r3, r3, #2
3418db56:	4413      	add	r3, r2
3418db58:	009b      	lsls	r3, r3, #2
3418db5a:	440b      	add	r3, r1
3418db5c:	781b      	ldrb	r3, [r3, #0]
3418db5e:	2b04      	cmp	r3, #4
3418db60:	d11d      	bne.n	3418db9e <EXTMEM_DeInit+0x66>
      }
#endif /* EXTMEM_DRIVER_PSRAM == 1 */
#if EXTMEM_DRIVER_USER == 1
    case EXTMEM_USER :{
      /* Initialize the SFDP memory */
      EXTMEM_DRIVER_USER_StatusTypeDef status = EXTMEM_DRIVER_USER_DeInit(&extmem_list_config[MemId].UserObject);
3418db62:	687a      	ldr	r2, [r7, #4]
3418db64:	4613      	mov	r3, r2
3418db66:	009b      	lsls	r3, r3, #2
3418db68:	4413      	add	r3, r2
3418db6a:	009b      	lsls	r3, r3, #2
3418db6c:	3308      	adds	r3, #8
3418db6e:	4a10      	ldr	r2, [pc, #64]	@ (3418dbb0 <EXTMEM_DeInit+0x78>)
3418db70:	4413      	add	r3, r2
3418db72:	3304      	adds	r3, #4
3418db74:	4618      	mov	r0, r3
3418db76:	f7f3 fb87 	bl	34181288 <EXTMEM_DRIVER_USER_DeInit>
3418db7a:	4603      	mov	r3, r0
3418db7c:	73bb      	strb	r3, [r7, #14]
      switch(status){
3418db7e:	f997 300e 	ldrsb.w	r3, [r7, #14]
3418db82:	f113 0f80 	cmn.w	r3, #128	@ 0x80
3418db86:	d002      	beq.n	3418db8e <EXTMEM_DeInit+0x56>
3418db88:	2b00      	cmp	r3, #0
3418db8a:	d006      	beq.n	3418db9a <EXTMEM_DeInit+0x62>
3418db8c:	e002      	b.n	3418db94 <EXTMEM_DeInit+0x5c>
      case EXTMEM_DRIVER_USER_NOTSUPPORTED:
        retr = EXTMEM_ERROR_NOTSUPPORTED;
3418db8e:	23ff      	movs	r3, #255	@ 0xff
3418db90:	73fb      	strb	r3, [r7, #15]
        break;
3418db92:	e003      	b.n	3418db9c <EXTMEM_DeInit+0x64>
      case EXTMEM_DRIVER_USER_OK:
        /* nothing to do, the returned status is already set to EXTMEM_OK */
        break;
      default:
        retr = EXTMEM_ERROR_DRIVER;
3418db94:	23fd      	movs	r3, #253	@ 0xfd
3418db96:	73fb      	strb	r3, [r7, #15]
        break;
3418db98:	e000      	b.n	3418db9c <EXTMEM_DeInit+0x64>
        break;
3418db9a:	bf00      	nop
      }
      break;
3418db9c:	e002      	b.n	3418dba4 <EXTMEM_DeInit+0x6c>
    }
#endif /* EXTMEM_DRIVER_USER == 1 */
      default:{
        EXTMEM_DEBUG("\terror unknown type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
3418db9e:	23fe      	movs	r3, #254	@ 0xfe
3418dba0:	73fb      	strb	r3, [r7, #15]
        break;
3418dba2:	bf00      	nop
      }
    }
  }
  return retr;
3418dba4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418dba8:	4618      	mov	r0, r3
3418dbaa:	3710      	adds	r7, #16
3418dbac:	46bd      	mov	sp, r7
3418dbae:	bd80      	pop	{r7, pc}
3418dbb0:	341c0194 	.word	0x341c0194

3418dbb4 <EXTMEM_MemoryMappedMode>:
  }
  return retr;
}

EXTMEM_StatusTypeDef EXTMEM_MemoryMappedMode(uint32_t MemId, EXTMEM_StateTypeDef State)
{
3418dbb4:	b580      	push	{r7, lr}
3418dbb6:	b084      	sub	sp, #16
3418dbb8:	af00      	add	r7, sp, #0
3418dbba:	6078      	str	r0, [r7, #4]
3418dbbc:	460b      	mov	r3, r1
3418dbbe:	70fb      	strb	r3, [r7, #3]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
3418dbc0:	23fb      	movs	r3, #251	@ 0xfb
3418dbc2:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();
  /* control the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
3418dbc4:	687b      	ldr	r3, [r7, #4]
3418dbc6:	2b00      	cmp	r3, #0
3418dbc8:	d143      	bne.n	3418dc52 <EXTMEM_MemoryMappedMode+0x9e>
  {
    retr = EXTMEM_OK;
3418dbca:	2300      	movs	r3, #0
3418dbcc:	73fb      	strb	r3, [r7, #15]
    switch (extmem_list_config[MemId].MemType)
3418dbce:	4924      	ldr	r1, [pc, #144]	@ (3418dc60 <EXTMEM_MemoryMappedMode+0xac>)
3418dbd0:	687a      	ldr	r2, [r7, #4]
3418dbd2:	4613      	mov	r3, r2
3418dbd4:	009b      	lsls	r3, r3, #2
3418dbd6:	4413      	add	r3, r2
3418dbd8:	009b      	lsls	r3, r3, #2
3418dbda:	440b      	add	r3, r1
3418dbdc:	781b      	ldrb	r3, [r3, #0]
3418dbde:	2b03      	cmp	r3, #3
3418dbe0:	d031      	beq.n	3418dc46 <EXTMEM_MemoryMappedMode+0x92>
3418dbe2:	2b04      	cmp	r3, #4
3418dbe4:	d132      	bne.n	3418dc4c <EXTMEM_MemoryMappedMode+0x98>
#endif /* EXTMEM_DRIVER_PSRAM == 1 */
#if EXTMEM_DRIVER_USER == 1
     case EXTMEM_USER :{
       /* Initialize the SFDP memory */
       EXTMEM_DRIVER_USER_StatusTypeDef status;
       if (EXTMEM_ENABLE == State)
3418dbe6:	78fb      	ldrb	r3, [r7, #3]
3418dbe8:	2b00      	cmp	r3, #0
3418dbea:	d10e      	bne.n	3418dc0a <EXTMEM_MemoryMappedMode+0x56>
       {
         status = EXTMEM_DRIVER_USER_Enable_MemoryMappedMode(&extmem_list_config[MemId].UserObject);
3418dbec:	687a      	ldr	r2, [r7, #4]
3418dbee:	4613      	mov	r3, r2
3418dbf0:	009b      	lsls	r3, r3, #2
3418dbf2:	4413      	add	r3, r2
3418dbf4:	009b      	lsls	r3, r3, #2
3418dbf6:	3308      	adds	r3, #8
3418dbf8:	4a19      	ldr	r2, [pc, #100]	@ (3418dc60 <EXTMEM_MemoryMappedMode+0xac>)
3418dbfa:	4413      	add	r3, r2
3418dbfc:	3304      	adds	r3, #4
3418dbfe:	4618      	mov	r0, r3
3418dc00:	f7f3 fb5b 	bl	341812ba <EXTMEM_DRIVER_USER_Enable_MemoryMappedMode>
3418dc04:	4603      	mov	r3, r0
3418dc06:	73bb      	strb	r3, [r7, #14]
3418dc08:	e00d      	b.n	3418dc26 <EXTMEM_MemoryMappedMode+0x72>
       }
       else
       {
         status = EXTMEM_DRIVER_USER_Disable_MemoryMappedMode(&extmem_list_config[MemId].UserObject);
3418dc0a:	687a      	ldr	r2, [r7, #4]
3418dc0c:	4613      	mov	r3, r2
3418dc0e:	009b      	lsls	r3, r3, #2
3418dc10:	4413      	add	r3, r2
3418dc12:	009b      	lsls	r3, r3, #2
3418dc14:	3308      	adds	r3, #8
3418dc16:	4a12      	ldr	r2, [pc, #72]	@ (3418dc60 <EXTMEM_MemoryMappedMode+0xac>)
3418dc18:	4413      	add	r3, r2
3418dc1a:	3304      	adds	r3, #4
3418dc1c:	4618      	mov	r0, r3
3418dc1e:	f7f3 fb62 	bl	341812e6 <EXTMEM_DRIVER_USER_Disable_MemoryMappedMode>
3418dc22:	4603      	mov	r3, r0
3418dc24:	73bb      	strb	r3, [r7, #14]
       }
       switch(status){
3418dc26:	f997 300e 	ldrsb.w	r3, [r7, #14]
3418dc2a:	f113 0f80 	cmn.w	r3, #128	@ 0x80
3418dc2e:	d002      	beq.n	3418dc36 <EXTMEM_MemoryMappedMode+0x82>
3418dc30:	2b00      	cmp	r3, #0
3418dc32:	d006      	beq.n	3418dc42 <EXTMEM_MemoryMappedMode+0x8e>
3418dc34:	e002      	b.n	3418dc3c <EXTMEM_MemoryMappedMode+0x88>
       case EXTMEM_DRIVER_USER_NOTSUPPORTED:
         retr = EXTMEM_ERROR_NOTSUPPORTED;
3418dc36:	23ff      	movs	r3, #255	@ 0xff
3418dc38:	73fb      	strb	r3, [r7, #15]
         break;
3418dc3a:	e003      	b.n	3418dc44 <EXTMEM_MemoryMappedMode+0x90>
       case EXTMEM_DRIVER_USER_OK:
         break;
       default:
         retr = EXTMEM_ERROR_DRIVER;
3418dc3c:	23fd      	movs	r3, #253	@ 0xfd
3418dc3e:	73fb      	strb	r3, [r7, #15]
         break;
3418dc40:	e000      	b.n	3418dc44 <EXTMEM_MemoryMappedMode+0x90>
         break;
3418dc42:	bf00      	nop
       }
       break;
3418dc44:	e005      	b.n	3418dc52 <EXTMEM_MemoryMappedMode+0x9e>
    }
#endif /* EXTMEM_DRIVER_USER == 1 */
    case EXTMEM_SDCARD :
      retr = EXTMEM_ERROR_NOTSUPPORTED;
3418dc46:	23ff      	movs	r3, #255	@ 0xff
3418dc48:	73fb      	strb	r3, [r7, #15]
    break;
3418dc4a:	e002      	b.n	3418dc52 <EXTMEM_MemoryMappedMode+0x9e>
    default:{
        EXTMEM_DEBUG("\terror unknown type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
3418dc4c:	23fe      	movs	r3, #254	@ 0xfe
3418dc4e:	73fb      	strb	r3, [r7, #15]
        break;
3418dc50:	bf00      	nop
      }
    }
  }
  return retr;
3418dc52:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418dc56:	4618      	mov	r0, r3
3418dc58:	3710      	adds	r7, #16
3418dc5a:	46bd      	mov	sp, r7
3418dc5c:	bd80      	pop	{r7, pc}
3418dc5e:	bf00      	nop
3418dc60:	341c0194 	.word	0x341c0194

3418dc64 <EXTMEM_GetMapAddress>:

EXTMEM_StatusTypeDef EXTMEM_GetMapAddress(uint32_t MemId, uint32_t *BaseAddress)
{
3418dc64:	b580      	push	{r7, lr}
3418dc66:	b084      	sub	sp, #16
3418dc68:	af00      	add	r7, sp, #0
3418dc6a:	6078      	str	r0, [r7, #4]
3418dc6c:	6039      	str	r1, [r7, #0]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
3418dc6e:	23fb      	movs	r3, #251	@ 0xfb
3418dc70:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();
  /* control the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
3418dc72:	687b      	ldr	r3, [r7, #4]
3418dc74:	2b00      	cmp	r3, #0
3418dc76:	d129      	bne.n	3418dccc <EXTMEM_GetMapAddress+0x68>
  {
    retr = EXTMEM_OK;
3418dc78:	2300      	movs	r3, #0
3418dc7a:	73fb      	strb	r3, [r7, #15]
    switch (extmem_list_config[MemId].MemType)
3418dc7c:	4916      	ldr	r1, [pc, #88]	@ (3418dcd8 <EXTMEM_GetMapAddress+0x74>)
3418dc7e:	687a      	ldr	r2, [r7, #4]
3418dc80:	4613      	mov	r3, r2
3418dc82:	009b      	lsls	r3, r3, #2
3418dc84:	4413      	add	r3, r2
3418dc86:	009b      	lsls	r3, r3, #2
3418dc88:	440b      	add	r3, r1
3418dc8a:	781b      	ldrb	r3, [r3, #0]
3418dc8c:	2b04      	cmp	r3, #4
3418dc8e:	d11a      	bne.n	3418dcc6 <EXTMEM_GetMapAddress+0x62>
        break;
      }
#endif /* EXTMEM_DRIVER_PSRAM == 1 */
#if EXTMEM_DRIVER_USER == 1
      case EXTMEM_USER:{
        switch(EXTMEM_DRIVER_USER_GetMapAddress(&extmem_list_config[MemId].UserObject, BaseAddress))
3418dc90:	687a      	ldr	r2, [r7, #4]
3418dc92:	4613      	mov	r3, r2
3418dc94:	009b      	lsls	r3, r3, #2
3418dc96:	4413      	add	r3, r2
3418dc98:	009b      	lsls	r3, r3, #2
3418dc9a:	3308      	adds	r3, #8
3418dc9c:	4a0e      	ldr	r2, [pc, #56]	@ (3418dcd8 <EXTMEM_GetMapAddress+0x74>)
3418dc9e:	4413      	add	r3, r2
3418dca0:	3304      	adds	r3, #4
3418dca2:	6839      	ldr	r1, [r7, #0]
3418dca4:	4618      	mov	r0, r3
3418dca6:	f7f3 fb34 	bl	34181312 <EXTMEM_DRIVER_USER_GetMapAddress>
3418dcaa:	4603      	mov	r3, r0
3418dcac:	f113 0f80 	cmn.w	r3, #128	@ 0x80
3418dcb0:	d002      	beq.n	3418dcb8 <EXTMEM_GetMapAddress+0x54>
3418dcb2:	2b00      	cmp	r3, #0
3418dcb4:	d103      	bne.n	3418dcbe <EXTMEM_GetMapAddress+0x5a>
        {
          case EXTMEM_DRIVER_USER_OK:
          break;
3418dcb6:	e005      	b.n	3418dcc4 <EXTMEM_GetMapAddress+0x60>
          case EXTMEM_DRIVER_USER_NOTSUPPORTED:
            retr = EXTMEM_ERROR_NOTSUPPORTED;
3418dcb8:	23ff      	movs	r3, #255	@ 0xff
3418dcba:	73fb      	strb	r3, [r7, #15]
          break;
3418dcbc:	e002      	b.n	3418dcc4 <EXTMEM_GetMapAddress+0x60>
          default :
            retr = EXTMEM_ERROR_DRIVER;
3418dcbe:	23fd      	movs	r3, #253	@ 0xfd
3418dcc0:	73fb      	strb	r3, [r7, #15]
          break;
3418dcc2:	bf00      	nop
        }
      break;
3418dcc4:	e002      	b.n	3418dccc <EXTMEM_GetMapAddress+0x68>
      }
#endif /* EXTMEM_DRIVER_USER == 1 */      
      default :
      {
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
3418dcc6:	23fe      	movs	r3, #254	@ 0xfe
3418dcc8:	73fb      	strb	r3, [r7, #15]
        break;
3418dcca:	bf00      	nop
      }
    }
  }
  return retr;
3418dccc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418dcd0:	4618      	mov	r0, r3
3418dcd2:	3710      	adds	r7, #16
3418dcd4:	46bd      	mov	sp, r7
3418dcd6:	bd80      	pop	{r7, pc}
3418dcd8:	341c0194 	.word	0x341c0194

3418dcdc <memset>:
3418dcdc:	4402      	add	r2, r0
3418dcde:	4603      	mov	r3, r0
3418dce0:	4293      	cmp	r3, r2
3418dce2:	d100      	bne.n	3418dce6 <memset+0xa>
3418dce4:	4770      	bx	lr
3418dce6:	f803 1b01 	strb.w	r1, [r3], #1
3418dcea:	e7f9      	b.n	3418dce0 <memset+0x4>

3418dcec <__libc_init_array>:
3418dcec:	b570      	push	{r4, r5, r6, lr}
3418dcee:	4d0d      	ldr	r5, [pc, #52]	@ (3418dd24 <__libc_init_array+0x38>)
3418dcf0:	2600      	movs	r6, #0
3418dcf2:	4c0d      	ldr	r4, [pc, #52]	@ (3418dd28 <__libc_init_array+0x3c>)
3418dcf4:	1b64      	subs	r4, r4, r5
3418dcf6:	10a4      	asrs	r4, r4, #2
3418dcf8:	42a6      	cmp	r6, r4
3418dcfa:	d109      	bne.n	3418dd10 <__libc_init_array+0x24>
3418dcfc:	4d0b      	ldr	r5, [pc, #44]	@ (3418dd2c <__libc_init_array+0x40>)
3418dcfe:	2600      	movs	r6, #0
3418dd00:	4c0b      	ldr	r4, [pc, #44]	@ (3418dd30 <__libc_init_array+0x44>)
3418dd02:	f000 f825 	bl	3418dd50 <_init>
3418dd06:	1b64      	subs	r4, r4, r5
3418dd08:	10a4      	asrs	r4, r4, #2
3418dd0a:	42a6      	cmp	r6, r4
3418dd0c:	d105      	bne.n	3418dd1a <__libc_init_array+0x2e>
3418dd0e:	bd70      	pop	{r4, r5, r6, pc}
3418dd10:	f855 3b04 	ldr.w	r3, [r5], #4
3418dd14:	3601      	adds	r6, #1
3418dd16:	4798      	blx	r3
3418dd18:	e7ee      	b.n	3418dcf8 <__libc_init_array+0xc>
3418dd1a:	f855 3b04 	ldr.w	r3, [r5], #4
3418dd1e:	3601      	adds	r6, #1
3418dd20:	4798      	blx	r3
3418dd22:	e7f2      	b.n	3418dd0a <__libc_init_array+0x1e>
3418dd24:	3418dd6c 	.word	0x3418dd6c
3418dd28:	3418dd6c 	.word	0x3418dd6c
3418dd2c:	3418dd6c 	.word	0x3418dd6c
3418dd30:	3418dd70 	.word	0x3418dd70

3418dd34 <memcpy>:
3418dd34:	440a      	add	r2, r1
3418dd36:	1e43      	subs	r3, r0, #1
3418dd38:	4291      	cmp	r1, r2
3418dd3a:	d100      	bne.n	3418dd3e <memcpy+0xa>
3418dd3c:	4770      	bx	lr
3418dd3e:	b510      	push	{r4, lr}
3418dd40:	f811 4b01 	ldrb.w	r4, [r1], #1
3418dd44:	4291      	cmp	r1, r2
3418dd46:	f803 4f01 	strb.w	r4, [r3, #1]!
3418dd4a:	d1f9      	bne.n	3418dd40 <memcpy+0xc>
3418dd4c:	bd10      	pop	{r4, pc}
	...

3418dd50 <_init>:
3418dd50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3418dd52:	bf00      	nop
3418dd54:	bcf8      	pop	{r3, r4, r5, r6, r7}
3418dd56:	bc08      	pop	{r3}
3418dd58:	469e      	mov	lr, r3
3418dd5a:	4770      	bx	lr

3418dd5c <_fini>:
3418dd5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3418dd5e:	bf00      	nop
3418dd60:	bcf8      	pop	{r3, r4, r5, r6, r7}
3418dd62:	bc08      	pop	{r3}
3418dd64:	469e      	mov	lr, r3
3418dd66:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

3418dd80 <SECURE_SystemCoreClockUpdate>:
3418dd80:	e97f e97f 	sg
3418dd84:	f7f4 bc2c 	b.w	341825e0 <__acle_se_SECURE_SystemCoreClockUpdate>
	...
