{
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"/xdma_0_axi_aclk:true|/resetn_1:true|/ddr4_1_c0_ddr4_ui_clk:true|/pcie_perstn_1:true|/rst_ddr4_1_300M_peripheral_aresetn:true|/resetn_2:true|/util_ds_buf_IBUF_DS_ODIV2:true|/ddr4_1_c0_ddr4_ui_clk_sync_rst:true|/ddr4_0_c0_ddr4_ui_clk_sync_rst:true|/xdma_0_axi_aresetn:true|/ddr4_0_c0_ddr4_ui_clk:true|/util_ds_buf_IBUF_OUT:true|/rst_ddr4_0_300M_peripheral_aresetn:true|",
   "Default View_ScaleFactor":"0.955606",
   "Default View_TopLeft":"-249,137",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/xdma_0_axi_aclk:false|/resetn_1:false|/ddr4_1_c0_ddr4_ui_clk:false|/pcie_perstn_1:false|/rst_ddr4_1_300M_peripheral_aresetn:false|/resetn_2:false|/util_ds_buf_IBUF_DS_ODIV2:false|/ddr4_1_c0_ddr4_ui_clk_sync_rst:false|/ddr4_0_c0_ddr4_ui_clk_sync_rst:false|/xdma_0_axi_aresetn:false|/ddr4_0_c0_ddr4_ui_clk:false|/util_ds_buf_IBUF_OUT:false|/rst_ddr4_0_300M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port ddr4_c0 -pg 1 -lvl 3 -x 670 -y 80 -defaultsOSRD
preplace port ddr4_c0_sysclk -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port pci_express -pg 1 -lvl 3 -x 670 -y 400 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port M_AXI_LITE_0 -pg 1 -lvl 3 -x 670 -y 380 -defaultsOSRD
preplace port ddr4_c1 -pg 1 -lvl 3 -x 670 -y 220 -defaultsOSRD
preplace port ddr4_c1_sysclk -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_user_lnk_up_0 -pg 1 -lvl 3 -x 670 -y 20 -defaultsOSRD
preplace portBus usr_irq_ack_0 -pg 1 -lvl 3 -x 670 -y 40 -defaultsOSRD
preplace portBus usr_irq_req_0 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 2 -x 490 -y 80 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 2 -x 490 -y 380 -defaultsOSRD
preplace inst util_ds_buf -pg 1 -lvl 1 -x 160 -y 360 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 1 -x 160 -y 90 -defaultsOSRD
preplace inst ddr4_1 -pg 1 -lvl 2 -x 490 -y 220 -defaultsOSRD
preplace netloc axi_smc_M00_AXI 1 1 1 320 60n
preplace netloc axi_smc_M01_AXI 1 1 1 N 80
preplace netloc ddr4_0_C0_DDR4 1 2 1 NJ 80
preplace netloc pcie_refclk_1 1 0 1 NJ 360
preplace netloc sysclk0_1 1 0 2 NJ 180 330J
preplace netloc xdma_0_M_AXI 1 0 3 20 300 NJ 300 650
preplace netloc xdma_0_M_AXI_LITE 1 2 1 NJ 380
preplace netloc xdma_0_pcie_mgt 1 2 1 NJ 400
preplace netloc ddr4_1_C0_DDR4 1 2 1 NJ 220
preplace netloc sysclk1_1 1 0 2 NJ 200 NJ
preplace netloc axi_smc_M02_AXI 1 1 1 310 100n
preplace netloc axi_smc_M03_AXI 1 1 1 300 120n
levelinfo -pg 1 0 160 490 670
pagesize -pg 1 -db -bbox -sgen -170 0 840 460
",
   "Interfaces View_ScaleFactor":"1.40719",
   "Interfaces View_TopLeft":"-165,-93",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4_c0 -pg 1 -lvl 5 -x 1530 -y 1410 -defaultsOSRD
preplace port ddr4_c0_sysclk -pg 1 -lvl 0 -x -70 -y 1440 -defaultsOSRD
preplace port pci_express -pg 1 -lvl 5 -x 1530 -y 1730 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x -70 -y 1690 -defaultsOSRD
preplace port M_AXI_LITE_0 -pg 1 -lvl 5 -x 1530 -y 1710 -defaultsOSRD
preplace port ddr4_c1 -pg 1 -lvl 5 -x 1530 -y 60 -defaultsOSRD
preplace port ddr4_c1_sysclk -pg 1 -lvl 0 -x -70 -y 90 -defaultsOSRD
preplace port HBM_CLK_IN -pg 1 -lvl 0 -x -70 -y 840 -defaultsOSRD
preplace port USR_AXI_M -pg 1 -lvl 0 -x -70 -y 540 -defaultsOSRD
preplace port port-id_pcie_perstn -pg 1 -lvl 0 -x -70 -y 1760 -defaultsOSRD
preplace port port-id_M_AXI_ACLK_0 -pg 1 -lvl 5 -x 1530 -y 1770 -defaultsOSRD
preplace port port-id_M_AXI_ARESETN_0 -pg 1 -lvl 5 -x 1530 -y 1790 -defaultsOSRD
preplace port port-id_user_lnk_up_0 -pg 1 -lvl 5 -x 1530 -y 1750 -defaultsOSRD
preplace port port-id_ddr4_c0_resetn -pg 1 -lvl 0 -x -70 -y 1520 -defaultsOSRD
preplace port port-id_ddr4_c1_resetn -pg 1 -lvl 0 -x -70 -y 150 -defaultsOSRD
preplace portBus usr_irq_ack_0 -pg 1 -lvl 5 -x 1530 -y 1810 -defaultsOSRD
preplace portBus usr_irq_req_0 -pg 1 -lvl 0 -x -70 -y 1780 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 4 -x 1240 -y 1480 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 4 -x 1240 -y 1750 -defaultsOSRD
preplace inst util_ds_buf -pg 1 -lvl 3 -x 620 -y 1690 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 3 -x 620 -y 570 -defaultsOSRD
preplace inst rst_ddr4_0_300M -pg 1 -lvl 3 -x 620 -y 1340 -defaultsOSRD
preplace inst resetn_inv_0 -pg 1 -lvl 3 -x 620 -y 1520 -defaultsOSRD
preplace inst ddr4_1 -pg 1 -lvl 4 -x 1240 -y 130 -defaultsOSRD
preplace inst resetn_inv_1 -pg 1 -lvl 3 -x 620 -y 150 -defaultsOSRD
preplace inst rst_ddr4_1_300M -pg 1 -lvl 3 -x 620 -y 320 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 3 -x 620 -y 1070 -defaultsOSRD
preplace inst hbm_0 -pg 1 -lvl 4 -x 1240 -y 910 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 620 -y 1180 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 280 -y 840 -defaultsOSRD
preplace netloc clk_100MHz_1 1 2 2 N 840 870
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 2 3 430 1240 800J 1340 1480
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 2 3 440 1450 860J 1350 1470
preplace netloc ddr4_1_c0_ddr4_ui_clk 1 2 3 440 220 860J 270 1480
preplace netloc ddr4_1_c0_ddr4_ui_clk_sync_rst 1 2 3 420 210 870J 260 1470
preplace netloc pcie_perstn_1 1 0 4 NJ 1760 N 1760 N 1760 NJ
preplace netloc resetn_1 1 0 3 NJ 1520 N 1520 N
preplace netloc resetn_2 1 0 3 NJ 150 N 150 N
preplace netloc resetn_inv_0_Res 1 3 1 NJ 1520
preplace netloc resetn_inv_1_Res 1 3 1 830J 150n
preplace netloc rst_ddr4_0_300M_peripheral_aresetn 1 3 1 800 1380n
preplace netloc rst_ddr4_1_300M_peripheral_aresetn 1 3 1 850 150n
preplace netloc usr_irq_req_0_1 1 0 4 NJ 1780 N 1780 N 1780 NJ
preplace netloc util_ds_buf_IBUF_DS_ODIV2 1 3 1 810 1700n
preplace netloc util_ds_buf_IBUF_OUT 1 3 1 850 1680n
preplace netloc xdma_0_axi_aclk 1 2 3 420 750 860 470 1510
preplace netloc xdma_0_axi_aresetn 1 2 3 440 740 850 480 1500
preplace netloc xdma_0_user_lnk_up 1 4 1 NJ 1750
preplace netloc xdma_0_usr_irq_ack 1 4 1 NJ 1810
preplace netloc xlconstant_0_dout 1 3 1 840 1180n
preplace netloc CLK_IN_D_0_1 1 0 2 N 840 N
preplace netloc USR_AXI_M_1 1 0 3 N 540 N 540 N
preplace netloc axi_smc_M00_AXI 1 3 1 830 460n
preplace netloc axi_smc_M01_AXI 1 3 1 820 480n
preplace netloc axi_smc_M02_AXI 1 3 1 810 130n
preplace netloc axi_smc_M03_AXI 1 3 1 800 110n
preplace netloc axi_smc_M04_AXI 1 3 1 N 540
preplace netloc axi_smc_M05_AXI 1 3 1 N 560
preplace netloc axi_smc_M06_AXI 1 3 1 N 580
preplace netloc axi_smc_M07_AXI 1 3 1 N 600
preplace netloc axi_smc_M08_AXI 1 3 1 N 620
preplace netloc axi_smc_M09_AXI 1 3 1 N 640
preplace netloc axi_smc_M10_AXI 1 3 1 N 660
preplace netloc axi_smc_M11_AXI 1 3 1 N 680
preplace netloc ddr4_0_C0_DDR4 1 4 1 NJ 1410
preplace netloc ddr4_1_C0_DDR4 1 4 1 NJ 60
preplace netloc pcie_refclk_1 1 0 3 NJ 1690 N 1690 N
preplace netloc sysclk0_1 1 0 4 NJ 1440 N 1440 N 1440 NJ
preplace netloc sysclk1_1 1 0 4 NJ 90 N 90 N 90 NJ
preplace netloc xdma_0_M_AXI 1 2 3 410 0 NJ 0 1490
preplace netloc xdma_0_M_AXI_LITE 1 4 1 NJ 1710
preplace netloc xdma_0_pcie_mgt 1 4 1 NJ 1730
levelinfo -pg 1 -70 50 280 620 1240 1530
pagesize -pg 1 -db -bbox -sgen -250 -220 1720 2590
"
}
{
   "da_axi4_cnt":"36",
   "da_board_cnt":"7",
   "da_bram_cntlr_cnt":"3",
   "da_clkrst_cnt":"2",
   "da_xdma_cnt":"1"
}
