D:/Dropbox/EEL4712/Lab4/Part2/Quartus/VGA_sync_gen.vhd {1 {vcom -work work -2002 -explicit D:/Dropbox/EEL4712/Lab4/Part2/Quartus/VGA_sync_gen.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package VGA_LIB
-- Compiling entity VGA_sync_gen
-- Compiling architecture Behavioral of VGA_sync_gen

} {} {}} D:/Dropbox/EEL4712/Lab4/Lab4vhdlFiles/vga_lib.vhd {1 {vcom -work work -2002 -explicit D:/Dropbox/EEL4712/Lab4/Lab4vhdlFiles/vga_lib.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VGA_LIB

} {} {}} D:/Dropbox/EEL4712/Lab4/Part2/Quartus/vga_tb.vhd {1 {vcom -work work -2002 -explicit D:/Dropbox/EEL4712/Lab4/Part2/Quartus/vga_tb.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package VGA_LIB
-- Compiling entity vga_tb
-- Compiling architecture TB of vga_tb

} {} {}}
