\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.1.1}{LHC}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{SLHC}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{GBT system}{chapter.1}% 4
\BOOKMARK [2][-]{subsection.1.3.1}{On-detector}{section.1.3}% 5
\BOOKMARK [2][-]{subsection.1.3.2}{Off-detector}{section.1.3}% 6
\BOOKMARK [1][-]{section.1.4}{Versatile Link Demo Board}{chapter.1}% 7
\BOOKMARK [1][-]{section.1.5}{E-Links}{chapter.1}% 8
\BOOKMARK [1][-]{section.1.6}{Primary objective}{chapter.1}% 9
\BOOKMARK [1][-]{section.1.7}{Outline}{chapter.1}% 10
\BOOKMARK [0][-]{chapter.2}{Cyclone V Transceiver Technology}{}% 11
\BOOKMARK [1][-]{subsection.2.0.1}{Differential Signals}{chapter.2}% 12
\BOOKMARK [2][-]{subsection.2.0.2}{Low-Voltage Differential Signaling}{subsection.2.0.1}% 13
\BOOKMARK [2][-]{subsection.2.0.3}{Current-Mode Logic}{subsection.2.0.1}% 14
\BOOKMARK [0][-]{chapter.3}{The Gigabit Transceiver}{}% 15
\BOOKMARK [1][-]{section.3.1}{Encoding modes}{chapter.3}% 16
\BOOKMARK [1][-]{section.3.2}{GBT-FPGA Core}{chapter.3}% 17
\BOOKMARK [2][-]{subsection.3.2.1}{GBT Bank}{section.3.2}% 18
\BOOKMARK [2][-]{subsection.3.2.2}{GBT Link}{section.3.2}% 19
