
DIO_nti.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005072  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000006c  00800060  00005072  000050e6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00003858  00000000  00000000  00005154  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      0000168b  00000000  00000000  000089ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  0000a037  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  0000a177  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  0000a2e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  0000bf30  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  0000ce1b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  0000dbc8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  0000dd28  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  0000dfb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000e783  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e7       	ldi	r30, 0x72	; 114
      68:	f0 e5       	ldi	r31, 0x50	; 80
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 3c       	cpi	r26, 0xCC	; 204
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 6e 27 	call	0x4edc	; 0x4edc <main>
      7a:	0c 94 37 28 	jmp	0x506e	; 0x506e <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 00 28 	jmp	0x5000	; 0x5000 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	aa e6       	ldi	r26, 0x6A	; 106
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 1c 28 	jmp	0x5038	; 0x5038 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 0c 28 	jmp	0x5018	; 0x5018 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 28 28 	jmp	0x5050	; 0x5050 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 0c 28 	jmp	0x5018	; 0x5018 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 28 28 	jmp	0x5050	; 0x5050 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 00 28 	jmp	0x5000	; 0x5000 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	8a e6       	ldi	r24, 0x6A	; 106
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 1c 28 	jmp	0x5038	; 0x5038 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 0c 28 	jmp	0x5018	; 0x5018 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 28 28 	jmp	0x5050	; 0x5050 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 0c 28 	jmp	0x5018	; 0x5018 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 28 28 	jmp	0x5050	; 0x5050 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 0c 28 	jmp	0x5018	; 0x5018 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 28 28 	jmp	0x5050	; 0x5050 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 10 28 	jmp	0x5020	; 0x5020 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 2c 28 	jmp	0x5058	; 0x5058 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <DIO_enuInit>:
#include "DIO_config.h"



ES_t DIO_enuInit(void)
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	0f 92       	push	r0
     b3c:	cd b7       	in	r28, 0x3d	; 61
     b3e:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState = ES_NOK;
     b40:	19 82       	std	Y+1, r1	; 0x01

	DDRA = CONC(PA_PIN7_DIR, PA_PIN6_DIR, PA_PIN5_DIR, PA_PIN4_DIR, PA_PIN3_DIR, PA_PIN2_DIR, PA_PIN1_DIR, PA_PIN0_DIR);
     b42:	ea e3       	ldi	r30, 0x3A	; 58
     b44:	f0 e0       	ldi	r31, 0x00	; 0
     b46:	8f ef       	ldi	r24, 0xFF	; 255
     b48:	80 83       	st	Z, r24
	DDRB = CONC(PB_PIN7_DIR, PB_PIN6_DIR, PB_PIN5_DIR, PB_PIN4_DIR, PB_PIN3_DIR, PB_PIN2_DIR, PB_PIN1_DIR, PB_PIN0_DIR);
     b4a:	e7 e3       	ldi	r30, 0x37	; 55
     b4c:	f0 e0       	ldi	r31, 0x00	; 0
     b4e:	8f ef       	ldi	r24, 0xFF	; 255
     b50:	80 83       	st	Z, r24
	DDRC = CONC(PC_PIN7_DIR, PC_PIN6_DIR, PC_PIN5_DIR, PC_PIN4_DIR, PC_PIN3_DIR, PC_PIN2_DIR, PC_PIN1_DIR, PC_PIN0_DIR);
     b52:	e4 e3       	ldi	r30, 0x34	; 52
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	8a ea       	ldi	r24, 0xAA	; 170
     b58:	80 83       	st	Z, r24
	DDRD = CONC(PD_PIN7_DIR, PD_PIN6_DIR, PD_PIN5_DIR, PD_PIN4_DIR, PD_PIN3_DIR, PD_PIN2_DIR, PD_PIN1_DIR, PD_PIN0_DIR);
     b5a:	e1 e3       	ldi	r30, 0x31	; 49
     b5c:	f0 e0       	ldi	r31, 0x00	; 0
     b5e:	8a ea       	ldi	r24, 0xAA	; 170
     b60:	80 83       	st	Z, r24

	PORTA = CONC(PA_PIN7_VAL, PA_PIN6_VAL, PA_PIN5_VAL, PA_PIN4_VAL, PA_PIN3_VAL, PA_PIN2_VAL, PA_PIN1_VAL, PA_PIN0_VAL);
     b62:	eb e3       	ldi	r30, 0x3B	; 59
     b64:	f0 e0       	ldi	r31, 0x00	; 0
     b66:	10 82       	st	Z, r1
	PORTB = CONC(PB_PIN7_VAL, PB_PIN6_VAL, PB_PIN5_VAL, PB_PIN4_VAL, PB_PIN3_VAL, PB_PIN2_VAL, PB_PIN1_VAL, PB_PIN0_VAL);
     b68:	e8 e3       	ldi	r30, 0x38	; 56
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	10 82       	st	Z, r1
	PORTC = CONC(PC_PIN7_VAL, PC_PIN6_VAL, PC_PIN5_VAL, PC_PIN4_VAL, PC_PIN3_VAL, PC_PIN2_VAL, PC_PIN1_VAL, PC_PIN0_VAL);
     b6e:	e5 e3       	ldi	r30, 0x35	; 53
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	86 e6       	ldi	r24, 0x66	; 102
     b74:	80 83       	st	Z, r24
	PORTD = CONC(PD_PIN7_VAL, PD_PIN6_VAL, PD_PIN5_VAL, PD_PIN4_VAL, PD_PIN3_VAL, PD_PIN2_VAL, PD_PIN1_VAL, PD_PIN0_VAL);
     b76:	e2 e3       	ldi	r30, 0x32	; 50
     b78:	f0 e0       	ldi	r31, 0x00	; 0
     b7a:	86 e6       	ldi	r24, 0x66	; 102
     b7c:	80 83       	st	Z, r24

	Local_enuErrorState = ES_OK;
     b7e:	81 e0       	ldi	r24, 0x01	; 1
     b80:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErrorState;
     b82:	89 81       	ldd	r24, Y+1	; 0x01
}
     b84:	0f 90       	pop	r0
     b86:	cf 91       	pop	r28
     b88:	df 91       	pop	r29
     b8a:	08 95       	ret

00000b8c <DIO_enuSetPortDirection>:


ES_t DIO_enuSetPortDirection(u8 Copy_u8PortID, u8 Copy_u8Value)
{
     b8c:	df 93       	push	r29
     b8e:	cf 93       	push	r28
     b90:	00 d0       	rcall	.+0      	; 0xb92 <DIO_enuSetPortDirection+0x6>
     b92:	00 d0       	rcall	.+0      	; 0xb94 <DIO_enuSetPortDirection+0x8>
     b94:	0f 92       	push	r0
     b96:	cd b7       	in	r28, 0x3d	; 61
     b98:	de b7       	in	r29, 0x3e	; 62
     b9a:	8a 83       	std	Y+2, r24	; 0x02
     b9c:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
     b9e:	19 82       	std	Y+1, r1	; 0x01

	/*Range Check*/
	if(Copy_u8PortID <= DIO_PORTD)
     ba0:	8a 81       	ldd	r24, Y+2	; 0x02
     ba2:	84 30       	cpi	r24, 0x04	; 4
     ba4:	a8 f5       	brcc	.+106    	; 0xc10 <DIO_enuSetPortDirection+0x84>
	{
		switch(Copy_u8PortID)
     ba6:	8a 81       	ldd	r24, Y+2	; 0x02
     ba8:	28 2f       	mov	r18, r24
     baa:	30 e0       	ldi	r19, 0x00	; 0
     bac:	3d 83       	std	Y+5, r19	; 0x05
     bae:	2c 83       	std	Y+4, r18	; 0x04
     bb0:	8c 81       	ldd	r24, Y+4	; 0x04
     bb2:	9d 81       	ldd	r25, Y+5	; 0x05
     bb4:	81 30       	cpi	r24, 0x01	; 1
     bb6:	91 05       	cpc	r25, r1
     bb8:	d1 f0       	breq	.+52     	; 0xbee <DIO_enuSetPortDirection+0x62>
     bba:	2c 81       	ldd	r18, Y+4	; 0x04
     bbc:	3d 81       	ldd	r19, Y+5	; 0x05
     bbe:	22 30       	cpi	r18, 0x02	; 2
     bc0:	31 05       	cpc	r19, r1
     bc2:	2c f4       	brge	.+10     	; 0xbce <DIO_enuSetPortDirection+0x42>
     bc4:	8c 81       	ldd	r24, Y+4	; 0x04
     bc6:	9d 81       	ldd	r25, Y+5	; 0x05
     bc8:	00 97       	sbiw	r24, 0x00	; 0
     bca:	61 f0       	breq	.+24     	; 0xbe4 <DIO_enuSetPortDirection+0x58>
     bcc:	1e c0       	rjmp	.+60     	; 0xc0a <DIO_enuSetPortDirection+0x7e>
     bce:	2c 81       	ldd	r18, Y+4	; 0x04
     bd0:	3d 81       	ldd	r19, Y+5	; 0x05
     bd2:	22 30       	cpi	r18, 0x02	; 2
     bd4:	31 05       	cpc	r19, r1
     bd6:	81 f0       	breq	.+32     	; 0xbf8 <DIO_enuSetPortDirection+0x6c>
     bd8:	8c 81       	ldd	r24, Y+4	; 0x04
     bda:	9d 81       	ldd	r25, Y+5	; 0x05
     bdc:	83 30       	cpi	r24, 0x03	; 3
     bde:	91 05       	cpc	r25, r1
     be0:	81 f0       	breq	.+32     	; 0xc02 <DIO_enuSetPortDirection+0x76>
     be2:	13 c0       	rjmp	.+38     	; 0xc0a <DIO_enuSetPortDirection+0x7e>
		{
		case DIO_PORTA:
			DDRA = Copy_u8Value;
     be4:	ea e3       	ldi	r30, 0x3A	; 58
     be6:	f0 e0       	ldi	r31, 0x00	; 0
     be8:	8b 81       	ldd	r24, Y+3	; 0x03
     bea:	80 83       	st	Z, r24
     bec:	0e c0       	rjmp	.+28     	; 0xc0a <DIO_enuSetPortDirection+0x7e>
			break;
		case DIO_PORTB:
			DDRB = Copy_u8Value;
     bee:	e7 e3       	ldi	r30, 0x37	; 55
     bf0:	f0 e0       	ldi	r31, 0x00	; 0
     bf2:	8b 81       	ldd	r24, Y+3	; 0x03
     bf4:	80 83       	st	Z, r24
     bf6:	09 c0       	rjmp	.+18     	; 0xc0a <DIO_enuSetPortDirection+0x7e>
			break;
		case DIO_PORTC:
			DDRC = Copy_u8Value;
     bf8:	e4 e3       	ldi	r30, 0x34	; 52
     bfa:	f0 e0       	ldi	r31, 0x00	; 0
     bfc:	8b 81       	ldd	r24, Y+3	; 0x03
     bfe:	80 83       	st	Z, r24
     c00:	04 c0       	rjmp	.+8      	; 0xc0a <DIO_enuSetPortDirection+0x7e>
			break;
		case DIO_PORTD:
			DDRD = Copy_u8Value;
     c02:	e1 e3       	ldi	r30, 0x31	; 49
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	8b 81       	ldd	r24, Y+3	; 0x03
     c08:	80 83       	st	Z, r24
			break;
		}
		Local_enuErrorState = ES_OK;
     c0a:	81 e0       	ldi	r24, 0x01	; 1
     c0c:	89 83       	std	Y+1, r24	; 0x01
     c0e:	02 c0       	rjmp	.+4      	; 0xc14 <DIO_enuSetPortDirection+0x88>
	}
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
     c10:	83 e0       	ldi	r24, 0x03	; 3
     c12:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
     c14:	89 81       	ldd	r24, Y+1	; 0x01
}
     c16:	0f 90       	pop	r0
     c18:	0f 90       	pop	r0
     c1a:	0f 90       	pop	r0
     c1c:	0f 90       	pop	r0
     c1e:	0f 90       	pop	r0
     c20:	cf 91       	pop	r28
     c22:	df 91       	pop	r29
     c24:	08 95       	ret

00000c26 <DIO_enuSetPortValue>:


ES_t DIO_enuSetPortValue(u8 Copy_u8PortID, u8 Copy_u8Value)
{
     c26:	df 93       	push	r29
     c28:	cf 93       	push	r28
     c2a:	00 d0       	rcall	.+0      	; 0xc2c <DIO_enuSetPortValue+0x6>
     c2c:	00 d0       	rcall	.+0      	; 0xc2e <DIO_enuSetPortValue+0x8>
     c2e:	0f 92       	push	r0
     c30:	cd b7       	in	r28, 0x3d	; 61
     c32:	de b7       	in	r29, 0x3e	; 62
     c34:	8a 83       	std	Y+2, r24	; 0x02
     c36:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
     c38:	19 82       	std	Y+1, r1	; 0x01

	/* Range Check */
	if(Copy_u8PortID <= DIO_PORTD)
     c3a:	8a 81       	ldd	r24, Y+2	; 0x02
     c3c:	84 30       	cpi	r24, 0x04	; 4
     c3e:	a8 f5       	brcc	.+106    	; 0xcaa <DIO_enuSetPortValue+0x84>
	{
		switch(Copy_u8PortID)
     c40:	8a 81       	ldd	r24, Y+2	; 0x02
     c42:	28 2f       	mov	r18, r24
     c44:	30 e0       	ldi	r19, 0x00	; 0
     c46:	3d 83       	std	Y+5, r19	; 0x05
     c48:	2c 83       	std	Y+4, r18	; 0x04
     c4a:	8c 81       	ldd	r24, Y+4	; 0x04
     c4c:	9d 81       	ldd	r25, Y+5	; 0x05
     c4e:	81 30       	cpi	r24, 0x01	; 1
     c50:	91 05       	cpc	r25, r1
     c52:	d1 f0       	breq	.+52     	; 0xc88 <DIO_enuSetPortValue+0x62>
     c54:	2c 81       	ldd	r18, Y+4	; 0x04
     c56:	3d 81       	ldd	r19, Y+5	; 0x05
     c58:	22 30       	cpi	r18, 0x02	; 2
     c5a:	31 05       	cpc	r19, r1
     c5c:	2c f4       	brge	.+10     	; 0xc68 <DIO_enuSetPortValue+0x42>
     c5e:	8c 81       	ldd	r24, Y+4	; 0x04
     c60:	9d 81       	ldd	r25, Y+5	; 0x05
     c62:	00 97       	sbiw	r24, 0x00	; 0
     c64:	61 f0       	breq	.+24     	; 0xc7e <DIO_enuSetPortValue+0x58>
     c66:	1e c0       	rjmp	.+60     	; 0xca4 <DIO_enuSetPortValue+0x7e>
     c68:	2c 81       	ldd	r18, Y+4	; 0x04
     c6a:	3d 81       	ldd	r19, Y+5	; 0x05
     c6c:	22 30       	cpi	r18, 0x02	; 2
     c6e:	31 05       	cpc	r19, r1
     c70:	81 f0       	breq	.+32     	; 0xc92 <DIO_enuSetPortValue+0x6c>
     c72:	8c 81       	ldd	r24, Y+4	; 0x04
     c74:	9d 81       	ldd	r25, Y+5	; 0x05
     c76:	83 30       	cpi	r24, 0x03	; 3
     c78:	91 05       	cpc	r25, r1
     c7a:	81 f0       	breq	.+32     	; 0xc9c <DIO_enuSetPortValue+0x76>
     c7c:	13 c0       	rjmp	.+38     	; 0xca4 <DIO_enuSetPortValue+0x7e>
		{
		case DIO_PORTA:
			PORTA = Copy_u8Value;
     c7e:	eb e3       	ldi	r30, 0x3B	; 59
     c80:	f0 e0       	ldi	r31, 0x00	; 0
     c82:	8b 81       	ldd	r24, Y+3	; 0x03
     c84:	80 83       	st	Z, r24
     c86:	0e c0       	rjmp	.+28     	; 0xca4 <DIO_enuSetPortValue+0x7e>
			break;
		case DIO_PORTB:
			PORTB = Copy_u8Value;
     c88:	e8 e3       	ldi	r30, 0x38	; 56
     c8a:	f0 e0       	ldi	r31, 0x00	; 0
     c8c:	8b 81       	ldd	r24, Y+3	; 0x03
     c8e:	80 83       	st	Z, r24
     c90:	09 c0       	rjmp	.+18     	; 0xca4 <DIO_enuSetPortValue+0x7e>
			break;
		case DIO_PORTC:
			PORTC = Copy_u8Value;
     c92:	e5 e3       	ldi	r30, 0x35	; 53
     c94:	f0 e0       	ldi	r31, 0x00	; 0
     c96:	8b 81       	ldd	r24, Y+3	; 0x03
     c98:	80 83       	st	Z, r24
     c9a:	04 c0       	rjmp	.+8      	; 0xca4 <DIO_enuSetPortValue+0x7e>
			break;
		case DIO_PORTD:
			PORTD = Copy_u8Value;
     c9c:	e2 e3       	ldi	r30, 0x32	; 50
     c9e:	f0 e0       	ldi	r31, 0x00	; 0
     ca0:	8b 81       	ldd	r24, Y+3	; 0x03
     ca2:	80 83       	st	Z, r24
			break;
		}
		Local_enuErrorState = ES_OK;
     ca4:	81 e0       	ldi	r24, 0x01	; 1
     ca6:	89 83       	std	Y+1, r24	; 0x01
     ca8:	02 c0       	rjmp	.+4      	; 0xcae <DIO_enuSetPortValue+0x88>
	}
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
     caa:	83 e0       	ldi	r24, 0x03	; 3
     cac:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
     cae:	89 81       	ldd	r24, Y+1	; 0x01
}
     cb0:	0f 90       	pop	r0
     cb2:	0f 90       	pop	r0
     cb4:	0f 90       	pop	r0
     cb6:	0f 90       	pop	r0
     cb8:	0f 90       	pop	r0
     cba:	cf 91       	pop	r28
     cbc:	df 91       	pop	r29
     cbe:	08 95       	ret

00000cc0 <DIO_enuTogPortValue>:


ES_t DIO_enuTogPortValue(u8 Copy_u8PortID)
{
     cc0:	df 93       	push	r29
     cc2:	cf 93       	push	r28
     cc4:	00 d0       	rcall	.+0      	; 0xcc6 <DIO_enuTogPortValue+0x6>
     cc6:	00 d0       	rcall	.+0      	; 0xcc8 <DIO_enuTogPortValue+0x8>
     cc8:	cd b7       	in	r28, 0x3d	; 61
     cca:	de b7       	in	r29, 0x3e	; 62
     ccc:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
     cce:	19 82       	std	Y+1, r1	; 0x01

	/* Range Check */
	if(Copy_u8PortID <= DIO_PORTD)
     cd0:	8a 81       	ldd	r24, Y+2	; 0x02
     cd2:	84 30       	cpi	r24, 0x04	; 4
     cd4:	08 f0       	brcs	.+2      	; 0xcd8 <DIO_enuTogPortValue+0x18>
     cd6:	41 c0       	rjmp	.+130    	; 0xd5a <DIO_enuTogPortValue+0x9a>
	{
		switch(Copy_u8PortID)
     cd8:	8a 81       	ldd	r24, Y+2	; 0x02
     cda:	28 2f       	mov	r18, r24
     cdc:	30 e0       	ldi	r19, 0x00	; 0
     cde:	3c 83       	std	Y+4, r19	; 0x04
     ce0:	2b 83       	std	Y+3, r18	; 0x03
     ce2:	8b 81       	ldd	r24, Y+3	; 0x03
     ce4:	9c 81       	ldd	r25, Y+4	; 0x04
     ce6:	81 30       	cpi	r24, 0x01	; 1
     ce8:	91 05       	cpc	r25, r1
     cea:	e9 f0       	breq	.+58     	; 0xd26 <DIO_enuTogPortValue+0x66>
     cec:	2b 81       	ldd	r18, Y+3	; 0x03
     cee:	3c 81       	ldd	r19, Y+4	; 0x04
     cf0:	22 30       	cpi	r18, 0x02	; 2
     cf2:	31 05       	cpc	r19, r1
     cf4:	2c f4       	brge	.+10     	; 0xd00 <DIO_enuTogPortValue+0x40>
     cf6:	8b 81       	ldd	r24, Y+3	; 0x03
     cf8:	9c 81       	ldd	r25, Y+4	; 0x04
     cfa:	00 97       	sbiw	r24, 0x00	; 0
     cfc:	61 f0       	breq	.+24     	; 0xd16 <DIO_enuTogPortValue+0x56>
     cfe:	2a c0       	rjmp	.+84     	; 0xd54 <DIO_enuTogPortValue+0x94>
     d00:	2b 81       	ldd	r18, Y+3	; 0x03
     d02:	3c 81       	ldd	r19, Y+4	; 0x04
     d04:	22 30       	cpi	r18, 0x02	; 2
     d06:	31 05       	cpc	r19, r1
     d08:	b1 f0       	breq	.+44     	; 0xd36 <DIO_enuTogPortValue+0x76>
     d0a:	8b 81       	ldd	r24, Y+3	; 0x03
     d0c:	9c 81       	ldd	r25, Y+4	; 0x04
     d0e:	83 30       	cpi	r24, 0x03	; 3
     d10:	91 05       	cpc	r25, r1
     d12:	c9 f0       	breq	.+50     	; 0xd46 <DIO_enuTogPortValue+0x86>
     d14:	1f c0       	rjmp	.+62     	; 0xd54 <DIO_enuTogPortValue+0x94>
		{
		case DIO_PORTA:
			PORTA = ~PORTA;
     d16:	ab e3       	ldi	r26, 0x3B	; 59
     d18:	b0 e0       	ldi	r27, 0x00	; 0
     d1a:	eb e3       	ldi	r30, 0x3B	; 59
     d1c:	f0 e0       	ldi	r31, 0x00	; 0
     d1e:	80 81       	ld	r24, Z
     d20:	80 95       	com	r24
     d22:	8c 93       	st	X, r24
     d24:	17 c0       	rjmp	.+46     	; 0xd54 <DIO_enuTogPortValue+0x94>
			break;
		case DIO_PORTB:
			PORTB = ~PORTB;
     d26:	a8 e3       	ldi	r26, 0x38	; 56
     d28:	b0 e0       	ldi	r27, 0x00	; 0
     d2a:	e8 e3       	ldi	r30, 0x38	; 56
     d2c:	f0 e0       	ldi	r31, 0x00	; 0
     d2e:	80 81       	ld	r24, Z
     d30:	80 95       	com	r24
     d32:	8c 93       	st	X, r24
     d34:	0f c0       	rjmp	.+30     	; 0xd54 <DIO_enuTogPortValue+0x94>
			break;
		case DIO_PORTC:
			PORTC = ~PORTC;
     d36:	a5 e3       	ldi	r26, 0x35	; 53
     d38:	b0 e0       	ldi	r27, 0x00	; 0
     d3a:	e5 e3       	ldi	r30, 0x35	; 53
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	80 81       	ld	r24, Z
     d40:	80 95       	com	r24
     d42:	8c 93       	st	X, r24
     d44:	07 c0       	rjmp	.+14     	; 0xd54 <DIO_enuTogPortValue+0x94>
			break;
		case DIO_PORTD:
			PORTD = ~PORTD;
     d46:	a2 e3       	ldi	r26, 0x32	; 50
     d48:	b0 e0       	ldi	r27, 0x00	; 0
     d4a:	e2 e3       	ldi	r30, 0x32	; 50
     d4c:	f0 e0       	ldi	r31, 0x00	; 0
     d4e:	80 81       	ld	r24, Z
     d50:	80 95       	com	r24
     d52:	8c 93       	st	X, r24
			break;
		}
		Local_enuErrorState = ES_OK;
     d54:	81 e0       	ldi	r24, 0x01	; 1
     d56:	89 83       	std	Y+1, r24	; 0x01
     d58:	02 c0       	rjmp	.+4      	; 0xd5e <DIO_enuTogPortValue+0x9e>
	}
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enuErrorState;
     d5e:	89 81       	ldd	r24, Y+1	; 0x01
}
     d60:	0f 90       	pop	r0
     d62:	0f 90       	pop	r0
     d64:	0f 90       	pop	r0
     d66:	0f 90       	pop	r0
     d68:	cf 91       	pop	r28
     d6a:	df 91       	pop	r29
     d6c:	08 95       	ret

00000d6e <DIO_enuGetPortValue>:


ES_t DIO_enuGetPortValue(u8 Copy_u8PortID, u8 * Copy_pu8Value)
{
     d6e:	df 93       	push	r29
     d70:	cf 93       	push	r28
     d72:	00 d0       	rcall	.+0      	; 0xd74 <DIO_enuGetPortValue+0x6>
     d74:	00 d0       	rcall	.+0      	; 0xd76 <DIO_enuGetPortValue+0x8>
     d76:	00 d0       	rcall	.+0      	; 0xd78 <DIO_enuGetPortValue+0xa>
     d78:	cd b7       	in	r28, 0x3d	; 61
     d7a:	de b7       	in	r29, 0x3e	; 62
     d7c:	8a 83       	std	Y+2, r24	; 0x02
     d7e:	7c 83       	std	Y+4, r23	; 0x04
     d80:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
     d82:	19 82       	std	Y+1, r1	; 0x01

	/* Check if wild pointer */
	if(Copy_pu8Value != NULL)
     d84:	8b 81       	ldd	r24, Y+3	; 0x03
     d86:	9c 81       	ldd	r25, Y+4	; 0x04
     d88:	00 97       	sbiw	r24, 0x00	; 0
     d8a:	09 f4       	brne	.+2      	; 0xd8e <DIO_enuGetPortValue+0x20>
     d8c:	43 c0       	rjmp	.+134    	; 0xe14 <DIO_enuGetPortValue+0xa6>
	{
		/* Change Range */
		if(Copy_u8PortID <= DIO_PORTD)
     d8e:	8a 81       	ldd	r24, Y+2	; 0x02
     d90:	84 30       	cpi	r24, 0x04	; 4
     d92:	e8 f5       	brcc	.+122    	; 0xe0e <DIO_enuGetPortValue+0xa0>
		{
			switch(Copy_u8PortID)
     d94:	8a 81       	ldd	r24, Y+2	; 0x02
     d96:	28 2f       	mov	r18, r24
     d98:	30 e0       	ldi	r19, 0x00	; 0
     d9a:	3e 83       	std	Y+6, r19	; 0x06
     d9c:	2d 83       	std	Y+5, r18	; 0x05
     d9e:	8d 81       	ldd	r24, Y+5	; 0x05
     da0:	9e 81       	ldd	r25, Y+6	; 0x06
     da2:	81 30       	cpi	r24, 0x01	; 1
     da4:	91 05       	cpc	r25, r1
     da6:	e1 f0       	breq	.+56     	; 0xde0 <DIO_enuGetPortValue+0x72>
     da8:	2d 81       	ldd	r18, Y+5	; 0x05
     daa:	3e 81       	ldd	r19, Y+6	; 0x06
     dac:	22 30       	cpi	r18, 0x02	; 2
     dae:	31 05       	cpc	r19, r1
     db0:	2c f4       	brge	.+10     	; 0xdbc <DIO_enuGetPortValue+0x4e>
     db2:	8d 81       	ldd	r24, Y+5	; 0x05
     db4:	9e 81       	ldd	r25, Y+6	; 0x06
     db6:	00 97       	sbiw	r24, 0x00	; 0
     db8:	61 f0       	breq	.+24     	; 0xdd2 <DIO_enuGetPortValue+0x64>
     dba:	26 c0       	rjmp	.+76     	; 0xe08 <DIO_enuGetPortValue+0x9a>
     dbc:	2d 81       	ldd	r18, Y+5	; 0x05
     dbe:	3e 81       	ldd	r19, Y+6	; 0x06
     dc0:	22 30       	cpi	r18, 0x02	; 2
     dc2:	31 05       	cpc	r19, r1
     dc4:	a1 f0       	breq	.+40     	; 0xdee <DIO_enuGetPortValue+0x80>
     dc6:	8d 81       	ldd	r24, Y+5	; 0x05
     dc8:	9e 81       	ldd	r25, Y+6	; 0x06
     dca:	83 30       	cpi	r24, 0x03	; 3
     dcc:	91 05       	cpc	r25, r1
     dce:	b1 f0       	breq	.+44     	; 0xdfc <DIO_enuGetPortValue+0x8e>
     dd0:	1b c0       	rjmp	.+54     	; 0xe08 <DIO_enuGetPortValue+0x9a>
			{
			case DIO_PORTA:
				*Copy_pu8Value = PINA;
     dd2:	e9 e3       	ldi	r30, 0x39	; 57
     dd4:	f0 e0       	ldi	r31, 0x00	; 0
     dd6:	80 81       	ld	r24, Z
     dd8:	eb 81       	ldd	r30, Y+3	; 0x03
     dda:	fc 81       	ldd	r31, Y+4	; 0x04
     ddc:	80 83       	st	Z, r24
     dde:	14 c0       	rjmp	.+40     	; 0xe08 <DIO_enuGetPortValue+0x9a>
				break;
			case DIO_PORTB:
				*Copy_pu8Value = PINB;
     de0:	e6 e3       	ldi	r30, 0x36	; 54
     de2:	f0 e0       	ldi	r31, 0x00	; 0
     de4:	80 81       	ld	r24, Z
     de6:	eb 81       	ldd	r30, Y+3	; 0x03
     de8:	fc 81       	ldd	r31, Y+4	; 0x04
     dea:	80 83       	st	Z, r24
     dec:	0d c0       	rjmp	.+26     	; 0xe08 <DIO_enuGetPortValue+0x9a>
				break;
			case DIO_PORTC:
				*Copy_pu8Value = PINC;
     dee:	e3 e3       	ldi	r30, 0x33	; 51
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	80 81       	ld	r24, Z
     df4:	eb 81       	ldd	r30, Y+3	; 0x03
     df6:	fc 81       	ldd	r31, Y+4	; 0x04
     df8:	80 83       	st	Z, r24
     dfa:	06 c0       	rjmp	.+12     	; 0xe08 <DIO_enuGetPortValue+0x9a>
				break;
			case DIO_PORTD:
				*Copy_pu8Value = PIND;
     dfc:	e0 e3       	ldi	r30, 0x30	; 48
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	80 81       	ld	r24, Z
     e02:	eb 81       	ldd	r30, Y+3	; 0x03
     e04:	fc 81       	ldd	r31, Y+4	; 0x04
     e06:	80 83       	st	Z, r24
				break;
			}
			Local_enuErrorState = ES_OK;
     e08:	81 e0       	ldi	r24, 0x01	; 1
     e0a:	89 83       	std	Y+1, r24	; 0x01
     e0c:	05 c0       	rjmp	.+10     	; 0xe18 <DIO_enuGetPortValue+0xaa>
		}
		else
		{
			Local_enuErrorState = ES_OUT_OF_RANGE;
     e0e:	83 e0       	ldi	r24, 0x03	; 3
     e10:	89 83       	std	Y+1, r24	; 0x01
     e12:	02 c0       	rjmp	.+4      	; 0xe18 <DIO_enuGetPortValue+0xaa>
		}
	}
	else
	{
		Local_enuErrorState = ES_NULL_POINTER;
     e14:	82 e0       	ldi	r24, 0x02	; 2
     e16:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
     e18:	89 81       	ldd	r24, Y+1	; 0x01
}
     e1a:	26 96       	adiw	r28, 0x06	; 6
     e1c:	0f b6       	in	r0, 0x3f	; 63
     e1e:	f8 94       	cli
     e20:	de bf       	out	0x3e, r29	; 62
     e22:	0f be       	out	0x3f, r0	; 63
     e24:	cd bf       	out	0x3d, r28	; 61
     e26:	cf 91       	pop	r28
     e28:	df 91       	pop	r29
     e2a:	08 95       	ret

00000e2c <DIO_enuSetPinDirection>:

ES_t DIO_enuSetPinDirection(u8 Copy_u8PortID, u8 Copy_u8PinID, u8 Copy_u8Value)
{
     e2c:	df 93       	push	r29
     e2e:	cf 93       	push	r28
     e30:	00 d0       	rcall	.+0      	; 0xe32 <DIO_enuSetPinDirection+0x6>
     e32:	00 d0       	rcall	.+0      	; 0xe34 <DIO_enuSetPinDirection+0x8>
     e34:	00 d0       	rcall	.+0      	; 0xe36 <DIO_enuSetPinDirection+0xa>
     e36:	cd b7       	in	r28, 0x3d	; 61
     e38:	de b7       	in	r29, 0x3e	; 62
     e3a:	8a 83       	std	Y+2, r24	; 0x02
     e3c:	6b 83       	std	Y+3, r22	; 0x03
     e3e:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorState = ES_NOK;
     e40:	19 82       	std	Y+1, r1	; 0x01

	/* Check range */
	if((Copy_u8PortID <= DIO_PORTD) && (Copy_u8PinID <= DIO_PIN7) && (Copy_u8Value <= OUTPUT))
     e42:	8a 81       	ldd	r24, Y+2	; 0x02
     e44:	84 30       	cpi	r24, 0x04	; 4
     e46:	08 f0       	brcs	.+2      	; 0xe4a <DIO_enuSetPinDirection+0x1e>
     e48:	d1 c0       	rjmp	.+418    	; 0xfec <DIO_enuSetPinDirection+0x1c0>
     e4a:	8b 81       	ldd	r24, Y+3	; 0x03
     e4c:	88 30       	cpi	r24, 0x08	; 8
     e4e:	08 f0       	brcs	.+2      	; 0xe52 <DIO_enuSetPinDirection+0x26>
     e50:	cd c0       	rjmp	.+410    	; 0xfec <DIO_enuSetPinDirection+0x1c0>
     e52:	8c 81       	ldd	r24, Y+4	; 0x04
     e54:	82 30       	cpi	r24, 0x02	; 2
     e56:	08 f0       	brcs	.+2      	; 0xe5a <DIO_enuSetPinDirection+0x2e>
     e58:	c9 c0       	rjmp	.+402    	; 0xfec <DIO_enuSetPinDirection+0x1c0>
	{
		switch(Copy_u8PortID)
     e5a:	8a 81       	ldd	r24, Y+2	; 0x02
     e5c:	28 2f       	mov	r18, r24
     e5e:	30 e0       	ldi	r19, 0x00	; 0
     e60:	3e 83       	std	Y+6, r19	; 0x06
     e62:	2d 83       	std	Y+5, r18	; 0x05
     e64:	6d 81       	ldd	r22, Y+5	; 0x05
     e66:	7e 81       	ldd	r23, Y+6	; 0x06
     e68:	61 30       	cpi	r22, 0x01	; 1
     e6a:	71 05       	cpc	r23, r1
     e6c:	09 f4       	brne	.+2      	; 0xe70 <DIO_enuSetPinDirection+0x44>
     e6e:	41 c0       	rjmp	.+130    	; 0xef2 <DIO_enuSetPinDirection+0xc6>
     e70:	8d 81       	ldd	r24, Y+5	; 0x05
     e72:	9e 81       	ldd	r25, Y+6	; 0x06
     e74:	82 30       	cpi	r24, 0x02	; 2
     e76:	91 05       	cpc	r25, r1
     e78:	34 f4       	brge	.+12     	; 0xe86 <DIO_enuSetPinDirection+0x5a>
     e7a:	2d 81       	ldd	r18, Y+5	; 0x05
     e7c:	3e 81       	ldd	r19, Y+6	; 0x06
     e7e:	21 15       	cp	r18, r1
     e80:	31 05       	cpc	r19, r1
     e82:	71 f0       	breq	.+28     	; 0xea0 <DIO_enuSetPinDirection+0x74>
     e84:	b0 c0       	rjmp	.+352    	; 0xfe6 <DIO_enuSetPinDirection+0x1ba>
     e86:	6d 81       	ldd	r22, Y+5	; 0x05
     e88:	7e 81       	ldd	r23, Y+6	; 0x06
     e8a:	62 30       	cpi	r22, 0x02	; 2
     e8c:	71 05       	cpc	r23, r1
     e8e:	09 f4       	brne	.+2      	; 0xe92 <DIO_enuSetPinDirection+0x66>
     e90:	59 c0       	rjmp	.+178    	; 0xf44 <DIO_enuSetPinDirection+0x118>
     e92:	8d 81       	ldd	r24, Y+5	; 0x05
     e94:	9e 81       	ldd	r25, Y+6	; 0x06
     e96:	83 30       	cpi	r24, 0x03	; 3
     e98:	91 05       	cpc	r25, r1
     e9a:	09 f4       	brne	.+2      	; 0xe9e <DIO_enuSetPinDirection+0x72>
     e9c:	7c c0       	rjmp	.+248    	; 0xf96 <DIO_enuSetPinDirection+0x16a>
     e9e:	a3 c0       	rjmp	.+326    	; 0xfe6 <DIO_enuSetPinDirection+0x1ba>
		{
		case DIO_PORTA:
			DDRA &= ~(DIO_MASK_BIT << Copy_u8PinID);             //Mask bit == Clear Bit
     ea0:	aa e3       	ldi	r26, 0x3A	; 58
     ea2:	b0 e0       	ldi	r27, 0x00	; 0
     ea4:	ea e3       	ldi	r30, 0x3A	; 58
     ea6:	f0 e0       	ldi	r31, 0x00	; 0
     ea8:	80 81       	ld	r24, Z
     eaa:	48 2f       	mov	r20, r24
     eac:	8b 81       	ldd	r24, Y+3	; 0x03
     eae:	28 2f       	mov	r18, r24
     eb0:	30 e0       	ldi	r19, 0x00	; 0
     eb2:	81 e0       	ldi	r24, 0x01	; 1
     eb4:	90 e0       	ldi	r25, 0x00	; 0
     eb6:	02 c0       	rjmp	.+4      	; 0xebc <DIO_enuSetPinDirection+0x90>
     eb8:	88 0f       	add	r24, r24
     eba:	99 1f       	adc	r25, r25
     ebc:	2a 95       	dec	r18
     ebe:	e2 f7       	brpl	.-8      	; 0xeb8 <DIO_enuSetPinDirection+0x8c>
     ec0:	80 95       	com	r24
     ec2:	84 23       	and	r24, r20
     ec4:	8c 93       	st	X, r24
			DDRA |=  (Copy_u8Value << Copy_u8PinID); //Write new value
     ec6:	aa e3       	ldi	r26, 0x3A	; 58
     ec8:	b0 e0       	ldi	r27, 0x00	; 0
     eca:	ea e3       	ldi	r30, 0x3A	; 58
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	80 81       	ld	r24, Z
     ed0:	48 2f       	mov	r20, r24
     ed2:	8c 81       	ldd	r24, Y+4	; 0x04
     ed4:	28 2f       	mov	r18, r24
     ed6:	30 e0       	ldi	r19, 0x00	; 0
     ed8:	8b 81       	ldd	r24, Y+3	; 0x03
     eda:	88 2f       	mov	r24, r24
     edc:	90 e0       	ldi	r25, 0x00	; 0
     ede:	b9 01       	movw	r22, r18
     ee0:	02 c0       	rjmp	.+4      	; 0xee6 <DIO_enuSetPinDirection+0xba>
     ee2:	66 0f       	add	r22, r22
     ee4:	77 1f       	adc	r23, r23
     ee6:	8a 95       	dec	r24
     ee8:	e2 f7       	brpl	.-8      	; 0xee2 <DIO_enuSetPinDirection+0xb6>
     eea:	cb 01       	movw	r24, r22
     eec:	84 2b       	or	r24, r20
     eee:	8c 93       	st	X, r24
     ef0:	7a c0       	rjmp	.+244    	; 0xfe6 <DIO_enuSetPinDirection+0x1ba>
			 *      -> 101-0-1001 | 000-1-0000 (Write Value)
			 *      -> 101-1-1-1001 (Result)
			 */
			break;
		case DIO_PORTB:
			DDRB &= ~(DIO_MASK_BIT << Copy_u8PinID);
     ef2:	a7 e3       	ldi	r26, 0x37	; 55
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	e7 e3       	ldi	r30, 0x37	; 55
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	48 2f       	mov	r20, r24
     efe:	8b 81       	ldd	r24, Y+3	; 0x03
     f00:	28 2f       	mov	r18, r24
     f02:	30 e0       	ldi	r19, 0x00	; 0
     f04:	81 e0       	ldi	r24, 0x01	; 1
     f06:	90 e0       	ldi	r25, 0x00	; 0
     f08:	02 c0       	rjmp	.+4      	; 0xf0e <DIO_enuSetPinDirection+0xe2>
     f0a:	88 0f       	add	r24, r24
     f0c:	99 1f       	adc	r25, r25
     f0e:	2a 95       	dec	r18
     f10:	e2 f7       	brpl	.-8      	; 0xf0a <DIO_enuSetPinDirection+0xde>
     f12:	80 95       	com	r24
     f14:	84 23       	and	r24, r20
     f16:	8c 93       	st	X, r24
			DDRB |= (Copy_u8Value << Copy_u8PinID);
     f18:	a7 e3       	ldi	r26, 0x37	; 55
     f1a:	b0 e0       	ldi	r27, 0x00	; 0
     f1c:	e7 e3       	ldi	r30, 0x37	; 55
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	80 81       	ld	r24, Z
     f22:	48 2f       	mov	r20, r24
     f24:	8c 81       	ldd	r24, Y+4	; 0x04
     f26:	28 2f       	mov	r18, r24
     f28:	30 e0       	ldi	r19, 0x00	; 0
     f2a:	8b 81       	ldd	r24, Y+3	; 0x03
     f2c:	88 2f       	mov	r24, r24
     f2e:	90 e0       	ldi	r25, 0x00	; 0
     f30:	b9 01       	movw	r22, r18
     f32:	02 c0       	rjmp	.+4      	; 0xf38 <DIO_enuSetPinDirection+0x10c>
     f34:	66 0f       	add	r22, r22
     f36:	77 1f       	adc	r23, r23
     f38:	8a 95       	dec	r24
     f3a:	e2 f7       	brpl	.-8      	; 0xf34 <DIO_enuSetPinDirection+0x108>
     f3c:	cb 01       	movw	r24, r22
     f3e:	84 2b       	or	r24, r20
     f40:	8c 93       	st	X, r24
     f42:	51 c0       	rjmp	.+162    	; 0xfe6 <DIO_enuSetPinDirection+0x1ba>
			break;
		case DIO_PORTC:
			DDRC &= ~(DIO_MASK_BIT << Copy_u8PinID);
     f44:	a4 e3       	ldi	r26, 0x34	; 52
     f46:	b0 e0       	ldi	r27, 0x00	; 0
     f48:	e4 e3       	ldi	r30, 0x34	; 52
     f4a:	f0 e0       	ldi	r31, 0x00	; 0
     f4c:	80 81       	ld	r24, Z
     f4e:	48 2f       	mov	r20, r24
     f50:	8b 81       	ldd	r24, Y+3	; 0x03
     f52:	28 2f       	mov	r18, r24
     f54:	30 e0       	ldi	r19, 0x00	; 0
     f56:	81 e0       	ldi	r24, 0x01	; 1
     f58:	90 e0       	ldi	r25, 0x00	; 0
     f5a:	02 c0       	rjmp	.+4      	; 0xf60 <DIO_enuSetPinDirection+0x134>
     f5c:	88 0f       	add	r24, r24
     f5e:	99 1f       	adc	r25, r25
     f60:	2a 95       	dec	r18
     f62:	e2 f7       	brpl	.-8      	; 0xf5c <DIO_enuSetPinDirection+0x130>
     f64:	80 95       	com	r24
     f66:	84 23       	and	r24, r20
     f68:	8c 93       	st	X, r24
			DDRC |= (Copy_u8Value << Copy_u8PinID);
     f6a:	a4 e3       	ldi	r26, 0x34	; 52
     f6c:	b0 e0       	ldi	r27, 0x00	; 0
     f6e:	e4 e3       	ldi	r30, 0x34	; 52
     f70:	f0 e0       	ldi	r31, 0x00	; 0
     f72:	80 81       	ld	r24, Z
     f74:	48 2f       	mov	r20, r24
     f76:	8c 81       	ldd	r24, Y+4	; 0x04
     f78:	28 2f       	mov	r18, r24
     f7a:	30 e0       	ldi	r19, 0x00	; 0
     f7c:	8b 81       	ldd	r24, Y+3	; 0x03
     f7e:	88 2f       	mov	r24, r24
     f80:	90 e0       	ldi	r25, 0x00	; 0
     f82:	b9 01       	movw	r22, r18
     f84:	02 c0       	rjmp	.+4      	; 0xf8a <DIO_enuSetPinDirection+0x15e>
     f86:	66 0f       	add	r22, r22
     f88:	77 1f       	adc	r23, r23
     f8a:	8a 95       	dec	r24
     f8c:	e2 f7       	brpl	.-8      	; 0xf86 <DIO_enuSetPinDirection+0x15a>
     f8e:	cb 01       	movw	r24, r22
     f90:	84 2b       	or	r24, r20
     f92:	8c 93       	st	X, r24
     f94:	28 c0       	rjmp	.+80     	; 0xfe6 <DIO_enuSetPinDirection+0x1ba>
			break;
		case DIO_PORTD:
			DDRD &= ~(DIO_MASK_BIT << Copy_u8PinID);
     f96:	a1 e3       	ldi	r26, 0x31	; 49
     f98:	b0 e0       	ldi	r27, 0x00	; 0
     f9a:	e1 e3       	ldi	r30, 0x31	; 49
     f9c:	f0 e0       	ldi	r31, 0x00	; 0
     f9e:	80 81       	ld	r24, Z
     fa0:	48 2f       	mov	r20, r24
     fa2:	8b 81       	ldd	r24, Y+3	; 0x03
     fa4:	28 2f       	mov	r18, r24
     fa6:	30 e0       	ldi	r19, 0x00	; 0
     fa8:	81 e0       	ldi	r24, 0x01	; 1
     faa:	90 e0       	ldi	r25, 0x00	; 0
     fac:	02 c0       	rjmp	.+4      	; 0xfb2 <DIO_enuSetPinDirection+0x186>
     fae:	88 0f       	add	r24, r24
     fb0:	99 1f       	adc	r25, r25
     fb2:	2a 95       	dec	r18
     fb4:	e2 f7       	brpl	.-8      	; 0xfae <DIO_enuSetPinDirection+0x182>
     fb6:	80 95       	com	r24
     fb8:	84 23       	and	r24, r20
     fba:	8c 93       	st	X, r24
			DDRD |= (Copy_u8Value << Copy_u8PinID);
     fbc:	a1 e3       	ldi	r26, 0x31	; 49
     fbe:	b0 e0       	ldi	r27, 0x00	; 0
     fc0:	e1 e3       	ldi	r30, 0x31	; 49
     fc2:	f0 e0       	ldi	r31, 0x00	; 0
     fc4:	80 81       	ld	r24, Z
     fc6:	48 2f       	mov	r20, r24
     fc8:	8c 81       	ldd	r24, Y+4	; 0x04
     fca:	28 2f       	mov	r18, r24
     fcc:	30 e0       	ldi	r19, 0x00	; 0
     fce:	8b 81       	ldd	r24, Y+3	; 0x03
     fd0:	88 2f       	mov	r24, r24
     fd2:	90 e0       	ldi	r25, 0x00	; 0
     fd4:	b9 01       	movw	r22, r18
     fd6:	02 c0       	rjmp	.+4      	; 0xfdc <DIO_enuSetPinDirection+0x1b0>
     fd8:	66 0f       	add	r22, r22
     fda:	77 1f       	adc	r23, r23
     fdc:	8a 95       	dec	r24
     fde:	e2 f7       	brpl	.-8      	; 0xfd8 <DIO_enuSetPinDirection+0x1ac>
     fe0:	cb 01       	movw	r24, r22
     fe2:	84 2b       	or	r24, r20
     fe4:	8c 93       	st	X, r24
			break;
		}
		Local_enuErrorState = ES_OK;
     fe6:	81 e0       	ldi	r24, 0x01	; 1
     fe8:	89 83       	std	Y+1, r24	; 0x01
     fea:	02 c0       	rjmp	.+4      	; 0xff0 <DIO_enuSetPinDirection+0x1c4>
	}
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
     fec:	83 e0       	ldi	r24, 0x03	; 3
     fee:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
     ff0:	89 81       	ldd	r24, Y+1	; 0x01
}
     ff2:	26 96       	adiw	r28, 0x06	; 6
     ff4:	0f b6       	in	r0, 0x3f	; 63
     ff6:	f8 94       	cli
     ff8:	de bf       	out	0x3e, r29	; 62
     ffa:	0f be       	out	0x3f, r0	; 63
     ffc:	cd bf       	out	0x3d, r28	; 61
     ffe:	cf 91       	pop	r28
    1000:	df 91       	pop	r29
    1002:	08 95       	ret

00001004 <DIO_enuSetPinValue>:

ES_t DIO_enuSetPinValue(u8 Copy_u8PortID, u8 Copy_u8PinID, u8 Copy_u8Value)
{
    1004:	df 93       	push	r29
    1006:	cf 93       	push	r28
    1008:	00 d0       	rcall	.+0      	; 0x100a <DIO_enuSetPinValue+0x6>
    100a:	00 d0       	rcall	.+0      	; 0x100c <DIO_enuSetPinValue+0x8>
    100c:	00 d0       	rcall	.+0      	; 0x100e <DIO_enuSetPinValue+0xa>
    100e:	cd b7       	in	r28, 0x3d	; 61
    1010:	de b7       	in	r29, 0x3e	; 62
    1012:	8a 83       	std	Y+2, r24	; 0x02
    1014:	6b 83       	std	Y+3, r22	; 0x03
    1016:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorState = ES_NOK;
    1018:	19 82       	std	Y+1, r1	; 0x01

	/* Check range */
	if((Copy_u8PortID <= DIO_PORTD) && (Copy_u8PinID <= DIO_PIN7) && (Copy_u8Value <= OUTPUT))
    101a:	8a 81       	ldd	r24, Y+2	; 0x02
    101c:	84 30       	cpi	r24, 0x04	; 4
    101e:	08 f0       	brcs	.+2      	; 0x1022 <DIO_enuSetPinValue+0x1e>
    1020:	d1 c0       	rjmp	.+418    	; 0x11c4 <DIO_enuSetPinValue+0x1c0>
    1022:	8b 81       	ldd	r24, Y+3	; 0x03
    1024:	88 30       	cpi	r24, 0x08	; 8
    1026:	08 f0       	brcs	.+2      	; 0x102a <DIO_enuSetPinValue+0x26>
    1028:	cd c0       	rjmp	.+410    	; 0x11c4 <DIO_enuSetPinValue+0x1c0>
    102a:	8c 81       	ldd	r24, Y+4	; 0x04
    102c:	82 30       	cpi	r24, 0x02	; 2
    102e:	08 f0       	brcs	.+2      	; 0x1032 <DIO_enuSetPinValue+0x2e>
    1030:	c9 c0       	rjmp	.+402    	; 0x11c4 <DIO_enuSetPinValue+0x1c0>
	{
		switch(Copy_u8PortID)
    1032:	8a 81       	ldd	r24, Y+2	; 0x02
    1034:	28 2f       	mov	r18, r24
    1036:	30 e0       	ldi	r19, 0x00	; 0
    1038:	3e 83       	std	Y+6, r19	; 0x06
    103a:	2d 83       	std	Y+5, r18	; 0x05
    103c:	6d 81       	ldd	r22, Y+5	; 0x05
    103e:	7e 81       	ldd	r23, Y+6	; 0x06
    1040:	61 30       	cpi	r22, 0x01	; 1
    1042:	71 05       	cpc	r23, r1
    1044:	09 f4       	brne	.+2      	; 0x1048 <DIO_enuSetPinValue+0x44>
    1046:	41 c0       	rjmp	.+130    	; 0x10ca <DIO_enuSetPinValue+0xc6>
    1048:	8d 81       	ldd	r24, Y+5	; 0x05
    104a:	9e 81       	ldd	r25, Y+6	; 0x06
    104c:	82 30       	cpi	r24, 0x02	; 2
    104e:	91 05       	cpc	r25, r1
    1050:	34 f4       	brge	.+12     	; 0x105e <DIO_enuSetPinValue+0x5a>
    1052:	2d 81       	ldd	r18, Y+5	; 0x05
    1054:	3e 81       	ldd	r19, Y+6	; 0x06
    1056:	21 15       	cp	r18, r1
    1058:	31 05       	cpc	r19, r1
    105a:	71 f0       	breq	.+28     	; 0x1078 <DIO_enuSetPinValue+0x74>
    105c:	b0 c0       	rjmp	.+352    	; 0x11be <DIO_enuSetPinValue+0x1ba>
    105e:	6d 81       	ldd	r22, Y+5	; 0x05
    1060:	7e 81       	ldd	r23, Y+6	; 0x06
    1062:	62 30       	cpi	r22, 0x02	; 2
    1064:	71 05       	cpc	r23, r1
    1066:	09 f4       	brne	.+2      	; 0x106a <DIO_enuSetPinValue+0x66>
    1068:	59 c0       	rjmp	.+178    	; 0x111c <DIO_enuSetPinValue+0x118>
    106a:	8d 81       	ldd	r24, Y+5	; 0x05
    106c:	9e 81       	ldd	r25, Y+6	; 0x06
    106e:	83 30       	cpi	r24, 0x03	; 3
    1070:	91 05       	cpc	r25, r1
    1072:	09 f4       	brne	.+2      	; 0x1076 <DIO_enuSetPinValue+0x72>
    1074:	7c c0       	rjmp	.+248    	; 0x116e <DIO_enuSetPinValue+0x16a>
    1076:	a3 c0       	rjmp	.+326    	; 0x11be <DIO_enuSetPinValue+0x1ba>
		{
		case DIO_PORTA:
			PORTA &= ~(DIO_MASK_BIT << Copy_u8PinID);             //Mask bit == Clear Bit
    1078:	ab e3       	ldi	r26, 0x3B	; 59
    107a:	b0 e0       	ldi	r27, 0x00	; 0
    107c:	eb e3       	ldi	r30, 0x3B	; 59
    107e:	f0 e0       	ldi	r31, 0x00	; 0
    1080:	80 81       	ld	r24, Z
    1082:	48 2f       	mov	r20, r24
    1084:	8b 81       	ldd	r24, Y+3	; 0x03
    1086:	28 2f       	mov	r18, r24
    1088:	30 e0       	ldi	r19, 0x00	; 0
    108a:	81 e0       	ldi	r24, 0x01	; 1
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	02 c0       	rjmp	.+4      	; 0x1094 <DIO_enuSetPinValue+0x90>
    1090:	88 0f       	add	r24, r24
    1092:	99 1f       	adc	r25, r25
    1094:	2a 95       	dec	r18
    1096:	e2 f7       	brpl	.-8      	; 0x1090 <DIO_enuSetPinValue+0x8c>
    1098:	80 95       	com	r24
    109a:	84 23       	and	r24, r20
    109c:	8c 93       	st	X, r24
			PORTA |=  (Copy_u8Value << Copy_u8PinID); //Write new value
    109e:	ab e3       	ldi	r26, 0x3B	; 59
    10a0:	b0 e0       	ldi	r27, 0x00	; 0
    10a2:	eb e3       	ldi	r30, 0x3B	; 59
    10a4:	f0 e0       	ldi	r31, 0x00	; 0
    10a6:	80 81       	ld	r24, Z
    10a8:	48 2f       	mov	r20, r24
    10aa:	8c 81       	ldd	r24, Y+4	; 0x04
    10ac:	28 2f       	mov	r18, r24
    10ae:	30 e0       	ldi	r19, 0x00	; 0
    10b0:	8b 81       	ldd	r24, Y+3	; 0x03
    10b2:	88 2f       	mov	r24, r24
    10b4:	90 e0       	ldi	r25, 0x00	; 0
    10b6:	b9 01       	movw	r22, r18
    10b8:	02 c0       	rjmp	.+4      	; 0x10be <DIO_enuSetPinValue+0xba>
    10ba:	66 0f       	add	r22, r22
    10bc:	77 1f       	adc	r23, r23
    10be:	8a 95       	dec	r24
    10c0:	e2 f7       	brpl	.-8      	; 0x10ba <DIO_enuSetPinValue+0xb6>
    10c2:	cb 01       	movw	r24, r22
    10c4:	84 2b       	or	r24, r20
    10c6:	8c 93       	st	X, r24
    10c8:	7a c0       	rjmp	.+244    	; 0x11be <DIO_enuSetPinValue+0x1ba>
			break;
		case DIO_PORTB:
			PORTB &= ~(DIO_MASK_BIT << Copy_u8PinID);
    10ca:	a8 e3       	ldi	r26, 0x38	; 56
    10cc:	b0 e0       	ldi	r27, 0x00	; 0
    10ce:	e8 e3       	ldi	r30, 0x38	; 56
    10d0:	f0 e0       	ldi	r31, 0x00	; 0
    10d2:	80 81       	ld	r24, Z
    10d4:	48 2f       	mov	r20, r24
    10d6:	8b 81       	ldd	r24, Y+3	; 0x03
    10d8:	28 2f       	mov	r18, r24
    10da:	30 e0       	ldi	r19, 0x00	; 0
    10dc:	81 e0       	ldi	r24, 0x01	; 1
    10de:	90 e0       	ldi	r25, 0x00	; 0
    10e0:	02 c0       	rjmp	.+4      	; 0x10e6 <DIO_enuSetPinValue+0xe2>
    10e2:	88 0f       	add	r24, r24
    10e4:	99 1f       	adc	r25, r25
    10e6:	2a 95       	dec	r18
    10e8:	e2 f7       	brpl	.-8      	; 0x10e2 <DIO_enuSetPinValue+0xde>
    10ea:	80 95       	com	r24
    10ec:	84 23       	and	r24, r20
    10ee:	8c 93       	st	X, r24
			PORTB |= (Copy_u8Value << Copy_u8PinID);
    10f0:	a8 e3       	ldi	r26, 0x38	; 56
    10f2:	b0 e0       	ldi	r27, 0x00	; 0
    10f4:	e8 e3       	ldi	r30, 0x38	; 56
    10f6:	f0 e0       	ldi	r31, 0x00	; 0
    10f8:	80 81       	ld	r24, Z
    10fa:	48 2f       	mov	r20, r24
    10fc:	8c 81       	ldd	r24, Y+4	; 0x04
    10fe:	28 2f       	mov	r18, r24
    1100:	30 e0       	ldi	r19, 0x00	; 0
    1102:	8b 81       	ldd	r24, Y+3	; 0x03
    1104:	88 2f       	mov	r24, r24
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	b9 01       	movw	r22, r18
    110a:	02 c0       	rjmp	.+4      	; 0x1110 <DIO_enuSetPinValue+0x10c>
    110c:	66 0f       	add	r22, r22
    110e:	77 1f       	adc	r23, r23
    1110:	8a 95       	dec	r24
    1112:	e2 f7       	brpl	.-8      	; 0x110c <DIO_enuSetPinValue+0x108>
    1114:	cb 01       	movw	r24, r22
    1116:	84 2b       	or	r24, r20
    1118:	8c 93       	st	X, r24
    111a:	51 c0       	rjmp	.+162    	; 0x11be <DIO_enuSetPinValue+0x1ba>
			break;
		case DIO_PORTC:
			PORTC &= ~(DIO_MASK_BIT << Copy_u8PinID);
    111c:	a5 e3       	ldi	r26, 0x35	; 53
    111e:	b0 e0       	ldi	r27, 0x00	; 0
    1120:	e5 e3       	ldi	r30, 0x35	; 53
    1122:	f0 e0       	ldi	r31, 0x00	; 0
    1124:	80 81       	ld	r24, Z
    1126:	48 2f       	mov	r20, r24
    1128:	8b 81       	ldd	r24, Y+3	; 0x03
    112a:	28 2f       	mov	r18, r24
    112c:	30 e0       	ldi	r19, 0x00	; 0
    112e:	81 e0       	ldi	r24, 0x01	; 1
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	02 c0       	rjmp	.+4      	; 0x1138 <DIO_enuSetPinValue+0x134>
    1134:	88 0f       	add	r24, r24
    1136:	99 1f       	adc	r25, r25
    1138:	2a 95       	dec	r18
    113a:	e2 f7       	brpl	.-8      	; 0x1134 <DIO_enuSetPinValue+0x130>
    113c:	80 95       	com	r24
    113e:	84 23       	and	r24, r20
    1140:	8c 93       	st	X, r24
			PORTC |= (Copy_u8Value << Copy_u8PinID);
    1142:	a5 e3       	ldi	r26, 0x35	; 53
    1144:	b0 e0       	ldi	r27, 0x00	; 0
    1146:	e5 e3       	ldi	r30, 0x35	; 53
    1148:	f0 e0       	ldi	r31, 0x00	; 0
    114a:	80 81       	ld	r24, Z
    114c:	48 2f       	mov	r20, r24
    114e:	8c 81       	ldd	r24, Y+4	; 0x04
    1150:	28 2f       	mov	r18, r24
    1152:	30 e0       	ldi	r19, 0x00	; 0
    1154:	8b 81       	ldd	r24, Y+3	; 0x03
    1156:	88 2f       	mov	r24, r24
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	b9 01       	movw	r22, r18
    115c:	02 c0       	rjmp	.+4      	; 0x1162 <DIO_enuSetPinValue+0x15e>
    115e:	66 0f       	add	r22, r22
    1160:	77 1f       	adc	r23, r23
    1162:	8a 95       	dec	r24
    1164:	e2 f7       	brpl	.-8      	; 0x115e <DIO_enuSetPinValue+0x15a>
    1166:	cb 01       	movw	r24, r22
    1168:	84 2b       	or	r24, r20
    116a:	8c 93       	st	X, r24
    116c:	28 c0       	rjmp	.+80     	; 0x11be <DIO_enuSetPinValue+0x1ba>
			break;
		case DIO_PORTD:
			PORTD &= ~(DIO_MASK_BIT << Copy_u8PinID);
    116e:	a2 e3       	ldi	r26, 0x32	; 50
    1170:	b0 e0       	ldi	r27, 0x00	; 0
    1172:	e2 e3       	ldi	r30, 0x32	; 50
    1174:	f0 e0       	ldi	r31, 0x00	; 0
    1176:	80 81       	ld	r24, Z
    1178:	48 2f       	mov	r20, r24
    117a:	8b 81       	ldd	r24, Y+3	; 0x03
    117c:	28 2f       	mov	r18, r24
    117e:	30 e0       	ldi	r19, 0x00	; 0
    1180:	81 e0       	ldi	r24, 0x01	; 1
    1182:	90 e0       	ldi	r25, 0x00	; 0
    1184:	02 c0       	rjmp	.+4      	; 0x118a <DIO_enuSetPinValue+0x186>
    1186:	88 0f       	add	r24, r24
    1188:	99 1f       	adc	r25, r25
    118a:	2a 95       	dec	r18
    118c:	e2 f7       	brpl	.-8      	; 0x1186 <DIO_enuSetPinValue+0x182>
    118e:	80 95       	com	r24
    1190:	84 23       	and	r24, r20
    1192:	8c 93       	st	X, r24
			PORTD |= (Copy_u8Value << Copy_u8PinID);
    1194:	a2 e3       	ldi	r26, 0x32	; 50
    1196:	b0 e0       	ldi	r27, 0x00	; 0
    1198:	e2 e3       	ldi	r30, 0x32	; 50
    119a:	f0 e0       	ldi	r31, 0x00	; 0
    119c:	80 81       	ld	r24, Z
    119e:	48 2f       	mov	r20, r24
    11a0:	8c 81       	ldd	r24, Y+4	; 0x04
    11a2:	28 2f       	mov	r18, r24
    11a4:	30 e0       	ldi	r19, 0x00	; 0
    11a6:	8b 81       	ldd	r24, Y+3	; 0x03
    11a8:	88 2f       	mov	r24, r24
    11aa:	90 e0       	ldi	r25, 0x00	; 0
    11ac:	b9 01       	movw	r22, r18
    11ae:	02 c0       	rjmp	.+4      	; 0x11b4 <DIO_enuSetPinValue+0x1b0>
    11b0:	66 0f       	add	r22, r22
    11b2:	77 1f       	adc	r23, r23
    11b4:	8a 95       	dec	r24
    11b6:	e2 f7       	brpl	.-8      	; 0x11b0 <DIO_enuSetPinValue+0x1ac>
    11b8:	cb 01       	movw	r24, r22
    11ba:	84 2b       	or	r24, r20
    11bc:	8c 93       	st	X, r24
			break;
		}
		Local_enuErrorState = ES_OK;
    11be:	81 e0       	ldi	r24, 0x01	; 1
    11c0:	89 83       	std	Y+1, r24	; 0x01
    11c2:	02 c0       	rjmp	.+4      	; 0x11c8 <DIO_enuSetPinValue+0x1c4>
	}
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    11c4:	83 e0       	ldi	r24, 0x03	; 3
    11c6:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    11c8:	89 81       	ldd	r24, Y+1	; 0x01
}
    11ca:	26 96       	adiw	r28, 0x06	; 6
    11cc:	0f b6       	in	r0, 0x3f	; 63
    11ce:	f8 94       	cli
    11d0:	de bf       	out	0x3e, r29	; 62
    11d2:	0f be       	out	0x3f, r0	; 63
    11d4:	cd bf       	out	0x3d, r28	; 61
    11d6:	cf 91       	pop	r28
    11d8:	df 91       	pop	r29
    11da:	08 95       	ret

000011dc <DIO_enuTogPinValue>:

ES_t DIO_enuTogPinValue(u8 Copy_u8PortID, u8 Copy_u8PinID)
{
    11dc:	df 93       	push	r29
    11de:	cf 93       	push	r28
    11e0:	00 d0       	rcall	.+0      	; 0x11e2 <DIO_enuTogPinValue+0x6>
    11e2:	00 d0       	rcall	.+0      	; 0x11e4 <DIO_enuTogPinValue+0x8>
    11e4:	0f 92       	push	r0
    11e6:	cd b7       	in	r28, 0x3d	; 61
    11e8:	de b7       	in	r29, 0x3e	; 62
    11ea:	8a 83       	std	Y+2, r24	; 0x02
    11ec:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    11ee:	19 82       	std	Y+1, r1	; 0x01

	/* Check range */
	if((Copy_u8PortID <= DIO_PORTD) && (Copy_u8PinID <= DIO_PIN7))
    11f0:	8a 81       	ldd	r24, Y+2	; 0x02
    11f2:	84 30       	cpi	r24, 0x04	; 4
    11f4:	08 f0       	brcs	.+2      	; 0x11f8 <DIO_enuTogPinValue+0x1c>
    11f6:	75 c0       	rjmp	.+234    	; 0x12e2 <DIO_enuTogPinValue+0x106>
    11f8:	8b 81       	ldd	r24, Y+3	; 0x03
    11fa:	88 30       	cpi	r24, 0x08	; 8
    11fc:	08 f0       	brcs	.+2      	; 0x1200 <DIO_enuTogPinValue+0x24>
    11fe:	71 c0       	rjmp	.+226    	; 0x12e2 <DIO_enuTogPinValue+0x106>
	{
		switch(Copy_u8PortID)
    1200:	8a 81       	ldd	r24, Y+2	; 0x02
    1202:	28 2f       	mov	r18, r24
    1204:	30 e0       	ldi	r19, 0x00	; 0
    1206:	3d 83       	std	Y+5, r19	; 0x05
    1208:	2c 83       	std	Y+4, r18	; 0x04
    120a:	8c 81       	ldd	r24, Y+4	; 0x04
    120c:	9d 81       	ldd	r25, Y+5	; 0x05
    120e:	81 30       	cpi	r24, 0x01	; 1
    1210:	91 05       	cpc	r25, r1
    1212:	49 f1       	breq	.+82     	; 0x1266 <DIO_enuTogPinValue+0x8a>
    1214:	2c 81       	ldd	r18, Y+4	; 0x04
    1216:	3d 81       	ldd	r19, Y+5	; 0x05
    1218:	22 30       	cpi	r18, 0x02	; 2
    121a:	31 05       	cpc	r19, r1
    121c:	2c f4       	brge	.+10     	; 0x1228 <DIO_enuTogPinValue+0x4c>
    121e:	8c 81       	ldd	r24, Y+4	; 0x04
    1220:	9d 81       	ldd	r25, Y+5	; 0x05
    1222:	00 97       	sbiw	r24, 0x00	; 0
    1224:	61 f0       	breq	.+24     	; 0x123e <DIO_enuTogPinValue+0x62>
    1226:	5a c0       	rjmp	.+180    	; 0x12dc <DIO_enuTogPinValue+0x100>
    1228:	2c 81       	ldd	r18, Y+4	; 0x04
    122a:	3d 81       	ldd	r19, Y+5	; 0x05
    122c:	22 30       	cpi	r18, 0x02	; 2
    122e:	31 05       	cpc	r19, r1
    1230:	71 f1       	breq	.+92     	; 0x128e <DIO_enuTogPinValue+0xb2>
    1232:	8c 81       	ldd	r24, Y+4	; 0x04
    1234:	9d 81       	ldd	r25, Y+5	; 0x05
    1236:	83 30       	cpi	r24, 0x03	; 3
    1238:	91 05       	cpc	r25, r1
    123a:	e9 f1       	breq	.+122    	; 0x12b6 <DIO_enuTogPinValue+0xda>
    123c:	4f c0       	rjmp	.+158    	; 0x12dc <DIO_enuTogPinValue+0x100>
		{
		case DIO_PORTA:
			PORTA ^=  (DIO_MASK_BIT << Copy_u8PinID);
    123e:	ab e3       	ldi	r26, 0x3B	; 59
    1240:	b0 e0       	ldi	r27, 0x00	; 0
    1242:	eb e3       	ldi	r30, 0x3B	; 59
    1244:	f0 e0       	ldi	r31, 0x00	; 0
    1246:	80 81       	ld	r24, Z
    1248:	48 2f       	mov	r20, r24
    124a:	8b 81       	ldd	r24, Y+3	; 0x03
    124c:	28 2f       	mov	r18, r24
    124e:	30 e0       	ldi	r19, 0x00	; 0
    1250:	81 e0       	ldi	r24, 0x01	; 1
    1252:	90 e0       	ldi	r25, 0x00	; 0
    1254:	02 2e       	mov	r0, r18
    1256:	02 c0       	rjmp	.+4      	; 0x125c <DIO_enuTogPinValue+0x80>
    1258:	88 0f       	add	r24, r24
    125a:	99 1f       	adc	r25, r25
    125c:	0a 94       	dec	r0
    125e:	e2 f7       	brpl	.-8      	; 0x1258 <DIO_enuTogPinValue+0x7c>
    1260:	84 27       	eor	r24, r20
    1262:	8c 93       	st	X, r24
    1264:	3b c0       	rjmp	.+118    	; 0x12dc <DIO_enuTogPinValue+0x100>
			 *       -> 000-1-0000
			 *       -> 101-0-1001
			 * */
			break;
		case DIO_PORTB:
			PORTB ^= (DIO_MASK_BIT << Copy_u8PinID);
    1266:	a8 e3       	ldi	r26, 0x38	; 56
    1268:	b0 e0       	ldi	r27, 0x00	; 0
    126a:	e8 e3       	ldi	r30, 0x38	; 56
    126c:	f0 e0       	ldi	r31, 0x00	; 0
    126e:	80 81       	ld	r24, Z
    1270:	48 2f       	mov	r20, r24
    1272:	8b 81       	ldd	r24, Y+3	; 0x03
    1274:	28 2f       	mov	r18, r24
    1276:	30 e0       	ldi	r19, 0x00	; 0
    1278:	81 e0       	ldi	r24, 0x01	; 1
    127a:	90 e0       	ldi	r25, 0x00	; 0
    127c:	02 2e       	mov	r0, r18
    127e:	02 c0       	rjmp	.+4      	; 0x1284 <DIO_enuTogPinValue+0xa8>
    1280:	88 0f       	add	r24, r24
    1282:	99 1f       	adc	r25, r25
    1284:	0a 94       	dec	r0
    1286:	e2 f7       	brpl	.-8      	; 0x1280 <DIO_enuTogPinValue+0xa4>
    1288:	84 27       	eor	r24, r20
    128a:	8c 93       	st	X, r24
    128c:	27 c0       	rjmp	.+78     	; 0x12dc <DIO_enuTogPinValue+0x100>
			break;
		case DIO_PORTC:
			PORTC ^= (DIO_MASK_BIT << Copy_u8PinID);
    128e:	a5 e3       	ldi	r26, 0x35	; 53
    1290:	b0 e0       	ldi	r27, 0x00	; 0
    1292:	e5 e3       	ldi	r30, 0x35	; 53
    1294:	f0 e0       	ldi	r31, 0x00	; 0
    1296:	80 81       	ld	r24, Z
    1298:	48 2f       	mov	r20, r24
    129a:	8b 81       	ldd	r24, Y+3	; 0x03
    129c:	28 2f       	mov	r18, r24
    129e:	30 e0       	ldi	r19, 0x00	; 0
    12a0:	81 e0       	ldi	r24, 0x01	; 1
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	02 2e       	mov	r0, r18
    12a6:	02 c0       	rjmp	.+4      	; 0x12ac <DIO_enuTogPinValue+0xd0>
    12a8:	88 0f       	add	r24, r24
    12aa:	99 1f       	adc	r25, r25
    12ac:	0a 94       	dec	r0
    12ae:	e2 f7       	brpl	.-8      	; 0x12a8 <DIO_enuTogPinValue+0xcc>
    12b0:	84 27       	eor	r24, r20
    12b2:	8c 93       	st	X, r24
    12b4:	13 c0       	rjmp	.+38     	; 0x12dc <DIO_enuTogPinValue+0x100>
			break;
		case DIO_PORTD:
			PORTD ^= (DIO_MASK_BIT << Copy_u8PinID);
    12b6:	a2 e3       	ldi	r26, 0x32	; 50
    12b8:	b0 e0       	ldi	r27, 0x00	; 0
    12ba:	e2 e3       	ldi	r30, 0x32	; 50
    12bc:	f0 e0       	ldi	r31, 0x00	; 0
    12be:	80 81       	ld	r24, Z
    12c0:	48 2f       	mov	r20, r24
    12c2:	8b 81       	ldd	r24, Y+3	; 0x03
    12c4:	28 2f       	mov	r18, r24
    12c6:	30 e0       	ldi	r19, 0x00	; 0
    12c8:	81 e0       	ldi	r24, 0x01	; 1
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	02 2e       	mov	r0, r18
    12ce:	02 c0       	rjmp	.+4      	; 0x12d4 <DIO_enuTogPinValue+0xf8>
    12d0:	88 0f       	add	r24, r24
    12d2:	99 1f       	adc	r25, r25
    12d4:	0a 94       	dec	r0
    12d6:	e2 f7       	brpl	.-8      	; 0x12d0 <DIO_enuTogPinValue+0xf4>
    12d8:	84 27       	eor	r24, r20
    12da:	8c 93       	st	X, r24
			break;
		}
		Local_enuErrorState = ES_OK;
    12dc:	81 e0       	ldi	r24, 0x01	; 1
    12de:	89 83       	std	Y+1, r24	; 0x01
    12e0:	02 c0       	rjmp	.+4      	; 0x12e6 <DIO_enuTogPinValue+0x10a>
	}
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    12e2:	83 e0       	ldi	r24, 0x03	; 3
    12e4:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    12e6:	89 81       	ldd	r24, Y+1	; 0x01
}
    12e8:	0f 90       	pop	r0
    12ea:	0f 90       	pop	r0
    12ec:	0f 90       	pop	r0
    12ee:	0f 90       	pop	r0
    12f0:	0f 90       	pop	r0
    12f2:	cf 91       	pop	r28
    12f4:	df 91       	pop	r29
    12f6:	08 95       	ret

000012f8 <DIO_enuGetPinValue>:

ES_t DIO_enuGetPinValue(u8 Copy_u8PortID, u8 Copy_u8PinID, u8 * Copy_pu8Value)
{
    12f8:	df 93       	push	r29
    12fa:	cf 93       	push	r28
    12fc:	cd b7       	in	r28, 0x3d	; 61
    12fe:	de b7       	in	r29, 0x3e	; 62
    1300:	27 97       	sbiw	r28, 0x07	; 7
    1302:	0f b6       	in	r0, 0x3f	; 63
    1304:	f8 94       	cli
    1306:	de bf       	out	0x3e, r29	; 62
    1308:	0f be       	out	0x3f, r0	; 63
    130a:	cd bf       	out	0x3d, r28	; 61
    130c:	8a 83       	std	Y+2, r24	; 0x02
    130e:	6b 83       	std	Y+3, r22	; 0x03
    1310:	5d 83       	std	Y+5, r21	; 0x05
    1312:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorState = ES_NOK;
    1314:	19 82       	std	Y+1, r1	; 0x01

	/* Check if wild pointer */
	if(Copy_pu8Value != NULL)
    1316:	8c 81       	ldd	r24, Y+4	; 0x04
    1318:	9d 81       	ldd	r25, Y+5	; 0x05
    131a:	00 97       	sbiw	r24, 0x00	; 0
    131c:	09 f4       	brne	.+2      	; 0x1320 <DIO_enuGetPinValue+0x28>
    131e:	7e c0       	rjmp	.+252    	; 0x141c <DIO_enuGetPinValue+0x124>
	{
		/* Check Range */
		if((Copy_u8PortID <= DIO_PORTD) && (Copy_u8PinID <= DIO_PIN7))
    1320:	8a 81       	ldd	r24, Y+2	; 0x02
    1322:	84 30       	cpi	r24, 0x04	; 4
    1324:	08 f0       	brcs	.+2      	; 0x1328 <DIO_enuGetPinValue+0x30>
    1326:	77 c0       	rjmp	.+238    	; 0x1416 <DIO_enuGetPinValue+0x11e>
    1328:	8b 81       	ldd	r24, Y+3	; 0x03
    132a:	88 30       	cpi	r24, 0x08	; 8
    132c:	08 f0       	brcs	.+2      	; 0x1330 <DIO_enuGetPinValue+0x38>
    132e:	73 c0       	rjmp	.+230    	; 0x1416 <DIO_enuGetPinValue+0x11e>
		{
			switch(Copy_u8PortID)
    1330:	8a 81       	ldd	r24, Y+2	; 0x02
    1332:	28 2f       	mov	r18, r24
    1334:	30 e0       	ldi	r19, 0x00	; 0
    1336:	3f 83       	std	Y+7, r19	; 0x07
    1338:	2e 83       	std	Y+6, r18	; 0x06
    133a:	4e 81       	ldd	r20, Y+6	; 0x06
    133c:	5f 81       	ldd	r21, Y+7	; 0x07
    133e:	41 30       	cpi	r20, 0x01	; 1
    1340:	51 05       	cpc	r21, r1
    1342:	59 f1       	breq	.+86     	; 0x139a <DIO_enuGetPinValue+0xa2>
    1344:	8e 81       	ldd	r24, Y+6	; 0x06
    1346:	9f 81       	ldd	r25, Y+7	; 0x07
    1348:	82 30       	cpi	r24, 0x02	; 2
    134a:	91 05       	cpc	r25, r1
    134c:	34 f4       	brge	.+12     	; 0x135a <DIO_enuGetPinValue+0x62>
    134e:	2e 81       	ldd	r18, Y+6	; 0x06
    1350:	3f 81       	ldd	r19, Y+7	; 0x07
    1352:	21 15       	cp	r18, r1
    1354:	31 05       	cpc	r19, r1
    1356:	69 f0       	breq	.+26     	; 0x1372 <DIO_enuGetPinValue+0x7a>
    1358:	5b c0       	rjmp	.+182    	; 0x1410 <DIO_enuGetPinValue+0x118>
    135a:	4e 81       	ldd	r20, Y+6	; 0x06
    135c:	5f 81       	ldd	r21, Y+7	; 0x07
    135e:	42 30       	cpi	r20, 0x02	; 2
    1360:	51 05       	cpc	r21, r1
    1362:	79 f1       	breq	.+94     	; 0x13c2 <DIO_enuGetPinValue+0xca>
    1364:	8e 81       	ldd	r24, Y+6	; 0x06
    1366:	9f 81       	ldd	r25, Y+7	; 0x07
    1368:	83 30       	cpi	r24, 0x03	; 3
    136a:	91 05       	cpc	r25, r1
    136c:	09 f4       	brne	.+2      	; 0x1370 <DIO_enuGetPinValue+0x78>
    136e:	3d c0       	rjmp	.+122    	; 0x13ea <DIO_enuGetPinValue+0xf2>
    1370:	4f c0       	rjmp	.+158    	; 0x1410 <DIO_enuGetPinValue+0x118>
			{
			case DIO_PORTA:
				*Copy_pu8Value = ((PINA >> Copy_u8PinID) & DIO_MASK_BIT);
    1372:	e9 e3       	ldi	r30, 0x39	; 57
    1374:	f0 e0       	ldi	r31, 0x00	; 0
    1376:	80 81       	ld	r24, Z
    1378:	28 2f       	mov	r18, r24
    137a:	30 e0       	ldi	r19, 0x00	; 0
    137c:	8b 81       	ldd	r24, Y+3	; 0x03
    137e:	88 2f       	mov	r24, r24
    1380:	90 e0       	ldi	r25, 0x00	; 0
    1382:	a9 01       	movw	r20, r18
    1384:	02 c0       	rjmp	.+4      	; 0x138a <DIO_enuGetPinValue+0x92>
    1386:	55 95       	asr	r21
    1388:	47 95       	ror	r20
    138a:	8a 95       	dec	r24
    138c:	e2 f7       	brpl	.-8      	; 0x1386 <DIO_enuGetPinValue+0x8e>
    138e:	ca 01       	movw	r24, r20
    1390:	81 70       	andi	r24, 0x01	; 1
    1392:	ec 81       	ldd	r30, Y+4	; 0x04
    1394:	fd 81       	ldd	r31, Y+5	; 0x05
    1396:	80 83       	st	Z, r24
    1398:	3b c0       	rjmp	.+118    	; 0x1410 <DIO_enuGetPinValue+0x118>
				break;
			case DIO_PORTB:
				*Copy_pu8Value = ((PINB >> Copy_u8PinID) & DIO_MASK_BIT);
    139a:	e6 e3       	ldi	r30, 0x36	; 54
    139c:	f0 e0       	ldi	r31, 0x00	; 0
    139e:	80 81       	ld	r24, Z
    13a0:	28 2f       	mov	r18, r24
    13a2:	30 e0       	ldi	r19, 0x00	; 0
    13a4:	8b 81       	ldd	r24, Y+3	; 0x03
    13a6:	88 2f       	mov	r24, r24
    13a8:	90 e0       	ldi	r25, 0x00	; 0
    13aa:	a9 01       	movw	r20, r18
    13ac:	02 c0       	rjmp	.+4      	; 0x13b2 <DIO_enuGetPinValue+0xba>
    13ae:	55 95       	asr	r21
    13b0:	47 95       	ror	r20
    13b2:	8a 95       	dec	r24
    13b4:	e2 f7       	brpl	.-8      	; 0x13ae <DIO_enuGetPinValue+0xb6>
    13b6:	ca 01       	movw	r24, r20
    13b8:	81 70       	andi	r24, 0x01	; 1
    13ba:	ec 81       	ldd	r30, Y+4	; 0x04
    13bc:	fd 81       	ldd	r31, Y+5	; 0x05
    13be:	80 83       	st	Z, r24
    13c0:	27 c0       	rjmp	.+78     	; 0x1410 <DIO_enuGetPinValue+0x118>
				break;
			case DIO_PORTC:
				*Copy_pu8Value = ((PINC >> Copy_u8PinID) & DIO_MASK_BIT);
    13c2:	e3 e3       	ldi	r30, 0x33	; 51
    13c4:	f0 e0       	ldi	r31, 0x00	; 0
    13c6:	80 81       	ld	r24, Z
    13c8:	28 2f       	mov	r18, r24
    13ca:	30 e0       	ldi	r19, 0x00	; 0
    13cc:	8b 81       	ldd	r24, Y+3	; 0x03
    13ce:	88 2f       	mov	r24, r24
    13d0:	90 e0       	ldi	r25, 0x00	; 0
    13d2:	a9 01       	movw	r20, r18
    13d4:	02 c0       	rjmp	.+4      	; 0x13da <DIO_enuGetPinValue+0xe2>
    13d6:	55 95       	asr	r21
    13d8:	47 95       	ror	r20
    13da:	8a 95       	dec	r24
    13dc:	e2 f7       	brpl	.-8      	; 0x13d6 <DIO_enuGetPinValue+0xde>
    13de:	ca 01       	movw	r24, r20
    13e0:	81 70       	andi	r24, 0x01	; 1
    13e2:	ec 81       	ldd	r30, Y+4	; 0x04
    13e4:	fd 81       	ldd	r31, Y+5	; 0x05
    13e6:	80 83       	st	Z, r24
    13e8:	13 c0       	rjmp	.+38     	; 0x1410 <DIO_enuGetPinValue+0x118>
				break;
			case DIO_PORTD:
				*Copy_pu8Value = ((PIND >> Copy_u8PinID) & DIO_MASK_BIT);
    13ea:	e0 e3       	ldi	r30, 0x30	; 48
    13ec:	f0 e0       	ldi	r31, 0x00	; 0
    13ee:	80 81       	ld	r24, Z
    13f0:	28 2f       	mov	r18, r24
    13f2:	30 e0       	ldi	r19, 0x00	; 0
    13f4:	8b 81       	ldd	r24, Y+3	; 0x03
    13f6:	88 2f       	mov	r24, r24
    13f8:	90 e0       	ldi	r25, 0x00	; 0
    13fa:	a9 01       	movw	r20, r18
    13fc:	02 c0       	rjmp	.+4      	; 0x1402 <DIO_enuGetPinValue+0x10a>
    13fe:	55 95       	asr	r21
    1400:	47 95       	ror	r20
    1402:	8a 95       	dec	r24
    1404:	e2 f7       	brpl	.-8      	; 0x13fe <DIO_enuGetPinValue+0x106>
    1406:	ca 01       	movw	r24, r20
    1408:	81 70       	andi	r24, 0x01	; 1
    140a:	ec 81       	ldd	r30, Y+4	; 0x04
    140c:	fd 81       	ldd	r31, Y+5	; 0x05
    140e:	80 83       	st	Z, r24
				break;
			}
			Local_enuErrorState = ES_OK;
    1410:	81 e0       	ldi	r24, 0x01	; 1
    1412:	89 83       	std	Y+1, r24	; 0x01
    1414:	05 c0       	rjmp	.+10     	; 0x1420 <DIO_enuGetPinValue+0x128>
		}
		else
		{
			Local_enuErrorState = ES_OUT_OF_RANGE;
    1416:	83 e0       	ldi	r24, 0x03	; 3
    1418:	89 83       	std	Y+1, r24	; 0x01
    141a:	02 c0       	rjmp	.+4      	; 0x1420 <DIO_enuGetPinValue+0x128>
		}
	}
	else
	{
		Local_enuErrorState = ES_NULL_POINTER;
    141c:	82 e0       	ldi	r24, 0x02	; 2
    141e:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    1420:	89 81       	ldd	r24, Y+1	; 0x01
}
    1422:	27 96       	adiw	r28, 0x07	; 7
    1424:	0f b6       	in	r0, 0x3f	; 63
    1426:	f8 94       	cli
    1428:	de bf       	out	0x3e, r29	; 62
    142a:	0f be       	out	0x3f, r0	; 63
    142c:	cd bf       	out	0x3d, r28	; 61
    142e:	cf 91       	pop	r28
    1430:	df 91       	pop	r29
    1432:	08 95       	ret

00001434 <Switch_enuInit>:
#include "Switch_private.h"
#include "Switch_config.h"
/***********************	Includes Section End	***********************/

ES_t Switch_enuInit(SW_t * Copy_pAstrSwitches)
{
    1434:	df 93       	push	r29
    1436:	cf 93       	push	r28
    1438:	00 d0       	rcall	.+0      	; 0x143a <Switch_enuInit+0x6>
    143a:	00 d0       	rcall	.+0      	; 0x143c <Switch_enuInit+0x8>
    143c:	cd b7       	in	r28, 0x3d	; 61
    143e:	de b7       	in	r29, 0x3e	; 62
    1440:	9c 83       	std	Y+4, r25	; 0x04
    1442:	8b 83       	std	Y+3, r24	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    1444:	1a 82       	std	Y+2, r1	; 0x02

	if(Copy_pAstrSwitches != NULL)
    1446:	8b 81       	ldd	r24, Y+3	; 0x03
    1448:	9c 81       	ldd	r25, Y+4	; 0x04
    144a:	00 97       	sbiw	r24, 0x00	; 0
    144c:	09 f4       	brne	.+2      	; 0x1450 <Switch_enuInit+0x1c>
    144e:	5d c0       	rjmp	.+186    	; 0x150a <Switch_enuInit+0xd6>
	{
		u8 Local_u8Iterator = 0;
    1450:	19 82       	std	Y+1, r1	; 0x01

		for(Local_u8Iterator = 0; Local_u8Iterator < SW_NUM; Local_u8Iterator++)
    1452:	19 82       	std	Y+1, r1	; 0x01
    1454:	55 c0       	rjmp	.+170    	; 0x1500 <Switch_enuInit+0xcc>
		{
			Local_enuErrorState = DIO_enuSetPinDirection(Copy_pAstrSwitches[Local_u8Iterator].SW_u8PortID,
    1456:	89 81       	ldd	r24, Y+1	; 0x01
    1458:	28 2f       	mov	r18, r24
    145a:	30 e0       	ldi	r19, 0x00	; 0
    145c:	c9 01       	movw	r24, r18
    145e:	88 0f       	add	r24, r24
    1460:	99 1f       	adc	r25, r25
    1462:	28 0f       	add	r18, r24
    1464:	39 1f       	adc	r19, r25
    1466:	8b 81       	ldd	r24, Y+3	; 0x03
    1468:	9c 81       	ldd	r25, Y+4	; 0x04
    146a:	fc 01       	movw	r30, r24
    146c:	e2 0f       	add	r30, r18
    146e:	f3 1f       	adc	r31, r19
    1470:	40 81       	ld	r20, Z
    1472:	89 81       	ldd	r24, Y+1	; 0x01
    1474:	28 2f       	mov	r18, r24
    1476:	30 e0       	ldi	r19, 0x00	; 0
    1478:	c9 01       	movw	r24, r18
    147a:	88 0f       	add	r24, r24
    147c:	99 1f       	adc	r25, r25
    147e:	28 0f       	add	r18, r24
    1480:	39 1f       	adc	r19, r25
    1482:	8b 81       	ldd	r24, Y+3	; 0x03
    1484:	9c 81       	ldd	r25, Y+4	; 0x04
    1486:	fc 01       	movw	r30, r24
    1488:	e2 0f       	add	r30, r18
    148a:	f3 1f       	adc	r31, r19
    148c:	91 81       	ldd	r25, Z+1	; 0x01
    148e:	84 2f       	mov	r24, r20
    1490:	69 2f       	mov	r22, r25
    1492:	40 e0       	ldi	r20, 0x00	; 0
    1494:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    1498:	8a 83       	std	Y+2, r24	; 0x02
								   	   	   	   	   	     Copy_pAstrSwitches[Local_u8Iterator].SW_u8PinID,
														 DIO_u8INPUT);
			Local_enuErrorState = DIO_enuSetPinValue(Copy_pAstrSwitches[Local_u8Iterator].SW_u8PortID,
    149a:	89 81       	ldd	r24, Y+1	; 0x01
    149c:	28 2f       	mov	r18, r24
    149e:	30 e0       	ldi	r19, 0x00	; 0
    14a0:	c9 01       	movw	r24, r18
    14a2:	88 0f       	add	r24, r24
    14a4:	99 1f       	adc	r25, r25
    14a6:	28 0f       	add	r18, r24
    14a8:	39 1f       	adc	r19, r25
    14aa:	8b 81       	ldd	r24, Y+3	; 0x03
    14ac:	9c 81       	ldd	r25, Y+4	; 0x04
    14ae:	fc 01       	movw	r30, r24
    14b0:	e2 0f       	add	r30, r18
    14b2:	f3 1f       	adc	r31, r19
    14b4:	50 81       	ld	r21, Z
    14b6:	89 81       	ldd	r24, Y+1	; 0x01
    14b8:	28 2f       	mov	r18, r24
    14ba:	30 e0       	ldi	r19, 0x00	; 0
    14bc:	c9 01       	movw	r24, r18
    14be:	88 0f       	add	r24, r24
    14c0:	99 1f       	adc	r25, r25
    14c2:	28 0f       	add	r18, r24
    14c4:	39 1f       	adc	r19, r25
    14c6:	8b 81       	ldd	r24, Y+3	; 0x03
    14c8:	9c 81       	ldd	r25, Y+4	; 0x04
    14ca:	fc 01       	movw	r30, r24
    14cc:	e2 0f       	add	r30, r18
    14ce:	f3 1f       	adc	r31, r19
    14d0:	41 81       	ldd	r20, Z+1	; 0x01
    14d2:	89 81       	ldd	r24, Y+1	; 0x01
    14d4:	28 2f       	mov	r18, r24
    14d6:	30 e0       	ldi	r19, 0x00	; 0
    14d8:	c9 01       	movw	r24, r18
    14da:	88 0f       	add	r24, r24
    14dc:	99 1f       	adc	r25, r25
    14de:	28 0f       	add	r18, r24
    14e0:	39 1f       	adc	r19, r25
    14e2:	8b 81       	ldd	r24, Y+3	; 0x03
    14e4:	9c 81       	ldd	r25, Y+4	; 0x04
    14e6:	fc 01       	movw	r30, r24
    14e8:	e2 0f       	add	r30, r18
    14ea:	f3 1f       	adc	r31, r19
    14ec:	92 81       	ldd	r25, Z+2	; 0x02
    14ee:	85 2f       	mov	r24, r21
    14f0:	64 2f       	mov	r22, r20
    14f2:	49 2f       	mov	r20, r25
    14f4:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    14f8:	8a 83       	std	Y+2, r24	; 0x02

	if(Copy_pAstrSwitches != NULL)
	{
		u8 Local_u8Iterator = 0;

		for(Local_u8Iterator = 0; Local_u8Iterator < SW_NUM; Local_u8Iterator++)
    14fa:	89 81       	ldd	r24, Y+1	; 0x01
    14fc:	8f 5f       	subi	r24, 0xFF	; 255
    14fe:	89 83       	std	Y+1, r24	; 0x01
    1500:	89 81       	ldd	r24, Y+1	; 0x01
    1502:	83 30       	cpi	r24, 0x03	; 3
    1504:	08 f4       	brcc	.+2      	; 0x1508 <Switch_enuInit+0xd4>
    1506:	a7 cf       	rjmp	.-178    	; 0x1456 <Switch_enuInit+0x22>
    1508:	02 c0       	rjmp	.+4      	; 0x150e <Switch_enuInit+0xda>
		}

	}
	else
	{
		Local_enuErrorState = ES_NULL_POINTER;
    150a:	82 e0       	ldi	r24, 0x02	; 2
    150c:	8a 83       	std	Y+2, r24	; 0x02
	}

	return Local_enuErrorState;
    150e:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1510:	0f 90       	pop	r0
    1512:	0f 90       	pop	r0
    1514:	0f 90       	pop	r0
    1516:	0f 90       	pop	r0
    1518:	cf 91       	pop	r28
    151a:	df 91       	pop	r29
    151c:	08 95       	ret

0000151e <Switch_enuGetState>:

ES_t Switch_enuGetState(SW_t * Copy_pstrSwitches, u8 * Copy_pu8SwState)
{
    151e:	df 93       	push	r29
    1520:	cf 93       	push	r28
    1522:	00 d0       	rcall	.+0      	; 0x1524 <Switch_enuGetState+0x6>
    1524:	00 d0       	rcall	.+0      	; 0x1526 <Switch_enuGetState+0x8>
    1526:	0f 92       	push	r0
    1528:	cd b7       	in	r28, 0x3d	; 61
    152a:	de b7       	in	r29, 0x3e	; 62
    152c:	9b 83       	std	Y+3, r25	; 0x03
    152e:	8a 83       	std	Y+2, r24	; 0x02
    1530:	7d 83       	std	Y+5, r23	; 0x05
    1532:	6c 83       	std	Y+4, r22	; 0x04
	ES_t Local_enuErrorState = ES_NOK;
    1534:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_pstrSwitches != NULL && Copy_pu8SwState != NULL)
    1536:	8a 81       	ldd	r24, Y+2	; 0x02
    1538:	9b 81       	ldd	r25, Y+3	; 0x03
    153a:	00 97       	sbiw	r24, 0x00	; 0
    153c:	91 f0       	breq	.+36     	; 0x1562 <Switch_enuGetState+0x44>
    153e:	8c 81       	ldd	r24, Y+4	; 0x04
    1540:	9d 81       	ldd	r25, Y+5	; 0x05
    1542:	00 97       	sbiw	r24, 0x00	; 0
    1544:	71 f0       	breq	.+28     	; 0x1562 <Switch_enuGetState+0x44>
	{
		Local_enuErrorState = DIO_enuGetPinValue(Copy_pstrSwitches->SW_u8PortID,
    1546:	ea 81       	ldd	r30, Y+2	; 0x02
    1548:	fb 81       	ldd	r31, Y+3	; 0x03
    154a:	80 81       	ld	r24, Z
    154c:	ea 81       	ldd	r30, Y+2	; 0x02
    154e:	fb 81       	ldd	r31, Y+3	; 0x03
    1550:	91 81       	ldd	r25, Z+1	; 0x01
    1552:	2c 81       	ldd	r18, Y+4	; 0x04
    1554:	3d 81       	ldd	r19, Y+5	; 0x05
    1556:	69 2f       	mov	r22, r25
    1558:	a9 01       	movw	r20, r18
    155a:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <DIO_enuGetPinValue>
    155e:	89 83       	std	Y+1, r24	; 0x01
    1560:	02 c0       	rjmp	.+4      	; 0x1566 <Switch_enuGetState+0x48>
												 Copy_pstrSwitches->SW_u8PinID,
												 Copy_pu8SwState);
	}
	else
	{
		Local_enuErrorState = ES_NULL_POINTER;
    1562:	82 e0       	ldi	r24, 0x02	; 2
    1564:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    1566:	89 81       	ldd	r24, Y+1	; 0x01
}
    1568:	0f 90       	pop	r0
    156a:	0f 90       	pop	r0
    156c:	0f 90       	pop	r0
    156e:	0f 90       	pop	r0
    1570:	0f 90       	pop	r0
    1572:	cf 91       	pop	r28
    1574:	df 91       	pop	r29
    1576:	08 95       	ret

00001578 <SSDLT_enuInit>:
extern SEG_t SSD_AstrSegConfig[SEG_NUM];
/***********************	Declarations Section End	***********************/


ES_t SSDLT_enuInit(SEG_t * Copy_pstrSegConfig)
{
    1578:	df 93       	push	r29
    157a:	cf 93       	push	r28
    157c:	cd b7       	in	r28, 0x3d	; 61
    157e:	de b7       	in	r29, 0x3e	; 62
    1580:	2a 97       	sbiw	r28, 0x0a	; 10
    1582:	0f b6       	in	r0, 0x3f	; 63
    1584:	f8 94       	cli
    1586:	de bf       	out	0x3e, r29	; 62
    1588:	0f be       	out	0x3f, r0	; 63
    158a:	cd bf       	out	0x3d, r28	; 61
    158c:	99 87       	std	Y+9, r25	; 0x09
    158e:	88 87       	std	Y+8, r24	; 0x08
	ES_t Local_enuErrorState = ES_NOK;
    1590:	1f 82       	std	Y+7, r1	; 0x07

	u8 Local_u8Iterator = 0;
    1592:	1e 82       	std	Y+6, r1	; 0x06
	u8 Local_u8LastBit  = 0;
    1594:	1d 82       	std	Y+5, r1	; 0x05
	u32 Local_u32Check  = 0;
    1596:	19 82       	std	Y+1, r1	; 0x01
    1598:	1a 82       	std	Y+2, r1	; 0x02
    159a:	1b 82       	std	Y+3, r1	; 0x03
    159c:	1c 82       	std	Y+4, r1	; 0x04

	if(Copy_pstrSegConfig != NULL)
    159e:	88 85       	ldd	r24, Y+8	; 0x08
    15a0:	99 85       	ldd	r25, Y+9	; 0x09
    15a2:	00 97       	sbiw	r24, 0x00	; 0
    15a4:	09 f4       	brne	.+2      	; 0x15a8 <SSDLT_enuInit+0x30>
    15a6:	35 c3       	rjmp	.+1642   	; 0x1c12 <SSDLT_enuInit+0x69a>
	{
		for(Local_u8Iterator = 0; Local_u8Iterator < SEG_NUM; Local_u8Iterator++)
    15a8:	1e 82       	std	Y+6, r1	; 0x06
    15aa:	2e c3       	rjmp	.+1628   	; 0x1c08 <SSDLT_enuInit+0x690>
		{
			Local_u32Check |= (DIO_enuSetPinDirection(Copy_pstrSegConfig[Local_u8Iterator].SEG_u8APort,
    15ac:	8e 81       	ldd	r24, Y+6	; 0x06
    15ae:	48 2f       	mov	r20, r24
    15b0:	50 e0       	ldi	r21, 0x00	; 0
    15b2:	ca 01       	movw	r24, r20
    15b4:	88 0f       	add	r24, r24
    15b6:	99 1f       	adc	r25, r25
    15b8:	9c 01       	movw	r18, r24
    15ba:	22 0f       	add	r18, r18
    15bc:	33 1f       	adc	r19, r19
    15be:	22 0f       	add	r18, r18
    15c0:	33 1f       	adc	r19, r19
    15c2:	22 0f       	add	r18, r18
    15c4:	33 1f       	adc	r19, r19
    15c6:	82 0f       	add	r24, r18
    15c8:	93 1f       	adc	r25, r19
    15ca:	9c 01       	movw	r18, r24
    15cc:	24 0f       	add	r18, r20
    15ce:	35 1f       	adc	r19, r21
    15d0:	88 85       	ldd	r24, Y+8	; 0x08
    15d2:	99 85       	ldd	r25, Y+9	; 0x09
    15d4:	fc 01       	movw	r30, r24
    15d6:	e2 0f       	add	r30, r18
    15d8:	f3 1f       	adc	r31, r19
    15da:	60 81       	ld	r22, Z
    15dc:	8e 81       	ldd	r24, Y+6	; 0x06
    15de:	48 2f       	mov	r20, r24
    15e0:	50 e0       	ldi	r21, 0x00	; 0
    15e2:	ca 01       	movw	r24, r20
    15e4:	88 0f       	add	r24, r24
    15e6:	99 1f       	adc	r25, r25
    15e8:	9c 01       	movw	r18, r24
    15ea:	22 0f       	add	r18, r18
    15ec:	33 1f       	adc	r19, r19
    15ee:	22 0f       	add	r18, r18
    15f0:	33 1f       	adc	r19, r19
    15f2:	22 0f       	add	r18, r18
    15f4:	33 1f       	adc	r19, r19
    15f6:	82 0f       	add	r24, r18
    15f8:	93 1f       	adc	r25, r19
    15fa:	9c 01       	movw	r18, r24
    15fc:	24 0f       	add	r18, r20
    15fe:	35 1f       	adc	r19, r21
    1600:	88 85       	ldd	r24, Y+8	; 0x08
    1602:	99 85       	ldd	r25, Y+9	; 0x09
    1604:	fc 01       	movw	r30, r24
    1606:	e2 0f       	add	r30, r18
    1608:	f3 1f       	adc	r31, r19
    160a:	91 81       	ldd	r25, Z+1	; 0x01
    160c:	86 2f       	mov	r24, r22
    160e:	69 2f       	mov	r22, r25
    1610:	41 e0       	ldi	r20, 0x01	; 1
    1612:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    1616:	28 2f       	mov	r18, r24
    1618:	30 e0       	ldi	r19, 0x00	; 0
    161a:	40 e0       	ldi	r20, 0x00	; 0
    161c:	50 e0       	ldi	r21, 0x00	; 0
    161e:	89 81       	ldd	r24, Y+1	; 0x01
    1620:	9a 81       	ldd	r25, Y+2	; 0x02
    1622:	ab 81       	ldd	r26, Y+3	; 0x03
    1624:	bc 81       	ldd	r27, Y+4	; 0x04
    1626:	82 2b       	or	r24, r18
    1628:	93 2b       	or	r25, r19
    162a:	a4 2b       	or	r26, r20
    162c:	b5 2b       	or	r27, r21
    162e:	89 83       	std	Y+1, r24	; 0x01
    1630:	9a 83       	std	Y+2, r25	; 0x02
    1632:	ab 83       	std	Y+3, r26	; 0x03
    1634:	bc 83       	std	Y+4, r27	; 0x04
													  Copy_pstrSegConfig[Local_u8Iterator].SEG_u8APin, DIO_u8OUTPUT) << 0);

			Local_u32Check |= (DIO_enuSetPinDirection(Copy_pstrSegConfig[Local_u8Iterator].SEG_u8BPort,
    1636:	8e 81       	ldd	r24, Y+6	; 0x06
    1638:	48 2f       	mov	r20, r24
    163a:	50 e0       	ldi	r21, 0x00	; 0
    163c:	ca 01       	movw	r24, r20
    163e:	88 0f       	add	r24, r24
    1640:	99 1f       	adc	r25, r25
    1642:	9c 01       	movw	r18, r24
    1644:	22 0f       	add	r18, r18
    1646:	33 1f       	adc	r19, r19
    1648:	22 0f       	add	r18, r18
    164a:	33 1f       	adc	r19, r19
    164c:	22 0f       	add	r18, r18
    164e:	33 1f       	adc	r19, r19
    1650:	82 0f       	add	r24, r18
    1652:	93 1f       	adc	r25, r19
    1654:	9c 01       	movw	r18, r24
    1656:	24 0f       	add	r18, r20
    1658:	35 1f       	adc	r19, r21
    165a:	88 85       	ldd	r24, Y+8	; 0x08
    165c:	99 85       	ldd	r25, Y+9	; 0x09
    165e:	fc 01       	movw	r30, r24
    1660:	e2 0f       	add	r30, r18
    1662:	f3 1f       	adc	r31, r19
    1664:	62 81       	ldd	r22, Z+2	; 0x02
    1666:	8e 81       	ldd	r24, Y+6	; 0x06
    1668:	48 2f       	mov	r20, r24
    166a:	50 e0       	ldi	r21, 0x00	; 0
    166c:	ca 01       	movw	r24, r20
    166e:	88 0f       	add	r24, r24
    1670:	99 1f       	adc	r25, r25
    1672:	9c 01       	movw	r18, r24
    1674:	22 0f       	add	r18, r18
    1676:	33 1f       	adc	r19, r19
    1678:	22 0f       	add	r18, r18
    167a:	33 1f       	adc	r19, r19
    167c:	22 0f       	add	r18, r18
    167e:	33 1f       	adc	r19, r19
    1680:	82 0f       	add	r24, r18
    1682:	93 1f       	adc	r25, r19
    1684:	9c 01       	movw	r18, r24
    1686:	24 0f       	add	r18, r20
    1688:	35 1f       	adc	r19, r21
    168a:	88 85       	ldd	r24, Y+8	; 0x08
    168c:	99 85       	ldd	r25, Y+9	; 0x09
    168e:	fc 01       	movw	r30, r24
    1690:	e2 0f       	add	r30, r18
    1692:	f3 1f       	adc	r31, r19
    1694:	93 81       	ldd	r25, Z+3	; 0x03
    1696:	86 2f       	mov	r24, r22
    1698:	69 2f       	mov	r22, r25
    169a:	41 e0       	ldi	r20, 0x01	; 1
    169c:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    16a0:	88 2f       	mov	r24, r24
    16a2:	90 e0       	ldi	r25, 0x00	; 0
    16a4:	88 0f       	add	r24, r24
    16a6:	99 1f       	adc	r25, r25
    16a8:	88 0f       	add	r24, r24
    16aa:	99 1f       	adc	r25, r25
    16ac:	88 0f       	add	r24, r24
    16ae:	99 1f       	adc	r25, r25
    16b0:	9c 01       	movw	r18, r24
    16b2:	44 27       	eor	r20, r20
    16b4:	37 fd       	sbrc	r19, 7
    16b6:	40 95       	com	r20
    16b8:	54 2f       	mov	r21, r20
    16ba:	89 81       	ldd	r24, Y+1	; 0x01
    16bc:	9a 81       	ldd	r25, Y+2	; 0x02
    16be:	ab 81       	ldd	r26, Y+3	; 0x03
    16c0:	bc 81       	ldd	r27, Y+4	; 0x04
    16c2:	82 2b       	or	r24, r18
    16c4:	93 2b       	or	r25, r19
    16c6:	a4 2b       	or	r26, r20
    16c8:	b5 2b       	or	r27, r21
    16ca:	89 83       	std	Y+1, r24	; 0x01
    16cc:	9a 83       	std	Y+2, r25	; 0x02
    16ce:	ab 83       	std	Y+3, r26	; 0x03
    16d0:	bc 83       	std	Y+4, r27	; 0x04
													  Copy_pstrSegConfig[Local_u8Iterator].SEG_u8BPin, DIO_u8OUTPUT) << 3);

			Local_u32Check |= (DIO_enuSetPinDirection(Copy_pstrSegConfig[Local_u8Iterator].SEG_u8CPort,
    16d2:	8e 81       	ldd	r24, Y+6	; 0x06
    16d4:	48 2f       	mov	r20, r24
    16d6:	50 e0       	ldi	r21, 0x00	; 0
    16d8:	ca 01       	movw	r24, r20
    16da:	88 0f       	add	r24, r24
    16dc:	99 1f       	adc	r25, r25
    16de:	9c 01       	movw	r18, r24
    16e0:	22 0f       	add	r18, r18
    16e2:	33 1f       	adc	r19, r19
    16e4:	22 0f       	add	r18, r18
    16e6:	33 1f       	adc	r19, r19
    16e8:	22 0f       	add	r18, r18
    16ea:	33 1f       	adc	r19, r19
    16ec:	82 0f       	add	r24, r18
    16ee:	93 1f       	adc	r25, r19
    16f0:	9c 01       	movw	r18, r24
    16f2:	24 0f       	add	r18, r20
    16f4:	35 1f       	adc	r19, r21
    16f6:	88 85       	ldd	r24, Y+8	; 0x08
    16f8:	99 85       	ldd	r25, Y+9	; 0x09
    16fa:	fc 01       	movw	r30, r24
    16fc:	e2 0f       	add	r30, r18
    16fe:	f3 1f       	adc	r31, r19
    1700:	64 81       	ldd	r22, Z+4	; 0x04
    1702:	8e 81       	ldd	r24, Y+6	; 0x06
    1704:	48 2f       	mov	r20, r24
    1706:	50 e0       	ldi	r21, 0x00	; 0
    1708:	ca 01       	movw	r24, r20
    170a:	88 0f       	add	r24, r24
    170c:	99 1f       	adc	r25, r25
    170e:	9c 01       	movw	r18, r24
    1710:	22 0f       	add	r18, r18
    1712:	33 1f       	adc	r19, r19
    1714:	22 0f       	add	r18, r18
    1716:	33 1f       	adc	r19, r19
    1718:	22 0f       	add	r18, r18
    171a:	33 1f       	adc	r19, r19
    171c:	82 0f       	add	r24, r18
    171e:	93 1f       	adc	r25, r19
    1720:	9c 01       	movw	r18, r24
    1722:	24 0f       	add	r18, r20
    1724:	35 1f       	adc	r19, r21
    1726:	88 85       	ldd	r24, Y+8	; 0x08
    1728:	99 85       	ldd	r25, Y+9	; 0x09
    172a:	fc 01       	movw	r30, r24
    172c:	e2 0f       	add	r30, r18
    172e:	f3 1f       	adc	r31, r19
    1730:	95 81       	ldd	r25, Z+5	; 0x05
    1732:	86 2f       	mov	r24, r22
    1734:	69 2f       	mov	r22, r25
    1736:	41 e0       	ldi	r20, 0x01	; 1
    1738:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    173c:	88 2f       	mov	r24, r24
    173e:	90 e0       	ldi	r25, 0x00	; 0
    1740:	00 24       	eor	r0, r0
    1742:	96 95       	lsr	r25
    1744:	87 95       	ror	r24
    1746:	07 94       	ror	r0
    1748:	96 95       	lsr	r25
    174a:	87 95       	ror	r24
    174c:	07 94       	ror	r0
    174e:	98 2f       	mov	r25, r24
    1750:	80 2d       	mov	r24, r0
    1752:	9c 01       	movw	r18, r24
    1754:	44 27       	eor	r20, r20
    1756:	37 fd       	sbrc	r19, 7
    1758:	40 95       	com	r20
    175a:	54 2f       	mov	r21, r20
    175c:	89 81       	ldd	r24, Y+1	; 0x01
    175e:	9a 81       	ldd	r25, Y+2	; 0x02
    1760:	ab 81       	ldd	r26, Y+3	; 0x03
    1762:	bc 81       	ldd	r27, Y+4	; 0x04
    1764:	82 2b       	or	r24, r18
    1766:	93 2b       	or	r25, r19
    1768:	a4 2b       	or	r26, r20
    176a:	b5 2b       	or	r27, r21
    176c:	89 83       	std	Y+1, r24	; 0x01
    176e:	9a 83       	std	Y+2, r25	; 0x02
    1770:	ab 83       	std	Y+3, r26	; 0x03
    1772:	bc 83       	std	Y+4, r27	; 0x04
													  Copy_pstrSegConfig[Local_u8Iterator].SEG_u8CPin, DIO_u8OUTPUT) << 6);

			Local_u32Check |= (DIO_enuSetPinDirection(Copy_pstrSegConfig[Local_u8Iterator].SEG_u8DPort,
    1774:	8e 81       	ldd	r24, Y+6	; 0x06
    1776:	48 2f       	mov	r20, r24
    1778:	50 e0       	ldi	r21, 0x00	; 0
    177a:	ca 01       	movw	r24, r20
    177c:	88 0f       	add	r24, r24
    177e:	99 1f       	adc	r25, r25
    1780:	9c 01       	movw	r18, r24
    1782:	22 0f       	add	r18, r18
    1784:	33 1f       	adc	r19, r19
    1786:	22 0f       	add	r18, r18
    1788:	33 1f       	adc	r19, r19
    178a:	22 0f       	add	r18, r18
    178c:	33 1f       	adc	r19, r19
    178e:	82 0f       	add	r24, r18
    1790:	93 1f       	adc	r25, r19
    1792:	9c 01       	movw	r18, r24
    1794:	24 0f       	add	r18, r20
    1796:	35 1f       	adc	r19, r21
    1798:	88 85       	ldd	r24, Y+8	; 0x08
    179a:	99 85       	ldd	r25, Y+9	; 0x09
    179c:	fc 01       	movw	r30, r24
    179e:	e2 0f       	add	r30, r18
    17a0:	f3 1f       	adc	r31, r19
    17a2:	66 81       	ldd	r22, Z+6	; 0x06
    17a4:	8e 81       	ldd	r24, Y+6	; 0x06
    17a6:	48 2f       	mov	r20, r24
    17a8:	50 e0       	ldi	r21, 0x00	; 0
    17aa:	ca 01       	movw	r24, r20
    17ac:	88 0f       	add	r24, r24
    17ae:	99 1f       	adc	r25, r25
    17b0:	9c 01       	movw	r18, r24
    17b2:	22 0f       	add	r18, r18
    17b4:	33 1f       	adc	r19, r19
    17b6:	22 0f       	add	r18, r18
    17b8:	33 1f       	adc	r19, r19
    17ba:	22 0f       	add	r18, r18
    17bc:	33 1f       	adc	r19, r19
    17be:	82 0f       	add	r24, r18
    17c0:	93 1f       	adc	r25, r19
    17c2:	9c 01       	movw	r18, r24
    17c4:	24 0f       	add	r18, r20
    17c6:	35 1f       	adc	r19, r21
    17c8:	88 85       	ldd	r24, Y+8	; 0x08
    17ca:	99 85       	ldd	r25, Y+9	; 0x09
    17cc:	fc 01       	movw	r30, r24
    17ce:	e2 0f       	add	r30, r18
    17d0:	f3 1f       	adc	r31, r19
    17d2:	97 81       	ldd	r25, Z+7	; 0x07
    17d4:	86 2f       	mov	r24, r22
    17d6:	69 2f       	mov	r22, r25
    17d8:	41 e0       	ldi	r20, 0x01	; 1
    17da:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    17de:	88 2f       	mov	r24, r24
    17e0:	90 e0       	ldi	r25, 0x00	; 0
    17e2:	98 2f       	mov	r25, r24
    17e4:	88 27       	eor	r24, r24
    17e6:	99 0f       	add	r25, r25
    17e8:	9c 01       	movw	r18, r24
    17ea:	44 27       	eor	r20, r20
    17ec:	37 fd       	sbrc	r19, 7
    17ee:	40 95       	com	r20
    17f0:	54 2f       	mov	r21, r20
    17f2:	89 81       	ldd	r24, Y+1	; 0x01
    17f4:	9a 81       	ldd	r25, Y+2	; 0x02
    17f6:	ab 81       	ldd	r26, Y+3	; 0x03
    17f8:	bc 81       	ldd	r27, Y+4	; 0x04
    17fa:	82 2b       	or	r24, r18
    17fc:	93 2b       	or	r25, r19
    17fe:	a4 2b       	or	r26, r20
    1800:	b5 2b       	or	r27, r21
    1802:	89 83       	std	Y+1, r24	; 0x01
    1804:	9a 83       	std	Y+2, r25	; 0x02
    1806:	ab 83       	std	Y+3, r26	; 0x03
    1808:	bc 83       	std	Y+4, r27	; 0x04
													  Copy_pstrSegConfig[Local_u8Iterator].SEG_u8DPin, DIO_u8OUTPUT) << 9);

			Local_u32Check |= (DIO_enuSetPinDirection(Copy_pstrSegConfig[Local_u8Iterator].SEG_u8EPort,
    180a:	8e 81       	ldd	r24, Y+6	; 0x06
    180c:	48 2f       	mov	r20, r24
    180e:	50 e0       	ldi	r21, 0x00	; 0
    1810:	ca 01       	movw	r24, r20
    1812:	88 0f       	add	r24, r24
    1814:	99 1f       	adc	r25, r25
    1816:	9c 01       	movw	r18, r24
    1818:	22 0f       	add	r18, r18
    181a:	33 1f       	adc	r19, r19
    181c:	22 0f       	add	r18, r18
    181e:	33 1f       	adc	r19, r19
    1820:	22 0f       	add	r18, r18
    1822:	33 1f       	adc	r19, r19
    1824:	82 0f       	add	r24, r18
    1826:	93 1f       	adc	r25, r19
    1828:	9c 01       	movw	r18, r24
    182a:	24 0f       	add	r18, r20
    182c:	35 1f       	adc	r19, r21
    182e:	88 85       	ldd	r24, Y+8	; 0x08
    1830:	99 85       	ldd	r25, Y+9	; 0x09
    1832:	fc 01       	movw	r30, r24
    1834:	e2 0f       	add	r30, r18
    1836:	f3 1f       	adc	r31, r19
    1838:	60 85       	ldd	r22, Z+8	; 0x08
    183a:	8e 81       	ldd	r24, Y+6	; 0x06
    183c:	48 2f       	mov	r20, r24
    183e:	50 e0       	ldi	r21, 0x00	; 0
    1840:	ca 01       	movw	r24, r20
    1842:	88 0f       	add	r24, r24
    1844:	99 1f       	adc	r25, r25
    1846:	9c 01       	movw	r18, r24
    1848:	22 0f       	add	r18, r18
    184a:	33 1f       	adc	r19, r19
    184c:	22 0f       	add	r18, r18
    184e:	33 1f       	adc	r19, r19
    1850:	22 0f       	add	r18, r18
    1852:	33 1f       	adc	r19, r19
    1854:	82 0f       	add	r24, r18
    1856:	93 1f       	adc	r25, r19
    1858:	9c 01       	movw	r18, r24
    185a:	24 0f       	add	r18, r20
    185c:	35 1f       	adc	r19, r21
    185e:	88 85       	ldd	r24, Y+8	; 0x08
    1860:	99 85       	ldd	r25, Y+9	; 0x09
    1862:	fc 01       	movw	r30, r24
    1864:	e2 0f       	add	r30, r18
    1866:	f3 1f       	adc	r31, r19
    1868:	91 85       	ldd	r25, Z+9	; 0x09
    186a:	86 2f       	mov	r24, r22
    186c:	69 2f       	mov	r22, r25
    186e:	41 e0       	ldi	r20, 0x01	; 1
    1870:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    1874:	88 2f       	mov	r24, r24
    1876:	90 e0       	ldi	r25, 0x00	; 0
    1878:	98 2f       	mov	r25, r24
    187a:	88 27       	eor	r24, r24
    187c:	92 95       	swap	r25
    187e:	90 7f       	andi	r25, 0xF0	; 240
    1880:	9c 01       	movw	r18, r24
    1882:	44 27       	eor	r20, r20
    1884:	37 fd       	sbrc	r19, 7
    1886:	40 95       	com	r20
    1888:	54 2f       	mov	r21, r20
    188a:	89 81       	ldd	r24, Y+1	; 0x01
    188c:	9a 81       	ldd	r25, Y+2	; 0x02
    188e:	ab 81       	ldd	r26, Y+3	; 0x03
    1890:	bc 81       	ldd	r27, Y+4	; 0x04
    1892:	82 2b       	or	r24, r18
    1894:	93 2b       	or	r25, r19
    1896:	a4 2b       	or	r26, r20
    1898:	b5 2b       	or	r27, r21
    189a:	89 83       	std	Y+1, r24	; 0x01
    189c:	9a 83       	std	Y+2, r25	; 0x02
    189e:	ab 83       	std	Y+3, r26	; 0x03
    18a0:	bc 83       	std	Y+4, r27	; 0x04
													  Copy_pstrSegConfig[Local_u8Iterator].SEG_u8EPin, DIO_u8OUTPUT) << 12);

			Local_u32Check |= (((u32)DIO_enuSetPinDirection(Copy_pstrSegConfig[Local_u8Iterator].SEG_u8FPort,
    18a2:	8e 81       	ldd	r24, Y+6	; 0x06
    18a4:	48 2f       	mov	r20, r24
    18a6:	50 e0       	ldi	r21, 0x00	; 0
    18a8:	ca 01       	movw	r24, r20
    18aa:	88 0f       	add	r24, r24
    18ac:	99 1f       	adc	r25, r25
    18ae:	9c 01       	movw	r18, r24
    18b0:	22 0f       	add	r18, r18
    18b2:	33 1f       	adc	r19, r19
    18b4:	22 0f       	add	r18, r18
    18b6:	33 1f       	adc	r19, r19
    18b8:	22 0f       	add	r18, r18
    18ba:	33 1f       	adc	r19, r19
    18bc:	82 0f       	add	r24, r18
    18be:	93 1f       	adc	r25, r19
    18c0:	9c 01       	movw	r18, r24
    18c2:	24 0f       	add	r18, r20
    18c4:	35 1f       	adc	r19, r21
    18c6:	88 85       	ldd	r24, Y+8	; 0x08
    18c8:	99 85       	ldd	r25, Y+9	; 0x09
    18ca:	fc 01       	movw	r30, r24
    18cc:	e2 0f       	add	r30, r18
    18ce:	f3 1f       	adc	r31, r19
    18d0:	62 85       	ldd	r22, Z+10	; 0x0a
    18d2:	8e 81       	ldd	r24, Y+6	; 0x06
    18d4:	48 2f       	mov	r20, r24
    18d6:	50 e0       	ldi	r21, 0x00	; 0
    18d8:	ca 01       	movw	r24, r20
    18da:	88 0f       	add	r24, r24
    18dc:	99 1f       	adc	r25, r25
    18de:	9c 01       	movw	r18, r24
    18e0:	22 0f       	add	r18, r18
    18e2:	33 1f       	adc	r19, r19
    18e4:	22 0f       	add	r18, r18
    18e6:	33 1f       	adc	r19, r19
    18e8:	22 0f       	add	r18, r18
    18ea:	33 1f       	adc	r19, r19
    18ec:	82 0f       	add	r24, r18
    18ee:	93 1f       	adc	r25, r19
    18f0:	9c 01       	movw	r18, r24
    18f2:	24 0f       	add	r18, r20
    18f4:	35 1f       	adc	r19, r21
    18f6:	88 85       	ldd	r24, Y+8	; 0x08
    18f8:	99 85       	ldd	r25, Y+9	; 0x09
    18fa:	fc 01       	movw	r30, r24
    18fc:	e2 0f       	add	r30, r18
    18fe:	f3 1f       	adc	r31, r19
    1900:	93 85       	ldd	r25, Z+11	; 0x0b
    1902:	86 2f       	mov	r24, r22
    1904:	69 2f       	mov	r22, r25
    1906:	41 e0       	ldi	r20, 0x01	; 1
    1908:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    190c:	88 2f       	mov	r24, r24
    190e:	90 e0       	ldi	r25, 0x00	; 0
    1910:	a0 e0       	ldi	r26, 0x00	; 0
    1912:	b0 e0       	ldi	r27, 0x00	; 0
    1914:	9c 01       	movw	r18, r24
    1916:	ad 01       	movw	r20, r26
    1918:	01 2e       	mov	r0, r17
    191a:	1f e0       	ldi	r17, 0x0F	; 15
    191c:	22 0f       	add	r18, r18
    191e:	33 1f       	adc	r19, r19
    1920:	44 1f       	adc	r20, r20
    1922:	55 1f       	adc	r21, r21
    1924:	1a 95       	dec	r17
    1926:	d1 f7       	brne	.-12     	; 0x191c <SSDLT_enuInit+0x3a4>
    1928:	10 2d       	mov	r17, r0
    192a:	89 81       	ldd	r24, Y+1	; 0x01
    192c:	9a 81       	ldd	r25, Y+2	; 0x02
    192e:	ab 81       	ldd	r26, Y+3	; 0x03
    1930:	bc 81       	ldd	r27, Y+4	; 0x04
    1932:	82 2b       	or	r24, r18
    1934:	93 2b       	or	r25, r19
    1936:	a4 2b       	or	r26, r20
    1938:	b5 2b       	or	r27, r21
    193a:	89 83       	std	Y+1, r24	; 0x01
    193c:	9a 83       	std	Y+2, r25	; 0x02
    193e:	ab 83       	std	Y+3, r26	; 0x03
    1940:	bc 83       	std	Y+4, r27	; 0x04
													 Copy_pstrSegConfig[Local_u8Iterator].SEG_u8FPin, DIO_u8OUTPUT)) << 15);

			Local_u32Check |= (((u32)DIO_enuSetPinDirection(Copy_pstrSegConfig[Local_u8Iterator].SEG_u8GPort,
    1942:	8e 81       	ldd	r24, Y+6	; 0x06
    1944:	48 2f       	mov	r20, r24
    1946:	50 e0       	ldi	r21, 0x00	; 0
    1948:	ca 01       	movw	r24, r20
    194a:	88 0f       	add	r24, r24
    194c:	99 1f       	adc	r25, r25
    194e:	9c 01       	movw	r18, r24
    1950:	22 0f       	add	r18, r18
    1952:	33 1f       	adc	r19, r19
    1954:	22 0f       	add	r18, r18
    1956:	33 1f       	adc	r19, r19
    1958:	22 0f       	add	r18, r18
    195a:	33 1f       	adc	r19, r19
    195c:	82 0f       	add	r24, r18
    195e:	93 1f       	adc	r25, r19
    1960:	9c 01       	movw	r18, r24
    1962:	24 0f       	add	r18, r20
    1964:	35 1f       	adc	r19, r21
    1966:	88 85       	ldd	r24, Y+8	; 0x08
    1968:	99 85       	ldd	r25, Y+9	; 0x09
    196a:	fc 01       	movw	r30, r24
    196c:	e2 0f       	add	r30, r18
    196e:	f3 1f       	adc	r31, r19
    1970:	64 85       	ldd	r22, Z+12	; 0x0c
    1972:	8e 81       	ldd	r24, Y+6	; 0x06
    1974:	48 2f       	mov	r20, r24
    1976:	50 e0       	ldi	r21, 0x00	; 0
    1978:	ca 01       	movw	r24, r20
    197a:	88 0f       	add	r24, r24
    197c:	99 1f       	adc	r25, r25
    197e:	9c 01       	movw	r18, r24
    1980:	22 0f       	add	r18, r18
    1982:	33 1f       	adc	r19, r19
    1984:	22 0f       	add	r18, r18
    1986:	33 1f       	adc	r19, r19
    1988:	22 0f       	add	r18, r18
    198a:	33 1f       	adc	r19, r19
    198c:	82 0f       	add	r24, r18
    198e:	93 1f       	adc	r25, r19
    1990:	9c 01       	movw	r18, r24
    1992:	24 0f       	add	r18, r20
    1994:	35 1f       	adc	r19, r21
    1996:	88 85       	ldd	r24, Y+8	; 0x08
    1998:	99 85       	ldd	r25, Y+9	; 0x09
    199a:	fc 01       	movw	r30, r24
    199c:	e2 0f       	add	r30, r18
    199e:	f3 1f       	adc	r31, r19
    19a0:	95 85       	ldd	r25, Z+13	; 0x0d
    19a2:	86 2f       	mov	r24, r22
    19a4:	69 2f       	mov	r22, r25
    19a6:	41 e0       	ldi	r20, 0x01	; 1
    19a8:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    19ac:	88 2f       	mov	r24, r24
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	a0 e0       	ldi	r26, 0x00	; 0
    19b2:	b0 e0       	ldi	r27, 0x00	; 0
    19b4:	9c 01       	movw	r18, r24
    19b6:	ad 01       	movw	r20, r26
    19b8:	01 2e       	mov	r0, r17
    19ba:	12 e1       	ldi	r17, 0x12	; 18
    19bc:	22 0f       	add	r18, r18
    19be:	33 1f       	adc	r19, r19
    19c0:	44 1f       	adc	r20, r20
    19c2:	55 1f       	adc	r21, r21
    19c4:	1a 95       	dec	r17
    19c6:	d1 f7       	brne	.-12     	; 0x19bc <SSDLT_enuInit+0x444>
    19c8:	10 2d       	mov	r17, r0
    19ca:	89 81       	ldd	r24, Y+1	; 0x01
    19cc:	9a 81       	ldd	r25, Y+2	; 0x02
    19ce:	ab 81       	ldd	r26, Y+3	; 0x03
    19d0:	bc 81       	ldd	r27, Y+4	; 0x04
    19d2:	82 2b       	or	r24, r18
    19d4:	93 2b       	or	r25, r19
    19d6:	a4 2b       	or	r26, r20
    19d8:	b5 2b       	or	r27, r21
    19da:	89 83       	std	Y+1, r24	; 0x01
    19dc:	9a 83       	std	Y+2, r25	; 0x02
    19de:	ab 83       	std	Y+3, r26	; 0x03
    19e0:	bc 83       	std	Y+4, r27	; 0x04
													 Copy_pstrSegConfig[Local_u8Iterator].SEG_u8GPin, DIO_u8OUTPUT)) << 18);
			Local_u8LastBit = 21;
    19e2:	85 e1       	ldi	r24, 0x15	; 21
    19e4:	8d 83       	std	Y+5, r24	; 0x05

			if(Copy_pstrSegConfig[Local_u8Iterator].SEG_u8CMN_Port != NOT_CONNECTED ||
    19e6:	8e 81       	ldd	r24, Y+6	; 0x06
    19e8:	48 2f       	mov	r20, r24
    19ea:	50 e0       	ldi	r21, 0x00	; 0
    19ec:	ca 01       	movw	r24, r20
    19ee:	88 0f       	add	r24, r24
    19f0:	99 1f       	adc	r25, r25
    19f2:	9c 01       	movw	r18, r24
    19f4:	22 0f       	add	r18, r18
    19f6:	33 1f       	adc	r19, r19
    19f8:	22 0f       	add	r18, r18
    19fa:	33 1f       	adc	r19, r19
    19fc:	22 0f       	add	r18, r18
    19fe:	33 1f       	adc	r19, r19
    1a00:	82 0f       	add	r24, r18
    1a02:	93 1f       	adc	r25, r19
    1a04:	9c 01       	movw	r18, r24
    1a06:	24 0f       	add	r18, r20
    1a08:	35 1f       	adc	r19, r21
    1a0a:	88 85       	ldd	r24, Y+8	; 0x08
    1a0c:	99 85       	ldd	r25, Y+9	; 0x09
    1a0e:	fc 01       	movw	r30, r24
    1a10:	e2 0f       	add	r30, r18
    1a12:	f3 1f       	adc	r31, r19
    1a14:	86 85       	ldd	r24, Z+14	; 0x0e
    1a16:	82 30       	cpi	r24, 0x02	; 2
    1a18:	d9 f4       	brne	.+54     	; 0x1a50 <SSDLT_enuInit+0x4d8>
    1a1a:	8e 81       	ldd	r24, Y+6	; 0x06
    1a1c:	48 2f       	mov	r20, r24
    1a1e:	50 e0       	ldi	r21, 0x00	; 0
    1a20:	ca 01       	movw	r24, r20
    1a22:	88 0f       	add	r24, r24
    1a24:	99 1f       	adc	r25, r25
    1a26:	9c 01       	movw	r18, r24
    1a28:	22 0f       	add	r18, r18
    1a2a:	33 1f       	adc	r19, r19
    1a2c:	22 0f       	add	r18, r18
    1a2e:	33 1f       	adc	r19, r19
    1a30:	22 0f       	add	r18, r18
    1a32:	33 1f       	adc	r19, r19
    1a34:	82 0f       	add	r24, r18
    1a36:	93 1f       	adc	r25, r19
    1a38:	9c 01       	movw	r18, r24
    1a3a:	24 0f       	add	r18, r20
    1a3c:	35 1f       	adc	r19, r21
    1a3e:	88 85       	ldd	r24, Y+8	; 0x08
    1a40:	99 85       	ldd	r25, Y+9	; 0x09
    1a42:	fc 01       	movw	r30, r24
    1a44:	e2 0f       	add	r30, r18
    1a46:	f3 1f       	adc	r31, r19
    1a48:	87 85       	ldd	r24, Z+15	; 0x0f
    1a4a:	82 30       	cpi	r24, 0x02	; 2
    1a4c:	09 f4       	brne	.+2      	; 0x1a50 <SSDLT_enuInit+0x4d8>
    1a4e:	52 c0       	rjmp	.+164    	; 0x1af4 <SSDLT_enuInit+0x57c>
			   Copy_pstrSegConfig[Local_u8Iterator].SEG_u8CMN_Pin != NOT_CONNECTED)
			{
				Local_u32Check |= (((u32)DIO_enuSetPinDirection(Copy_pstrSegConfig[Local_u8Iterator].SEG_u8CMN_Port,
    1a50:	8e 81       	ldd	r24, Y+6	; 0x06
    1a52:	48 2f       	mov	r20, r24
    1a54:	50 e0       	ldi	r21, 0x00	; 0
    1a56:	ca 01       	movw	r24, r20
    1a58:	88 0f       	add	r24, r24
    1a5a:	99 1f       	adc	r25, r25
    1a5c:	9c 01       	movw	r18, r24
    1a5e:	22 0f       	add	r18, r18
    1a60:	33 1f       	adc	r19, r19
    1a62:	22 0f       	add	r18, r18
    1a64:	33 1f       	adc	r19, r19
    1a66:	22 0f       	add	r18, r18
    1a68:	33 1f       	adc	r19, r19
    1a6a:	82 0f       	add	r24, r18
    1a6c:	93 1f       	adc	r25, r19
    1a6e:	9c 01       	movw	r18, r24
    1a70:	24 0f       	add	r18, r20
    1a72:	35 1f       	adc	r19, r21
    1a74:	88 85       	ldd	r24, Y+8	; 0x08
    1a76:	99 85       	ldd	r25, Y+9	; 0x09
    1a78:	fc 01       	movw	r30, r24
    1a7a:	e2 0f       	add	r30, r18
    1a7c:	f3 1f       	adc	r31, r19
    1a7e:	66 85       	ldd	r22, Z+14	; 0x0e
    1a80:	8e 81       	ldd	r24, Y+6	; 0x06
    1a82:	48 2f       	mov	r20, r24
    1a84:	50 e0       	ldi	r21, 0x00	; 0
    1a86:	ca 01       	movw	r24, r20
    1a88:	88 0f       	add	r24, r24
    1a8a:	99 1f       	adc	r25, r25
    1a8c:	9c 01       	movw	r18, r24
    1a8e:	22 0f       	add	r18, r18
    1a90:	33 1f       	adc	r19, r19
    1a92:	22 0f       	add	r18, r18
    1a94:	33 1f       	adc	r19, r19
    1a96:	22 0f       	add	r18, r18
    1a98:	33 1f       	adc	r19, r19
    1a9a:	82 0f       	add	r24, r18
    1a9c:	93 1f       	adc	r25, r19
    1a9e:	9c 01       	movw	r18, r24
    1aa0:	24 0f       	add	r18, r20
    1aa2:	35 1f       	adc	r19, r21
    1aa4:	88 85       	ldd	r24, Y+8	; 0x08
    1aa6:	99 85       	ldd	r25, Y+9	; 0x09
    1aa8:	fc 01       	movw	r30, r24
    1aaa:	e2 0f       	add	r30, r18
    1aac:	f3 1f       	adc	r31, r19
    1aae:	97 85       	ldd	r25, Z+15	; 0x0f
    1ab0:	86 2f       	mov	r24, r22
    1ab2:	69 2f       	mov	r22, r25
    1ab4:	41 e0       	ldi	r20, 0x01	; 1
    1ab6:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    1aba:	28 2f       	mov	r18, r24
    1abc:	30 e0       	ldi	r19, 0x00	; 0
    1abe:	40 e0       	ldi	r20, 0x00	; 0
    1ac0:	50 e0       	ldi	r21, 0x00	; 0
    1ac2:	8d 81       	ldd	r24, Y+5	; 0x05
    1ac4:	88 2f       	mov	r24, r24
    1ac6:	90 e0       	ldi	r25, 0x00	; 0
    1ac8:	04 c0       	rjmp	.+8      	; 0x1ad2 <SSDLT_enuInit+0x55a>
    1aca:	22 0f       	add	r18, r18
    1acc:	33 1f       	adc	r19, r19
    1ace:	44 1f       	adc	r20, r20
    1ad0:	55 1f       	adc	r21, r21
    1ad2:	8a 95       	dec	r24
    1ad4:	d2 f7       	brpl	.-12     	; 0x1aca <SSDLT_enuInit+0x552>
    1ad6:	89 81       	ldd	r24, Y+1	; 0x01
    1ad8:	9a 81       	ldd	r25, Y+2	; 0x02
    1ada:	ab 81       	ldd	r26, Y+3	; 0x03
    1adc:	bc 81       	ldd	r27, Y+4	; 0x04
    1ade:	82 2b       	or	r24, r18
    1ae0:	93 2b       	or	r25, r19
    1ae2:	a4 2b       	or	r26, r20
    1ae4:	b5 2b       	or	r27, r21
    1ae6:	89 83       	std	Y+1, r24	; 0x01
    1ae8:	9a 83       	std	Y+2, r25	; 0x02
    1aea:	ab 83       	std	Y+3, r26	; 0x03
    1aec:	bc 83       	std	Y+4, r27	; 0x04
												   Copy_pstrSegConfig[Local_u8Iterator].SEG_u8CMN_Pin, DIO_u8OUTPUT) << Local_u8LastBit));
				Local_u8LastBit += 3;
    1aee:	8d 81       	ldd	r24, Y+5	; 0x05
    1af0:	8d 5f       	subi	r24, 0xFD	; 253
    1af2:	8d 83       	std	Y+5, r24	; 0x05
			}

			if(Copy_pstrSegConfig[Local_u8Iterator].SEG_u8DOT_Port != NOT_CONNECTED ||
    1af4:	8e 81       	ldd	r24, Y+6	; 0x06
    1af6:	48 2f       	mov	r20, r24
    1af8:	50 e0       	ldi	r21, 0x00	; 0
    1afa:	ca 01       	movw	r24, r20
    1afc:	88 0f       	add	r24, r24
    1afe:	99 1f       	adc	r25, r25
    1b00:	9c 01       	movw	r18, r24
    1b02:	22 0f       	add	r18, r18
    1b04:	33 1f       	adc	r19, r19
    1b06:	22 0f       	add	r18, r18
    1b08:	33 1f       	adc	r19, r19
    1b0a:	22 0f       	add	r18, r18
    1b0c:	33 1f       	adc	r19, r19
    1b0e:	82 0f       	add	r24, r18
    1b10:	93 1f       	adc	r25, r19
    1b12:	9c 01       	movw	r18, r24
    1b14:	24 0f       	add	r18, r20
    1b16:	35 1f       	adc	r19, r21
    1b18:	88 85       	ldd	r24, Y+8	; 0x08
    1b1a:	99 85       	ldd	r25, Y+9	; 0x09
    1b1c:	fc 01       	movw	r30, r24
    1b1e:	e2 0f       	add	r30, r18
    1b20:	f3 1f       	adc	r31, r19
    1b22:	80 89       	ldd	r24, Z+16	; 0x10
    1b24:	82 30       	cpi	r24, 0x02	; 2
    1b26:	d9 f4       	brne	.+54     	; 0x1b5e <SSDLT_enuInit+0x5e6>
    1b28:	8e 81       	ldd	r24, Y+6	; 0x06
    1b2a:	48 2f       	mov	r20, r24
    1b2c:	50 e0       	ldi	r21, 0x00	; 0
    1b2e:	ca 01       	movw	r24, r20
    1b30:	88 0f       	add	r24, r24
    1b32:	99 1f       	adc	r25, r25
    1b34:	9c 01       	movw	r18, r24
    1b36:	22 0f       	add	r18, r18
    1b38:	33 1f       	adc	r19, r19
    1b3a:	22 0f       	add	r18, r18
    1b3c:	33 1f       	adc	r19, r19
    1b3e:	22 0f       	add	r18, r18
    1b40:	33 1f       	adc	r19, r19
    1b42:	82 0f       	add	r24, r18
    1b44:	93 1f       	adc	r25, r19
    1b46:	9c 01       	movw	r18, r24
    1b48:	24 0f       	add	r18, r20
    1b4a:	35 1f       	adc	r19, r21
    1b4c:	88 85       	ldd	r24, Y+8	; 0x08
    1b4e:	99 85       	ldd	r25, Y+9	; 0x09
    1b50:	fc 01       	movw	r30, r24
    1b52:	e2 0f       	add	r30, r18
    1b54:	f3 1f       	adc	r31, r19
    1b56:	81 89       	ldd	r24, Z+17	; 0x11
    1b58:	82 30       	cpi	r24, 0x02	; 2
    1b5a:	09 f4       	brne	.+2      	; 0x1b5e <SSDLT_enuInit+0x5e6>
    1b5c:	52 c0       	rjmp	.+164    	; 0x1c02 <SSDLT_enuInit+0x68a>
			   Copy_pstrSegConfig[Local_u8Iterator].SEG_u8DOT_Pin != NOT_CONNECTED)
			{
				Local_u32Check |= (((u32)DIO_enuSetPinDirection(Copy_pstrSegConfig[Local_u8Iterator].SEG_u8DOT_Port,
    1b5e:	8e 81       	ldd	r24, Y+6	; 0x06
    1b60:	48 2f       	mov	r20, r24
    1b62:	50 e0       	ldi	r21, 0x00	; 0
    1b64:	ca 01       	movw	r24, r20
    1b66:	88 0f       	add	r24, r24
    1b68:	99 1f       	adc	r25, r25
    1b6a:	9c 01       	movw	r18, r24
    1b6c:	22 0f       	add	r18, r18
    1b6e:	33 1f       	adc	r19, r19
    1b70:	22 0f       	add	r18, r18
    1b72:	33 1f       	adc	r19, r19
    1b74:	22 0f       	add	r18, r18
    1b76:	33 1f       	adc	r19, r19
    1b78:	82 0f       	add	r24, r18
    1b7a:	93 1f       	adc	r25, r19
    1b7c:	9c 01       	movw	r18, r24
    1b7e:	24 0f       	add	r18, r20
    1b80:	35 1f       	adc	r19, r21
    1b82:	88 85       	ldd	r24, Y+8	; 0x08
    1b84:	99 85       	ldd	r25, Y+9	; 0x09
    1b86:	fc 01       	movw	r30, r24
    1b88:	e2 0f       	add	r30, r18
    1b8a:	f3 1f       	adc	r31, r19
    1b8c:	60 89       	ldd	r22, Z+16	; 0x10
    1b8e:	8e 81       	ldd	r24, Y+6	; 0x06
    1b90:	48 2f       	mov	r20, r24
    1b92:	50 e0       	ldi	r21, 0x00	; 0
    1b94:	ca 01       	movw	r24, r20
    1b96:	88 0f       	add	r24, r24
    1b98:	99 1f       	adc	r25, r25
    1b9a:	9c 01       	movw	r18, r24
    1b9c:	22 0f       	add	r18, r18
    1b9e:	33 1f       	adc	r19, r19
    1ba0:	22 0f       	add	r18, r18
    1ba2:	33 1f       	adc	r19, r19
    1ba4:	22 0f       	add	r18, r18
    1ba6:	33 1f       	adc	r19, r19
    1ba8:	82 0f       	add	r24, r18
    1baa:	93 1f       	adc	r25, r19
    1bac:	9c 01       	movw	r18, r24
    1bae:	24 0f       	add	r18, r20
    1bb0:	35 1f       	adc	r19, r21
    1bb2:	88 85       	ldd	r24, Y+8	; 0x08
    1bb4:	99 85       	ldd	r25, Y+9	; 0x09
    1bb6:	fc 01       	movw	r30, r24
    1bb8:	e2 0f       	add	r30, r18
    1bba:	f3 1f       	adc	r31, r19
    1bbc:	91 89       	ldd	r25, Z+17	; 0x11
    1bbe:	86 2f       	mov	r24, r22
    1bc0:	69 2f       	mov	r22, r25
    1bc2:	41 e0       	ldi	r20, 0x01	; 1
    1bc4:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    1bc8:	28 2f       	mov	r18, r24
    1bca:	30 e0       	ldi	r19, 0x00	; 0
    1bcc:	40 e0       	ldi	r20, 0x00	; 0
    1bce:	50 e0       	ldi	r21, 0x00	; 0
    1bd0:	8d 81       	ldd	r24, Y+5	; 0x05
    1bd2:	88 2f       	mov	r24, r24
    1bd4:	90 e0       	ldi	r25, 0x00	; 0
    1bd6:	04 c0       	rjmp	.+8      	; 0x1be0 <SSDLT_enuInit+0x668>
    1bd8:	22 0f       	add	r18, r18
    1bda:	33 1f       	adc	r19, r19
    1bdc:	44 1f       	adc	r20, r20
    1bde:	55 1f       	adc	r21, r21
    1be0:	8a 95       	dec	r24
    1be2:	d2 f7       	brpl	.-12     	; 0x1bd8 <SSDLT_enuInit+0x660>
    1be4:	89 81       	ldd	r24, Y+1	; 0x01
    1be6:	9a 81       	ldd	r25, Y+2	; 0x02
    1be8:	ab 81       	ldd	r26, Y+3	; 0x03
    1bea:	bc 81       	ldd	r27, Y+4	; 0x04
    1bec:	82 2b       	or	r24, r18
    1bee:	93 2b       	or	r25, r19
    1bf0:	a4 2b       	or	r26, r20
    1bf2:	b5 2b       	or	r27, r21
    1bf4:	89 83       	std	Y+1, r24	; 0x01
    1bf6:	9a 83       	std	Y+2, r25	; 0x02
    1bf8:	ab 83       	std	Y+3, r26	; 0x03
    1bfa:	bc 83       	std	Y+4, r27	; 0x04
												   Copy_pstrSegConfig[Local_u8Iterator].SEG_u8DOT_Pin, DIO_u8OUTPUT) << Local_u8LastBit));
				Local_u8LastBit += 3;
    1bfc:	8d 81       	ldd	r24, Y+5	; 0x05
    1bfe:	8d 5f       	subi	r24, 0xFD	; 253
    1c00:	8d 83       	std	Y+5, r24	; 0x05
	u8 Local_u8LastBit  = 0;
	u32 Local_u32Check  = 0;

	if(Copy_pstrSegConfig != NULL)
	{
		for(Local_u8Iterator = 0; Local_u8Iterator < SEG_NUM; Local_u8Iterator++)
    1c02:	8e 81       	ldd	r24, Y+6	; 0x06
    1c04:	8f 5f       	subi	r24, 0xFF	; 255
    1c06:	8e 83       	std	Y+6, r24	; 0x06
    1c08:	8e 81       	ldd	r24, Y+6	; 0x06
    1c0a:	82 30       	cpi	r24, 0x02	; 2
    1c0c:	08 f4       	brcc	.+2      	; 0x1c10 <SSDLT_enuInit+0x698>
    1c0e:	ce cc       	rjmp	.-1636   	; 0x15ac <SSDLT_enuInit+0x34>
    1c10:	02 c0       	rjmp	.+4      	; 0x1c16 <SSDLT_enuInit+0x69e>

		}
	}
	else
	{
		Local_enuErrorState = ES_NULL_POINTER;
    1c12:	82 e0       	ldi	r24, 0x02	; 2
    1c14:	8f 83       	std	Y+7, r24	; 0x07
	}


	for(Local_u8Iterator = 0; Local_u8Iterator < Local_u8LastBit; Local_u8Iterator += 3)
    1c16:	1e 82       	std	Y+6, r1	; 0x06
    1c18:	1e c0       	rjmp	.+60     	; 0x1c56 <SSDLT_enuInit+0x6de>
	{
		if( ( ( (Local_u32Check)>>Local_u8Iterator) & 7) != ES_OK)
    1c1a:	8e 81       	ldd	r24, Y+6	; 0x06
    1c1c:	28 2f       	mov	r18, r24
    1c1e:	30 e0       	ldi	r19, 0x00	; 0
    1c20:	89 81       	ldd	r24, Y+1	; 0x01
    1c22:	9a 81       	ldd	r25, Y+2	; 0x02
    1c24:	ab 81       	ldd	r26, Y+3	; 0x03
    1c26:	bc 81       	ldd	r27, Y+4	; 0x04
    1c28:	02 2e       	mov	r0, r18
    1c2a:	04 c0       	rjmp	.+8      	; 0x1c34 <SSDLT_enuInit+0x6bc>
    1c2c:	b6 95       	lsr	r27
    1c2e:	a7 95       	ror	r26
    1c30:	97 95       	ror	r25
    1c32:	87 95       	ror	r24
    1c34:	0a 94       	dec	r0
    1c36:	d2 f7       	brpl	.-12     	; 0x1c2c <SSDLT_enuInit+0x6b4>
    1c38:	87 70       	andi	r24, 0x07	; 7
    1c3a:	90 70       	andi	r25, 0x00	; 0
    1c3c:	a0 70       	andi	r26, 0x00	; 0
    1c3e:	b0 70       	andi	r27, 0x00	; 0
    1c40:	81 30       	cpi	r24, 0x01	; 1
    1c42:	91 05       	cpc	r25, r1
    1c44:	a1 05       	cpc	r26, r1
    1c46:	b1 05       	cpc	r27, r1
    1c48:	19 f0       	breq	.+6      	; 0x1c50 <SSDLT_enuInit+0x6d8>
		{
			return Local_enuErrorState;
    1c4a:	8f 81       	ldd	r24, Y+7	; 0x07
    1c4c:	8a 87       	std	Y+10, r24	; 0x0a
    1c4e:	0b c0       	rjmp	.+22     	; 0x1c66 <SSDLT_enuInit+0x6ee>
	{
		Local_enuErrorState = ES_NULL_POINTER;
	}


	for(Local_u8Iterator = 0; Local_u8Iterator < Local_u8LastBit; Local_u8Iterator += 3)
    1c50:	8e 81       	ldd	r24, Y+6	; 0x06
    1c52:	8d 5f       	subi	r24, 0xFD	; 253
    1c54:	8e 83       	std	Y+6, r24	; 0x06
    1c56:	9e 81       	ldd	r25, Y+6	; 0x06
    1c58:	8d 81       	ldd	r24, Y+5	; 0x05
    1c5a:	98 17       	cp	r25, r24
    1c5c:	f0 f2       	brcs	.-68     	; 0x1c1a <SSDLT_enuInit+0x6a2>
		if( ( ( (Local_u32Check)>>Local_u8Iterator) & 7) != ES_OK)
		{
			return Local_enuErrorState;
		}
	}
	Local_enuErrorState = ES_OK;
    1c5e:	81 e0       	ldi	r24, 0x01	; 1
    1c60:	8f 83       	std	Y+7, r24	; 0x07

	return Local_enuErrorState;
    1c62:	8f 81       	ldd	r24, Y+7	; 0x07
    1c64:	8a 87       	std	Y+10, r24	; 0x0a
    1c66:	8a 85       	ldd	r24, Y+10	; 0x0a
}
    1c68:	2a 96       	adiw	r28, 0x0a	; 10
    1c6a:	0f b6       	in	r0, 0x3f	; 63
    1c6c:	f8 94       	cli
    1c6e:	de bf       	out	0x3e, r29	; 62
    1c70:	0f be       	out	0x3f, r0	; 63
    1c72:	cd bf       	out	0x3d, r28	; 61
    1c74:	cf 91       	pop	r28
    1c76:	df 91       	pop	r29
    1c78:	08 95       	ret

00001c7a <SSDLT_enuDisplayNum>:

ES_t SSDLT_enuDisplayNum(u8 Copy_u8SegID, u8 Copy_u8Number)
{
    1c7a:	df 93       	push	r29
    1c7c:	cf 93       	push	r28
    1c7e:	cd b7       	in	r28, 0x3d	; 61
    1c80:	de b7       	in	r29, 0x3e	; 62
    1c82:	6e 97       	sbiw	r28, 0x1e	; 30
    1c84:	0f b6       	in	r0, 0x3f	; 63
    1c86:	f8 94       	cli
    1c88:	de bf       	out	0x3e, r29	; 62
    1c8a:	0f be       	out	0x3f, r0	; 63
    1c8c:	cd bf       	out	0x3d, r28	; 61
    1c8e:	8f 83       	std	Y+7, r24	; 0x07
    1c90:	68 87       	std	Y+8, r22	; 0x08
	ES_t Local_enuErrorState = ES_NOK;
    1c92:	1e 82       	std	Y+6, r1	; 0x06

	u8 Local_u8Iterator = 0;
    1c94:	1d 82       	std	Y+5, r1	; 0x05
	u32 Local_u32Check = 0;
    1c96:	19 82       	std	Y+1, r1	; 0x01
    1c98:	1a 82       	std	Y+2, r1	; 0x02
    1c9a:	1b 82       	std	Y+3, r1	; 0x03
    1c9c:	1c 82       	std	Y+4, r1	; 0x04

	if(Copy_u8Number < 10 && Copy_u8SegID < SEG_NUM)
    1c9e:	88 85       	ldd	r24, Y+8	; 0x08
    1ca0:	8a 30       	cpi	r24, 0x0A	; 10
    1ca2:	08 f0       	brcs	.+2      	; 0x1ca6 <SSDLT_enuDisplayNum+0x2c>
    1ca4:	f6 c4       	rjmp	.+2540   	; 0x2692 <SSDLT_enuDisplayNum+0xa18>
    1ca6:	8f 81       	ldd	r24, Y+7	; 0x07
    1ca8:	82 30       	cpi	r24, 0x02	; 2
    1caa:	08 f0       	brcs	.+2      	; 0x1cae <SSDLT_enuDisplayNum+0x34>
    1cac:	f2 c4       	rjmp	.+2532   	; 0x2692 <SSDLT_enuDisplayNum+0xa18>
	{
		if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8Type == COMMON_CATHODE)
    1cae:	8f 81       	ldd	r24, Y+7	; 0x07
    1cb0:	48 2f       	mov	r20, r24
    1cb2:	50 e0       	ldi	r21, 0x00	; 0
    1cb4:	ca 01       	movw	r24, r20
    1cb6:	88 0f       	add	r24, r24
    1cb8:	99 1f       	adc	r25, r25
    1cba:	9c 01       	movw	r18, r24
    1cbc:	22 0f       	add	r18, r18
    1cbe:	33 1f       	adc	r19, r19
    1cc0:	22 0f       	add	r18, r18
    1cc2:	33 1f       	adc	r19, r19
    1cc4:	22 0f       	add	r18, r18
    1cc6:	33 1f       	adc	r19, r19
    1cc8:	82 0f       	add	r24, r18
    1cca:	93 1f       	adc	r25, r19
    1ccc:	84 0f       	add	r24, r20
    1cce:	95 1f       	adc	r25, r21
    1cd0:	fc 01       	movw	r30, r24
    1cd2:	e9 56       	subi	r30, 0x69	; 105
    1cd4:	ff 4f       	sbci	r31, 0xFF	; 255
    1cd6:	80 81       	ld	r24, Z
    1cd8:	81 30       	cpi	r24, 0x01	; 1
    1cda:	09 f0       	breq	.+2      	; 0x1cde <SSDLT_enuDisplayNum+0x64>
    1cdc:	40 c2       	rjmp	.+1152   	; 0x215e <SSDLT_enuDisplayNum+0x4e4>
		{
			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8APort,
    1cde:	8f 81       	ldd	r24, Y+7	; 0x07
    1ce0:	48 2f       	mov	r20, r24
    1ce2:	50 e0       	ldi	r21, 0x00	; 0
    1ce4:	ca 01       	movw	r24, r20
    1ce6:	88 0f       	add	r24, r24
    1ce8:	99 1f       	adc	r25, r25
    1cea:	9c 01       	movw	r18, r24
    1cec:	22 0f       	add	r18, r18
    1cee:	33 1f       	adc	r19, r19
    1cf0:	22 0f       	add	r18, r18
    1cf2:	33 1f       	adc	r19, r19
    1cf4:	22 0f       	add	r18, r18
    1cf6:	33 1f       	adc	r19, r19
    1cf8:	82 0f       	add	r24, r18
    1cfa:	93 1f       	adc	r25, r19
    1cfc:	84 0f       	add	r24, r20
    1cfe:	95 1f       	adc	r25, r21
    1d00:	fc 01       	movw	r30, r24
    1d02:	eb 57       	subi	r30, 0x7B	; 123
    1d04:	ff 4f       	sbci	r31, 0xFF	; 255
    1d06:	60 81       	ld	r22, Z
    1d08:	8f 81       	ldd	r24, Y+7	; 0x07
    1d0a:	48 2f       	mov	r20, r24
    1d0c:	50 e0       	ldi	r21, 0x00	; 0
    1d0e:	ca 01       	movw	r24, r20
    1d10:	88 0f       	add	r24, r24
    1d12:	99 1f       	adc	r25, r25
    1d14:	9c 01       	movw	r18, r24
    1d16:	22 0f       	add	r18, r18
    1d18:	33 1f       	adc	r19, r19
    1d1a:	22 0f       	add	r18, r18
    1d1c:	33 1f       	adc	r19, r19
    1d1e:	22 0f       	add	r18, r18
    1d20:	33 1f       	adc	r19, r19
    1d22:	82 0f       	add	r24, r18
    1d24:	93 1f       	adc	r25, r19
    1d26:	84 0f       	add	r24, r20
    1d28:	95 1f       	adc	r25, r21
    1d2a:	fc 01       	movw	r30, r24
    1d2c:	ea 57       	subi	r30, 0x7A	; 122
    1d2e:	ff 4f       	sbci	r31, 0xFF	; 255
    1d30:	20 81       	ld	r18, Z
    1d32:	88 85       	ldd	r24, Y+8	; 0x08
    1d34:	88 2f       	mov	r24, r24
    1d36:	90 e0       	ldi	r25, 0x00	; 0
    1d38:	fc 01       	movw	r30, r24
    1d3a:	e5 55       	subi	r30, 0x55	; 85
    1d3c:	ff 4f       	sbci	r31, 0xFF	; 255
    1d3e:	80 81       	ld	r24, Z
    1d40:	98 2f       	mov	r25, r24
    1d42:	91 70       	andi	r25, 0x01	; 1
    1d44:	86 2f       	mov	r24, r22
    1d46:	62 2f       	mov	r22, r18
    1d48:	49 2f       	mov	r20, r25
    1d4a:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    1d4e:	28 2f       	mov	r18, r24
    1d50:	30 e0       	ldi	r19, 0x00	; 0
    1d52:	40 e0       	ldi	r20, 0x00	; 0
    1d54:	50 e0       	ldi	r21, 0x00	; 0
    1d56:	89 81       	ldd	r24, Y+1	; 0x01
    1d58:	9a 81       	ldd	r25, Y+2	; 0x02
    1d5a:	ab 81       	ldd	r26, Y+3	; 0x03
    1d5c:	bc 81       	ldd	r27, Y+4	; 0x04
    1d5e:	82 2b       	or	r24, r18
    1d60:	93 2b       	or	r25, r19
    1d62:	a4 2b       	or	r26, r20
    1d64:	b5 2b       	or	r27, r21
    1d66:	89 83       	std	Y+1, r24	; 0x01
    1d68:	9a 83       	std	Y+2, r25	; 0x02
    1d6a:	ab 83       	std	Y+3, r26	; 0x03
    1d6c:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	      SSD_AstrSegConfig[Copy_u8SegID].SEG_u8APin,
											   	  ((SSDLT_Au8ComCathodeNumDisplay[Copy_u8Number]>>0) & 1)) << 0);

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8BPort,
    1d6e:	8f 81       	ldd	r24, Y+7	; 0x07
    1d70:	48 2f       	mov	r20, r24
    1d72:	50 e0       	ldi	r21, 0x00	; 0
    1d74:	ca 01       	movw	r24, r20
    1d76:	88 0f       	add	r24, r24
    1d78:	99 1f       	adc	r25, r25
    1d7a:	9c 01       	movw	r18, r24
    1d7c:	22 0f       	add	r18, r18
    1d7e:	33 1f       	adc	r19, r19
    1d80:	22 0f       	add	r18, r18
    1d82:	33 1f       	adc	r19, r19
    1d84:	22 0f       	add	r18, r18
    1d86:	33 1f       	adc	r19, r19
    1d88:	82 0f       	add	r24, r18
    1d8a:	93 1f       	adc	r25, r19
    1d8c:	84 0f       	add	r24, r20
    1d8e:	95 1f       	adc	r25, r21
    1d90:	fc 01       	movw	r30, r24
    1d92:	e9 57       	subi	r30, 0x79	; 121
    1d94:	ff 4f       	sbci	r31, 0xFF	; 255
    1d96:	60 81       	ld	r22, Z
    1d98:	8f 81       	ldd	r24, Y+7	; 0x07
    1d9a:	48 2f       	mov	r20, r24
    1d9c:	50 e0       	ldi	r21, 0x00	; 0
    1d9e:	ca 01       	movw	r24, r20
    1da0:	88 0f       	add	r24, r24
    1da2:	99 1f       	adc	r25, r25
    1da4:	9c 01       	movw	r18, r24
    1da6:	22 0f       	add	r18, r18
    1da8:	33 1f       	adc	r19, r19
    1daa:	22 0f       	add	r18, r18
    1dac:	33 1f       	adc	r19, r19
    1dae:	22 0f       	add	r18, r18
    1db0:	33 1f       	adc	r19, r19
    1db2:	82 0f       	add	r24, r18
    1db4:	93 1f       	adc	r25, r19
    1db6:	84 0f       	add	r24, r20
    1db8:	95 1f       	adc	r25, r21
    1dba:	fc 01       	movw	r30, r24
    1dbc:	e8 57       	subi	r30, 0x78	; 120
    1dbe:	ff 4f       	sbci	r31, 0xFF	; 255
    1dc0:	20 81       	ld	r18, Z
    1dc2:	88 85       	ldd	r24, Y+8	; 0x08
    1dc4:	88 2f       	mov	r24, r24
    1dc6:	90 e0       	ldi	r25, 0x00	; 0
    1dc8:	fc 01       	movw	r30, r24
    1dca:	e5 55       	subi	r30, 0x55	; 85
    1dcc:	ff 4f       	sbci	r31, 0xFF	; 255
    1dce:	80 81       	ld	r24, Z
    1dd0:	86 95       	lsr	r24
    1dd2:	98 2f       	mov	r25, r24
    1dd4:	91 70       	andi	r25, 0x01	; 1
    1dd6:	86 2f       	mov	r24, r22
    1dd8:	62 2f       	mov	r22, r18
    1dda:	49 2f       	mov	r20, r25
    1ddc:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    1de0:	88 2f       	mov	r24, r24
    1de2:	90 e0       	ldi	r25, 0x00	; 0
    1de4:	88 0f       	add	r24, r24
    1de6:	99 1f       	adc	r25, r25
    1de8:	88 0f       	add	r24, r24
    1dea:	99 1f       	adc	r25, r25
    1dec:	88 0f       	add	r24, r24
    1dee:	99 1f       	adc	r25, r25
    1df0:	9c 01       	movw	r18, r24
    1df2:	44 27       	eor	r20, r20
    1df4:	37 fd       	sbrc	r19, 7
    1df6:	40 95       	com	r20
    1df8:	54 2f       	mov	r21, r20
    1dfa:	89 81       	ldd	r24, Y+1	; 0x01
    1dfc:	9a 81       	ldd	r25, Y+2	; 0x02
    1dfe:	ab 81       	ldd	r26, Y+3	; 0x03
    1e00:	bc 81       	ldd	r27, Y+4	; 0x04
    1e02:	82 2b       	or	r24, r18
    1e04:	93 2b       	or	r25, r19
    1e06:	a4 2b       	or	r26, r20
    1e08:	b5 2b       	or	r27, r21
    1e0a:	89 83       	std	Y+1, r24	; 0x01
    1e0c:	9a 83       	std	Y+2, r25	; 0x02
    1e0e:	ab 83       	std	Y+3, r26	; 0x03
    1e10:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8BPin,
												  ((SSDLT_Au8ComCathodeNumDisplay[Copy_u8Number]>>1) & 1)) << 3);

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CPort,
    1e12:	8f 81       	ldd	r24, Y+7	; 0x07
    1e14:	48 2f       	mov	r20, r24
    1e16:	50 e0       	ldi	r21, 0x00	; 0
    1e18:	ca 01       	movw	r24, r20
    1e1a:	88 0f       	add	r24, r24
    1e1c:	99 1f       	adc	r25, r25
    1e1e:	9c 01       	movw	r18, r24
    1e20:	22 0f       	add	r18, r18
    1e22:	33 1f       	adc	r19, r19
    1e24:	22 0f       	add	r18, r18
    1e26:	33 1f       	adc	r19, r19
    1e28:	22 0f       	add	r18, r18
    1e2a:	33 1f       	adc	r19, r19
    1e2c:	82 0f       	add	r24, r18
    1e2e:	93 1f       	adc	r25, r19
    1e30:	84 0f       	add	r24, r20
    1e32:	95 1f       	adc	r25, r21
    1e34:	fc 01       	movw	r30, r24
    1e36:	e7 57       	subi	r30, 0x77	; 119
    1e38:	ff 4f       	sbci	r31, 0xFF	; 255
    1e3a:	60 81       	ld	r22, Z
    1e3c:	8f 81       	ldd	r24, Y+7	; 0x07
    1e3e:	48 2f       	mov	r20, r24
    1e40:	50 e0       	ldi	r21, 0x00	; 0
    1e42:	ca 01       	movw	r24, r20
    1e44:	88 0f       	add	r24, r24
    1e46:	99 1f       	adc	r25, r25
    1e48:	9c 01       	movw	r18, r24
    1e4a:	22 0f       	add	r18, r18
    1e4c:	33 1f       	adc	r19, r19
    1e4e:	22 0f       	add	r18, r18
    1e50:	33 1f       	adc	r19, r19
    1e52:	22 0f       	add	r18, r18
    1e54:	33 1f       	adc	r19, r19
    1e56:	82 0f       	add	r24, r18
    1e58:	93 1f       	adc	r25, r19
    1e5a:	84 0f       	add	r24, r20
    1e5c:	95 1f       	adc	r25, r21
    1e5e:	fc 01       	movw	r30, r24
    1e60:	e6 57       	subi	r30, 0x76	; 118
    1e62:	ff 4f       	sbci	r31, 0xFF	; 255
    1e64:	20 81       	ld	r18, Z
    1e66:	88 85       	ldd	r24, Y+8	; 0x08
    1e68:	88 2f       	mov	r24, r24
    1e6a:	90 e0       	ldi	r25, 0x00	; 0
    1e6c:	fc 01       	movw	r30, r24
    1e6e:	e5 55       	subi	r30, 0x55	; 85
    1e70:	ff 4f       	sbci	r31, 0xFF	; 255
    1e72:	80 81       	ld	r24, Z
    1e74:	86 95       	lsr	r24
    1e76:	86 95       	lsr	r24
    1e78:	98 2f       	mov	r25, r24
    1e7a:	91 70       	andi	r25, 0x01	; 1
    1e7c:	86 2f       	mov	r24, r22
    1e7e:	62 2f       	mov	r22, r18
    1e80:	49 2f       	mov	r20, r25
    1e82:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    1e86:	88 2f       	mov	r24, r24
    1e88:	90 e0       	ldi	r25, 0x00	; 0
    1e8a:	00 24       	eor	r0, r0
    1e8c:	96 95       	lsr	r25
    1e8e:	87 95       	ror	r24
    1e90:	07 94       	ror	r0
    1e92:	96 95       	lsr	r25
    1e94:	87 95       	ror	r24
    1e96:	07 94       	ror	r0
    1e98:	98 2f       	mov	r25, r24
    1e9a:	80 2d       	mov	r24, r0
    1e9c:	9c 01       	movw	r18, r24
    1e9e:	44 27       	eor	r20, r20
    1ea0:	37 fd       	sbrc	r19, 7
    1ea2:	40 95       	com	r20
    1ea4:	54 2f       	mov	r21, r20
    1ea6:	89 81       	ldd	r24, Y+1	; 0x01
    1ea8:	9a 81       	ldd	r25, Y+2	; 0x02
    1eaa:	ab 81       	ldd	r26, Y+3	; 0x03
    1eac:	bc 81       	ldd	r27, Y+4	; 0x04
    1eae:	82 2b       	or	r24, r18
    1eb0:	93 2b       	or	r25, r19
    1eb2:	a4 2b       	or	r26, r20
    1eb4:	b5 2b       	or	r27, r21
    1eb6:	89 83       	std	Y+1, r24	; 0x01
    1eb8:	9a 83       	std	Y+2, r25	; 0x02
    1eba:	ab 83       	std	Y+3, r26	; 0x03
    1ebc:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CPin,
												  ((SSDLT_Au8ComCathodeNumDisplay[Copy_u8Number]>>2) & 1)) << 6);

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DPort,
    1ebe:	8f 81       	ldd	r24, Y+7	; 0x07
    1ec0:	48 2f       	mov	r20, r24
    1ec2:	50 e0       	ldi	r21, 0x00	; 0
    1ec4:	ca 01       	movw	r24, r20
    1ec6:	88 0f       	add	r24, r24
    1ec8:	99 1f       	adc	r25, r25
    1eca:	9c 01       	movw	r18, r24
    1ecc:	22 0f       	add	r18, r18
    1ece:	33 1f       	adc	r19, r19
    1ed0:	22 0f       	add	r18, r18
    1ed2:	33 1f       	adc	r19, r19
    1ed4:	22 0f       	add	r18, r18
    1ed6:	33 1f       	adc	r19, r19
    1ed8:	82 0f       	add	r24, r18
    1eda:	93 1f       	adc	r25, r19
    1edc:	84 0f       	add	r24, r20
    1ede:	95 1f       	adc	r25, r21
    1ee0:	fc 01       	movw	r30, r24
    1ee2:	e5 57       	subi	r30, 0x75	; 117
    1ee4:	ff 4f       	sbci	r31, 0xFF	; 255
    1ee6:	60 81       	ld	r22, Z
    1ee8:	8f 81       	ldd	r24, Y+7	; 0x07
    1eea:	48 2f       	mov	r20, r24
    1eec:	50 e0       	ldi	r21, 0x00	; 0
    1eee:	ca 01       	movw	r24, r20
    1ef0:	88 0f       	add	r24, r24
    1ef2:	99 1f       	adc	r25, r25
    1ef4:	9c 01       	movw	r18, r24
    1ef6:	22 0f       	add	r18, r18
    1ef8:	33 1f       	adc	r19, r19
    1efa:	22 0f       	add	r18, r18
    1efc:	33 1f       	adc	r19, r19
    1efe:	22 0f       	add	r18, r18
    1f00:	33 1f       	adc	r19, r19
    1f02:	82 0f       	add	r24, r18
    1f04:	93 1f       	adc	r25, r19
    1f06:	84 0f       	add	r24, r20
    1f08:	95 1f       	adc	r25, r21
    1f0a:	fc 01       	movw	r30, r24
    1f0c:	e4 57       	subi	r30, 0x74	; 116
    1f0e:	ff 4f       	sbci	r31, 0xFF	; 255
    1f10:	20 81       	ld	r18, Z
    1f12:	88 85       	ldd	r24, Y+8	; 0x08
    1f14:	88 2f       	mov	r24, r24
    1f16:	90 e0       	ldi	r25, 0x00	; 0
    1f18:	fc 01       	movw	r30, r24
    1f1a:	e5 55       	subi	r30, 0x55	; 85
    1f1c:	ff 4f       	sbci	r31, 0xFF	; 255
    1f1e:	80 81       	ld	r24, Z
    1f20:	86 95       	lsr	r24
    1f22:	86 95       	lsr	r24
    1f24:	86 95       	lsr	r24
    1f26:	98 2f       	mov	r25, r24
    1f28:	91 70       	andi	r25, 0x01	; 1
    1f2a:	86 2f       	mov	r24, r22
    1f2c:	62 2f       	mov	r22, r18
    1f2e:	49 2f       	mov	r20, r25
    1f30:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    1f34:	88 2f       	mov	r24, r24
    1f36:	90 e0       	ldi	r25, 0x00	; 0
    1f38:	98 2f       	mov	r25, r24
    1f3a:	88 27       	eor	r24, r24
    1f3c:	99 0f       	add	r25, r25
    1f3e:	9c 01       	movw	r18, r24
    1f40:	44 27       	eor	r20, r20
    1f42:	37 fd       	sbrc	r19, 7
    1f44:	40 95       	com	r20
    1f46:	54 2f       	mov	r21, r20
    1f48:	89 81       	ldd	r24, Y+1	; 0x01
    1f4a:	9a 81       	ldd	r25, Y+2	; 0x02
    1f4c:	ab 81       	ldd	r26, Y+3	; 0x03
    1f4e:	bc 81       	ldd	r27, Y+4	; 0x04
    1f50:	82 2b       	or	r24, r18
    1f52:	93 2b       	or	r25, r19
    1f54:	a4 2b       	or	r26, r20
    1f56:	b5 2b       	or	r27, r21
    1f58:	89 83       	std	Y+1, r24	; 0x01
    1f5a:	9a 83       	std	Y+2, r25	; 0x02
    1f5c:	ab 83       	std	Y+3, r26	; 0x03
    1f5e:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DPin,
												  ((SSDLT_Au8ComCathodeNumDisplay[Copy_u8Number]>>3) & 1)) << 9) ;

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8EPort,
    1f60:	8f 81       	ldd	r24, Y+7	; 0x07
    1f62:	48 2f       	mov	r20, r24
    1f64:	50 e0       	ldi	r21, 0x00	; 0
    1f66:	ca 01       	movw	r24, r20
    1f68:	88 0f       	add	r24, r24
    1f6a:	99 1f       	adc	r25, r25
    1f6c:	9c 01       	movw	r18, r24
    1f6e:	22 0f       	add	r18, r18
    1f70:	33 1f       	adc	r19, r19
    1f72:	22 0f       	add	r18, r18
    1f74:	33 1f       	adc	r19, r19
    1f76:	22 0f       	add	r18, r18
    1f78:	33 1f       	adc	r19, r19
    1f7a:	82 0f       	add	r24, r18
    1f7c:	93 1f       	adc	r25, r19
    1f7e:	84 0f       	add	r24, r20
    1f80:	95 1f       	adc	r25, r21
    1f82:	fc 01       	movw	r30, r24
    1f84:	e3 57       	subi	r30, 0x73	; 115
    1f86:	ff 4f       	sbci	r31, 0xFF	; 255
    1f88:	60 81       	ld	r22, Z
    1f8a:	8f 81       	ldd	r24, Y+7	; 0x07
    1f8c:	48 2f       	mov	r20, r24
    1f8e:	50 e0       	ldi	r21, 0x00	; 0
    1f90:	ca 01       	movw	r24, r20
    1f92:	88 0f       	add	r24, r24
    1f94:	99 1f       	adc	r25, r25
    1f96:	9c 01       	movw	r18, r24
    1f98:	22 0f       	add	r18, r18
    1f9a:	33 1f       	adc	r19, r19
    1f9c:	22 0f       	add	r18, r18
    1f9e:	33 1f       	adc	r19, r19
    1fa0:	22 0f       	add	r18, r18
    1fa2:	33 1f       	adc	r19, r19
    1fa4:	82 0f       	add	r24, r18
    1fa6:	93 1f       	adc	r25, r19
    1fa8:	84 0f       	add	r24, r20
    1faa:	95 1f       	adc	r25, r21
    1fac:	fc 01       	movw	r30, r24
    1fae:	e2 57       	subi	r30, 0x72	; 114
    1fb0:	ff 4f       	sbci	r31, 0xFF	; 255
    1fb2:	20 81       	ld	r18, Z
    1fb4:	88 85       	ldd	r24, Y+8	; 0x08
    1fb6:	88 2f       	mov	r24, r24
    1fb8:	90 e0       	ldi	r25, 0x00	; 0
    1fba:	fc 01       	movw	r30, r24
    1fbc:	e5 55       	subi	r30, 0x55	; 85
    1fbe:	ff 4f       	sbci	r31, 0xFF	; 255
    1fc0:	80 81       	ld	r24, Z
    1fc2:	82 95       	swap	r24
    1fc4:	8f 70       	andi	r24, 0x0F	; 15
    1fc6:	98 2f       	mov	r25, r24
    1fc8:	91 70       	andi	r25, 0x01	; 1
    1fca:	86 2f       	mov	r24, r22
    1fcc:	62 2f       	mov	r22, r18
    1fce:	49 2f       	mov	r20, r25
    1fd0:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    1fd4:	88 2f       	mov	r24, r24
    1fd6:	90 e0       	ldi	r25, 0x00	; 0
    1fd8:	98 2f       	mov	r25, r24
    1fda:	88 27       	eor	r24, r24
    1fdc:	92 95       	swap	r25
    1fde:	90 7f       	andi	r25, 0xF0	; 240
    1fe0:	9c 01       	movw	r18, r24
    1fe2:	44 27       	eor	r20, r20
    1fe4:	37 fd       	sbrc	r19, 7
    1fe6:	40 95       	com	r20
    1fe8:	54 2f       	mov	r21, r20
    1fea:	89 81       	ldd	r24, Y+1	; 0x01
    1fec:	9a 81       	ldd	r25, Y+2	; 0x02
    1fee:	ab 81       	ldd	r26, Y+3	; 0x03
    1ff0:	bc 81       	ldd	r27, Y+4	; 0x04
    1ff2:	82 2b       	or	r24, r18
    1ff4:	93 2b       	or	r25, r19
    1ff6:	a4 2b       	or	r26, r20
    1ff8:	b5 2b       	or	r27, r21
    1ffa:	89 83       	std	Y+1, r24	; 0x01
    1ffc:	9a 83       	std	Y+2, r25	; 0x02
    1ffe:	ab 83       	std	Y+3, r26	; 0x03
    2000:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8EPin,
												  ((SSDLT_Au8ComCathodeNumDisplay[Copy_u8Number]>>4) & 1)) << 12);

			Local_u32Check |= (((u32)DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8FPort,
    2002:	8f 81       	ldd	r24, Y+7	; 0x07
    2004:	48 2f       	mov	r20, r24
    2006:	50 e0       	ldi	r21, 0x00	; 0
    2008:	ca 01       	movw	r24, r20
    200a:	88 0f       	add	r24, r24
    200c:	99 1f       	adc	r25, r25
    200e:	9c 01       	movw	r18, r24
    2010:	22 0f       	add	r18, r18
    2012:	33 1f       	adc	r19, r19
    2014:	22 0f       	add	r18, r18
    2016:	33 1f       	adc	r19, r19
    2018:	22 0f       	add	r18, r18
    201a:	33 1f       	adc	r19, r19
    201c:	82 0f       	add	r24, r18
    201e:	93 1f       	adc	r25, r19
    2020:	84 0f       	add	r24, r20
    2022:	95 1f       	adc	r25, r21
    2024:	fc 01       	movw	r30, r24
    2026:	e1 57       	subi	r30, 0x71	; 113
    2028:	ff 4f       	sbci	r31, 0xFF	; 255
    202a:	60 81       	ld	r22, Z
    202c:	8f 81       	ldd	r24, Y+7	; 0x07
    202e:	48 2f       	mov	r20, r24
    2030:	50 e0       	ldi	r21, 0x00	; 0
    2032:	ca 01       	movw	r24, r20
    2034:	88 0f       	add	r24, r24
    2036:	99 1f       	adc	r25, r25
    2038:	9c 01       	movw	r18, r24
    203a:	22 0f       	add	r18, r18
    203c:	33 1f       	adc	r19, r19
    203e:	22 0f       	add	r18, r18
    2040:	33 1f       	adc	r19, r19
    2042:	22 0f       	add	r18, r18
    2044:	33 1f       	adc	r19, r19
    2046:	82 0f       	add	r24, r18
    2048:	93 1f       	adc	r25, r19
    204a:	84 0f       	add	r24, r20
    204c:	95 1f       	adc	r25, r21
    204e:	fc 01       	movw	r30, r24
    2050:	e0 57       	subi	r30, 0x70	; 112
    2052:	ff 4f       	sbci	r31, 0xFF	; 255
    2054:	20 81       	ld	r18, Z
    2056:	88 85       	ldd	r24, Y+8	; 0x08
    2058:	88 2f       	mov	r24, r24
    205a:	90 e0       	ldi	r25, 0x00	; 0
    205c:	fc 01       	movw	r30, r24
    205e:	e5 55       	subi	r30, 0x55	; 85
    2060:	ff 4f       	sbci	r31, 0xFF	; 255
    2062:	80 81       	ld	r24, Z
    2064:	82 95       	swap	r24
    2066:	86 95       	lsr	r24
    2068:	87 70       	andi	r24, 0x07	; 7
    206a:	98 2f       	mov	r25, r24
    206c:	91 70       	andi	r25, 0x01	; 1
    206e:	86 2f       	mov	r24, r22
    2070:	62 2f       	mov	r22, r18
    2072:	49 2f       	mov	r20, r25
    2074:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    2078:	88 2f       	mov	r24, r24
    207a:	90 e0       	ldi	r25, 0x00	; 0
    207c:	a0 e0       	ldi	r26, 0x00	; 0
    207e:	b0 e0       	ldi	r27, 0x00	; 0
    2080:	9c 01       	movw	r18, r24
    2082:	ad 01       	movw	r20, r26
    2084:	01 2e       	mov	r0, r17
    2086:	1f e0       	ldi	r17, 0x0F	; 15
    2088:	22 0f       	add	r18, r18
    208a:	33 1f       	adc	r19, r19
    208c:	44 1f       	adc	r20, r20
    208e:	55 1f       	adc	r21, r21
    2090:	1a 95       	dec	r17
    2092:	d1 f7       	brne	.-12     	; 0x2088 <SSDLT_enuDisplayNum+0x40e>
    2094:	10 2d       	mov	r17, r0
    2096:	89 81       	ldd	r24, Y+1	; 0x01
    2098:	9a 81       	ldd	r25, Y+2	; 0x02
    209a:	ab 81       	ldd	r26, Y+3	; 0x03
    209c:	bc 81       	ldd	r27, Y+4	; 0x04
    209e:	82 2b       	or	r24, r18
    20a0:	93 2b       	or	r25, r19
    20a2:	a4 2b       	or	r26, r20
    20a4:	b5 2b       	or	r27, r21
    20a6:	89 83       	std	Y+1, r24	; 0x01
    20a8:	9a 83       	std	Y+2, r25	; 0x02
    20aa:	ab 83       	std	Y+3, r26	; 0x03
    20ac:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8FPin,
												  ((SSDLT_Au8ComCathodeNumDisplay[Copy_u8Number]>>5) & 1)) << 15));

			Local_u32Check |= (((u32)DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8GPort,
    20ae:	8f 81       	ldd	r24, Y+7	; 0x07
    20b0:	48 2f       	mov	r20, r24
    20b2:	50 e0       	ldi	r21, 0x00	; 0
    20b4:	ca 01       	movw	r24, r20
    20b6:	88 0f       	add	r24, r24
    20b8:	99 1f       	adc	r25, r25
    20ba:	9c 01       	movw	r18, r24
    20bc:	22 0f       	add	r18, r18
    20be:	33 1f       	adc	r19, r19
    20c0:	22 0f       	add	r18, r18
    20c2:	33 1f       	adc	r19, r19
    20c4:	22 0f       	add	r18, r18
    20c6:	33 1f       	adc	r19, r19
    20c8:	82 0f       	add	r24, r18
    20ca:	93 1f       	adc	r25, r19
    20cc:	84 0f       	add	r24, r20
    20ce:	95 1f       	adc	r25, r21
    20d0:	fc 01       	movw	r30, r24
    20d2:	ef 56       	subi	r30, 0x6F	; 111
    20d4:	ff 4f       	sbci	r31, 0xFF	; 255
    20d6:	60 81       	ld	r22, Z
    20d8:	8f 81       	ldd	r24, Y+7	; 0x07
    20da:	48 2f       	mov	r20, r24
    20dc:	50 e0       	ldi	r21, 0x00	; 0
    20de:	ca 01       	movw	r24, r20
    20e0:	88 0f       	add	r24, r24
    20e2:	99 1f       	adc	r25, r25
    20e4:	9c 01       	movw	r18, r24
    20e6:	22 0f       	add	r18, r18
    20e8:	33 1f       	adc	r19, r19
    20ea:	22 0f       	add	r18, r18
    20ec:	33 1f       	adc	r19, r19
    20ee:	22 0f       	add	r18, r18
    20f0:	33 1f       	adc	r19, r19
    20f2:	82 0f       	add	r24, r18
    20f4:	93 1f       	adc	r25, r19
    20f6:	84 0f       	add	r24, r20
    20f8:	95 1f       	adc	r25, r21
    20fa:	fc 01       	movw	r30, r24
    20fc:	ee 56       	subi	r30, 0x6E	; 110
    20fe:	ff 4f       	sbci	r31, 0xFF	; 255
    2100:	20 81       	ld	r18, Z
    2102:	88 85       	ldd	r24, Y+8	; 0x08
    2104:	88 2f       	mov	r24, r24
    2106:	90 e0       	ldi	r25, 0x00	; 0
    2108:	fc 01       	movw	r30, r24
    210a:	e5 55       	subi	r30, 0x55	; 85
    210c:	ff 4f       	sbci	r31, 0xFF	; 255
    210e:	80 81       	ld	r24, Z
    2110:	82 95       	swap	r24
    2112:	86 95       	lsr	r24
    2114:	86 95       	lsr	r24
    2116:	83 70       	andi	r24, 0x03	; 3
    2118:	98 2f       	mov	r25, r24
    211a:	91 70       	andi	r25, 0x01	; 1
    211c:	86 2f       	mov	r24, r22
    211e:	62 2f       	mov	r22, r18
    2120:	49 2f       	mov	r20, r25
    2122:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    2126:	88 2f       	mov	r24, r24
    2128:	90 e0       	ldi	r25, 0x00	; 0
    212a:	a0 e0       	ldi	r26, 0x00	; 0
    212c:	b0 e0       	ldi	r27, 0x00	; 0
    212e:	9c 01       	movw	r18, r24
    2130:	ad 01       	movw	r20, r26
    2132:	01 2e       	mov	r0, r17
    2134:	12 e1       	ldi	r17, 0x12	; 18
    2136:	22 0f       	add	r18, r18
    2138:	33 1f       	adc	r19, r19
    213a:	44 1f       	adc	r20, r20
    213c:	55 1f       	adc	r21, r21
    213e:	1a 95       	dec	r17
    2140:	d1 f7       	brne	.-12     	; 0x2136 <SSDLT_enuDisplayNum+0x4bc>
    2142:	10 2d       	mov	r17, r0
    2144:	89 81       	ldd	r24, Y+1	; 0x01
    2146:	9a 81       	ldd	r25, Y+2	; 0x02
    2148:	ab 81       	ldd	r26, Y+3	; 0x03
    214a:	bc 81       	ldd	r27, Y+4	; 0x04
    214c:	82 2b       	or	r24, r18
    214e:	93 2b       	or	r25, r19
    2150:	a4 2b       	or	r26, r20
    2152:	b5 2b       	or	r27, r21
    2154:	89 83       	std	Y+1, r24	; 0x01
    2156:	9a 83       	std	Y+2, r25	; 0x02
    2158:	ab 83       	std	Y+3, r26	; 0x03
    215a:	bc 83       	std	Y+4, r27	; 0x04
    215c:	9c c2       	rjmp	.+1336   	; 0x2696 <SSDLT_enuDisplayNum+0xa1c>
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8GPin,
												  ((SSDLT_Au8ComCathodeNumDisplay[Copy_u8Number]>>6) & 1)) << 18));

		}
		else if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8Type == COMMON_ANODE)
    215e:	8f 81       	ldd	r24, Y+7	; 0x07
    2160:	48 2f       	mov	r20, r24
    2162:	50 e0       	ldi	r21, 0x00	; 0
    2164:	ca 01       	movw	r24, r20
    2166:	88 0f       	add	r24, r24
    2168:	99 1f       	adc	r25, r25
    216a:	9c 01       	movw	r18, r24
    216c:	22 0f       	add	r18, r18
    216e:	33 1f       	adc	r19, r19
    2170:	22 0f       	add	r18, r18
    2172:	33 1f       	adc	r19, r19
    2174:	22 0f       	add	r18, r18
    2176:	33 1f       	adc	r19, r19
    2178:	82 0f       	add	r24, r18
    217a:	93 1f       	adc	r25, r19
    217c:	84 0f       	add	r24, r20
    217e:	95 1f       	adc	r25, r21
    2180:	fc 01       	movw	r30, r24
    2182:	e9 56       	subi	r30, 0x69	; 105
    2184:	ff 4f       	sbci	r31, 0xFF	; 255
    2186:	80 81       	ld	r24, Z
    2188:	88 23       	and	r24, r24
    218a:	09 f0       	breq	.+2      	; 0x218e <SSDLT_enuDisplayNum+0x514>
    218c:	7f c2       	rjmp	.+1278   	; 0x268c <SSDLT_enuDisplayNum+0xa12>
		{
			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8APort,
    218e:	8f 81       	ldd	r24, Y+7	; 0x07
    2190:	48 2f       	mov	r20, r24
    2192:	50 e0       	ldi	r21, 0x00	; 0
    2194:	ca 01       	movw	r24, r20
    2196:	88 0f       	add	r24, r24
    2198:	99 1f       	adc	r25, r25
    219a:	9c 01       	movw	r18, r24
    219c:	22 0f       	add	r18, r18
    219e:	33 1f       	adc	r19, r19
    21a0:	22 0f       	add	r18, r18
    21a2:	33 1f       	adc	r19, r19
    21a4:	22 0f       	add	r18, r18
    21a6:	33 1f       	adc	r19, r19
    21a8:	82 0f       	add	r24, r18
    21aa:	93 1f       	adc	r25, r19
    21ac:	84 0f       	add	r24, r20
    21ae:	95 1f       	adc	r25, r21
    21b0:	fc 01       	movw	r30, r24
    21b2:	eb 57       	subi	r30, 0x7B	; 123
    21b4:	ff 4f       	sbci	r31, 0xFF	; 255
    21b6:	80 81       	ld	r24, Z
    21b8:	8e 8f       	std	Y+30, r24	; 0x1e
    21ba:	8f 81       	ldd	r24, Y+7	; 0x07
    21bc:	48 2f       	mov	r20, r24
    21be:	50 e0       	ldi	r21, 0x00	; 0
    21c0:	ca 01       	movw	r24, r20
    21c2:	88 0f       	add	r24, r24
    21c4:	99 1f       	adc	r25, r25
    21c6:	9c 01       	movw	r18, r24
    21c8:	22 0f       	add	r18, r18
    21ca:	33 1f       	adc	r19, r19
    21cc:	22 0f       	add	r18, r18
    21ce:	33 1f       	adc	r19, r19
    21d0:	22 0f       	add	r18, r18
    21d2:	33 1f       	adc	r19, r19
    21d4:	82 0f       	add	r24, r18
    21d6:	93 1f       	adc	r25, r19
    21d8:	84 0f       	add	r24, r20
    21da:	95 1f       	adc	r25, r21
    21dc:	fc 01       	movw	r30, r24
    21de:	ea 57       	subi	r30, 0x7A	; 122
    21e0:	ff 4f       	sbci	r31, 0xFF	; 255
    21e2:	80 81       	ld	r24, Z
    21e4:	8d 8f       	std	Y+29, r24	; 0x1d
    21e6:	88 85       	ldd	r24, Y+8	; 0x08
    21e8:	88 2f       	mov	r24, r24
    21ea:	90 e0       	ldi	r25, 0x00	; 0
    21ec:	fc 01       	movw	r30, r24
    21ee:	e5 55       	subi	r30, 0x55	; 85
    21f0:	ff 4f       	sbci	r31, 0xFF	; 255
    21f2:	80 81       	ld	r24, Z
    21f4:	88 2f       	mov	r24, r24
    21f6:	90 e0       	ldi	r25, 0x00	; 0
    21f8:	81 70       	andi	r24, 0x01	; 1
    21fa:	90 70       	andi	r25, 0x00	; 0
    21fc:	1c 8e       	std	Y+28, r1	; 0x1c
    21fe:	00 97       	sbiw	r24, 0x00	; 0
    2200:	11 f4       	brne	.+4      	; 0x2206 <SSDLT_enuDisplayNum+0x58c>
    2202:	81 e0       	ldi	r24, 0x01	; 1
    2204:	8c 8f       	std	Y+28, r24	; 0x1c
    2206:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2208:	6d 8d       	ldd	r22, Y+29	; 0x1d
    220a:	4c 8d       	ldd	r20, Y+28	; 0x1c
    220c:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    2210:	28 2f       	mov	r18, r24
    2212:	30 e0       	ldi	r19, 0x00	; 0
    2214:	40 e0       	ldi	r20, 0x00	; 0
    2216:	50 e0       	ldi	r21, 0x00	; 0
    2218:	89 81       	ldd	r24, Y+1	; 0x01
    221a:	9a 81       	ldd	r25, Y+2	; 0x02
    221c:	ab 81       	ldd	r26, Y+3	; 0x03
    221e:	bc 81       	ldd	r27, Y+4	; 0x04
    2220:	82 2b       	or	r24, r18
    2222:	93 2b       	or	r25, r19
    2224:	a4 2b       	or	r26, r20
    2226:	b5 2b       	or	r27, r21
    2228:	89 83       	std	Y+1, r24	; 0x01
    222a:	9a 83       	std	Y+2, r25	; 0x02
    222c:	ab 83       	std	Y+3, r26	; 0x03
    222e:	bc 83       	std	Y+4, r27	; 0x04
							   SSD_AstrSegConfig[Copy_u8SegID].SEG_u8APin,
							   (!((SSDLT_Au8ComCathodeNumDisplay[Copy_u8Number]>>0) & 1))) << 0);

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8BPort,
    2230:	8f 81       	ldd	r24, Y+7	; 0x07
    2232:	48 2f       	mov	r20, r24
    2234:	50 e0       	ldi	r21, 0x00	; 0
    2236:	ca 01       	movw	r24, r20
    2238:	88 0f       	add	r24, r24
    223a:	99 1f       	adc	r25, r25
    223c:	9c 01       	movw	r18, r24
    223e:	22 0f       	add	r18, r18
    2240:	33 1f       	adc	r19, r19
    2242:	22 0f       	add	r18, r18
    2244:	33 1f       	adc	r19, r19
    2246:	22 0f       	add	r18, r18
    2248:	33 1f       	adc	r19, r19
    224a:	82 0f       	add	r24, r18
    224c:	93 1f       	adc	r25, r19
    224e:	84 0f       	add	r24, r20
    2250:	95 1f       	adc	r25, r21
    2252:	fc 01       	movw	r30, r24
    2254:	e9 57       	subi	r30, 0x79	; 121
    2256:	ff 4f       	sbci	r31, 0xFF	; 255
    2258:	80 81       	ld	r24, Z
    225a:	8b 8f       	std	Y+27, r24	; 0x1b
    225c:	8f 81       	ldd	r24, Y+7	; 0x07
    225e:	48 2f       	mov	r20, r24
    2260:	50 e0       	ldi	r21, 0x00	; 0
    2262:	ca 01       	movw	r24, r20
    2264:	88 0f       	add	r24, r24
    2266:	99 1f       	adc	r25, r25
    2268:	9c 01       	movw	r18, r24
    226a:	22 0f       	add	r18, r18
    226c:	33 1f       	adc	r19, r19
    226e:	22 0f       	add	r18, r18
    2270:	33 1f       	adc	r19, r19
    2272:	22 0f       	add	r18, r18
    2274:	33 1f       	adc	r19, r19
    2276:	82 0f       	add	r24, r18
    2278:	93 1f       	adc	r25, r19
    227a:	84 0f       	add	r24, r20
    227c:	95 1f       	adc	r25, r21
    227e:	fc 01       	movw	r30, r24
    2280:	e8 57       	subi	r30, 0x78	; 120
    2282:	ff 4f       	sbci	r31, 0xFF	; 255
    2284:	80 81       	ld	r24, Z
    2286:	8a 8f       	std	Y+26, r24	; 0x1a
    2288:	88 85       	ldd	r24, Y+8	; 0x08
    228a:	88 2f       	mov	r24, r24
    228c:	90 e0       	ldi	r25, 0x00	; 0
    228e:	fc 01       	movw	r30, r24
    2290:	e5 55       	subi	r30, 0x55	; 85
    2292:	ff 4f       	sbci	r31, 0xFF	; 255
    2294:	80 81       	ld	r24, Z
    2296:	86 95       	lsr	r24
    2298:	88 2f       	mov	r24, r24
    229a:	90 e0       	ldi	r25, 0x00	; 0
    229c:	81 70       	andi	r24, 0x01	; 1
    229e:	90 70       	andi	r25, 0x00	; 0
    22a0:	19 8e       	std	Y+25, r1	; 0x19
    22a2:	00 97       	sbiw	r24, 0x00	; 0
    22a4:	11 f4       	brne	.+4      	; 0x22aa <SSDLT_enuDisplayNum+0x630>
    22a6:	81 e0       	ldi	r24, 0x01	; 1
    22a8:	89 8f       	std	Y+25, r24	; 0x19
    22aa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    22ac:	6a 8d       	ldd	r22, Y+26	; 0x1a
    22ae:	49 8d       	ldd	r20, Y+25	; 0x19
    22b0:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    22b4:	88 2f       	mov	r24, r24
    22b6:	90 e0       	ldi	r25, 0x00	; 0
    22b8:	88 0f       	add	r24, r24
    22ba:	99 1f       	adc	r25, r25
    22bc:	88 0f       	add	r24, r24
    22be:	99 1f       	adc	r25, r25
    22c0:	88 0f       	add	r24, r24
    22c2:	99 1f       	adc	r25, r25
    22c4:	9c 01       	movw	r18, r24
    22c6:	44 27       	eor	r20, r20
    22c8:	37 fd       	sbrc	r19, 7
    22ca:	40 95       	com	r20
    22cc:	54 2f       	mov	r21, r20
    22ce:	89 81       	ldd	r24, Y+1	; 0x01
    22d0:	9a 81       	ldd	r25, Y+2	; 0x02
    22d2:	ab 81       	ldd	r26, Y+3	; 0x03
    22d4:	bc 81       	ldd	r27, Y+4	; 0x04
    22d6:	82 2b       	or	r24, r18
    22d8:	93 2b       	or	r25, r19
    22da:	a4 2b       	or	r26, r20
    22dc:	b5 2b       	or	r27, r21
    22de:	89 83       	std	Y+1, r24	; 0x01
    22e0:	9a 83       	std	Y+2, r25	; 0x02
    22e2:	ab 83       	std	Y+3, r26	; 0x03
    22e4:	bc 83       	std	Y+4, r27	; 0x04
							   SSD_AstrSegConfig[Copy_u8SegID].SEG_u8BPin,
							   (!((SSDLT_Au8ComCathodeNumDisplay[Copy_u8Number]>>1) & 1))) << 3);

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CPort,
    22e6:	8f 81       	ldd	r24, Y+7	; 0x07
    22e8:	48 2f       	mov	r20, r24
    22ea:	50 e0       	ldi	r21, 0x00	; 0
    22ec:	ca 01       	movw	r24, r20
    22ee:	88 0f       	add	r24, r24
    22f0:	99 1f       	adc	r25, r25
    22f2:	9c 01       	movw	r18, r24
    22f4:	22 0f       	add	r18, r18
    22f6:	33 1f       	adc	r19, r19
    22f8:	22 0f       	add	r18, r18
    22fa:	33 1f       	adc	r19, r19
    22fc:	22 0f       	add	r18, r18
    22fe:	33 1f       	adc	r19, r19
    2300:	82 0f       	add	r24, r18
    2302:	93 1f       	adc	r25, r19
    2304:	84 0f       	add	r24, r20
    2306:	95 1f       	adc	r25, r21
    2308:	fc 01       	movw	r30, r24
    230a:	e7 57       	subi	r30, 0x77	; 119
    230c:	ff 4f       	sbci	r31, 0xFF	; 255
    230e:	80 81       	ld	r24, Z
    2310:	88 8f       	std	Y+24, r24	; 0x18
    2312:	8f 81       	ldd	r24, Y+7	; 0x07
    2314:	48 2f       	mov	r20, r24
    2316:	50 e0       	ldi	r21, 0x00	; 0
    2318:	ca 01       	movw	r24, r20
    231a:	88 0f       	add	r24, r24
    231c:	99 1f       	adc	r25, r25
    231e:	9c 01       	movw	r18, r24
    2320:	22 0f       	add	r18, r18
    2322:	33 1f       	adc	r19, r19
    2324:	22 0f       	add	r18, r18
    2326:	33 1f       	adc	r19, r19
    2328:	22 0f       	add	r18, r18
    232a:	33 1f       	adc	r19, r19
    232c:	82 0f       	add	r24, r18
    232e:	93 1f       	adc	r25, r19
    2330:	84 0f       	add	r24, r20
    2332:	95 1f       	adc	r25, r21
    2334:	fc 01       	movw	r30, r24
    2336:	e6 57       	subi	r30, 0x76	; 118
    2338:	ff 4f       	sbci	r31, 0xFF	; 255
    233a:	80 81       	ld	r24, Z
    233c:	8f 8b       	std	Y+23, r24	; 0x17
    233e:	88 85       	ldd	r24, Y+8	; 0x08
    2340:	88 2f       	mov	r24, r24
    2342:	90 e0       	ldi	r25, 0x00	; 0
    2344:	fc 01       	movw	r30, r24
    2346:	e5 55       	subi	r30, 0x55	; 85
    2348:	ff 4f       	sbci	r31, 0xFF	; 255
    234a:	80 81       	ld	r24, Z
    234c:	86 95       	lsr	r24
    234e:	86 95       	lsr	r24
    2350:	88 2f       	mov	r24, r24
    2352:	90 e0       	ldi	r25, 0x00	; 0
    2354:	81 70       	andi	r24, 0x01	; 1
    2356:	90 70       	andi	r25, 0x00	; 0
    2358:	1e 8a       	std	Y+22, r1	; 0x16
    235a:	00 97       	sbiw	r24, 0x00	; 0
    235c:	11 f4       	brne	.+4      	; 0x2362 <SSDLT_enuDisplayNum+0x6e8>
    235e:	81 e0       	ldi	r24, 0x01	; 1
    2360:	8e 8b       	std	Y+22, r24	; 0x16
    2362:	88 8d       	ldd	r24, Y+24	; 0x18
    2364:	6f 89       	ldd	r22, Y+23	; 0x17
    2366:	4e 89       	ldd	r20, Y+22	; 0x16
    2368:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    236c:	88 2f       	mov	r24, r24
    236e:	90 e0       	ldi	r25, 0x00	; 0
    2370:	00 24       	eor	r0, r0
    2372:	96 95       	lsr	r25
    2374:	87 95       	ror	r24
    2376:	07 94       	ror	r0
    2378:	96 95       	lsr	r25
    237a:	87 95       	ror	r24
    237c:	07 94       	ror	r0
    237e:	98 2f       	mov	r25, r24
    2380:	80 2d       	mov	r24, r0
    2382:	9c 01       	movw	r18, r24
    2384:	44 27       	eor	r20, r20
    2386:	37 fd       	sbrc	r19, 7
    2388:	40 95       	com	r20
    238a:	54 2f       	mov	r21, r20
    238c:	89 81       	ldd	r24, Y+1	; 0x01
    238e:	9a 81       	ldd	r25, Y+2	; 0x02
    2390:	ab 81       	ldd	r26, Y+3	; 0x03
    2392:	bc 81       	ldd	r27, Y+4	; 0x04
    2394:	82 2b       	or	r24, r18
    2396:	93 2b       	or	r25, r19
    2398:	a4 2b       	or	r26, r20
    239a:	b5 2b       	or	r27, r21
    239c:	89 83       	std	Y+1, r24	; 0x01
    239e:	9a 83       	std	Y+2, r25	; 0x02
    23a0:	ab 83       	std	Y+3, r26	; 0x03
    23a2:	bc 83       	std	Y+4, r27	; 0x04
							   SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CPin,
							   (!((SSDLT_Au8ComCathodeNumDisplay[Copy_u8Number]>>2) & 1))) << 6);

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DPort,
    23a4:	8f 81       	ldd	r24, Y+7	; 0x07
    23a6:	48 2f       	mov	r20, r24
    23a8:	50 e0       	ldi	r21, 0x00	; 0
    23aa:	ca 01       	movw	r24, r20
    23ac:	88 0f       	add	r24, r24
    23ae:	99 1f       	adc	r25, r25
    23b0:	9c 01       	movw	r18, r24
    23b2:	22 0f       	add	r18, r18
    23b4:	33 1f       	adc	r19, r19
    23b6:	22 0f       	add	r18, r18
    23b8:	33 1f       	adc	r19, r19
    23ba:	22 0f       	add	r18, r18
    23bc:	33 1f       	adc	r19, r19
    23be:	82 0f       	add	r24, r18
    23c0:	93 1f       	adc	r25, r19
    23c2:	84 0f       	add	r24, r20
    23c4:	95 1f       	adc	r25, r21
    23c6:	fc 01       	movw	r30, r24
    23c8:	e5 57       	subi	r30, 0x75	; 117
    23ca:	ff 4f       	sbci	r31, 0xFF	; 255
    23cc:	80 81       	ld	r24, Z
    23ce:	8d 8b       	std	Y+21, r24	; 0x15
    23d0:	8f 81       	ldd	r24, Y+7	; 0x07
    23d2:	48 2f       	mov	r20, r24
    23d4:	50 e0       	ldi	r21, 0x00	; 0
    23d6:	ca 01       	movw	r24, r20
    23d8:	88 0f       	add	r24, r24
    23da:	99 1f       	adc	r25, r25
    23dc:	9c 01       	movw	r18, r24
    23de:	22 0f       	add	r18, r18
    23e0:	33 1f       	adc	r19, r19
    23e2:	22 0f       	add	r18, r18
    23e4:	33 1f       	adc	r19, r19
    23e6:	22 0f       	add	r18, r18
    23e8:	33 1f       	adc	r19, r19
    23ea:	82 0f       	add	r24, r18
    23ec:	93 1f       	adc	r25, r19
    23ee:	84 0f       	add	r24, r20
    23f0:	95 1f       	adc	r25, r21
    23f2:	fc 01       	movw	r30, r24
    23f4:	e4 57       	subi	r30, 0x74	; 116
    23f6:	ff 4f       	sbci	r31, 0xFF	; 255
    23f8:	80 81       	ld	r24, Z
    23fa:	8c 8b       	std	Y+20, r24	; 0x14
    23fc:	88 85       	ldd	r24, Y+8	; 0x08
    23fe:	88 2f       	mov	r24, r24
    2400:	90 e0       	ldi	r25, 0x00	; 0
    2402:	fc 01       	movw	r30, r24
    2404:	e5 55       	subi	r30, 0x55	; 85
    2406:	ff 4f       	sbci	r31, 0xFF	; 255
    2408:	80 81       	ld	r24, Z
    240a:	86 95       	lsr	r24
    240c:	86 95       	lsr	r24
    240e:	86 95       	lsr	r24
    2410:	88 2f       	mov	r24, r24
    2412:	90 e0       	ldi	r25, 0x00	; 0
    2414:	81 70       	andi	r24, 0x01	; 1
    2416:	90 70       	andi	r25, 0x00	; 0
    2418:	1b 8a       	std	Y+19, r1	; 0x13
    241a:	00 97       	sbiw	r24, 0x00	; 0
    241c:	11 f4       	brne	.+4      	; 0x2422 <SSDLT_enuDisplayNum+0x7a8>
    241e:	81 e0       	ldi	r24, 0x01	; 1
    2420:	8b 8b       	std	Y+19, r24	; 0x13
    2422:	8d 89       	ldd	r24, Y+21	; 0x15
    2424:	6c 89       	ldd	r22, Y+20	; 0x14
    2426:	4b 89       	ldd	r20, Y+19	; 0x13
    2428:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    242c:	88 2f       	mov	r24, r24
    242e:	90 e0       	ldi	r25, 0x00	; 0
    2430:	98 2f       	mov	r25, r24
    2432:	88 27       	eor	r24, r24
    2434:	99 0f       	add	r25, r25
    2436:	9c 01       	movw	r18, r24
    2438:	44 27       	eor	r20, r20
    243a:	37 fd       	sbrc	r19, 7
    243c:	40 95       	com	r20
    243e:	54 2f       	mov	r21, r20
    2440:	89 81       	ldd	r24, Y+1	; 0x01
    2442:	9a 81       	ldd	r25, Y+2	; 0x02
    2444:	ab 81       	ldd	r26, Y+3	; 0x03
    2446:	bc 81       	ldd	r27, Y+4	; 0x04
    2448:	82 2b       	or	r24, r18
    244a:	93 2b       	or	r25, r19
    244c:	a4 2b       	or	r26, r20
    244e:	b5 2b       	or	r27, r21
    2450:	89 83       	std	Y+1, r24	; 0x01
    2452:	9a 83       	std	Y+2, r25	; 0x02
    2454:	ab 83       	std	Y+3, r26	; 0x03
    2456:	bc 83       	std	Y+4, r27	; 0x04
							   SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DPin,
							   (!((SSDLT_Au8ComCathodeNumDisplay[Copy_u8Number]>>3) & 1))) << 9);

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8EPort,
    2458:	8f 81       	ldd	r24, Y+7	; 0x07
    245a:	48 2f       	mov	r20, r24
    245c:	50 e0       	ldi	r21, 0x00	; 0
    245e:	ca 01       	movw	r24, r20
    2460:	88 0f       	add	r24, r24
    2462:	99 1f       	adc	r25, r25
    2464:	9c 01       	movw	r18, r24
    2466:	22 0f       	add	r18, r18
    2468:	33 1f       	adc	r19, r19
    246a:	22 0f       	add	r18, r18
    246c:	33 1f       	adc	r19, r19
    246e:	22 0f       	add	r18, r18
    2470:	33 1f       	adc	r19, r19
    2472:	82 0f       	add	r24, r18
    2474:	93 1f       	adc	r25, r19
    2476:	84 0f       	add	r24, r20
    2478:	95 1f       	adc	r25, r21
    247a:	fc 01       	movw	r30, r24
    247c:	e3 57       	subi	r30, 0x73	; 115
    247e:	ff 4f       	sbci	r31, 0xFF	; 255
    2480:	80 81       	ld	r24, Z
    2482:	8a 8b       	std	Y+18, r24	; 0x12
    2484:	8f 81       	ldd	r24, Y+7	; 0x07
    2486:	48 2f       	mov	r20, r24
    2488:	50 e0       	ldi	r21, 0x00	; 0
    248a:	ca 01       	movw	r24, r20
    248c:	88 0f       	add	r24, r24
    248e:	99 1f       	adc	r25, r25
    2490:	9c 01       	movw	r18, r24
    2492:	22 0f       	add	r18, r18
    2494:	33 1f       	adc	r19, r19
    2496:	22 0f       	add	r18, r18
    2498:	33 1f       	adc	r19, r19
    249a:	22 0f       	add	r18, r18
    249c:	33 1f       	adc	r19, r19
    249e:	82 0f       	add	r24, r18
    24a0:	93 1f       	adc	r25, r19
    24a2:	84 0f       	add	r24, r20
    24a4:	95 1f       	adc	r25, r21
    24a6:	fc 01       	movw	r30, r24
    24a8:	e2 57       	subi	r30, 0x72	; 114
    24aa:	ff 4f       	sbci	r31, 0xFF	; 255
    24ac:	80 81       	ld	r24, Z
    24ae:	89 8b       	std	Y+17, r24	; 0x11
    24b0:	88 85       	ldd	r24, Y+8	; 0x08
    24b2:	88 2f       	mov	r24, r24
    24b4:	90 e0       	ldi	r25, 0x00	; 0
    24b6:	fc 01       	movw	r30, r24
    24b8:	e5 55       	subi	r30, 0x55	; 85
    24ba:	ff 4f       	sbci	r31, 0xFF	; 255
    24bc:	80 81       	ld	r24, Z
    24be:	82 95       	swap	r24
    24c0:	8f 70       	andi	r24, 0x0F	; 15
    24c2:	88 2f       	mov	r24, r24
    24c4:	90 e0       	ldi	r25, 0x00	; 0
    24c6:	81 70       	andi	r24, 0x01	; 1
    24c8:	90 70       	andi	r25, 0x00	; 0
    24ca:	18 8a       	std	Y+16, r1	; 0x10
    24cc:	00 97       	sbiw	r24, 0x00	; 0
    24ce:	11 f4       	brne	.+4      	; 0x24d4 <SSDLT_enuDisplayNum+0x85a>
    24d0:	81 e0       	ldi	r24, 0x01	; 1
    24d2:	88 8b       	std	Y+16, r24	; 0x10
    24d4:	8a 89       	ldd	r24, Y+18	; 0x12
    24d6:	69 89       	ldd	r22, Y+17	; 0x11
    24d8:	48 89       	ldd	r20, Y+16	; 0x10
    24da:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    24de:	88 2f       	mov	r24, r24
    24e0:	90 e0       	ldi	r25, 0x00	; 0
    24e2:	98 2f       	mov	r25, r24
    24e4:	88 27       	eor	r24, r24
    24e6:	92 95       	swap	r25
    24e8:	90 7f       	andi	r25, 0xF0	; 240
    24ea:	9c 01       	movw	r18, r24
    24ec:	44 27       	eor	r20, r20
    24ee:	37 fd       	sbrc	r19, 7
    24f0:	40 95       	com	r20
    24f2:	54 2f       	mov	r21, r20
    24f4:	89 81       	ldd	r24, Y+1	; 0x01
    24f6:	9a 81       	ldd	r25, Y+2	; 0x02
    24f8:	ab 81       	ldd	r26, Y+3	; 0x03
    24fa:	bc 81       	ldd	r27, Y+4	; 0x04
    24fc:	82 2b       	or	r24, r18
    24fe:	93 2b       	or	r25, r19
    2500:	a4 2b       	or	r26, r20
    2502:	b5 2b       	or	r27, r21
    2504:	89 83       	std	Y+1, r24	; 0x01
    2506:	9a 83       	std	Y+2, r25	; 0x02
    2508:	ab 83       	std	Y+3, r26	; 0x03
    250a:	bc 83       	std	Y+4, r27	; 0x04
							   SSD_AstrSegConfig[Copy_u8SegID].SEG_u8EPin,
							   (!((SSDLT_Au8ComCathodeNumDisplay[Copy_u8Number]>>4) & 1))) << 12);

			Local_u32Check |= (((u32)DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8FPort,
    250c:	8f 81       	ldd	r24, Y+7	; 0x07
    250e:	48 2f       	mov	r20, r24
    2510:	50 e0       	ldi	r21, 0x00	; 0
    2512:	ca 01       	movw	r24, r20
    2514:	88 0f       	add	r24, r24
    2516:	99 1f       	adc	r25, r25
    2518:	9c 01       	movw	r18, r24
    251a:	22 0f       	add	r18, r18
    251c:	33 1f       	adc	r19, r19
    251e:	22 0f       	add	r18, r18
    2520:	33 1f       	adc	r19, r19
    2522:	22 0f       	add	r18, r18
    2524:	33 1f       	adc	r19, r19
    2526:	82 0f       	add	r24, r18
    2528:	93 1f       	adc	r25, r19
    252a:	84 0f       	add	r24, r20
    252c:	95 1f       	adc	r25, r21
    252e:	fc 01       	movw	r30, r24
    2530:	e1 57       	subi	r30, 0x71	; 113
    2532:	ff 4f       	sbci	r31, 0xFF	; 255
    2534:	80 81       	ld	r24, Z
    2536:	8f 87       	std	Y+15, r24	; 0x0f
    2538:	8f 81       	ldd	r24, Y+7	; 0x07
    253a:	48 2f       	mov	r20, r24
    253c:	50 e0       	ldi	r21, 0x00	; 0
    253e:	ca 01       	movw	r24, r20
    2540:	88 0f       	add	r24, r24
    2542:	99 1f       	adc	r25, r25
    2544:	9c 01       	movw	r18, r24
    2546:	22 0f       	add	r18, r18
    2548:	33 1f       	adc	r19, r19
    254a:	22 0f       	add	r18, r18
    254c:	33 1f       	adc	r19, r19
    254e:	22 0f       	add	r18, r18
    2550:	33 1f       	adc	r19, r19
    2552:	82 0f       	add	r24, r18
    2554:	93 1f       	adc	r25, r19
    2556:	84 0f       	add	r24, r20
    2558:	95 1f       	adc	r25, r21
    255a:	fc 01       	movw	r30, r24
    255c:	e0 57       	subi	r30, 0x70	; 112
    255e:	ff 4f       	sbci	r31, 0xFF	; 255
    2560:	80 81       	ld	r24, Z
    2562:	8e 87       	std	Y+14, r24	; 0x0e
    2564:	88 85       	ldd	r24, Y+8	; 0x08
    2566:	88 2f       	mov	r24, r24
    2568:	90 e0       	ldi	r25, 0x00	; 0
    256a:	fc 01       	movw	r30, r24
    256c:	e5 55       	subi	r30, 0x55	; 85
    256e:	ff 4f       	sbci	r31, 0xFF	; 255
    2570:	80 81       	ld	r24, Z
    2572:	82 95       	swap	r24
    2574:	86 95       	lsr	r24
    2576:	87 70       	andi	r24, 0x07	; 7
    2578:	88 2f       	mov	r24, r24
    257a:	90 e0       	ldi	r25, 0x00	; 0
    257c:	81 70       	andi	r24, 0x01	; 1
    257e:	90 70       	andi	r25, 0x00	; 0
    2580:	1d 86       	std	Y+13, r1	; 0x0d
    2582:	00 97       	sbiw	r24, 0x00	; 0
    2584:	11 f4       	brne	.+4      	; 0x258a <SSDLT_enuDisplayNum+0x910>
    2586:	81 e0       	ldi	r24, 0x01	; 1
    2588:	8d 87       	std	Y+13, r24	; 0x0d
    258a:	8f 85       	ldd	r24, Y+15	; 0x0f
    258c:	6e 85       	ldd	r22, Y+14	; 0x0e
    258e:	4d 85       	ldd	r20, Y+13	; 0x0d
    2590:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    2594:	88 2f       	mov	r24, r24
    2596:	90 e0       	ldi	r25, 0x00	; 0
    2598:	a0 e0       	ldi	r26, 0x00	; 0
    259a:	b0 e0       	ldi	r27, 0x00	; 0
    259c:	9c 01       	movw	r18, r24
    259e:	ad 01       	movw	r20, r26
    25a0:	01 2e       	mov	r0, r17
    25a2:	1f e0       	ldi	r17, 0x0F	; 15
    25a4:	22 0f       	add	r18, r18
    25a6:	33 1f       	adc	r19, r19
    25a8:	44 1f       	adc	r20, r20
    25aa:	55 1f       	adc	r21, r21
    25ac:	1a 95       	dec	r17
    25ae:	d1 f7       	brne	.-12     	; 0x25a4 <SSDLT_enuDisplayNum+0x92a>
    25b0:	10 2d       	mov	r17, r0
    25b2:	89 81       	ldd	r24, Y+1	; 0x01
    25b4:	9a 81       	ldd	r25, Y+2	; 0x02
    25b6:	ab 81       	ldd	r26, Y+3	; 0x03
    25b8:	bc 81       	ldd	r27, Y+4	; 0x04
    25ba:	82 2b       	or	r24, r18
    25bc:	93 2b       	or	r25, r19
    25be:	a4 2b       	or	r26, r20
    25c0:	b5 2b       	or	r27, r21
    25c2:	89 83       	std	Y+1, r24	; 0x01
    25c4:	9a 83       	std	Y+2, r25	; 0x02
    25c6:	ab 83       	std	Y+3, r26	; 0x03
    25c8:	bc 83       	std	Y+4, r27	; 0x04
							   SSD_AstrSegConfig[Copy_u8SegID].SEG_u8FPin,
							   (!((SSDLT_Au8ComCathodeNumDisplay[Copy_u8Number]>>5) & 1))) << 15));

			Local_u32Check |= (((u32)DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8GPort,
    25ca:	8f 81       	ldd	r24, Y+7	; 0x07
    25cc:	48 2f       	mov	r20, r24
    25ce:	50 e0       	ldi	r21, 0x00	; 0
    25d0:	ca 01       	movw	r24, r20
    25d2:	88 0f       	add	r24, r24
    25d4:	99 1f       	adc	r25, r25
    25d6:	9c 01       	movw	r18, r24
    25d8:	22 0f       	add	r18, r18
    25da:	33 1f       	adc	r19, r19
    25dc:	22 0f       	add	r18, r18
    25de:	33 1f       	adc	r19, r19
    25e0:	22 0f       	add	r18, r18
    25e2:	33 1f       	adc	r19, r19
    25e4:	82 0f       	add	r24, r18
    25e6:	93 1f       	adc	r25, r19
    25e8:	84 0f       	add	r24, r20
    25ea:	95 1f       	adc	r25, r21
    25ec:	fc 01       	movw	r30, r24
    25ee:	ef 56       	subi	r30, 0x6F	; 111
    25f0:	ff 4f       	sbci	r31, 0xFF	; 255
    25f2:	80 81       	ld	r24, Z
    25f4:	8c 87       	std	Y+12, r24	; 0x0c
    25f6:	8f 81       	ldd	r24, Y+7	; 0x07
    25f8:	48 2f       	mov	r20, r24
    25fa:	50 e0       	ldi	r21, 0x00	; 0
    25fc:	ca 01       	movw	r24, r20
    25fe:	88 0f       	add	r24, r24
    2600:	99 1f       	adc	r25, r25
    2602:	9c 01       	movw	r18, r24
    2604:	22 0f       	add	r18, r18
    2606:	33 1f       	adc	r19, r19
    2608:	22 0f       	add	r18, r18
    260a:	33 1f       	adc	r19, r19
    260c:	22 0f       	add	r18, r18
    260e:	33 1f       	adc	r19, r19
    2610:	82 0f       	add	r24, r18
    2612:	93 1f       	adc	r25, r19
    2614:	84 0f       	add	r24, r20
    2616:	95 1f       	adc	r25, r21
    2618:	fc 01       	movw	r30, r24
    261a:	ee 56       	subi	r30, 0x6E	; 110
    261c:	ff 4f       	sbci	r31, 0xFF	; 255
    261e:	80 81       	ld	r24, Z
    2620:	8b 87       	std	Y+11, r24	; 0x0b
    2622:	88 85       	ldd	r24, Y+8	; 0x08
    2624:	88 2f       	mov	r24, r24
    2626:	90 e0       	ldi	r25, 0x00	; 0
    2628:	fc 01       	movw	r30, r24
    262a:	e5 55       	subi	r30, 0x55	; 85
    262c:	ff 4f       	sbci	r31, 0xFF	; 255
    262e:	80 81       	ld	r24, Z
    2630:	82 95       	swap	r24
    2632:	86 95       	lsr	r24
    2634:	86 95       	lsr	r24
    2636:	83 70       	andi	r24, 0x03	; 3
    2638:	88 2f       	mov	r24, r24
    263a:	90 e0       	ldi	r25, 0x00	; 0
    263c:	81 70       	andi	r24, 0x01	; 1
    263e:	90 70       	andi	r25, 0x00	; 0
    2640:	1a 86       	std	Y+10, r1	; 0x0a
    2642:	00 97       	sbiw	r24, 0x00	; 0
    2644:	11 f4       	brne	.+4      	; 0x264a <SSDLT_enuDisplayNum+0x9d0>
    2646:	81 e0       	ldi	r24, 0x01	; 1
    2648:	8a 87       	std	Y+10, r24	; 0x0a
    264a:	8c 85       	ldd	r24, Y+12	; 0x0c
    264c:	6b 85       	ldd	r22, Y+11	; 0x0b
    264e:	4a 85       	ldd	r20, Y+10	; 0x0a
    2650:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    2654:	88 2f       	mov	r24, r24
    2656:	90 e0       	ldi	r25, 0x00	; 0
    2658:	a0 e0       	ldi	r26, 0x00	; 0
    265a:	b0 e0       	ldi	r27, 0x00	; 0
    265c:	9c 01       	movw	r18, r24
    265e:	ad 01       	movw	r20, r26
    2660:	01 2e       	mov	r0, r17
    2662:	12 e1       	ldi	r17, 0x12	; 18
    2664:	22 0f       	add	r18, r18
    2666:	33 1f       	adc	r19, r19
    2668:	44 1f       	adc	r20, r20
    266a:	55 1f       	adc	r21, r21
    266c:	1a 95       	dec	r17
    266e:	d1 f7       	brne	.-12     	; 0x2664 <SSDLT_enuDisplayNum+0x9ea>
    2670:	10 2d       	mov	r17, r0
    2672:	89 81       	ldd	r24, Y+1	; 0x01
    2674:	9a 81       	ldd	r25, Y+2	; 0x02
    2676:	ab 81       	ldd	r26, Y+3	; 0x03
    2678:	bc 81       	ldd	r27, Y+4	; 0x04
    267a:	82 2b       	or	r24, r18
    267c:	93 2b       	or	r25, r19
    267e:	a4 2b       	or	r26, r20
    2680:	b5 2b       	or	r27, r21
    2682:	89 83       	std	Y+1, r24	; 0x01
    2684:	9a 83       	std	Y+2, r25	; 0x02
    2686:	ab 83       	std	Y+3, r26	; 0x03
    2688:	bc 83       	std	Y+4, r27	; 0x04
    268a:	05 c0       	rjmp	.+10     	; 0x2696 <SSDLT_enuDisplayNum+0xa1c>
							   SSD_AstrSegConfig[Copy_u8SegID].SEG_u8GPin,
							   (!((SSDLT_Au8ComCathodeNumDisplay[Copy_u8Number]>>6) & 1))) << 18));
		}
		else
		{
			Local_enuErrorState = ES_OUT_OF_RANGE;
    268c:	83 e0       	ldi	r24, 0x03	; 3
    268e:	8e 83       	std	Y+6, r24	; 0x06
    2690:	02 c0       	rjmp	.+4      	; 0x2696 <SSDLT_enuDisplayNum+0xa1c>
		}
	}
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    2692:	83 e0       	ldi	r24, 0x03	; 3
    2694:	8e 83       	std	Y+6, r24	; 0x06
	}

	for(Local_u8Iterator = 0; Local_u8Iterator < 21; Local_u8Iterator += 3)
    2696:	1d 82       	std	Y+5, r1	; 0x05
    2698:	1e c0       	rjmp	.+60     	; 0x26d6 <SSDLT_enuDisplayNum+0xa5c>
	{
		if( ( ( (Local_u32Check)>>Local_u8Iterator) & 7) != ES_OK)
    269a:	8d 81       	ldd	r24, Y+5	; 0x05
    269c:	28 2f       	mov	r18, r24
    269e:	30 e0       	ldi	r19, 0x00	; 0
    26a0:	89 81       	ldd	r24, Y+1	; 0x01
    26a2:	9a 81       	ldd	r25, Y+2	; 0x02
    26a4:	ab 81       	ldd	r26, Y+3	; 0x03
    26a6:	bc 81       	ldd	r27, Y+4	; 0x04
    26a8:	02 2e       	mov	r0, r18
    26aa:	04 c0       	rjmp	.+8      	; 0x26b4 <SSDLT_enuDisplayNum+0xa3a>
    26ac:	b6 95       	lsr	r27
    26ae:	a7 95       	ror	r26
    26b0:	97 95       	ror	r25
    26b2:	87 95       	ror	r24
    26b4:	0a 94       	dec	r0
    26b6:	d2 f7       	brpl	.-12     	; 0x26ac <SSDLT_enuDisplayNum+0xa32>
    26b8:	87 70       	andi	r24, 0x07	; 7
    26ba:	90 70       	andi	r25, 0x00	; 0
    26bc:	a0 70       	andi	r26, 0x00	; 0
    26be:	b0 70       	andi	r27, 0x00	; 0
    26c0:	81 30       	cpi	r24, 0x01	; 1
    26c2:	91 05       	cpc	r25, r1
    26c4:	a1 05       	cpc	r26, r1
    26c6:	b1 05       	cpc	r27, r1
    26c8:	19 f0       	breq	.+6      	; 0x26d0 <SSDLT_enuDisplayNum+0xa56>
		{
			return Local_enuErrorState;
    26ca:	8e 81       	ldd	r24, Y+6	; 0x06
    26cc:	89 87       	std	Y+9, r24	; 0x09
    26ce:	0a c0       	rjmp	.+20     	; 0x26e4 <SSDLT_enuDisplayNum+0xa6a>
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
	}

	for(Local_u8Iterator = 0; Local_u8Iterator < 21; Local_u8Iterator += 3)
    26d0:	8d 81       	ldd	r24, Y+5	; 0x05
    26d2:	8d 5f       	subi	r24, 0xFD	; 253
    26d4:	8d 83       	std	Y+5, r24	; 0x05
    26d6:	8d 81       	ldd	r24, Y+5	; 0x05
    26d8:	85 31       	cpi	r24, 0x15	; 21
    26da:	f8 f2       	brcs	.-66     	; 0x269a <SSDLT_enuDisplayNum+0xa20>
		{
			return Local_enuErrorState;
		}
	}

	Local_enuErrorState = ES_OK;
    26dc:	81 e0       	ldi	r24, 0x01	; 1
    26de:	8e 83       	std	Y+6, r24	; 0x06

	return Local_enuErrorState;
    26e0:	8e 81       	ldd	r24, Y+6	; 0x06
    26e2:	89 87       	std	Y+9, r24	; 0x09
    26e4:	89 85       	ldd	r24, Y+9	; 0x09
}
    26e6:	6e 96       	adiw	r28, 0x1e	; 30
    26e8:	0f b6       	in	r0, 0x3f	; 63
    26ea:	f8 94       	cli
    26ec:	de bf       	out	0x3e, r29	; 62
    26ee:	0f be       	out	0x3f, r0	; 63
    26f0:	cd bf       	out	0x3d, r28	; 61
    26f2:	cf 91       	pop	r28
    26f4:	df 91       	pop	r29
    26f6:	08 95       	ret

000026f8 <SSDLT_enuEnableCommon>:

ES_t SSDLT_enuEnableCommon(u8 Copy_u8SegID)
{
    26f8:	df 93       	push	r29
    26fa:	cf 93       	push	r28
    26fc:	00 d0       	rcall	.+0      	; 0x26fe <SSDLT_enuEnableCommon+0x6>
    26fe:	cd b7       	in	r28, 0x3d	; 61
    2700:	de b7       	in	r29, 0x3e	; 62
    2702:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    2704:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8SegID < SEG_NUM)
    2706:	8a 81       	ldd	r24, Y+2	; 0x02
    2708:	82 30       	cpi	r24, 0x02	; 2
    270a:	08 f0       	brcs	.+2      	; 0x270e <SSDLT_enuEnableCommon+0x16>
    270c:	c2 c0       	rjmp	.+388    	; 0x2892 <SSDLT_enuEnableCommon+0x19a>
	{
		if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CMN_Port != NOT_CONNECTED ||
    270e:	8a 81       	ldd	r24, Y+2	; 0x02
    2710:	48 2f       	mov	r20, r24
    2712:	50 e0       	ldi	r21, 0x00	; 0
    2714:	ca 01       	movw	r24, r20
    2716:	88 0f       	add	r24, r24
    2718:	99 1f       	adc	r25, r25
    271a:	9c 01       	movw	r18, r24
    271c:	22 0f       	add	r18, r18
    271e:	33 1f       	adc	r19, r19
    2720:	22 0f       	add	r18, r18
    2722:	33 1f       	adc	r19, r19
    2724:	22 0f       	add	r18, r18
    2726:	33 1f       	adc	r19, r19
    2728:	82 0f       	add	r24, r18
    272a:	93 1f       	adc	r25, r19
    272c:	84 0f       	add	r24, r20
    272e:	95 1f       	adc	r25, r21
    2730:	fc 01       	movw	r30, r24
    2732:	ed 56       	subi	r30, 0x6D	; 109
    2734:	ff 4f       	sbci	r31, 0xFF	; 255
    2736:	80 81       	ld	r24, Z
    2738:	82 30       	cpi	r24, 0x02	; 2
    273a:	c1 f4       	brne	.+48     	; 0x276c <SSDLT_enuEnableCommon+0x74>
    273c:	8a 81       	ldd	r24, Y+2	; 0x02
    273e:	48 2f       	mov	r20, r24
    2740:	50 e0       	ldi	r21, 0x00	; 0
    2742:	ca 01       	movw	r24, r20
    2744:	88 0f       	add	r24, r24
    2746:	99 1f       	adc	r25, r25
    2748:	9c 01       	movw	r18, r24
    274a:	22 0f       	add	r18, r18
    274c:	33 1f       	adc	r19, r19
    274e:	22 0f       	add	r18, r18
    2750:	33 1f       	adc	r19, r19
    2752:	22 0f       	add	r18, r18
    2754:	33 1f       	adc	r19, r19
    2756:	82 0f       	add	r24, r18
    2758:	93 1f       	adc	r25, r19
    275a:	84 0f       	add	r24, r20
    275c:	95 1f       	adc	r25, r21
    275e:	fc 01       	movw	r30, r24
    2760:	ec 56       	subi	r30, 0x6C	; 108
    2762:	ff 4f       	sbci	r31, 0xFF	; 255
    2764:	80 81       	ld	r24, Z
    2766:	82 30       	cpi	r24, 0x02	; 2
    2768:	09 f4       	brne	.+2      	; 0x276c <SSDLT_enuEnableCommon+0x74>
    276a:	95 c0       	rjmp	.+298    	; 0x2896 <SSDLT_enuEnableCommon+0x19e>
				SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CMN_Pin != NOT_CONNECTED)
		{
			if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8Type == COMMON_CATHODE)
    276c:	8a 81       	ldd	r24, Y+2	; 0x02
    276e:	48 2f       	mov	r20, r24
    2770:	50 e0       	ldi	r21, 0x00	; 0
    2772:	ca 01       	movw	r24, r20
    2774:	88 0f       	add	r24, r24
    2776:	99 1f       	adc	r25, r25
    2778:	9c 01       	movw	r18, r24
    277a:	22 0f       	add	r18, r18
    277c:	33 1f       	adc	r19, r19
    277e:	22 0f       	add	r18, r18
    2780:	33 1f       	adc	r19, r19
    2782:	22 0f       	add	r18, r18
    2784:	33 1f       	adc	r19, r19
    2786:	82 0f       	add	r24, r18
    2788:	93 1f       	adc	r25, r19
    278a:	84 0f       	add	r24, r20
    278c:	95 1f       	adc	r25, r21
    278e:	fc 01       	movw	r30, r24
    2790:	e9 56       	subi	r30, 0x69	; 105
    2792:	ff 4f       	sbci	r31, 0xFF	; 255
    2794:	80 81       	ld	r24, Z
    2796:	81 30       	cpi	r24, 0x01	; 1
    2798:	89 f5       	brne	.+98     	; 0x27fc <SSDLT_enuEnableCommon+0x104>
			{
				Local_enuErrorState = DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CMN_Port,
    279a:	8a 81       	ldd	r24, Y+2	; 0x02
    279c:	48 2f       	mov	r20, r24
    279e:	50 e0       	ldi	r21, 0x00	; 0
    27a0:	ca 01       	movw	r24, r20
    27a2:	88 0f       	add	r24, r24
    27a4:	99 1f       	adc	r25, r25
    27a6:	9c 01       	movw	r18, r24
    27a8:	22 0f       	add	r18, r18
    27aa:	33 1f       	adc	r19, r19
    27ac:	22 0f       	add	r18, r18
    27ae:	33 1f       	adc	r19, r19
    27b0:	22 0f       	add	r18, r18
    27b2:	33 1f       	adc	r19, r19
    27b4:	82 0f       	add	r24, r18
    27b6:	93 1f       	adc	r25, r19
    27b8:	84 0f       	add	r24, r20
    27ba:	95 1f       	adc	r25, r21
    27bc:	fc 01       	movw	r30, r24
    27be:	ed 56       	subi	r30, 0x6D	; 109
    27c0:	ff 4f       	sbci	r31, 0xFF	; 255
    27c2:	60 81       	ld	r22, Z
    27c4:	8a 81       	ldd	r24, Y+2	; 0x02
    27c6:	48 2f       	mov	r20, r24
    27c8:	50 e0       	ldi	r21, 0x00	; 0
    27ca:	ca 01       	movw	r24, r20
    27cc:	88 0f       	add	r24, r24
    27ce:	99 1f       	adc	r25, r25
    27d0:	9c 01       	movw	r18, r24
    27d2:	22 0f       	add	r18, r18
    27d4:	33 1f       	adc	r19, r19
    27d6:	22 0f       	add	r18, r18
    27d8:	33 1f       	adc	r19, r19
    27da:	22 0f       	add	r18, r18
    27dc:	33 1f       	adc	r19, r19
    27de:	82 0f       	add	r24, r18
    27e0:	93 1f       	adc	r25, r19
    27e2:	84 0f       	add	r24, r20
    27e4:	95 1f       	adc	r25, r21
    27e6:	fc 01       	movw	r30, r24
    27e8:	ec 56       	subi	r30, 0x6C	; 108
    27ea:	ff 4f       	sbci	r31, 0xFF	; 255
    27ec:	90 81       	ld	r25, Z
    27ee:	86 2f       	mov	r24, r22
    27f0:	69 2f       	mov	r22, r25
    27f2:	40 e0       	ldi	r20, 0x00	; 0
    27f4:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    27f8:	89 83       	std	Y+1, r24	; 0x01
    27fa:	4d c0       	rjmp	.+154    	; 0x2896 <SSDLT_enuEnableCommon+0x19e>
														 SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CMN_Pin, DIO_u8LOW);
			}
			else if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8Type == COMMON_ANODE)
    27fc:	8a 81       	ldd	r24, Y+2	; 0x02
    27fe:	48 2f       	mov	r20, r24
    2800:	50 e0       	ldi	r21, 0x00	; 0
    2802:	ca 01       	movw	r24, r20
    2804:	88 0f       	add	r24, r24
    2806:	99 1f       	adc	r25, r25
    2808:	9c 01       	movw	r18, r24
    280a:	22 0f       	add	r18, r18
    280c:	33 1f       	adc	r19, r19
    280e:	22 0f       	add	r18, r18
    2810:	33 1f       	adc	r19, r19
    2812:	22 0f       	add	r18, r18
    2814:	33 1f       	adc	r19, r19
    2816:	82 0f       	add	r24, r18
    2818:	93 1f       	adc	r25, r19
    281a:	84 0f       	add	r24, r20
    281c:	95 1f       	adc	r25, r21
    281e:	fc 01       	movw	r30, r24
    2820:	e9 56       	subi	r30, 0x69	; 105
    2822:	ff 4f       	sbci	r31, 0xFF	; 255
    2824:	80 81       	ld	r24, Z
    2826:	88 23       	and	r24, r24
    2828:	89 f5       	brne	.+98     	; 0x288c <SSDLT_enuEnableCommon+0x194>
			{
				Local_enuErrorState = DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CMN_Port,
    282a:	8a 81       	ldd	r24, Y+2	; 0x02
    282c:	48 2f       	mov	r20, r24
    282e:	50 e0       	ldi	r21, 0x00	; 0
    2830:	ca 01       	movw	r24, r20
    2832:	88 0f       	add	r24, r24
    2834:	99 1f       	adc	r25, r25
    2836:	9c 01       	movw	r18, r24
    2838:	22 0f       	add	r18, r18
    283a:	33 1f       	adc	r19, r19
    283c:	22 0f       	add	r18, r18
    283e:	33 1f       	adc	r19, r19
    2840:	22 0f       	add	r18, r18
    2842:	33 1f       	adc	r19, r19
    2844:	82 0f       	add	r24, r18
    2846:	93 1f       	adc	r25, r19
    2848:	84 0f       	add	r24, r20
    284a:	95 1f       	adc	r25, r21
    284c:	fc 01       	movw	r30, r24
    284e:	ed 56       	subi	r30, 0x6D	; 109
    2850:	ff 4f       	sbci	r31, 0xFF	; 255
    2852:	60 81       	ld	r22, Z
    2854:	8a 81       	ldd	r24, Y+2	; 0x02
    2856:	48 2f       	mov	r20, r24
    2858:	50 e0       	ldi	r21, 0x00	; 0
    285a:	ca 01       	movw	r24, r20
    285c:	88 0f       	add	r24, r24
    285e:	99 1f       	adc	r25, r25
    2860:	9c 01       	movw	r18, r24
    2862:	22 0f       	add	r18, r18
    2864:	33 1f       	adc	r19, r19
    2866:	22 0f       	add	r18, r18
    2868:	33 1f       	adc	r19, r19
    286a:	22 0f       	add	r18, r18
    286c:	33 1f       	adc	r19, r19
    286e:	82 0f       	add	r24, r18
    2870:	93 1f       	adc	r25, r19
    2872:	84 0f       	add	r24, r20
    2874:	95 1f       	adc	r25, r21
    2876:	fc 01       	movw	r30, r24
    2878:	ec 56       	subi	r30, 0x6C	; 108
    287a:	ff 4f       	sbci	r31, 0xFF	; 255
    287c:	90 81       	ld	r25, Z
    287e:	86 2f       	mov	r24, r22
    2880:	69 2f       	mov	r22, r25
    2882:	41 e0       	ldi	r20, 0x01	; 1
    2884:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    2888:	89 83       	std	Y+1, r24	; 0x01
    288a:	05 c0       	rjmp	.+10     	; 0x2896 <SSDLT_enuEnableCommon+0x19e>
														SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CMN_Pin, DIO_u8HIGH);
			}
			else
			{
				Local_enuErrorState = ES_OUT_OF_RANGE;
    288c:	83 e0       	ldi	r24, 0x03	; 3
    288e:	89 83       	std	Y+1, r24	; 0x01
    2890:	02 c0       	rjmp	.+4      	; 0x2896 <SSDLT_enuEnableCommon+0x19e>
			}
		}
	}
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    2892:	83 e0       	ldi	r24, 0x03	; 3
    2894:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    2896:	89 81       	ldd	r24, Y+1	; 0x01
}
    2898:	0f 90       	pop	r0
    289a:	0f 90       	pop	r0
    289c:	cf 91       	pop	r28
    289e:	df 91       	pop	r29
    28a0:	08 95       	ret

000028a2 <SSDLT_enuDisableCommon>:

ES_t SSDLT_enuDisableCommon(u8 Copy_u8SegID)
{
    28a2:	df 93       	push	r29
    28a4:	cf 93       	push	r28
    28a6:	00 d0       	rcall	.+0      	; 0x28a8 <SSDLT_enuDisableCommon+0x6>
    28a8:	cd b7       	in	r28, 0x3d	; 61
    28aa:	de b7       	in	r29, 0x3e	; 62
    28ac:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    28ae:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8SegID < SEG_NUM)
    28b0:	8a 81       	ldd	r24, Y+2	; 0x02
    28b2:	82 30       	cpi	r24, 0x02	; 2
    28b4:	08 f0       	brcs	.+2      	; 0x28b8 <SSDLT_enuDisableCommon+0x16>
    28b6:	c2 c0       	rjmp	.+388    	; 0x2a3c <SSDLT_enuDisableCommon+0x19a>
	{
		if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CMN_Port != NOT_CONNECTED ||
    28b8:	8a 81       	ldd	r24, Y+2	; 0x02
    28ba:	48 2f       	mov	r20, r24
    28bc:	50 e0       	ldi	r21, 0x00	; 0
    28be:	ca 01       	movw	r24, r20
    28c0:	88 0f       	add	r24, r24
    28c2:	99 1f       	adc	r25, r25
    28c4:	9c 01       	movw	r18, r24
    28c6:	22 0f       	add	r18, r18
    28c8:	33 1f       	adc	r19, r19
    28ca:	22 0f       	add	r18, r18
    28cc:	33 1f       	adc	r19, r19
    28ce:	22 0f       	add	r18, r18
    28d0:	33 1f       	adc	r19, r19
    28d2:	82 0f       	add	r24, r18
    28d4:	93 1f       	adc	r25, r19
    28d6:	84 0f       	add	r24, r20
    28d8:	95 1f       	adc	r25, r21
    28da:	fc 01       	movw	r30, r24
    28dc:	ed 56       	subi	r30, 0x6D	; 109
    28de:	ff 4f       	sbci	r31, 0xFF	; 255
    28e0:	80 81       	ld	r24, Z
    28e2:	82 30       	cpi	r24, 0x02	; 2
    28e4:	c1 f4       	brne	.+48     	; 0x2916 <SSDLT_enuDisableCommon+0x74>
    28e6:	8a 81       	ldd	r24, Y+2	; 0x02
    28e8:	48 2f       	mov	r20, r24
    28ea:	50 e0       	ldi	r21, 0x00	; 0
    28ec:	ca 01       	movw	r24, r20
    28ee:	88 0f       	add	r24, r24
    28f0:	99 1f       	adc	r25, r25
    28f2:	9c 01       	movw	r18, r24
    28f4:	22 0f       	add	r18, r18
    28f6:	33 1f       	adc	r19, r19
    28f8:	22 0f       	add	r18, r18
    28fa:	33 1f       	adc	r19, r19
    28fc:	22 0f       	add	r18, r18
    28fe:	33 1f       	adc	r19, r19
    2900:	82 0f       	add	r24, r18
    2902:	93 1f       	adc	r25, r19
    2904:	84 0f       	add	r24, r20
    2906:	95 1f       	adc	r25, r21
    2908:	fc 01       	movw	r30, r24
    290a:	ec 56       	subi	r30, 0x6C	; 108
    290c:	ff 4f       	sbci	r31, 0xFF	; 255
    290e:	80 81       	ld	r24, Z
    2910:	82 30       	cpi	r24, 0x02	; 2
    2912:	09 f4       	brne	.+2      	; 0x2916 <SSDLT_enuDisableCommon+0x74>
    2914:	95 c0       	rjmp	.+298    	; 0x2a40 <SSDLT_enuDisableCommon+0x19e>
				SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CMN_Pin != NOT_CONNECTED)
		{
			if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8Type == COMMON_CATHODE)
    2916:	8a 81       	ldd	r24, Y+2	; 0x02
    2918:	48 2f       	mov	r20, r24
    291a:	50 e0       	ldi	r21, 0x00	; 0
    291c:	ca 01       	movw	r24, r20
    291e:	88 0f       	add	r24, r24
    2920:	99 1f       	adc	r25, r25
    2922:	9c 01       	movw	r18, r24
    2924:	22 0f       	add	r18, r18
    2926:	33 1f       	adc	r19, r19
    2928:	22 0f       	add	r18, r18
    292a:	33 1f       	adc	r19, r19
    292c:	22 0f       	add	r18, r18
    292e:	33 1f       	adc	r19, r19
    2930:	82 0f       	add	r24, r18
    2932:	93 1f       	adc	r25, r19
    2934:	84 0f       	add	r24, r20
    2936:	95 1f       	adc	r25, r21
    2938:	fc 01       	movw	r30, r24
    293a:	e9 56       	subi	r30, 0x69	; 105
    293c:	ff 4f       	sbci	r31, 0xFF	; 255
    293e:	80 81       	ld	r24, Z
    2940:	81 30       	cpi	r24, 0x01	; 1
    2942:	89 f5       	brne	.+98     	; 0x29a6 <SSDLT_enuDisableCommon+0x104>
			{
				Local_enuErrorState = DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CMN_Port,
    2944:	8a 81       	ldd	r24, Y+2	; 0x02
    2946:	48 2f       	mov	r20, r24
    2948:	50 e0       	ldi	r21, 0x00	; 0
    294a:	ca 01       	movw	r24, r20
    294c:	88 0f       	add	r24, r24
    294e:	99 1f       	adc	r25, r25
    2950:	9c 01       	movw	r18, r24
    2952:	22 0f       	add	r18, r18
    2954:	33 1f       	adc	r19, r19
    2956:	22 0f       	add	r18, r18
    2958:	33 1f       	adc	r19, r19
    295a:	22 0f       	add	r18, r18
    295c:	33 1f       	adc	r19, r19
    295e:	82 0f       	add	r24, r18
    2960:	93 1f       	adc	r25, r19
    2962:	84 0f       	add	r24, r20
    2964:	95 1f       	adc	r25, r21
    2966:	fc 01       	movw	r30, r24
    2968:	ed 56       	subi	r30, 0x6D	; 109
    296a:	ff 4f       	sbci	r31, 0xFF	; 255
    296c:	60 81       	ld	r22, Z
    296e:	8a 81       	ldd	r24, Y+2	; 0x02
    2970:	48 2f       	mov	r20, r24
    2972:	50 e0       	ldi	r21, 0x00	; 0
    2974:	ca 01       	movw	r24, r20
    2976:	88 0f       	add	r24, r24
    2978:	99 1f       	adc	r25, r25
    297a:	9c 01       	movw	r18, r24
    297c:	22 0f       	add	r18, r18
    297e:	33 1f       	adc	r19, r19
    2980:	22 0f       	add	r18, r18
    2982:	33 1f       	adc	r19, r19
    2984:	22 0f       	add	r18, r18
    2986:	33 1f       	adc	r19, r19
    2988:	82 0f       	add	r24, r18
    298a:	93 1f       	adc	r25, r19
    298c:	84 0f       	add	r24, r20
    298e:	95 1f       	adc	r25, r21
    2990:	fc 01       	movw	r30, r24
    2992:	ec 56       	subi	r30, 0x6C	; 108
    2994:	ff 4f       	sbci	r31, 0xFF	; 255
    2996:	90 81       	ld	r25, Z
    2998:	86 2f       	mov	r24, r22
    299a:	69 2f       	mov	r22, r25
    299c:	41 e0       	ldi	r20, 0x01	; 1
    299e:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    29a2:	89 83       	std	Y+1, r24	; 0x01
    29a4:	4d c0       	rjmp	.+154    	; 0x2a40 <SSDLT_enuDisableCommon+0x19e>
														 SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CMN_Pin, DIO_u8HIGH);
			}
			else if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8Type == COMMON_ANODE)
    29a6:	8a 81       	ldd	r24, Y+2	; 0x02
    29a8:	48 2f       	mov	r20, r24
    29aa:	50 e0       	ldi	r21, 0x00	; 0
    29ac:	ca 01       	movw	r24, r20
    29ae:	88 0f       	add	r24, r24
    29b0:	99 1f       	adc	r25, r25
    29b2:	9c 01       	movw	r18, r24
    29b4:	22 0f       	add	r18, r18
    29b6:	33 1f       	adc	r19, r19
    29b8:	22 0f       	add	r18, r18
    29ba:	33 1f       	adc	r19, r19
    29bc:	22 0f       	add	r18, r18
    29be:	33 1f       	adc	r19, r19
    29c0:	82 0f       	add	r24, r18
    29c2:	93 1f       	adc	r25, r19
    29c4:	84 0f       	add	r24, r20
    29c6:	95 1f       	adc	r25, r21
    29c8:	fc 01       	movw	r30, r24
    29ca:	e9 56       	subi	r30, 0x69	; 105
    29cc:	ff 4f       	sbci	r31, 0xFF	; 255
    29ce:	80 81       	ld	r24, Z
    29d0:	88 23       	and	r24, r24
    29d2:	89 f5       	brne	.+98     	; 0x2a36 <SSDLT_enuDisableCommon+0x194>
			{
				Local_enuErrorState = DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CMN_Port,
    29d4:	8a 81       	ldd	r24, Y+2	; 0x02
    29d6:	48 2f       	mov	r20, r24
    29d8:	50 e0       	ldi	r21, 0x00	; 0
    29da:	ca 01       	movw	r24, r20
    29dc:	88 0f       	add	r24, r24
    29de:	99 1f       	adc	r25, r25
    29e0:	9c 01       	movw	r18, r24
    29e2:	22 0f       	add	r18, r18
    29e4:	33 1f       	adc	r19, r19
    29e6:	22 0f       	add	r18, r18
    29e8:	33 1f       	adc	r19, r19
    29ea:	22 0f       	add	r18, r18
    29ec:	33 1f       	adc	r19, r19
    29ee:	82 0f       	add	r24, r18
    29f0:	93 1f       	adc	r25, r19
    29f2:	84 0f       	add	r24, r20
    29f4:	95 1f       	adc	r25, r21
    29f6:	fc 01       	movw	r30, r24
    29f8:	ed 56       	subi	r30, 0x6D	; 109
    29fa:	ff 4f       	sbci	r31, 0xFF	; 255
    29fc:	60 81       	ld	r22, Z
    29fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2a00:	48 2f       	mov	r20, r24
    2a02:	50 e0       	ldi	r21, 0x00	; 0
    2a04:	ca 01       	movw	r24, r20
    2a06:	88 0f       	add	r24, r24
    2a08:	99 1f       	adc	r25, r25
    2a0a:	9c 01       	movw	r18, r24
    2a0c:	22 0f       	add	r18, r18
    2a0e:	33 1f       	adc	r19, r19
    2a10:	22 0f       	add	r18, r18
    2a12:	33 1f       	adc	r19, r19
    2a14:	22 0f       	add	r18, r18
    2a16:	33 1f       	adc	r19, r19
    2a18:	82 0f       	add	r24, r18
    2a1a:	93 1f       	adc	r25, r19
    2a1c:	84 0f       	add	r24, r20
    2a1e:	95 1f       	adc	r25, r21
    2a20:	fc 01       	movw	r30, r24
    2a22:	ec 56       	subi	r30, 0x6C	; 108
    2a24:	ff 4f       	sbci	r31, 0xFF	; 255
    2a26:	90 81       	ld	r25, Z
    2a28:	86 2f       	mov	r24, r22
    2a2a:	69 2f       	mov	r22, r25
    2a2c:	40 e0       	ldi	r20, 0x00	; 0
    2a2e:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    2a32:	89 83       	std	Y+1, r24	; 0x01
    2a34:	05 c0       	rjmp	.+10     	; 0x2a40 <SSDLT_enuDisableCommon+0x19e>
														SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CMN_Pin, DIO_u8LOW);
			}
			else
			{
				Local_enuErrorState = ES_OUT_OF_RANGE;
    2a36:	83 e0       	ldi	r24, 0x03	; 3
    2a38:	89 83       	std	Y+1, r24	; 0x01
    2a3a:	02 c0       	rjmp	.+4      	; 0x2a40 <SSDLT_enuDisableCommon+0x19e>
			}
		}
	}
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    2a3c:	83 e0       	ldi	r24, 0x03	; 3
    2a3e:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    2a40:	89 81       	ldd	r24, Y+1	; 0x01
}
    2a42:	0f 90       	pop	r0
    2a44:	0f 90       	pop	r0
    2a46:	cf 91       	pop	r28
    2a48:	df 91       	pop	r29
    2a4a:	08 95       	ret

00002a4c <SSDLT_enuEnableDot>:

ES_t SSDLT_enuEnableDot(u8 Copy_u8SegID)
{
    2a4c:	df 93       	push	r29
    2a4e:	cf 93       	push	r28
    2a50:	00 d0       	rcall	.+0      	; 0x2a52 <SSDLT_enuEnableDot+0x6>
    2a52:	cd b7       	in	r28, 0x3d	; 61
    2a54:	de b7       	in	r29, 0x3e	; 62
    2a56:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    2a58:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8SegID < SEG_NUM)
    2a5a:	8a 81       	ldd	r24, Y+2	; 0x02
    2a5c:	82 30       	cpi	r24, 0x02	; 2
    2a5e:	08 f0       	brcs	.+2      	; 0x2a62 <SSDLT_enuEnableDot+0x16>
    2a60:	c2 c0       	rjmp	.+388    	; 0x2be6 <SSDLT_enuEnableDot+0x19a>
	{
		if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Port != NOT_CONNECTED ||
    2a62:	8a 81       	ldd	r24, Y+2	; 0x02
    2a64:	48 2f       	mov	r20, r24
    2a66:	50 e0       	ldi	r21, 0x00	; 0
    2a68:	ca 01       	movw	r24, r20
    2a6a:	88 0f       	add	r24, r24
    2a6c:	99 1f       	adc	r25, r25
    2a6e:	9c 01       	movw	r18, r24
    2a70:	22 0f       	add	r18, r18
    2a72:	33 1f       	adc	r19, r19
    2a74:	22 0f       	add	r18, r18
    2a76:	33 1f       	adc	r19, r19
    2a78:	22 0f       	add	r18, r18
    2a7a:	33 1f       	adc	r19, r19
    2a7c:	82 0f       	add	r24, r18
    2a7e:	93 1f       	adc	r25, r19
    2a80:	84 0f       	add	r24, r20
    2a82:	95 1f       	adc	r25, r21
    2a84:	fc 01       	movw	r30, r24
    2a86:	eb 56       	subi	r30, 0x6B	; 107
    2a88:	ff 4f       	sbci	r31, 0xFF	; 255
    2a8a:	80 81       	ld	r24, Z
    2a8c:	82 30       	cpi	r24, 0x02	; 2
    2a8e:	c1 f4       	brne	.+48     	; 0x2ac0 <SSDLT_enuEnableDot+0x74>
    2a90:	8a 81       	ldd	r24, Y+2	; 0x02
    2a92:	48 2f       	mov	r20, r24
    2a94:	50 e0       	ldi	r21, 0x00	; 0
    2a96:	ca 01       	movw	r24, r20
    2a98:	88 0f       	add	r24, r24
    2a9a:	99 1f       	adc	r25, r25
    2a9c:	9c 01       	movw	r18, r24
    2a9e:	22 0f       	add	r18, r18
    2aa0:	33 1f       	adc	r19, r19
    2aa2:	22 0f       	add	r18, r18
    2aa4:	33 1f       	adc	r19, r19
    2aa6:	22 0f       	add	r18, r18
    2aa8:	33 1f       	adc	r19, r19
    2aaa:	82 0f       	add	r24, r18
    2aac:	93 1f       	adc	r25, r19
    2aae:	84 0f       	add	r24, r20
    2ab0:	95 1f       	adc	r25, r21
    2ab2:	fc 01       	movw	r30, r24
    2ab4:	ea 56       	subi	r30, 0x6A	; 106
    2ab6:	ff 4f       	sbci	r31, 0xFF	; 255
    2ab8:	80 81       	ld	r24, Z
    2aba:	82 30       	cpi	r24, 0x02	; 2
    2abc:	09 f4       	brne	.+2      	; 0x2ac0 <SSDLT_enuEnableDot+0x74>
    2abe:	95 c0       	rjmp	.+298    	; 0x2bea <SSDLT_enuEnableDot+0x19e>
				SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Pin != NOT_CONNECTED)
		{
			if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8Type == COMMON_CATHODE)
    2ac0:	8a 81       	ldd	r24, Y+2	; 0x02
    2ac2:	48 2f       	mov	r20, r24
    2ac4:	50 e0       	ldi	r21, 0x00	; 0
    2ac6:	ca 01       	movw	r24, r20
    2ac8:	88 0f       	add	r24, r24
    2aca:	99 1f       	adc	r25, r25
    2acc:	9c 01       	movw	r18, r24
    2ace:	22 0f       	add	r18, r18
    2ad0:	33 1f       	adc	r19, r19
    2ad2:	22 0f       	add	r18, r18
    2ad4:	33 1f       	adc	r19, r19
    2ad6:	22 0f       	add	r18, r18
    2ad8:	33 1f       	adc	r19, r19
    2ada:	82 0f       	add	r24, r18
    2adc:	93 1f       	adc	r25, r19
    2ade:	84 0f       	add	r24, r20
    2ae0:	95 1f       	adc	r25, r21
    2ae2:	fc 01       	movw	r30, r24
    2ae4:	e9 56       	subi	r30, 0x69	; 105
    2ae6:	ff 4f       	sbci	r31, 0xFF	; 255
    2ae8:	80 81       	ld	r24, Z
    2aea:	81 30       	cpi	r24, 0x01	; 1
    2aec:	89 f5       	brne	.+98     	; 0x2b50 <SSDLT_enuEnableDot+0x104>
			{
				Local_enuErrorState = DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Port,
    2aee:	8a 81       	ldd	r24, Y+2	; 0x02
    2af0:	48 2f       	mov	r20, r24
    2af2:	50 e0       	ldi	r21, 0x00	; 0
    2af4:	ca 01       	movw	r24, r20
    2af6:	88 0f       	add	r24, r24
    2af8:	99 1f       	adc	r25, r25
    2afa:	9c 01       	movw	r18, r24
    2afc:	22 0f       	add	r18, r18
    2afe:	33 1f       	adc	r19, r19
    2b00:	22 0f       	add	r18, r18
    2b02:	33 1f       	adc	r19, r19
    2b04:	22 0f       	add	r18, r18
    2b06:	33 1f       	adc	r19, r19
    2b08:	82 0f       	add	r24, r18
    2b0a:	93 1f       	adc	r25, r19
    2b0c:	84 0f       	add	r24, r20
    2b0e:	95 1f       	adc	r25, r21
    2b10:	fc 01       	movw	r30, r24
    2b12:	eb 56       	subi	r30, 0x6B	; 107
    2b14:	ff 4f       	sbci	r31, 0xFF	; 255
    2b16:	60 81       	ld	r22, Z
    2b18:	8a 81       	ldd	r24, Y+2	; 0x02
    2b1a:	48 2f       	mov	r20, r24
    2b1c:	50 e0       	ldi	r21, 0x00	; 0
    2b1e:	ca 01       	movw	r24, r20
    2b20:	88 0f       	add	r24, r24
    2b22:	99 1f       	adc	r25, r25
    2b24:	9c 01       	movw	r18, r24
    2b26:	22 0f       	add	r18, r18
    2b28:	33 1f       	adc	r19, r19
    2b2a:	22 0f       	add	r18, r18
    2b2c:	33 1f       	adc	r19, r19
    2b2e:	22 0f       	add	r18, r18
    2b30:	33 1f       	adc	r19, r19
    2b32:	82 0f       	add	r24, r18
    2b34:	93 1f       	adc	r25, r19
    2b36:	84 0f       	add	r24, r20
    2b38:	95 1f       	adc	r25, r21
    2b3a:	fc 01       	movw	r30, r24
    2b3c:	ea 56       	subi	r30, 0x6A	; 106
    2b3e:	ff 4f       	sbci	r31, 0xFF	; 255
    2b40:	90 81       	ld	r25, Z
    2b42:	86 2f       	mov	r24, r22
    2b44:	69 2f       	mov	r22, r25
    2b46:	41 e0       	ldi	r20, 0x01	; 1
    2b48:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    2b4c:	89 83       	std	Y+1, r24	; 0x01
    2b4e:	4d c0       	rjmp	.+154    	; 0x2bea <SSDLT_enuEnableDot+0x19e>
														 SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Pin, DIO_u8HIGH);
			}
			else if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8Type == COMMON_ANODE)
    2b50:	8a 81       	ldd	r24, Y+2	; 0x02
    2b52:	48 2f       	mov	r20, r24
    2b54:	50 e0       	ldi	r21, 0x00	; 0
    2b56:	ca 01       	movw	r24, r20
    2b58:	88 0f       	add	r24, r24
    2b5a:	99 1f       	adc	r25, r25
    2b5c:	9c 01       	movw	r18, r24
    2b5e:	22 0f       	add	r18, r18
    2b60:	33 1f       	adc	r19, r19
    2b62:	22 0f       	add	r18, r18
    2b64:	33 1f       	adc	r19, r19
    2b66:	22 0f       	add	r18, r18
    2b68:	33 1f       	adc	r19, r19
    2b6a:	82 0f       	add	r24, r18
    2b6c:	93 1f       	adc	r25, r19
    2b6e:	84 0f       	add	r24, r20
    2b70:	95 1f       	adc	r25, r21
    2b72:	fc 01       	movw	r30, r24
    2b74:	e9 56       	subi	r30, 0x69	; 105
    2b76:	ff 4f       	sbci	r31, 0xFF	; 255
    2b78:	80 81       	ld	r24, Z
    2b7a:	88 23       	and	r24, r24
    2b7c:	89 f5       	brne	.+98     	; 0x2be0 <SSDLT_enuEnableDot+0x194>
			{
				Local_enuErrorState = DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Port,
    2b7e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b80:	48 2f       	mov	r20, r24
    2b82:	50 e0       	ldi	r21, 0x00	; 0
    2b84:	ca 01       	movw	r24, r20
    2b86:	88 0f       	add	r24, r24
    2b88:	99 1f       	adc	r25, r25
    2b8a:	9c 01       	movw	r18, r24
    2b8c:	22 0f       	add	r18, r18
    2b8e:	33 1f       	adc	r19, r19
    2b90:	22 0f       	add	r18, r18
    2b92:	33 1f       	adc	r19, r19
    2b94:	22 0f       	add	r18, r18
    2b96:	33 1f       	adc	r19, r19
    2b98:	82 0f       	add	r24, r18
    2b9a:	93 1f       	adc	r25, r19
    2b9c:	84 0f       	add	r24, r20
    2b9e:	95 1f       	adc	r25, r21
    2ba0:	fc 01       	movw	r30, r24
    2ba2:	eb 56       	subi	r30, 0x6B	; 107
    2ba4:	ff 4f       	sbci	r31, 0xFF	; 255
    2ba6:	60 81       	ld	r22, Z
    2ba8:	8a 81       	ldd	r24, Y+2	; 0x02
    2baa:	48 2f       	mov	r20, r24
    2bac:	50 e0       	ldi	r21, 0x00	; 0
    2bae:	ca 01       	movw	r24, r20
    2bb0:	88 0f       	add	r24, r24
    2bb2:	99 1f       	adc	r25, r25
    2bb4:	9c 01       	movw	r18, r24
    2bb6:	22 0f       	add	r18, r18
    2bb8:	33 1f       	adc	r19, r19
    2bba:	22 0f       	add	r18, r18
    2bbc:	33 1f       	adc	r19, r19
    2bbe:	22 0f       	add	r18, r18
    2bc0:	33 1f       	adc	r19, r19
    2bc2:	82 0f       	add	r24, r18
    2bc4:	93 1f       	adc	r25, r19
    2bc6:	84 0f       	add	r24, r20
    2bc8:	95 1f       	adc	r25, r21
    2bca:	fc 01       	movw	r30, r24
    2bcc:	ea 56       	subi	r30, 0x6A	; 106
    2bce:	ff 4f       	sbci	r31, 0xFF	; 255
    2bd0:	90 81       	ld	r25, Z
    2bd2:	86 2f       	mov	r24, r22
    2bd4:	69 2f       	mov	r22, r25
    2bd6:	40 e0       	ldi	r20, 0x00	; 0
    2bd8:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    2bdc:	89 83       	std	Y+1, r24	; 0x01
    2bde:	05 c0       	rjmp	.+10     	; 0x2bea <SSDLT_enuEnableDot+0x19e>
														SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Pin, DIO_u8LOW);
			}
			else
			{
				Local_enuErrorState = ES_OUT_OF_RANGE;
    2be0:	83 e0       	ldi	r24, 0x03	; 3
    2be2:	89 83       	std	Y+1, r24	; 0x01
    2be4:	02 c0       	rjmp	.+4      	; 0x2bea <SSDLT_enuEnableDot+0x19e>
			}
		}
	}
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    2be6:	83 e0       	ldi	r24, 0x03	; 3
    2be8:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    2bea:	89 81       	ldd	r24, Y+1	; 0x01
}
    2bec:	0f 90       	pop	r0
    2bee:	0f 90       	pop	r0
    2bf0:	cf 91       	pop	r28
    2bf2:	df 91       	pop	r29
    2bf4:	08 95       	ret

00002bf6 <SSDLT_enuDisableDot>:

ES_t SSDLT_enuDisableDot(u8 Copy_u8SegID)
{
    2bf6:	df 93       	push	r29
    2bf8:	cf 93       	push	r28
    2bfa:	00 d0       	rcall	.+0      	; 0x2bfc <SSDLT_enuDisableDot+0x6>
    2bfc:	0f 92       	push	r0
    2bfe:	cd b7       	in	r28, 0x3d	; 61
    2c00:	de b7       	in	r29, 0x3e	; 62
    2c02:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    2c04:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8SegID < SEG_NUM)
    2c06:	8a 81       	ldd	r24, Y+2	; 0x02
    2c08:	82 30       	cpi	r24, 0x02	; 2
    2c0a:	08 f0       	brcs	.+2      	; 0x2c0e <SSDLT_enuDisableDot+0x18>
    2c0c:	c5 c0       	rjmp	.+394    	; 0x2d98 <SSDLT_enuDisableDot+0x1a2>
	{
		if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Port != NOT_CONNECTED ||
    2c0e:	8a 81       	ldd	r24, Y+2	; 0x02
    2c10:	48 2f       	mov	r20, r24
    2c12:	50 e0       	ldi	r21, 0x00	; 0
    2c14:	ca 01       	movw	r24, r20
    2c16:	88 0f       	add	r24, r24
    2c18:	99 1f       	adc	r25, r25
    2c1a:	9c 01       	movw	r18, r24
    2c1c:	22 0f       	add	r18, r18
    2c1e:	33 1f       	adc	r19, r19
    2c20:	22 0f       	add	r18, r18
    2c22:	33 1f       	adc	r19, r19
    2c24:	22 0f       	add	r18, r18
    2c26:	33 1f       	adc	r19, r19
    2c28:	82 0f       	add	r24, r18
    2c2a:	93 1f       	adc	r25, r19
    2c2c:	84 0f       	add	r24, r20
    2c2e:	95 1f       	adc	r25, r21
    2c30:	fc 01       	movw	r30, r24
    2c32:	eb 56       	subi	r30, 0x6B	; 107
    2c34:	ff 4f       	sbci	r31, 0xFF	; 255
    2c36:	80 81       	ld	r24, Z
    2c38:	82 30       	cpi	r24, 0x02	; 2
    2c3a:	c1 f4       	brne	.+48     	; 0x2c6c <SSDLT_enuDisableDot+0x76>
    2c3c:	8a 81       	ldd	r24, Y+2	; 0x02
    2c3e:	48 2f       	mov	r20, r24
    2c40:	50 e0       	ldi	r21, 0x00	; 0
    2c42:	ca 01       	movw	r24, r20
    2c44:	88 0f       	add	r24, r24
    2c46:	99 1f       	adc	r25, r25
    2c48:	9c 01       	movw	r18, r24
    2c4a:	22 0f       	add	r18, r18
    2c4c:	33 1f       	adc	r19, r19
    2c4e:	22 0f       	add	r18, r18
    2c50:	33 1f       	adc	r19, r19
    2c52:	22 0f       	add	r18, r18
    2c54:	33 1f       	adc	r19, r19
    2c56:	82 0f       	add	r24, r18
    2c58:	93 1f       	adc	r25, r19
    2c5a:	84 0f       	add	r24, r20
    2c5c:	95 1f       	adc	r25, r21
    2c5e:	fc 01       	movw	r30, r24
    2c60:	ea 56       	subi	r30, 0x6A	; 106
    2c62:	ff 4f       	sbci	r31, 0xFF	; 255
    2c64:	80 81       	ld	r24, Z
    2c66:	82 30       	cpi	r24, 0x02	; 2
    2c68:	09 f4       	brne	.+2      	; 0x2c6c <SSDLT_enuDisableDot+0x76>
    2c6a:	93 c0       	rjmp	.+294    	; 0x2d92 <SSDLT_enuDisableDot+0x19c>
				SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Pin != NOT_CONNECTED)
		{
			if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8Type == COMMON_CATHODE)
    2c6c:	8a 81       	ldd	r24, Y+2	; 0x02
    2c6e:	48 2f       	mov	r20, r24
    2c70:	50 e0       	ldi	r21, 0x00	; 0
    2c72:	ca 01       	movw	r24, r20
    2c74:	88 0f       	add	r24, r24
    2c76:	99 1f       	adc	r25, r25
    2c78:	9c 01       	movw	r18, r24
    2c7a:	22 0f       	add	r18, r18
    2c7c:	33 1f       	adc	r19, r19
    2c7e:	22 0f       	add	r18, r18
    2c80:	33 1f       	adc	r19, r19
    2c82:	22 0f       	add	r18, r18
    2c84:	33 1f       	adc	r19, r19
    2c86:	82 0f       	add	r24, r18
    2c88:	93 1f       	adc	r25, r19
    2c8a:	84 0f       	add	r24, r20
    2c8c:	95 1f       	adc	r25, r21
    2c8e:	fc 01       	movw	r30, r24
    2c90:	e9 56       	subi	r30, 0x69	; 105
    2c92:	ff 4f       	sbci	r31, 0xFF	; 255
    2c94:	80 81       	ld	r24, Z
    2c96:	81 30       	cpi	r24, 0x01	; 1
    2c98:	89 f5       	brne	.+98     	; 0x2cfc <SSDLT_enuDisableDot+0x106>
			{
				Local_enuErrorState = DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Port,
    2c9a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c9c:	48 2f       	mov	r20, r24
    2c9e:	50 e0       	ldi	r21, 0x00	; 0
    2ca0:	ca 01       	movw	r24, r20
    2ca2:	88 0f       	add	r24, r24
    2ca4:	99 1f       	adc	r25, r25
    2ca6:	9c 01       	movw	r18, r24
    2ca8:	22 0f       	add	r18, r18
    2caa:	33 1f       	adc	r19, r19
    2cac:	22 0f       	add	r18, r18
    2cae:	33 1f       	adc	r19, r19
    2cb0:	22 0f       	add	r18, r18
    2cb2:	33 1f       	adc	r19, r19
    2cb4:	82 0f       	add	r24, r18
    2cb6:	93 1f       	adc	r25, r19
    2cb8:	84 0f       	add	r24, r20
    2cba:	95 1f       	adc	r25, r21
    2cbc:	fc 01       	movw	r30, r24
    2cbe:	eb 56       	subi	r30, 0x6B	; 107
    2cc0:	ff 4f       	sbci	r31, 0xFF	; 255
    2cc2:	60 81       	ld	r22, Z
    2cc4:	8a 81       	ldd	r24, Y+2	; 0x02
    2cc6:	48 2f       	mov	r20, r24
    2cc8:	50 e0       	ldi	r21, 0x00	; 0
    2cca:	ca 01       	movw	r24, r20
    2ccc:	88 0f       	add	r24, r24
    2cce:	99 1f       	adc	r25, r25
    2cd0:	9c 01       	movw	r18, r24
    2cd2:	22 0f       	add	r18, r18
    2cd4:	33 1f       	adc	r19, r19
    2cd6:	22 0f       	add	r18, r18
    2cd8:	33 1f       	adc	r19, r19
    2cda:	22 0f       	add	r18, r18
    2cdc:	33 1f       	adc	r19, r19
    2cde:	82 0f       	add	r24, r18
    2ce0:	93 1f       	adc	r25, r19
    2ce2:	84 0f       	add	r24, r20
    2ce4:	95 1f       	adc	r25, r21
    2ce6:	fc 01       	movw	r30, r24
    2ce8:	ea 56       	subi	r30, 0x6A	; 106
    2cea:	ff 4f       	sbci	r31, 0xFF	; 255
    2cec:	90 81       	ld	r25, Z
    2cee:	86 2f       	mov	r24, r22
    2cf0:	69 2f       	mov	r22, r25
    2cf2:	40 e0       	ldi	r20, 0x00	; 0
    2cf4:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    2cf8:	89 83       	std	Y+1, r24	; 0x01
    2cfa:	4b c0       	rjmp	.+150    	; 0x2d92 <SSDLT_enuDisableDot+0x19c>
														 SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Pin, DIO_u8LOW);
			}
			else if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8Type == COMMON_ANODE)
    2cfc:	8a 81       	ldd	r24, Y+2	; 0x02
    2cfe:	48 2f       	mov	r20, r24
    2d00:	50 e0       	ldi	r21, 0x00	; 0
    2d02:	ca 01       	movw	r24, r20
    2d04:	88 0f       	add	r24, r24
    2d06:	99 1f       	adc	r25, r25
    2d08:	9c 01       	movw	r18, r24
    2d0a:	22 0f       	add	r18, r18
    2d0c:	33 1f       	adc	r19, r19
    2d0e:	22 0f       	add	r18, r18
    2d10:	33 1f       	adc	r19, r19
    2d12:	22 0f       	add	r18, r18
    2d14:	33 1f       	adc	r19, r19
    2d16:	82 0f       	add	r24, r18
    2d18:	93 1f       	adc	r25, r19
    2d1a:	84 0f       	add	r24, r20
    2d1c:	95 1f       	adc	r25, r21
    2d1e:	fc 01       	movw	r30, r24
    2d20:	e9 56       	subi	r30, 0x69	; 105
    2d22:	ff 4f       	sbci	r31, 0xFF	; 255
    2d24:	80 81       	ld	r24, Z
    2d26:	88 23       	and	r24, r24
    2d28:	89 f5       	brne	.+98     	; 0x2d8c <SSDLT_enuDisableDot+0x196>
			{
				Local_enuErrorState = DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Port,
    2d2a:	8a 81       	ldd	r24, Y+2	; 0x02
    2d2c:	48 2f       	mov	r20, r24
    2d2e:	50 e0       	ldi	r21, 0x00	; 0
    2d30:	ca 01       	movw	r24, r20
    2d32:	88 0f       	add	r24, r24
    2d34:	99 1f       	adc	r25, r25
    2d36:	9c 01       	movw	r18, r24
    2d38:	22 0f       	add	r18, r18
    2d3a:	33 1f       	adc	r19, r19
    2d3c:	22 0f       	add	r18, r18
    2d3e:	33 1f       	adc	r19, r19
    2d40:	22 0f       	add	r18, r18
    2d42:	33 1f       	adc	r19, r19
    2d44:	82 0f       	add	r24, r18
    2d46:	93 1f       	adc	r25, r19
    2d48:	84 0f       	add	r24, r20
    2d4a:	95 1f       	adc	r25, r21
    2d4c:	fc 01       	movw	r30, r24
    2d4e:	eb 56       	subi	r30, 0x6B	; 107
    2d50:	ff 4f       	sbci	r31, 0xFF	; 255
    2d52:	60 81       	ld	r22, Z
    2d54:	8a 81       	ldd	r24, Y+2	; 0x02
    2d56:	48 2f       	mov	r20, r24
    2d58:	50 e0       	ldi	r21, 0x00	; 0
    2d5a:	ca 01       	movw	r24, r20
    2d5c:	88 0f       	add	r24, r24
    2d5e:	99 1f       	adc	r25, r25
    2d60:	9c 01       	movw	r18, r24
    2d62:	22 0f       	add	r18, r18
    2d64:	33 1f       	adc	r19, r19
    2d66:	22 0f       	add	r18, r18
    2d68:	33 1f       	adc	r19, r19
    2d6a:	22 0f       	add	r18, r18
    2d6c:	33 1f       	adc	r19, r19
    2d6e:	82 0f       	add	r24, r18
    2d70:	93 1f       	adc	r25, r19
    2d72:	84 0f       	add	r24, r20
    2d74:	95 1f       	adc	r25, r21
    2d76:	fc 01       	movw	r30, r24
    2d78:	ea 56       	subi	r30, 0x6A	; 106
    2d7a:	ff 4f       	sbci	r31, 0xFF	; 255
    2d7c:	90 81       	ld	r25, Z
    2d7e:	86 2f       	mov	r24, r22
    2d80:	69 2f       	mov	r22, r25
    2d82:	41 e0       	ldi	r20, 0x01	; 1
    2d84:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    2d88:	89 83       	std	Y+1, r24	; 0x01
    2d8a:	03 c0       	rjmp	.+6      	; 0x2d92 <SSDLT_enuDisableDot+0x19c>
														SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Pin, DIO_u8HIGH);
			}
			else
			{
				return ES_OUT_OF_RANGE;
    2d8c:	83 e0       	ldi	r24, 0x03	; 3
    2d8e:	8b 83       	std	Y+3, r24	; 0x03
    2d90:	05 c0       	rjmp	.+10     	; 0x2d9c <SSDLT_enuDisableDot+0x1a6>
	}
	else
	{
		return ES_OUT_OF_RANGE;
	}
	return Local_enuErrorState;
    2d92:	89 81       	ldd	r24, Y+1	; 0x01
    2d94:	8b 83       	std	Y+3, r24	; 0x03
    2d96:	02 c0       	rjmp	.+4      	; 0x2d9c <SSDLT_enuDisableDot+0x1a6>
			}
		}
	}
	else
	{
		return ES_OUT_OF_RANGE;
    2d98:	83 e0       	ldi	r24, 0x03	; 3
    2d9a:	8b 83       	std	Y+3, r24	; 0x03
    2d9c:	8b 81       	ldd	r24, Y+3	; 0x03
	}
	return Local_enuErrorState;
}
    2d9e:	0f 90       	pop	r0
    2da0:	0f 90       	pop	r0
    2da2:	0f 90       	pop	r0
    2da4:	cf 91       	pop	r28
    2da6:	df 91       	pop	r29
    2da8:	08 95       	ret

00002daa <SSDLT_enuClearDisplay>:

ES_t SSDLT_enuClearDisplay(u8 Copy_u8SegID)
{
    2daa:	ef 92       	push	r14
    2dac:	ff 92       	push	r15
    2dae:	0f 93       	push	r16
    2db0:	1f 93       	push	r17
    2db2:	df 93       	push	r29
    2db4:	cf 93       	push	r28
    2db6:	cd b7       	in	r28, 0x3d	; 61
    2db8:	de b7       	in	r29, 0x3e	; 62
    2dba:	29 97       	sbiw	r28, 0x09	; 9
    2dbc:	0f b6       	in	r0, 0x3f	; 63
    2dbe:	f8 94       	cli
    2dc0:	de bf       	out	0x3e, r29	; 62
    2dc2:	0f be       	out	0x3f, r0	; 63
    2dc4:	cd bf       	out	0x3d, r28	; 61
    2dc6:	88 87       	std	Y+8, r24	; 0x08
	ES_t Local_enuErrorState = ES_NOK;
    2dc8:	1f 82       	std	Y+7, r1	; 0x07

	u8 Local_u8Iterator = 0;
    2dca:	1e 82       	std	Y+6, r1	; 0x06
	u8 Local_u8LastBit = 0;
    2dcc:	1d 82       	std	Y+5, r1	; 0x05
	u32 Local_u32Check = 0;
    2dce:	19 82       	std	Y+1, r1	; 0x01
    2dd0:	1a 82       	std	Y+2, r1	; 0x02
    2dd2:	1b 82       	std	Y+3, r1	; 0x03
    2dd4:	1c 82       	std	Y+4, r1	; 0x04

	if(Copy_u8SegID < SEG_NUM)
    2dd6:	88 85       	ldd	r24, Y+8	; 0x08
    2dd8:	82 30       	cpi	r24, 0x02	; 2
    2dda:	08 f0       	brcs	.+2      	; 0x2dde <SSDLT_enuClearDisplay+0x34>
    2ddc:	33 c4       	rjmp	.+2150   	; 0x3644 <SSDLT_enuClearDisplay+0x89a>
	{
		if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8Type == COMMON_CATHODE)
    2dde:	88 85       	ldd	r24, Y+8	; 0x08
    2de0:	48 2f       	mov	r20, r24
    2de2:	50 e0       	ldi	r21, 0x00	; 0
    2de4:	ca 01       	movw	r24, r20
    2de6:	88 0f       	add	r24, r24
    2de8:	99 1f       	adc	r25, r25
    2dea:	9c 01       	movw	r18, r24
    2dec:	22 0f       	add	r18, r18
    2dee:	33 1f       	adc	r19, r19
    2df0:	22 0f       	add	r18, r18
    2df2:	33 1f       	adc	r19, r19
    2df4:	22 0f       	add	r18, r18
    2df6:	33 1f       	adc	r19, r19
    2df8:	82 0f       	add	r24, r18
    2dfa:	93 1f       	adc	r25, r19
    2dfc:	84 0f       	add	r24, r20
    2dfe:	95 1f       	adc	r25, r21
    2e00:	fc 01       	movw	r30, r24
    2e02:	e9 56       	subi	r30, 0x69	; 105
    2e04:	ff 4f       	sbci	r31, 0xFF	; 255
    2e06:	80 81       	ld	r24, Z
    2e08:	81 30       	cpi	r24, 0x01	; 1
    2e0a:	09 f0       	breq	.+2      	; 0x2e0e <SSDLT_enuClearDisplay+0x64>
    2e0c:	f4 c1       	rjmp	.+1000   	; 0x31f6 <SSDLT_enuClearDisplay+0x44c>
		{
			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8APort,
    2e0e:	88 85       	ldd	r24, Y+8	; 0x08
    2e10:	48 2f       	mov	r20, r24
    2e12:	50 e0       	ldi	r21, 0x00	; 0
    2e14:	ca 01       	movw	r24, r20
    2e16:	88 0f       	add	r24, r24
    2e18:	99 1f       	adc	r25, r25
    2e1a:	9c 01       	movw	r18, r24
    2e1c:	22 0f       	add	r18, r18
    2e1e:	33 1f       	adc	r19, r19
    2e20:	22 0f       	add	r18, r18
    2e22:	33 1f       	adc	r19, r19
    2e24:	22 0f       	add	r18, r18
    2e26:	33 1f       	adc	r19, r19
    2e28:	82 0f       	add	r24, r18
    2e2a:	93 1f       	adc	r25, r19
    2e2c:	84 0f       	add	r24, r20
    2e2e:	95 1f       	adc	r25, r21
    2e30:	fc 01       	movw	r30, r24
    2e32:	eb 57       	subi	r30, 0x7B	; 123
    2e34:	ff 4f       	sbci	r31, 0xFF	; 255
    2e36:	60 81       	ld	r22, Z
    2e38:	88 85       	ldd	r24, Y+8	; 0x08
    2e3a:	48 2f       	mov	r20, r24
    2e3c:	50 e0       	ldi	r21, 0x00	; 0
    2e3e:	ca 01       	movw	r24, r20
    2e40:	88 0f       	add	r24, r24
    2e42:	99 1f       	adc	r25, r25
    2e44:	9c 01       	movw	r18, r24
    2e46:	22 0f       	add	r18, r18
    2e48:	33 1f       	adc	r19, r19
    2e4a:	22 0f       	add	r18, r18
    2e4c:	33 1f       	adc	r19, r19
    2e4e:	22 0f       	add	r18, r18
    2e50:	33 1f       	adc	r19, r19
    2e52:	82 0f       	add	r24, r18
    2e54:	93 1f       	adc	r25, r19
    2e56:	84 0f       	add	r24, r20
    2e58:	95 1f       	adc	r25, r21
    2e5a:	fc 01       	movw	r30, r24
    2e5c:	ea 57       	subi	r30, 0x7A	; 122
    2e5e:	ff 4f       	sbci	r31, 0xFF	; 255
    2e60:	90 81       	ld	r25, Z
    2e62:	86 2f       	mov	r24, r22
    2e64:	69 2f       	mov	r22, r25
    2e66:	40 e0       	ldi	r20, 0x00	; 0
    2e68:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    2e6c:	28 2f       	mov	r18, r24
    2e6e:	30 e0       	ldi	r19, 0x00	; 0
    2e70:	40 e0       	ldi	r20, 0x00	; 0
    2e72:	50 e0       	ldi	r21, 0x00	; 0
    2e74:	89 81       	ldd	r24, Y+1	; 0x01
    2e76:	9a 81       	ldd	r25, Y+2	; 0x02
    2e78:	ab 81       	ldd	r26, Y+3	; 0x03
    2e7a:	bc 81       	ldd	r27, Y+4	; 0x04
    2e7c:	82 2b       	or	r24, r18
    2e7e:	93 2b       	or	r25, r19
    2e80:	a4 2b       	or	r26, r20
    2e82:	b5 2b       	or	r27, r21
    2e84:	89 83       	std	Y+1, r24	; 0x01
    2e86:	9a 83       	std	Y+2, r25	; 0x02
    2e88:	ab 83       	std	Y+3, r26	; 0x03
    2e8a:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	      SSD_AstrSegConfig[Copy_u8SegID].SEG_u8APin,
											   	  DIO_u8LOW) << 0);

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8BPort,
    2e8c:	88 85       	ldd	r24, Y+8	; 0x08
    2e8e:	48 2f       	mov	r20, r24
    2e90:	50 e0       	ldi	r21, 0x00	; 0
    2e92:	ca 01       	movw	r24, r20
    2e94:	88 0f       	add	r24, r24
    2e96:	99 1f       	adc	r25, r25
    2e98:	9c 01       	movw	r18, r24
    2e9a:	22 0f       	add	r18, r18
    2e9c:	33 1f       	adc	r19, r19
    2e9e:	22 0f       	add	r18, r18
    2ea0:	33 1f       	adc	r19, r19
    2ea2:	22 0f       	add	r18, r18
    2ea4:	33 1f       	adc	r19, r19
    2ea6:	82 0f       	add	r24, r18
    2ea8:	93 1f       	adc	r25, r19
    2eaa:	84 0f       	add	r24, r20
    2eac:	95 1f       	adc	r25, r21
    2eae:	fc 01       	movw	r30, r24
    2eb0:	e9 57       	subi	r30, 0x79	; 121
    2eb2:	ff 4f       	sbci	r31, 0xFF	; 255
    2eb4:	60 81       	ld	r22, Z
    2eb6:	88 85       	ldd	r24, Y+8	; 0x08
    2eb8:	48 2f       	mov	r20, r24
    2eba:	50 e0       	ldi	r21, 0x00	; 0
    2ebc:	ca 01       	movw	r24, r20
    2ebe:	88 0f       	add	r24, r24
    2ec0:	99 1f       	adc	r25, r25
    2ec2:	9c 01       	movw	r18, r24
    2ec4:	22 0f       	add	r18, r18
    2ec6:	33 1f       	adc	r19, r19
    2ec8:	22 0f       	add	r18, r18
    2eca:	33 1f       	adc	r19, r19
    2ecc:	22 0f       	add	r18, r18
    2ece:	33 1f       	adc	r19, r19
    2ed0:	82 0f       	add	r24, r18
    2ed2:	93 1f       	adc	r25, r19
    2ed4:	84 0f       	add	r24, r20
    2ed6:	95 1f       	adc	r25, r21
    2ed8:	fc 01       	movw	r30, r24
    2eda:	e8 57       	subi	r30, 0x78	; 120
    2edc:	ff 4f       	sbci	r31, 0xFF	; 255
    2ede:	90 81       	ld	r25, Z
    2ee0:	86 2f       	mov	r24, r22
    2ee2:	69 2f       	mov	r22, r25
    2ee4:	40 e0       	ldi	r20, 0x00	; 0
    2ee6:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    2eea:	88 2f       	mov	r24, r24
    2eec:	90 e0       	ldi	r25, 0x00	; 0
    2eee:	88 0f       	add	r24, r24
    2ef0:	99 1f       	adc	r25, r25
    2ef2:	88 0f       	add	r24, r24
    2ef4:	99 1f       	adc	r25, r25
    2ef6:	88 0f       	add	r24, r24
    2ef8:	99 1f       	adc	r25, r25
    2efa:	9c 01       	movw	r18, r24
    2efc:	44 27       	eor	r20, r20
    2efe:	37 fd       	sbrc	r19, 7
    2f00:	40 95       	com	r20
    2f02:	54 2f       	mov	r21, r20
    2f04:	89 81       	ldd	r24, Y+1	; 0x01
    2f06:	9a 81       	ldd	r25, Y+2	; 0x02
    2f08:	ab 81       	ldd	r26, Y+3	; 0x03
    2f0a:	bc 81       	ldd	r27, Y+4	; 0x04
    2f0c:	82 2b       	or	r24, r18
    2f0e:	93 2b       	or	r25, r19
    2f10:	a4 2b       	or	r26, r20
    2f12:	b5 2b       	or	r27, r21
    2f14:	89 83       	std	Y+1, r24	; 0x01
    2f16:	9a 83       	std	Y+2, r25	; 0x02
    2f18:	ab 83       	std	Y+3, r26	; 0x03
    2f1a:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8BPin,
												  DIO_u8LOW) << 3);

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CPort,
    2f1c:	88 85       	ldd	r24, Y+8	; 0x08
    2f1e:	48 2f       	mov	r20, r24
    2f20:	50 e0       	ldi	r21, 0x00	; 0
    2f22:	ca 01       	movw	r24, r20
    2f24:	88 0f       	add	r24, r24
    2f26:	99 1f       	adc	r25, r25
    2f28:	9c 01       	movw	r18, r24
    2f2a:	22 0f       	add	r18, r18
    2f2c:	33 1f       	adc	r19, r19
    2f2e:	22 0f       	add	r18, r18
    2f30:	33 1f       	adc	r19, r19
    2f32:	22 0f       	add	r18, r18
    2f34:	33 1f       	adc	r19, r19
    2f36:	82 0f       	add	r24, r18
    2f38:	93 1f       	adc	r25, r19
    2f3a:	84 0f       	add	r24, r20
    2f3c:	95 1f       	adc	r25, r21
    2f3e:	fc 01       	movw	r30, r24
    2f40:	e7 57       	subi	r30, 0x77	; 119
    2f42:	ff 4f       	sbci	r31, 0xFF	; 255
    2f44:	60 81       	ld	r22, Z
    2f46:	88 85       	ldd	r24, Y+8	; 0x08
    2f48:	48 2f       	mov	r20, r24
    2f4a:	50 e0       	ldi	r21, 0x00	; 0
    2f4c:	ca 01       	movw	r24, r20
    2f4e:	88 0f       	add	r24, r24
    2f50:	99 1f       	adc	r25, r25
    2f52:	9c 01       	movw	r18, r24
    2f54:	22 0f       	add	r18, r18
    2f56:	33 1f       	adc	r19, r19
    2f58:	22 0f       	add	r18, r18
    2f5a:	33 1f       	adc	r19, r19
    2f5c:	22 0f       	add	r18, r18
    2f5e:	33 1f       	adc	r19, r19
    2f60:	82 0f       	add	r24, r18
    2f62:	93 1f       	adc	r25, r19
    2f64:	84 0f       	add	r24, r20
    2f66:	95 1f       	adc	r25, r21
    2f68:	fc 01       	movw	r30, r24
    2f6a:	e6 57       	subi	r30, 0x76	; 118
    2f6c:	ff 4f       	sbci	r31, 0xFF	; 255
    2f6e:	90 81       	ld	r25, Z
    2f70:	86 2f       	mov	r24, r22
    2f72:	69 2f       	mov	r22, r25
    2f74:	40 e0       	ldi	r20, 0x00	; 0
    2f76:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    2f7a:	88 2f       	mov	r24, r24
    2f7c:	90 e0       	ldi	r25, 0x00	; 0
    2f7e:	00 24       	eor	r0, r0
    2f80:	96 95       	lsr	r25
    2f82:	87 95       	ror	r24
    2f84:	07 94       	ror	r0
    2f86:	96 95       	lsr	r25
    2f88:	87 95       	ror	r24
    2f8a:	07 94       	ror	r0
    2f8c:	98 2f       	mov	r25, r24
    2f8e:	80 2d       	mov	r24, r0
    2f90:	9c 01       	movw	r18, r24
    2f92:	44 27       	eor	r20, r20
    2f94:	37 fd       	sbrc	r19, 7
    2f96:	40 95       	com	r20
    2f98:	54 2f       	mov	r21, r20
    2f9a:	89 81       	ldd	r24, Y+1	; 0x01
    2f9c:	9a 81       	ldd	r25, Y+2	; 0x02
    2f9e:	ab 81       	ldd	r26, Y+3	; 0x03
    2fa0:	bc 81       	ldd	r27, Y+4	; 0x04
    2fa2:	82 2b       	or	r24, r18
    2fa4:	93 2b       	or	r25, r19
    2fa6:	a4 2b       	or	r26, r20
    2fa8:	b5 2b       	or	r27, r21
    2faa:	89 83       	std	Y+1, r24	; 0x01
    2fac:	9a 83       	std	Y+2, r25	; 0x02
    2fae:	ab 83       	std	Y+3, r26	; 0x03
    2fb0:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CPin,
												  DIO_u8LOW) << 6);

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DPort,
    2fb2:	88 85       	ldd	r24, Y+8	; 0x08
    2fb4:	48 2f       	mov	r20, r24
    2fb6:	50 e0       	ldi	r21, 0x00	; 0
    2fb8:	ca 01       	movw	r24, r20
    2fba:	88 0f       	add	r24, r24
    2fbc:	99 1f       	adc	r25, r25
    2fbe:	9c 01       	movw	r18, r24
    2fc0:	22 0f       	add	r18, r18
    2fc2:	33 1f       	adc	r19, r19
    2fc4:	22 0f       	add	r18, r18
    2fc6:	33 1f       	adc	r19, r19
    2fc8:	22 0f       	add	r18, r18
    2fca:	33 1f       	adc	r19, r19
    2fcc:	82 0f       	add	r24, r18
    2fce:	93 1f       	adc	r25, r19
    2fd0:	84 0f       	add	r24, r20
    2fd2:	95 1f       	adc	r25, r21
    2fd4:	fc 01       	movw	r30, r24
    2fd6:	e5 57       	subi	r30, 0x75	; 117
    2fd8:	ff 4f       	sbci	r31, 0xFF	; 255
    2fda:	60 81       	ld	r22, Z
    2fdc:	88 85       	ldd	r24, Y+8	; 0x08
    2fde:	48 2f       	mov	r20, r24
    2fe0:	50 e0       	ldi	r21, 0x00	; 0
    2fe2:	ca 01       	movw	r24, r20
    2fe4:	88 0f       	add	r24, r24
    2fe6:	99 1f       	adc	r25, r25
    2fe8:	9c 01       	movw	r18, r24
    2fea:	22 0f       	add	r18, r18
    2fec:	33 1f       	adc	r19, r19
    2fee:	22 0f       	add	r18, r18
    2ff0:	33 1f       	adc	r19, r19
    2ff2:	22 0f       	add	r18, r18
    2ff4:	33 1f       	adc	r19, r19
    2ff6:	82 0f       	add	r24, r18
    2ff8:	93 1f       	adc	r25, r19
    2ffa:	84 0f       	add	r24, r20
    2ffc:	95 1f       	adc	r25, r21
    2ffe:	fc 01       	movw	r30, r24
    3000:	e4 57       	subi	r30, 0x74	; 116
    3002:	ff 4f       	sbci	r31, 0xFF	; 255
    3004:	90 81       	ld	r25, Z
    3006:	86 2f       	mov	r24, r22
    3008:	69 2f       	mov	r22, r25
    300a:	40 e0       	ldi	r20, 0x00	; 0
    300c:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3010:	88 2f       	mov	r24, r24
    3012:	90 e0       	ldi	r25, 0x00	; 0
    3014:	98 2f       	mov	r25, r24
    3016:	88 27       	eor	r24, r24
    3018:	99 0f       	add	r25, r25
    301a:	9c 01       	movw	r18, r24
    301c:	44 27       	eor	r20, r20
    301e:	37 fd       	sbrc	r19, 7
    3020:	40 95       	com	r20
    3022:	54 2f       	mov	r21, r20
    3024:	89 81       	ldd	r24, Y+1	; 0x01
    3026:	9a 81       	ldd	r25, Y+2	; 0x02
    3028:	ab 81       	ldd	r26, Y+3	; 0x03
    302a:	bc 81       	ldd	r27, Y+4	; 0x04
    302c:	82 2b       	or	r24, r18
    302e:	93 2b       	or	r25, r19
    3030:	a4 2b       	or	r26, r20
    3032:	b5 2b       	or	r27, r21
    3034:	89 83       	std	Y+1, r24	; 0x01
    3036:	9a 83       	std	Y+2, r25	; 0x02
    3038:	ab 83       	std	Y+3, r26	; 0x03
    303a:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DPin,
												  DIO_u8LOW) << 9) ;

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8EPort,
    303c:	88 85       	ldd	r24, Y+8	; 0x08
    303e:	48 2f       	mov	r20, r24
    3040:	50 e0       	ldi	r21, 0x00	; 0
    3042:	ca 01       	movw	r24, r20
    3044:	88 0f       	add	r24, r24
    3046:	99 1f       	adc	r25, r25
    3048:	9c 01       	movw	r18, r24
    304a:	22 0f       	add	r18, r18
    304c:	33 1f       	adc	r19, r19
    304e:	22 0f       	add	r18, r18
    3050:	33 1f       	adc	r19, r19
    3052:	22 0f       	add	r18, r18
    3054:	33 1f       	adc	r19, r19
    3056:	82 0f       	add	r24, r18
    3058:	93 1f       	adc	r25, r19
    305a:	84 0f       	add	r24, r20
    305c:	95 1f       	adc	r25, r21
    305e:	fc 01       	movw	r30, r24
    3060:	e3 57       	subi	r30, 0x73	; 115
    3062:	ff 4f       	sbci	r31, 0xFF	; 255
    3064:	60 81       	ld	r22, Z
    3066:	88 85       	ldd	r24, Y+8	; 0x08
    3068:	48 2f       	mov	r20, r24
    306a:	50 e0       	ldi	r21, 0x00	; 0
    306c:	ca 01       	movw	r24, r20
    306e:	88 0f       	add	r24, r24
    3070:	99 1f       	adc	r25, r25
    3072:	9c 01       	movw	r18, r24
    3074:	22 0f       	add	r18, r18
    3076:	33 1f       	adc	r19, r19
    3078:	22 0f       	add	r18, r18
    307a:	33 1f       	adc	r19, r19
    307c:	22 0f       	add	r18, r18
    307e:	33 1f       	adc	r19, r19
    3080:	82 0f       	add	r24, r18
    3082:	93 1f       	adc	r25, r19
    3084:	84 0f       	add	r24, r20
    3086:	95 1f       	adc	r25, r21
    3088:	fc 01       	movw	r30, r24
    308a:	e2 57       	subi	r30, 0x72	; 114
    308c:	ff 4f       	sbci	r31, 0xFF	; 255
    308e:	90 81       	ld	r25, Z
    3090:	86 2f       	mov	r24, r22
    3092:	69 2f       	mov	r22, r25
    3094:	40 e0       	ldi	r20, 0x00	; 0
    3096:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    309a:	88 2f       	mov	r24, r24
    309c:	90 e0       	ldi	r25, 0x00	; 0
    309e:	98 2f       	mov	r25, r24
    30a0:	88 27       	eor	r24, r24
    30a2:	92 95       	swap	r25
    30a4:	90 7f       	andi	r25, 0xF0	; 240
    30a6:	9c 01       	movw	r18, r24
    30a8:	44 27       	eor	r20, r20
    30aa:	37 fd       	sbrc	r19, 7
    30ac:	40 95       	com	r20
    30ae:	54 2f       	mov	r21, r20
    30b0:	89 81       	ldd	r24, Y+1	; 0x01
    30b2:	9a 81       	ldd	r25, Y+2	; 0x02
    30b4:	ab 81       	ldd	r26, Y+3	; 0x03
    30b6:	bc 81       	ldd	r27, Y+4	; 0x04
    30b8:	82 2b       	or	r24, r18
    30ba:	93 2b       	or	r25, r19
    30bc:	a4 2b       	or	r26, r20
    30be:	b5 2b       	or	r27, r21
    30c0:	89 83       	std	Y+1, r24	; 0x01
    30c2:	9a 83       	std	Y+2, r25	; 0x02
    30c4:	ab 83       	std	Y+3, r26	; 0x03
    30c6:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8EPin,
												  DIO_u8LOW) << 12);

			Local_u32Check |= (((u32)DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8FPort,
    30c8:	88 85       	ldd	r24, Y+8	; 0x08
    30ca:	48 2f       	mov	r20, r24
    30cc:	50 e0       	ldi	r21, 0x00	; 0
    30ce:	ca 01       	movw	r24, r20
    30d0:	88 0f       	add	r24, r24
    30d2:	99 1f       	adc	r25, r25
    30d4:	9c 01       	movw	r18, r24
    30d6:	22 0f       	add	r18, r18
    30d8:	33 1f       	adc	r19, r19
    30da:	22 0f       	add	r18, r18
    30dc:	33 1f       	adc	r19, r19
    30de:	22 0f       	add	r18, r18
    30e0:	33 1f       	adc	r19, r19
    30e2:	82 0f       	add	r24, r18
    30e4:	93 1f       	adc	r25, r19
    30e6:	84 0f       	add	r24, r20
    30e8:	95 1f       	adc	r25, r21
    30ea:	fc 01       	movw	r30, r24
    30ec:	e1 57       	subi	r30, 0x71	; 113
    30ee:	ff 4f       	sbci	r31, 0xFF	; 255
    30f0:	60 81       	ld	r22, Z
    30f2:	88 85       	ldd	r24, Y+8	; 0x08
    30f4:	48 2f       	mov	r20, r24
    30f6:	50 e0       	ldi	r21, 0x00	; 0
    30f8:	ca 01       	movw	r24, r20
    30fa:	88 0f       	add	r24, r24
    30fc:	99 1f       	adc	r25, r25
    30fe:	9c 01       	movw	r18, r24
    3100:	22 0f       	add	r18, r18
    3102:	33 1f       	adc	r19, r19
    3104:	22 0f       	add	r18, r18
    3106:	33 1f       	adc	r19, r19
    3108:	22 0f       	add	r18, r18
    310a:	33 1f       	adc	r19, r19
    310c:	82 0f       	add	r24, r18
    310e:	93 1f       	adc	r25, r19
    3110:	84 0f       	add	r24, r20
    3112:	95 1f       	adc	r25, r21
    3114:	fc 01       	movw	r30, r24
    3116:	e0 57       	subi	r30, 0x70	; 112
    3118:	ff 4f       	sbci	r31, 0xFF	; 255
    311a:	90 81       	ld	r25, Z
    311c:	86 2f       	mov	r24, r22
    311e:	69 2f       	mov	r22, r25
    3120:	40 e0       	ldi	r20, 0x00	; 0
    3122:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3126:	88 2f       	mov	r24, r24
    3128:	90 e0       	ldi	r25, 0x00	; 0
    312a:	a0 e0       	ldi	r26, 0x00	; 0
    312c:	b0 e0       	ldi	r27, 0x00	; 0
    312e:	9c 01       	movw	r18, r24
    3130:	ad 01       	movw	r20, r26
    3132:	01 2e       	mov	r0, r17
    3134:	1f e0       	ldi	r17, 0x0F	; 15
    3136:	22 0f       	add	r18, r18
    3138:	33 1f       	adc	r19, r19
    313a:	44 1f       	adc	r20, r20
    313c:	55 1f       	adc	r21, r21
    313e:	1a 95       	dec	r17
    3140:	d1 f7       	brne	.-12     	; 0x3136 <SSDLT_enuClearDisplay+0x38c>
    3142:	10 2d       	mov	r17, r0
    3144:	89 81       	ldd	r24, Y+1	; 0x01
    3146:	9a 81       	ldd	r25, Y+2	; 0x02
    3148:	ab 81       	ldd	r26, Y+3	; 0x03
    314a:	bc 81       	ldd	r27, Y+4	; 0x04
    314c:	82 2b       	or	r24, r18
    314e:	93 2b       	or	r25, r19
    3150:	a4 2b       	or	r26, r20
    3152:	b5 2b       	or	r27, r21
    3154:	89 83       	std	Y+1, r24	; 0x01
    3156:	9a 83       	std	Y+2, r25	; 0x02
    3158:	ab 83       	std	Y+3, r26	; 0x03
    315a:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8FPin,
												  DIO_u8LOW) << 15));

			Local_u32Check |= (((u32)DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8GPort,
    315c:	88 85       	ldd	r24, Y+8	; 0x08
    315e:	48 2f       	mov	r20, r24
    3160:	50 e0       	ldi	r21, 0x00	; 0
    3162:	ca 01       	movw	r24, r20
    3164:	88 0f       	add	r24, r24
    3166:	99 1f       	adc	r25, r25
    3168:	9c 01       	movw	r18, r24
    316a:	22 0f       	add	r18, r18
    316c:	33 1f       	adc	r19, r19
    316e:	22 0f       	add	r18, r18
    3170:	33 1f       	adc	r19, r19
    3172:	22 0f       	add	r18, r18
    3174:	33 1f       	adc	r19, r19
    3176:	82 0f       	add	r24, r18
    3178:	93 1f       	adc	r25, r19
    317a:	84 0f       	add	r24, r20
    317c:	95 1f       	adc	r25, r21
    317e:	fc 01       	movw	r30, r24
    3180:	ef 56       	subi	r30, 0x6F	; 111
    3182:	ff 4f       	sbci	r31, 0xFF	; 255
    3184:	60 81       	ld	r22, Z
    3186:	88 85       	ldd	r24, Y+8	; 0x08
    3188:	48 2f       	mov	r20, r24
    318a:	50 e0       	ldi	r21, 0x00	; 0
    318c:	ca 01       	movw	r24, r20
    318e:	88 0f       	add	r24, r24
    3190:	99 1f       	adc	r25, r25
    3192:	9c 01       	movw	r18, r24
    3194:	22 0f       	add	r18, r18
    3196:	33 1f       	adc	r19, r19
    3198:	22 0f       	add	r18, r18
    319a:	33 1f       	adc	r19, r19
    319c:	22 0f       	add	r18, r18
    319e:	33 1f       	adc	r19, r19
    31a0:	82 0f       	add	r24, r18
    31a2:	93 1f       	adc	r25, r19
    31a4:	84 0f       	add	r24, r20
    31a6:	95 1f       	adc	r25, r21
    31a8:	fc 01       	movw	r30, r24
    31aa:	ee 56       	subi	r30, 0x6E	; 110
    31ac:	ff 4f       	sbci	r31, 0xFF	; 255
    31ae:	90 81       	ld	r25, Z
    31b0:	86 2f       	mov	r24, r22
    31b2:	69 2f       	mov	r22, r25
    31b4:	40 e0       	ldi	r20, 0x00	; 0
    31b6:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    31ba:	88 2f       	mov	r24, r24
    31bc:	90 e0       	ldi	r25, 0x00	; 0
    31be:	a0 e0       	ldi	r26, 0x00	; 0
    31c0:	b0 e0       	ldi	r27, 0x00	; 0
    31c2:	9c 01       	movw	r18, r24
    31c4:	ad 01       	movw	r20, r26
    31c6:	01 2e       	mov	r0, r17
    31c8:	12 e1       	ldi	r17, 0x12	; 18
    31ca:	22 0f       	add	r18, r18
    31cc:	33 1f       	adc	r19, r19
    31ce:	44 1f       	adc	r20, r20
    31d0:	55 1f       	adc	r21, r21
    31d2:	1a 95       	dec	r17
    31d4:	d1 f7       	brne	.-12     	; 0x31ca <SSDLT_enuClearDisplay+0x420>
    31d6:	10 2d       	mov	r17, r0
    31d8:	89 81       	ldd	r24, Y+1	; 0x01
    31da:	9a 81       	ldd	r25, Y+2	; 0x02
    31dc:	ab 81       	ldd	r26, Y+3	; 0x03
    31de:	bc 81       	ldd	r27, Y+4	; 0x04
    31e0:	82 2b       	or	r24, r18
    31e2:	93 2b       	or	r25, r19
    31e4:	a4 2b       	or	r26, r20
    31e6:	b5 2b       	or	r27, r21
    31e8:	89 83       	std	Y+1, r24	; 0x01
    31ea:	9a 83       	std	Y+2, r25	; 0x02
    31ec:	ab 83       	std	Y+3, r26	; 0x03
    31ee:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8GPin,
												  DIO_u8LOW) << 18));
			Local_u8LastBit = 21;
    31f0:	85 e1       	ldi	r24, 0x15	; 21
    31f2:	8d 83       	std	Y+5, r24	; 0x05
    31f4:	0f c2       	rjmp	.+1054   	; 0x3614 <SSDLT_enuClearDisplay+0x86a>
		}
		else if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8Type == COMMON_ANODE)
    31f6:	88 85       	ldd	r24, Y+8	; 0x08
    31f8:	48 2f       	mov	r20, r24
    31fa:	50 e0       	ldi	r21, 0x00	; 0
    31fc:	ca 01       	movw	r24, r20
    31fe:	88 0f       	add	r24, r24
    3200:	99 1f       	adc	r25, r25
    3202:	9c 01       	movw	r18, r24
    3204:	22 0f       	add	r18, r18
    3206:	33 1f       	adc	r19, r19
    3208:	22 0f       	add	r18, r18
    320a:	33 1f       	adc	r19, r19
    320c:	22 0f       	add	r18, r18
    320e:	33 1f       	adc	r19, r19
    3210:	82 0f       	add	r24, r18
    3212:	93 1f       	adc	r25, r19
    3214:	84 0f       	add	r24, r20
    3216:	95 1f       	adc	r25, r21
    3218:	fc 01       	movw	r30, r24
    321a:	e9 56       	subi	r30, 0x69	; 105
    321c:	ff 4f       	sbci	r31, 0xFF	; 255
    321e:	80 81       	ld	r24, Z
    3220:	88 23       	and	r24, r24
    3222:	09 f0       	breq	.+2      	; 0x3226 <SSDLT_enuClearDisplay+0x47c>
    3224:	f4 c1       	rjmp	.+1000   	; 0x360e <SSDLT_enuClearDisplay+0x864>
		{
			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8APort,
    3226:	88 85       	ldd	r24, Y+8	; 0x08
    3228:	48 2f       	mov	r20, r24
    322a:	50 e0       	ldi	r21, 0x00	; 0
    322c:	ca 01       	movw	r24, r20
    322e:	88 0f       	add	r24, r24
    3230:	99 1f       	adc	r25, r25
    3232:	9c 01       	movw	r18, r24
    3234:	22 0f       	add	r18, r18
    3236:	33 1f       	adc	r19, r19
    3238:	22 0f       	add	r18, r18
    323a:	33 1f       	adc	r19, r19
    323c:	22 0f       	add	r18, r18
    323e:	33 1f       	adc	r19, r19
    3240:	82 0f       	add	r24, r18
    3242:	93 1f       	adc	r25, r19
    3244:	84 0f       	add	r24, r20
    3246:	95 1f       	adc	r25, r21
    3248:	fc 01       	movw	r30, r24
    324a:	eb 57       	subi	r30, 0x7B	; 123
    324c:	ff 4f       	sbci	r31, 0xFF	; 255
    324e:	60 81       	ld	r22, Z
    3250:	88 85       	ldd	r24, Y+8	; 0x08
    3252:	48 2f       	mov	r20, r24
    3254:	50 e0       	ldi	r21, 0x00	; 0
    3256:	ca 01       	movw	r24, r20
    3258:	88 0f       	add	r24, r24
    325a:	99 1f       	adc	r25, r25
    325c:	9c 01       	movw	r18, r24
    325e:	22 0f       	add	r18, r18
    3260:	33 1f       	adc	r19, r19
    3262:	22 0f       	add	r18, r18
    3264:	33 1f       	adc	r19, r19
    3266:	22 0f       	add	r18, r18
    3268:	33 1f       	adc	r19, r19
    326a:	82 0f       	add	r24, r18
    326c:	93 1f       	adc	r25, r19
    326e:	84 0f       	add	r24, r20
    3270:	95 1f       	adc	r25, r21
    3272:	fc 01       	movw	r30, r24
    3274:	ea 57       	subi	r30, 0x7A	; 122
    3276:	ff 4f       	sbci	r31, 0xFF	; 255
    3278:	90 81       	ld	r25, Z
    327a:	86 2f       	mov	r24, r22
    327c:	69 2f       	mov	r22, r25
    327e:	41 e0       	ldi	r20, 0x01	; 1
    3280:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3284:	28 2f       	mov	r18, r24
    3286:	30 e0       	ldi	r19, 0x00	; 0
    3288:	40 e0       	ldi	r20, 0x00	; 0
    328a:	50 e0       	ldi	r21, 0x00	; 0
    328c:	89 81       	ldd	r24, Y+1	; 0x01
    328e:	9a 81       	ldd	r25, Y+2	; 0x02
    3290:	ab 81       	ldd	r26, Y+3	; 0x03
    3292:	bc 81       	ldd	r27, Y+4	; 0x04
    3294:	82 2b       	or	r24, r18
    3296:	93 2b       	or	r25, r19
    3298:	a4 2b       	or	r26, r20
    329a:	b5 2b       	or	r27, r21
    329c:	89 83       	std	Y+1, r24	; 0x01
    329e:	9a 83       	std	Y+2, r25	; 0x02
    32a0:	ab 83       	std	Y+3, r26	; 0x03
    32a2:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	      SSD_AstrSegConfig[Copy_u8SegID].SEG_u8APin,
											   	  DIO_u8HIGH) << 0);

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8BPort,
    32a4:	88 85       	ldd	r24, Y+8	; 0x08
    32a6:	48 2f       	mov	r20, r24
    32a8:	50 e0       	ldi	r21, 0x00	; 0
    32aa:	ca 01       	movw	r24, r20
    32ac:	88 0f       	add	r24, r24
    32ae:	99 1f       	adc	r25, r25
    32b0:	9c 01       	movw	r18, r24
    32b2:	22 0f       	add	r18, r18
    32b4:	33 1f       	adc	r19, r19
    32b6:	22 0f       	add	r18, r18
    32b8:	33 1f       	adc	r19, r19
    32ba:	22 0f       	add	r18, r18
    32bc:	33 1f       	adc	r19, r19
    32be:	82 0f       	add	r24, r18
    32c0:	93 1f       	adc	r25, r19
    32c2:	84 0f       	add	r24, r20
    32c4:	95 1f       	adc	r25, r21
    32c6:	fc 01       	movw	r30, r24
    32c8:	e9 57       	subi	r30, 0x79	; 121
    32ca:	ff 4f       	sbci	r31, 0xFF	; 255
    32cc:	60 81       	ld	r22, Z
    32ce:	88 85       	ldd	r24, Y+8	; 0x08
    32d0:	48 2f       	mov	r20, r24
    32d2:	50 e0       	ldi	r21, 0x00	; 0
    32d4:	ca 01       	movw	r24, r20
    32d6:	88 0f       	add	r24, r24
    32d8:	99 1f       	adc	r25, r25
    32da:	9c 01       	movw	r18, r24
    32dc:	22 0f       	add	r18, r18
    32de:	33 1f       	adc	r19, r19
    32e0:	22 0f       	add	r18, r18
    32e2:	33 1f       	adc	r19, r19
    32e4:	22 0f       	add	r18, r18
    32e6:	33 1f       	adc	r19, r19
    32e8:	82 0f       	add	r24, r18
    32ea:	93 1f       	adc	r25, r19
    32ec:	84 0f       	add	r24, r20
    32ee:	95 1f       	adc	r25, r21
    32f0:	fc 01       	movw	r30, r24
    32f2:	e8 57       	subi	r30, 0x78	; 120
    32f4:	ff 4f       	sbci	r31, 0xFF	; 255
    32f6:	90 81       	ld	r25, Z
    32f8:	86 2f       	mov	r24, r22
    32fa:	69 2f       	mov	r22, r25
    32fc:	41 e0       	ldi	r20, 0x01	; 1
    32fe:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3302:	88 2f       	mov	r24, r24
    3304:	90 e0       	ldi	r25, 0x00	; 0
    3306:	88 0f       	add	r24, r24
    3308:	99 1f       	adc	r25, r25
    330a:	88 0f       	add	r24, r24
    330c:	99 1f       	adc	r25, r25
    330e:	88 0f       	add	r24, r24
    3310:	99 1f       	adc	r25, r25
    3312:	9c 01       	movw	r18, r24
    3314:	44 27       	eor	r20, r20
    3316:	37 fd       	sbrc	r19, 7
    3318:	40 95       	com	r20
    331a:	54 2f       	mov	r21, r20
    331c:	89 81       	ldd	r24, Y+1	; 0x01
    331e:	9a 81       	ldd	r25, Y+2	; 0x02
    3320:	ab 81       	ldd	r26, Y+3	; 0x03
    3322:	bc 81       	ldd	r27, Y+4	; 0x04
    3324:	82 2b       	or	r24, r18
    3326:	93 2b       	or	r25, r19
    3328:	a4 2b       	or	r26, r20
    332a:	b5 2b       	or	r27, r21
    332c:	89 83       	std	Y+1, r24	; 0x01
    332e:	9a 83       	std	Y+2, r25	; 0x02
    3330:	ab 83       	std	Y+3, r26	; 0x03
    3332:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8BPin,
												  DIO_u8HIGH) << 3);

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CPort,
    3334:	88 85       	ldd	r24, Y+8	; 0x08
    3336:	48 2f       	mov	r20, r24
    3338:	50 e0       	ldi	r21, 0x00	; 0
    333a:	ca 01       	movw	r24, r20
    333c:	88 0f       	add	r24, r24
    333e:	99 1f       	adc	r25, r25
    3340:	9c 01       	movw	r18, r24
    3342:	22 0f       	add	r18, r18
    3344:	33 1f       	adc	r19, r19
    3346:	22 0f       	add	r18, r18
    3348:	33 1f       	adc	r19, r19
    334a:	22 0f       	add	r18, r18
    334c:	33 1f       	adc	r19, r19
    334e:	82 0f       	add	r24, r18
    3350:	93 1f       	adc	r25, r19
    3352:	84 0f       	add	r24, r20
    3354:	95 1f       	adc	r25, r21
    3356:	fc 01       	movw	r30, r24
    3358:	e7 57       	subi	r30, 0x77	; 119
    335a:	ff 4f       	sbci	r31, 0xFF	; 255
    335c:	60 81       	ld	r22, Z
    335e:	88 85       	ldd	r24, Y+8	; 0x08
    3360:	48 2f       	mov	r20, r24
    3362:	50 e0       	ldi	r21, 0x00	; 0
    3364:	ca 01       	movw	r24, r20
    3366:	88 0f       	add	r24, r24
    3368:	99 1f       	adc	r25, r25
    336a:	9c 01       	movw	r18, r24
    336c:	22 0f       	add	r18, r18
    336e:	33 1f       	adc	r19, r19
    3370:	22 0f       	add	r18, r18
    3372:	33 1f       	adc	r19, r19
    3374:	22 0f       	add	r18, r18
    3376:	33 1f       	adc	r19, r19
    3378:	82 0f       	add	r24, r18
    337a:	93 1f       	adc	r25, r19
    337c:	84 0f       	add	r24, r20
    337e:	95 1f       	adc	r25, r21
    3380:	fc 01       	movw	r30, r24
    3382:	e6 57       	subi	r30, 0x76	; 118
    3384:	ff 4f       	sbci	r31, 0xFF	; 255
    3386:	90 81       	ld	r25, Z
    3388:	86 2f       	mov	r24, r22
    338a:	69 2f       	mov	r22, r25
    338c:	41 e0       	ldi	r20, 0x01	; 1
    338e:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3392:	88 2f       	mov	r24, r24
    3394:	90 e0       	ldi	r25, 0x00	; 0
    3396:	00 24       	eor	r0, r0
    3398:	96 95       	lsr	r25
    339a:	87 95       	ror	r24
    339c:	07 94       	ror	r0
    339e:	96 95       	lsr	r25
    33a0:	87 95       	ror	r24
    33a2:	07 94       	ror	r0
    33a4:	98 2f       	mov	r25, r24
    33a6:	80 2d       	mov	r24, r0
    33a8:	9c 01       	movw	r18, r24
    33aa:	44 27       	eor	r20, r20
    33ac:	37 fd       	sbrc	r19, 7
    33ae:	40 95       	com	r20
    33b0:	54 2f       	mov	r21, r20
    33b2:	89 81       	ldd	r24, Y+1	; 0x01
    33b4:	9a 81       	ldd	r25, Y+2	; 0x02
    33b6:	ab 81       	ldd	r26, Y+3	; 0x03
    33b8:	bc 81       	ldd	r27, Y+4	; 0x04
    33ba:	82 2b       	or	r24, r18
    33bc:	93 2b       	or	r25, r19
    33be:	a4 2b       	or	r26, r20
    33c0:	b5 2b       	or	r27, r21
    33c2:	89 83       	std	Y+1, r24	; 0x01
    33c4:	9a 83       	std	Y+2, r25	; 0x02
    33c6:	ab 83       	std	Y+3, r26	; 0x03
    33c8:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8CPin,
												  DIO_u8HIGH) << 6);

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DPort,
    33ca:	88 85       	ldd	r24, Y+8	; 0x08
    33cc:	48 2f       	mov	r20, r24
    33ce:	50 e0       	ldi	r21, 0x00	; 0
    33d0:	ca 01       	movw	r24, r20
    33d2:	88 0f       	add	r24, r24
    33d4:	99 1f       	adc	r25, r25
    33d6:	9c 01       	movw	r18, r24
    33d8:	22 0f       	add	r18, r18
    33da:	33 1f       	adc	r19, r19
    33dc:	22 0f       	add	r18, r18
    33de:	33 1f       	adc	r19, r19
    33e0:	22 0f       	add	r18, r18
    33e2:	33 1f       	adc	r19, r19
    33e4:	82 0f       	add	r24, r18
    33e6:	93 1f       	adc	r25, r19
    33e8:	84 0f       	add	r24, r20
    33ea:	95 1f       	adc	r25, r21
    33ec:	fc 01       	movw	r30, r24
    33ee:	e5 57       	subi	r30, 0x75	; 117
    33f0:	ff 4f       	sbci	r31, 0xFF	; 255
    33f2:	60 81       	ld	r22, Z
    33f4:	88 85       	ldd	r24, Y+8	; 0x08
    33f6:	48 2f       	mov	r20, r24
    33f8:	50 e0       	ldi	r21, 0x00	; 0
    33fa:	ca 01       	movw	r24, r20
    33fc:	88 0f       	add	r24, r24
    33fe:	99 1f       	adc	r25, r25
    3400:	9c 01       	movw	r18, r24
    3402:	22 0f       	add	r18, r18
    3404:	33 1f       	adc	r19, r19
    3406:	22 0f       	add	r18, r18
    3408:	33 1f       	adc	r19, r19
    340a:	22 0f       	add	r18, r18
    340c:	33 1f       	adc	r19, r19
    340e:	82 0f       	add	r24, r18
    3410:	93 1f       	adc	r25, r19
    3412:	84 0f       	add	r24, r20
    3414:	95 1f       	adc	r25, r21
    3416:	fc 01       	movw	r30, r24
    3418:	e4 57       	subi	r30, 0x74	; 116
    341a:	ff 4f       	sbci	r31, 0xFF	; 255
    341c:	90 81       	ld	r25, Z
    341e:	86 2f       	mov	r24, r22
    3420:	69 2f       	mov	r22, r25
    3422:	41 e0       	ldi	r20, 0x01	; 1
    3424:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3428:	88 2f       	mov	r24, r24
    342a:	90 e0       	ldi	r25, 0x00	; 0
    342c:	98 2f       	mov	r25, r24
    342e:	88 27       	eor	r24, r24
    3430:	99 0f       	add	r25, r25
    3432:	9c 01       	movw	r18, r24
    3434:	44 27       	eor	r20, r20
    3436:	37 fd       	sbrc	r19, 7
    3438:	40 95       	com	r20
    343a:	54 2f       	mov	r21, r20
    343c:	89 81       	ldd	r24, Y+1	; 0x01
    343e:	9a 81       	ldd	r25, Y+2	; 0x02
    3440:	ab 81       	ldd	r26, Y+3	; 0x03
    3442:	bc 81       	ldd	r27, Y+4	; 0x04
    3444:	82 2b       	or	r24, r18
    3446:	93 2b       	or	r25, r19
    3448:	a4 2b       	or	r26, r20
    344a:	b5 2b       	or	r27, r21
    344c:	89 83       	std	Y+1, r24	; 0x01
    344e:	9a 83       	std	Y+2, r25	; 0x02
    3450:	ab 83       	std	Y+3, r26	; 0x03
    3452:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DPin,
												  DIO_u8HIGH) << 9) ;

			Local_u32Check |= (DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8EPort,
    3454:	88 85       	ldd	r24, Y+8	; 0x08
    3456:	48 2f       	mov	r20, r24
    3458:	50 e0       	ldi	r21, 0x00	; 0
    345a:	ca 01       	movw	r24, r20
    345c:	88 0f       	add	r24, r24
    345e:	99 1f       	adc	r25, r25
    3460:	9c 01       	movw	r18, r24
    3462:	22 0f       	add	r18, r18
    3464:	33 1f       	adc	r19, r19
    3466:	22 0f       	add	r18, r18
    3468:	33 1f       	adc	r19, r19
    346a:	22 0f       	add	r18, r18
    346c:	33 1f       	adc	r19, r19
    346e:	82 0f       	add	r24, r18
    3470:	93 1f       	adc	r25, r19
    3472:	84 0f       	add	r24, r20
    3474:	95 1f       	adc	r25, r21
    3476:	fc 01       	movw	r30, r24
    3478:	e3 57       	subi	r30, 0x73	; 115
    347a:	ff 4f       	sbci	r31, 0xFF	; 255
    347c:	60 81       	ld	r22, Z
    347e:	88 85       	ldd	r24, Y+8	; 0x08
    3480:	48 2f       	mov	r20, r24
    3482:	50 e0       	ldi	r21, 0x00	; 0
    3484:	ca 01       	movw	r24, r20
    3486:	88 0f       	add	r24, r24
    3488:	99 1f       	adc	r25, r25
    348a:	9c 01       	movw	r18, r24
    348c:	22 0f       	add	r18, r18
    348e:	33 1f       	adc	r19, r19
    3490:	22 0f       	add	r18, r18
    3492:	33 1f       	adc	r19, r19
    3494:	22 0f       	add	r18, r18
    3496:	33 1f       	adc	r19, r19
    3498:	82 0f       	add	r24, r18
    349a:	93 1f       	adc	r25, r19
    349c:	84 0f       	add	r24, r20
    349e:	95 1f       	adc	r25, r21
    34a0:	fc 01       	movw	r30, r24
    34a2:	e2 57       	subi	r30, 0x72	; 114
    34a4:	ff 4f       	sbci	r31, 0xFF	; 255
    34a6:	90 81       	ld	r25, Z
    34a8:	86 2f       	mov	r24, r22
    34aa:	69 2f       	mov	r22, r25
    34ac:	41 e0       	ldi	r20, 0x01	; 1
    34ae:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    34b2:	88 2f       	mov	r24, r24
    34b4:	90 e0       	ldi	r25, 0x00	; 0
    34b6:	98 2f       	mov	r25, r24
    34b8:	88 27       	eor	r24, r24
    34ba:	92 95       	swap	r25
    34bc:	90 7f       	andi	r25, 0xF0	; 240
    34be:	9c 01       	movw	r18, r24
    34c0:	44 27       	eor	r20, r20
    34c2:	37 fd       	sbrc	r19, 7
    34c4:	40 95       	com	r20
    34c6:	54 2f       	mov	r21, r20
    34c8:	89 81       	ldd	r24, Y+1	; 0x01
    34ca:	9a 81       	ldd	r25, Y+2	; 0x02
    34cc:	ab 81       	ldd	r26, Y+3	; 0x03
    34ce:	bc 81       	ldd	r27, Y+4	; 0x04
    34d0:	82 2b       	or	r24, r18
    34d2:	93 2b       	or	r25, r19
    34d4:	a4 2b       	or	r26, r20
    34d6:	b5 2b       	or	r27, r21
    34d8:	89 83       	std	Y+1, r24	; 0x01
    34da:	9a 83       	std	Y+2, r25	; 0x02
    34dc:	ab 83       	std	Y+3, r26	; 0x03
    34de:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8EPin,
												  DIO_u8HIGH) << 12);

			Local_u32Check |= (((u32)DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8FPort,
    34e0:	88 85       	ldd	r24, Y+8	; 0x08
    34e2:	48 2f       	mov	r20, r24
    34e4:	50 e0       	ldi	r21, 0x00	; 0
    34e6:	ca 01       	movw	r24, r20
    34e8:	88 0f       	add	r24, r24
    34ea:	99 1f       	adc	r25, r25
    34ec:	9c 01       	movw	r18, r24
    34ee:	22 0f       	add	r18, r18
    34f0:	33 1f       	adc	r19, r19
    34f2:	22 0f       	add	r18, r18
    34f4:	33 1f       	adc	r19, r19
    34f6:	22 0f       	add	r18, r18
    34f8:	33 1f       	adc	r19, r19
    34fa:	82 0f       	add	r24, r18
    34fc:	93 1f       	adc	r25, r19
    34fe:	84 0f       	add	r24, r20
    3500:	95 1f       	adc	r25, r21
    3502:	fc 01       	movw	r30, r24
    3504:	e1 57       	subi	r30, 0x71	; 113
    3506:	ff 4f       	sbci	r31, 0xFF	; 255
    3508:	60 81       	ld	r22, Z
    350a:	88 85       	ldd	r24, Y+8	; 0x08
    350c:	48 2f       	mov	r20, r24
    350e:	50 e0       	ldi	r21, 0x00	; 0
    3510:	ca 01       	movw	r24, r20
    3512:	88 0f       	add	r24, r24
    3514:	99 1f       	adc	r25, r25
    3516:	9c 01       	movw	r18, r24
    3518:	22 0f       	add	r18, r18
    351a:	33 1f       	adc	r19, r19
    351c:	22 0f       	add	r18, r18
    351e:	33 1f       	adc	r19, r19
    3520:	22 0f       	add	r18, r18
    3522:	33 1f       	adc	r19, r19
    3524:	82 0f       	add	r24, r18
    3526:	93 1f       	adc	r25, r19
    3528:	84 0f       	add	r24, r20
    352a:	95 1f       	adc	r25, r21
    352c:	fc 01       	movw	r30, r24
    352e:	e0 57       	subi	r30, 0x70	; 112
    3530:	ff 4f       	sbci	r31, 0xFF	; 255
    3532:	90 81       	ld	r25, Z
    3534:	86 2f       	mov	r24, r22
    3536:	69 2f       	mov	r22, r25
    3538:	41 e0       	ldi	r20, 0x01	; 1
    353a:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    353e:	88 2f       	mov	r24, r24
    3540:	90 e0       	ldi	r25, 0x00	; 0
    3542:	a0 e0       	ldi	r26, 0x00	; 0
    3544:	b0 e0       	ldi	r27, 0x00	; 0
    3546:	9c 01       	movw	r18, r24
    3548:	ad 01       	movw	r20, r26
    354a:	01 2e       	mov	r0, r17
    354c:	1f e0       	ldi	r17, 0x0F	; 15
    354e:	22 0f       	add	r18, r18
    3550:	33 1f       	adc	r19, r19
    3552:	44 1f       	adc	r20, r20
    3554:	55 1f       	adc	r21, r21
    3556:	1a 95       	dec	r17
    3558:	d1 f7       	brne	.-12     	; 0x354e <SSDLT_enuClearDisplay+0x7a4>
    355a:	10 2d       	mov	r17, r0
    355c:	89 81       	ldd	r24, Y+1	; 0x01
    355e:	9a 81       	ldd	r25, Y+2	; 0x02
    3560:	ab 81       	ldd	r26, Y+3	; 0x03
    3562:	bc 81       	ldd	r27, Y+4	; 0x04
    3564:	82 2b       	or	r24, r18
    3566:	93 2b       	or	r25, r19
    3568:	a4 2b       	or	r26, r20
    356a:	b5 2b       	or	r27, r21
    356c:	89 83       	std	Y+1, r24	; 0x01
    356e:	9a 83       	std	Y+2, r25	; 0x02
    3570:	ab 83       	std	Y+3, r26	; 0x03
    3572:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8FPin,
												  DIO_u8HIGH) << 15));

			Local_u32Check |= (((u32)DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8GPort,
    3574:	88 85       	ldd	r24, Y+8	; 0x08
    3576:	48 2f       	mov	r20, r24
    3578:	50 e0       	ldi	r21, 0x00	; 0
    357a:	ca 01       	movw	r24, r20
    357c:	88 0f       	add	r24, r24
    357e:	99 1f       	adc	r25, r25
    3580:	9c 01       	movw	r18, r24
    3582:	22 0f       	add	r18, r18
    3584:	33 1f       	adc	r19, r19
    3586:	22 0f       	add	r18, r18
    3588:	33 1f       	adc	r19, r19
    358a:	22 0f       	add	r18, r18
    358c:	33 1f       	adc	r19, r19
    358e:	82 0f       	add	r24, r18
    3590:	93 1f       	adc	r25, r19
    3592:	84 0f       	add	r24, r20
    3594:	95 1f       	adc	r25, r21
    3596:	fc 01       	movw	r30, r24
    3598:	ef 56       	subi	r30, 0x6F	; 111
    359a:	ff 4f       	sbci	r31, 0xFF	; 255
    359c:	60 81       	ld	r22, Z
    359e:	88 85       	ldd	r24, Y+8	; 0x08
    35a0:	48 2f       	mov	r20, r24
    35a2:	50 e0       	ldi	r21, 0x00	; 0
    35a4:	ca 01       	movw	r24, r20
    35a6:	88 0f       	add	r24, r24
    35a8:	99 1f       	adc	r25, r25
    35aa:	9c 01       	movw	r18, r24
    35ac:	22 0f       	add	r18, r18
    35ae:	33 1f       	adc	r19, r19
    35b0:	22 0f       	add	r18, r18
    35b2:	33 1f       	adc	r19, r19
    35b4:	22 0f       	add	r18, r18
    35b6:	33 1f       	adc	r19, r19
    35b8:	82 0f       	add	r24, r18
    35ba:	93 1f       	adc	r25, r19
    35bc:	84 0f       	add	r24, r20
    35be:	95 1f       	adc	r25, r21
    35c0:	fc 01       	movw	r30, r24
    35c2:	ee 56       	subi	r30, 0x6E	; 110
    35c4:	ff 4f       	sbci	r31, 0xFF	; 255
    35c6:	90 81       	ld	r25, Z
    35c8:	86 2f       	mov	r24, r22
    35ca:	69 2f       	mov	r22, r25
    35cc:	41 e0       	ldi	r20, 0x01	; 1
    35ce:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    35d2:	88 2f       	mov	r24, r24
    35d4:	90 e0       	ldi	r25, 0x00	; 0
    35d6:	a0 e0       	ldi	r26, 0x00	; 0
    35d8:	b0 e0       	ldi	r27, 0x00	; 0
    35da:	9c 01       	movw	r18, r24
    35dc:	ad 01       	movw	r20, r26
    35de:	01 2e       	mov	r0, r17
    35e0:	12 e1       	ldi	r17, 0x12	; 18
    35e2:	22 0f       	add	r18, r18
    35e4:	33 1f       	adc	r19, r19
    35e6:	44 1f       	adc	r20, r20
    35e8:	55 1f       	adc	r21, r21
    35ea:	1a 95       	dec	r17
    35ec:	d1 f7       	brne	.-12     	; 0x35e2 <SSDLT_enuClearDisplay+0x838>
    35ee:	10 2d       	mov	r17, r0
    35f0:	89 81       	ldd	r24, Y+1	; 0x01
    35f2:	9a 81       	ldd	r25, Y+2	; 0x02
    35f4:	ab 81       	ldd	r26, Y+3	; 0x03
    35f6:	bc 81       	ldd	r27, Y+4	; 0x04
    35f8:	82 2b       	or	r24, r18
    35fa:	93 2b       	or	r25, r19
    35fc:	a4 2b       	or	r26, r20
    35fe:	b5 2b       	or	r27, r21
    3600:	89 83       	std	Y+1, r24	; 0x01
    3602:	9a 83       	std	Y+2, r25	; 0x02
    3604:	ab 83       	std	Y+3, r26	; 0x03
    3606:	bc 83       	std	Y+4, r27	; 0x04
							   	   	   	   	   	  SSD_AstrSegConfig[Copy_u8SegID].SEG_u8GPin,
												  DIO_u8HIGH) << 18));
			Local_u8LastBit = 21;
    3608:	85 e1       	ldi	r24, 0x15	; 21
    360a:	8d 83       	std	Y+5, r24	; 0x05
    360c:	03 c0       	rjmp	.+6      	; 0x3614 <SSDLT_enuClearDisplay+0x86a>
		}
		else
		{
			return ES_OUT_OF_RANGE;
    360e:	03 e0       	ldi	r16, 0x03	; 3
    3610:	09 87       	std	Y+9, r16	; 0x09
    3612:	23 c1       	rjmp	.+582    	; 0x385a <SSDLT_enuClearDisplay+0xab0>
	else
	{
		return ES_OUT_OF_RANGE;
	}

	if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Port != NOT_CONNECTED ||
    3614:	88 85       	ldd	r24, Y+8	; 0x08
    3616:	48 2f       	mov	r20, r24
    3618:	50 e0       	ldi	r21, 0x00	; 0
    361a:	ca 01       	movw	r24, r20
    361c:	88 0f       	add	r24, r24
    361e:	99 1f       	adc	r25, r25
    3620:	9c 01       	movw	r18, r24
    3622:	22 0f       	add	r18, r18
    3624:	33 1f       	adc	r19, r19
    3626:	22 0f       	add	r18, r18
    3628:	33 1f       	adc	r19, r19
    362a:	22 0f       	add	r18, r18
    362c:	33 1f       	adc	r19, r19
    362e:	82 0f       	add	r24, r18
    3630:	93 1f       	adc	r25, r19
    3632:	84 0f       	add	r24, r20
    3634:	95 1f       	adc	r25, r21
    3636:	fc 01       	movw	r30, r24
    3638:	eb 56       	subi	r30, 0x6B	; 107
    363a:	ff 4f       	sbci	r31, 0xFF	; 255
    363c:	80 81       	ld	r24, Z
    363e:	82 30       	cpi	r24, 0x02	; 2
    3640:	e1 f4       	brne	.+56     	; 0x367a <SSDLT_enuClearDisplay+0x8d0>
    3642:	03 c0       	rjmp	.+6      	; 0x364a <SSDLT_enuClearDisplay+0x8a0>
			return ES_OUT_OF_RANGE;
		}
	}
	else
	{
		return ES_OUT_OF_RANGE;
    3644:	13 e0       	ldi	r17, 0x03	; 3
    3646:	19 87       	std	Y+9, r17	; 0x09
    3648:	08 c1       	rjmp	.+528    	; 0x385a <SSDLT_enuClearDisplay+0xab0>
	}

	if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Port != NOT_CONNECTED ||
    364a:	88 85       	ldd	r24, Y+8	; 0x08
    364c:	48 2f       	mov	r20, r24
    364e:	50 e0       	ldi	r21, 0x00	; 0
    3650:	ca 01       	movw	r24, r20
    3652:	88 0f       	add	r24, r24
    3654:	99 1f       	adc	r25, r25
    3656:	9c 01       	movw	r18, r24
    3658:	22 0f       	add	r18, r18
    365a:	33 1f       	adc	r19, r19
    365c:	22 0f       	add	r18, r18
    365e:	33 1f       	adc	r19, r19
    3660:	22 0f       	add	r18, r18
    3662:	33 1f       	adc	r19, r19
    3664:	82 0f       	add	r24, r18
    3666:	93 1f       	adc	r25, r19
    3668:	84 0f       	add	r24, r20
    366a:	95 1f       	adc	r25, r21
    366c:	fc 01       	movw	r30, r24
    366e:	ea 56       	subi	r30, 0x6A	; 106
    3670:	ff 4f       	sbci	r31, 0xFF	; 255
    3672:	80 81       	ld	r24, Z
    3674:	82 30       	cpi	r24, 0x02	; 2
    3676:	09 f4       	brne	.+2      	; 0x367a <SSDLT_enuClearDisplay+0x8d0>
    3678:	c7 c0       	rjmp	.+398    	; 0x3808 <SSDLT_enuClearDisplay+0xa5e>
		SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Pin != NOT_CONNECTED)
	{
		if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8Type == COMMON_CATHODE)
    367a:	88 85       	ldd	r24, Y+8	; 0x08
    367c:	48 2f       	mov	r20, r24
    367e:	50 e0       	ldi	r21, 0x00	; 0
    3680:	ca 01       	movw	r24, r20
    3682:	88 0f       	add	r24, r24
    3684:	99 1f       	adc	r25, r25
    3686:	9c 01       	movw	r18, r24
    3688:	22 0f       	add	r18, r18
    368a:	33 1f       	adc	r19, r19
    368c:	22 0f       	add	r18, r18
    368e:	33 1f       	adc	r19, r19
    3690:	22 0f       	add	r18, r18
    3692:	33 1f       	adc	r19, r19
    3694:	82 0f       	add	r24, r18
    3696:	93 1f       	adc	r25, r19
    3698:	84 0f       	add	r24, r20
    369a:	95 1f       	adc	r25, r21
    369c:	fc 01       	movw	r30, r24
    369e:	e9 56       	subi	r30, 0x69	; 105
    36a0:	ff 4f       	sbci	r31, 0xFF	; 255
    36a2:	80 81       	ld	r24, Z
    36a4:	81 30       	cpi	r24, 0x01	; 1
    36a6:	09 f0       	breq	.+2      	; 0x36aa <SSDLT_enuClearDisplay+0x900>
    36a8:	49 c0       	rjmp	.+146    	; 0x373c <SSDLT_enuClearDisplay+0x992>
		{
			Local_enuErrorState |= (((u32)DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Port,
    36aa:	88 85       	ldd	r24, Y+8	; 0x08
    36ac:	48 2f       	mov	r20, r24
    36ae:	50 e0       	ldi	r21, 0x00	; 0
    36b0:	ca 01       	movw	r24, r20
    36b2:	88 0f       	add	r24, r24
    36b4:	99 1f       	adc	r25, r25
    36b6:	9c 01       	movw	r18, r24
    36b8:	22 0f       	add	r18, r18
    36ba:	33 1f       	adc	r19, r19
    36bc:	22 0f       	add	r18, r18
    36be:	33 1f       	adc	r19, r19
    36c0:	22 0f       	add	r18, r18
    36c2:	33 1f       	adc	r19, r19
    36c4:	82 0f       	add	r24, r18
    36c6:	93 1f       	adc	r25, r19
    36c8:	84 0f       	add	r24, r20
    36ca:	95 1f       	adc	r25, r21
    36cc:	fc 01       	movw	r30, r24
    36ce:	eb 56       	subi	r30, 0x6B	; 107
    36d0:	ff 4f       	sbci	r31, 0xFF	; 255
    36d2:	60 81       	ld	r22, Z
    36d4:	88 85       	ldd	r24, Y+8	; 0x08
    36d6:	48 2f       	mov	r20, r24
    36d8:	50 e0       	ldi	r21, 0x00	; 0
    36da:	ca 01       	movw	r24, r20
    36dc:	88 0f       	add	r24, r24
    36de:	99 1f       	adc	r25, r25
    36e0:	9c 01       	movw	r18, r24
    36e2:	22 0f       	add	r18, r18
    36e4:	33 1f       	adc	r19, r19
    36e6:	22 0f       	add	r18, r18
    36e8:	33 1f       	adc	r19, r19
    36ea:	22 0f       	add	r18, r18
    36ec:	33 1f       	adc	r19, r19
    36ee:	82 0f       	add	r24, r18
    36f0:	93 1f       	adc	r25, r19
    36f2:	84 0f       	add	r24, r20
    36f4:	95 1f       	adc	r25, r21
    36f6:	fc 01       	movw	r30, r24
    36f8:	ea 56       	subi	r30, 0x6A	; 106
    36fa:	ff 4f       	sbci	r31, 0xFF	; 255
    36fc:	90 81       	ld	r25, Z
    36fe:	86 2f       	mov	r24, r22
    3700:	69 2f       	mov	r22, r25
    3702:	40 e0       	ldi	r20, 0x00	; 0
    3704:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3708:	28 2f       	mov	r18, r24
    370a:	30 e0       	ldi	r19, 0x00	; 0
    370c:	40 e0       	ldi	r20, 0x00	; 0
    370e:	50 e0       	ldi	r21, 0x00	; 0
    3710:	8d 81       	ldd	r24, Y+5	; 0x05
    3712:	88 2f       	mov	r24, r24
    3714:	90 e0       	ldi	r25, 0x00	; 0
    3716:	79 01       	movw	r14, r18
    3718:	8a 01       	movw	r16, r20
    371a:	04 c0       	rjmp	.+8      	; 0x3724 <SSDLT_enuClearDisplay+0x97a>
    371c:	ee 0c       	add	r14, r14
    371e:	ff 1c       	adc	r15, r15
    3720:	00 1f       	adc	r16, r16
    3722:	11 1f       	adc	r17, r17
    3724:	8a 95       	dec	r24
    3726:	d2 f7       	brpl	.-12     	; 0x371c <SSDLT_enuClearDisplay+0x972>
    3728:	d8 01       	movw	r26, r16
    372a:	c7 01       	movw	r24, r14
    372c:	98 2f       	mov	r25, r24
    372e:	8f 81       	ldd	r24, Y+7	; 0x07
    3730:	89 2b       	or	r24, r25
    3732:	8f 83       	std	Y+7, r24	; 0x07
													 SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Pin, DIO_u8LOW) << Local_u8LastBit));
			Local_u8LastBit += 3;
    3734:	8d 81       	ldd	r24, Y+5	; 0x05
    3736:	8d 5f       	subi	r24, 0xFD	; 253
    3738:	8d 83       	std	Y+5, r24	; 0x05
    373a:	64 c0       	rjmp	.+200    	; 0x3804 <SSDLT_enuClearDisplay+0xa5a>
		}
		else if(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8Type == COMMON_ANODE)
    373c:	88 85       	ldd	r24, Y+8	; 0x08
    373e:	48 2f       	mov	r20, r24
    3740:	50 e0       	ldi	r21, 0x00	; 0
    3742:	ca 01       	movw	r24, r20
    3744:	88 0f       	add	r24, r24
    3746:	99 1f       	adc	r25, r25
    3748:	9c 01       	movw	r18, r24
    374a:	22 0f       	add	r18, r18
    374c:	33 1f       	adc	r19, r19
    374e:	22 0f       	add	r18, r18
    3750:	33 1f       	adc	r19, r19
    3752:	22 0f       	add	r18, r18
    3754:	33 1f       	adc	r19, r19
    3756:	82 0f       	add	r24, r18
    3758:	93 1f       	adc	r25, r19
    375a:	84 0f       	add	r24, r20
    375c:	95 1f       	adc	r25, r21
    375e:	fc 01       	movw	r30, r24
    3760:	e9 56       	subi	r30, 0x69	; 105
    3762:	ff 4f       	sbci	r31, 0xFF	; 255
    3764:	80 81       	ld	r24, Z
    3766:	88 23       	and	r24, r24
    3768:	09 f0       	breq	.+2      	; 0x376c <SSDLT_enuClearDisplay+0x9c2>
    376a:	49 c0       	rjmp	.+146    	; 0x37fe <SSDLT_enuClearDisplay+0xa54>
		{
			Local_enuErrorState |= (((u32)DIO_enuSetPinValue(SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Port,
    376c:	88 85       	ldd	r24, Y+8	; 0x08
    376e:	48 2f       	mov	r20, r24
    3770:	50 e0       	ldi	r21, 0x00	; 0
    3772:	ca 01       	movw	r24, r20
    3774:	88 0f       	add	r24, r24
    3776:	99 1f       	adc	r25, r25
    3778:	9c 01       	movw	r18, r24
    377a:	22 0f       	add	r18, r18
    377c:	33 1f       	adc	r19, r19
    377e:	22 0f       	add	r18, r18
    3780:	33 1f       	adc	r19, r19
    3782:	22 0f       	add	r18, r18
    3784:	33 1f       	adc	r19, r19
    3786:	82 0f       	add	r24, r18
    3788:	93 1f       	adc	r25, r19
    378a:	84 0f       	add	r24, r20
    378c:	95 1f       	adc	r25, r21
    378e:	fc 01       	movw	r30, r24
    3790:	eb 56       	subi	r30, 0x6B	; 107
    3792:	ff 4f       	sbci	r31, 0xFF	; 255
    3794:	60 81       	ld	r22, Z
    3796:	88 85       	ldd	r24, Y+8	; 0x08
    3798:	48 2f       	mov	r20, r24
    379a:	50 e0       	ldi	r21, 0x00	; 0
    379c:	ca 01       	movw	r24, r20
    379e:	88 0f       	add	r24, r24
    37a0:	99 1f       	adc	r25, r25
    37a2:	9c 01       	movw	r18, r24
    37a4:	22 0f       	add	r18, r18
    37a6:	33 1f       	adc	r19, r19
    37a8:	22 0f       	add	r18, r18
    37aa:	33 1f       	adc	r19, r19
    37ac:	22 0f       	add	r18, r18
    37ae:	33 1f       	adc	r19, r19
    37b0:	82 0f       	add	r24, r18
    37b2:	93 1f       	adc	r25, r19
    37b4:	84 0f       	add	r24, r20
    37b6:	95 1f       	adc	r25, r21
    37b8:	fc 01       	movw	r30, r24
    37ba:	ea 56       	subi	r30, 0x6A	; 106
    37bc:	ff 4f       	sbci	r31, 0xFF	; 255
    37be:	90 81       	ld	r25, Z
    37c0:	86 2f       	mov	r24, r22
    37c2:	69 2f       	mov	r22, r25
    37c4:	41 e0       	ldi	r20, 0x01	; 1
    37c6:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    37ca:	28 2f       	mov	r18, r24
    37cc:	30 e0       	ldi	r19, 0x00	; 0
    37ce:	40 e0       	ldi	r20, 0x00	; 0
    37d0:	50 e0       	ldi	r21, 0x00	; 0
    37d2:	8d 81       	ldd	r24, Y+5	; 0x05
    37d4:	88 2f       	mov	r24, r24
    37d6:	90 e0       	ldi	r25, 0x00	; 0
    37d8:	79 01       	movw	r14, r18
    37da:	8a 01       	movw	r16, r20
    37dc:	04 c0       	rjmp	.+8      	; 0x37e6 <SSDLT_enuClearDisplay+0xa3c>
    37de:	ee 0c       	add	r14, r14
    37e0:	ff 1c       	adc	r15, r15
    37e2:	00 1f       	adc	r16, r16
    37e4:	11 1f       	adc	r17, r17
    37e6:	8a 95       	dec	r24
    37e8:	d2 f7       	brpl	.-12     	; 0x37de <SSDLT_enuClearDisplay+0xa34>
    37ea:	d8 01       	movw	r26, r16
    37ec:	c7 01       	movw	r24, r14
    37ee:	98 2f       	mov	r25, r24
    37f0:	8f 81       	ldd	r24, Y+7	; 0x07
    37f2:	89 2b       	or	r24, r25
    37f4:	8f 83       	std	Y+7, r24	; 0x07
													SSD_AstrSegConfig[Copy_u8SegID].SEG_u8DOT_Pin, DIO_u8HIGH) << Local_u8LastBit));
			Local_u8LastBit += 3;
    37f6:	8d 81       	ldd	r24, Y+5	; 0x05
    37f8:	8d 5f       	subi	r24, 0xFD	; 253
    37fa:	8d 83       	std	Y+5, r24	; 0x05
    37fc:	03 c0       	rjmp	.+6      	; 0x3804 <SSDLT_enuClearDisplay+0xa5a>
		}
		else
		{
			return ES_OUT_OF_RANGE;
    37fe:	03 e0       	ldi	r16, 0x03	; 3
    3800:	09 87       	std	Y+9, r16	; 0x09
    3802:	2b c0       	rjmp	.+86     	; 0x385a <SSDLT_enuClearDisplay+0xab0>
	else
	{
		return ES_OUT_OF_RANGE;
	}

	for(Local_u8Iterator = 0; Local_u8Iterator < Local_u8LastBit; Local_u8Iterator += 3)
    3804:	1e 82       	std	Y+6, r1	; 0x06
    3806:	21 c0       	rjmp	.+66     	; 0x384a <SSDLT_enuClearDisplay+0xaa0>
		}

	}
	else
	{
		return ES_OUT_OF_RANGE;
    3808:	13 e0       	ldi	r17, 0x03	; 3
    380a:	19 87       	std	Y+9, r17	; 0x09
    380c:	26 c0       	rjmp	.+76     	; 0x385a <SSDLT_enuClearDisplay+0xab0>
	}

	for(Local_u8Iterator = 0; Local_u8Iterator < Local_u8LastBit; Local_u8Iterator += 3)
	{
		if( ( ( (Local_u32Check)>>Local_u8Iterator) & 7) != ES_OK)
    380e:	8e 81       	ldd	r24, Y+6	; 0x06
    3810:	28 2f       	mov	r18, r24
    3812:	30 e0       	ldi	r19, 0x00	; 0
    3814:	89 81       	ldd	r24, Y+1	; 0x01
    3816:	9a 81       	ldd	r25, Y+2	; 0x02
    3818:	ab 81       	ldd	r26, Y+3	; 0x03
    381a:	bc 81       	ldd	r27, Y+4	; 0x04
    381c:	02 2e       	mov	r0, r18
    381e:	04 c0       	rjmp	.+8      	; 0x3828 <SSDLT_enuClearDisplay+0xa7e>
    3820:	b6 95       	lsr	r27
    3822:	a7 95       	ror	r26
    3824:	97 95       	ror	r25
    3826:	87 95       	ror	r24
    3828:	0a 94       	dec	r0
    382a:	d2 f7       	brpl	.-12     	; 0x3820 <SSDLT_enuClearDisplay+0xa76>
    382c:	87 70       	andi	r24, 0x07	; 7
    382e:	90 70       	andi	r25, 0x00	; 0
    3830:	a0 70       	andi	r26, 0x00	; 0
    3832:	b0 70       	andi	r27, 0x00	; 0
    3834:	81 30       	cpi	r24, 0x01	; 1
    3836:	91 05       	cpc	r25, r1
    3838:	a1 05       	cpc	r26, r1
    383a:	b1 05       	cpc	r27, r1
    383c:	19 f0       	breq	.+6      	; 0x3844 <SSDLT_enuClearDisplay+0xa9a>
		{
			return Local_enuErrorState;
    383e:	8f 81       	ldd	r24, Y+7	; 0x07
    3840:	89 87       	std	Y+9, r24	; 0x09
    3842:	0b c0       	rjmp	.+22     	; 0x385a <SSDLT_enuClearDisplay+0xab0>
	else
	{
		return ES_OUT_OF_RANGE;
	}

	for(Local_u8Iterator = 0; Local_u8Iterator < Local_u8LastBit; Local_u8Iterator += 3)
    3844:	8e 81       	ldd	r24, Y+6	; 0x06
    3846:	8d 5f       	subi	r24, 0xFD	; 253
    3848:	8e 83       	std	Y+6, r24	; 0x06
    384a:	9e 81       	ldd	r25, Y+6	; 0x06
    384c:	8d 81       	ldd	r24, Y+5	; 0x05
    384e:	98 17       	cp	r25, r24
    3850:	f0 f2       	brcs	.-68     	; 0x380e <SSDLT_enuClearDisplay+0xa64>
		{
			return Local_enuErrorState;
		}
	}

	Local_enuErrorState = ES_OK;
    3852:	81 e0       	ldi	r24, 0x01	; 1
    3854:	8f 83       	std	Y+7, r24	; 0x07

	return Local_enuErrorState;
    3856:	ef 80       	ldd	r14, Y+7	; 0x07
    3858:	e9 86       	std	Y+9, r14	; 0x09
    385a:	89 85       	ldd	r24, Y+9	; 0x09
}
    385c:	29 96       	adiw	r28, 0x09	; 9
    385e:	0f b6       	in	r0, 0x3f	; 63
    3860:	f8 94       	cli
    3862:	de bf       	out	0x3e, r29	; 62
    3864:	0f be       	out	0x3f, r0	; 63
    3866:	cd bf       	out	0x3d, r28	; 61
    3868:	cf 91       	pop	r28
    386a:	df 91       	pop	r29
    386c:	1f 91       	pop	r17
    386e:	0f 91       	pop	r16
    3870:	ff 90       	pop	r15
    3872:	ef 90       	pop	r14
    3874:	08 95       	ret

00003876 <SSD_enuInit>:
#include "SSD_config.h"
#include "SSD_private.h"
/***********************	Includes Section End	***********************/

ES_t SSD_enuInit(void)
{
    3876:	df 93       	push	r29
    3878:	cf 93       	push	r28
    387a:	cd b7       	in	r28, 0x3d	; 61
    387c:	de b7       	in	r29, 0x3e	; 62
    387e:	27 97       	sbiw	r28, 0x07	; 7
    3880:	0f b6       	in	r0, 0x3f	; 63
    3882:	f8 94       	cli
    3884:	de bf       	out	0x3e, r29	; 62
    3886:	0f be       	out	0x3f, r0	; 63
    3888:	cd bf       	out	0x3d, r28	; 61
	ES_t Local_enuErrorState = ES_NOK;
    388a:	1e 82       	std	Y+6, r1	; 0x06

	u32 Local_u32Check = 0;
    388c:	1a 82       	std	Y+2, r1	; 0x02
    388e:	1b 82       	std	Y+3, r1	; 0x03
    3890:	1c 82       	std	Y+4, r1	; 0x04
    3892:	1d 82       	std	Y+5, r1	; 0x05
	u8 Local_u8Iterator = 0;
    3894:	19 82       	std	Y+1, r1	; 0x01

	Local_u32Check |= (DIO_enuSetPinDirection(SEG_APORT, SEG_APIN, DIO_u8OUTPUT) << 0);
    3896:	80 e0       	ldi	r24, 0x00	; 0
    3898:	60 e0       	ldi	r22, 0x00	; 0
    389a:	41 e0       	ldi	r20, 0x01	; 1
    389c:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    38a0:	28 2f       	mov	r18, r24
    38a2:	30 e0       	ldi	r19, 0x00	; 0
    38a4:	40 e0       	ldi	r20, 0x00	; 0
    38a6:	50 e0       	ldi	r21, 0x00	; 0
    38a8:	8a 81       	ldd	r24, Y+2	; 0x02
    38aa:	9b 81       	ldd	r25, Y+3	; 0x03
    38ac:	ac 81       	ldd	r26, Y+4	; 0x04
    38ae:	bd 81       	ldd	r27, Y+5	; 0x05
    38b0:	82 2b       	or	r24, r18
    38b2:	93 2b       	or	r25, r19
    38b4:	a4 2b       	or	r26, r20
    38b6:	b5 2b       	or	r27, r21
    38b8:	8a 83       	std	Y+2, r24	; 0x02
    38ba:	9b 83       	std	Y+3, r25	; 0x03
    38bc:	ac 83       	std	Y+4, r26	; 0x04
    38be:	bd 83       	std	Y+5, r27	; 0x05
	Local_u32Check |= (DIO_enuSetPinDirection(SEG_BPORT, SEG_BPIN, DIO_u8OUTPUT) << 3);
    38c0:	80 e0       	ldi	r24, 0x00	; 0
    38c2:	61 e0       	ldi	r22, 0x01	; 1
    38c4:	41 e0       	ldi	r20, 0x01	; 1
    38c6:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    38ca:	88 2f       	mov	r24, r24
    38cc:	90 e0       	ldi	r25, 0x00	; 0
    38ce:	88 0f       	add	r24, r24
    38d0:	99 1f       	adc	r25, r25
    38d2:	88 0f       	add	r24, r24
    38d4:	99 1f       	adc	r25, r25
    38d6:	88 0f       	add	r24, r24
    38d8:	99 1f       	adc	r25, r25
    38da:	9c 01       	movw	r18, r24
    38dc:	44 27       	eor	r20, r20
    38de:	37 fd       	sbrc	r19, 7
    38e0:	40 95       	com	r20
    38e2:	54 2f       	mov	r21, r20
    38e4:	8a 81       	ldd	r24, Y+2	; 0x02
    38e6:	9b 81       	ldd	r25, Y+3	; 0x03
    38e8:	ac 81       	ldd	r26, Y+4	; 0x04
    38ea:	bd 81       	ldd	r27, Y+5	; 0x05
    38ec:	82 2b       	or	r24, r18
    38ee:	93 2b       	or	r25, r19
    38f0:	a4 2b       	or	r26, r20
    38f2:	b5 2b       	or	r27, r21
    38f4:	8a 83       	std	Y+2, r24	; 0x02
    38f6:	9b 83       	std	Y+3, r25	; 0x03
    38f8:	ac 83       	std	Y+4, r26	; 0x04
    38fa:	bd 83       	std	Y+5, r27	; 0x05
	Local_u32Check |= (DIO_enuSetPinDirection(SEG_CPORT, SEG_CPIN, DIO_u8OUTPUT) << 6);
    38fc:	80 e0       	ldi	r24, 0x00	; 0
    38fe:	62 e0       	ldi	r22, 0x02	; 2
    3900:	41 e0       	ldi	r20, 0x01	; 1
    3902:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    3906:	88 2f       	mov	r24, r24
    3908:	90 e0       	ldi	r25, 0x00	; 0
    390a:	00 24       	eor	r0, r0
    390c:	96 95       	lsr	r25
    390e:	87 95       	ror	r24
    3910:	07 94       	ror	r0
    3912:	96 95       	lsr	r25
    3914:	87 95       	ror	r24
    3916:	07 94       	ror	r0
    3918:	98 2f       	mov	r25, r24
    391a:	80 2d       	mov	r24, r0
    391c:	9c 01       	movw	r18, r24
    391e:	44 27       	eor	r20, r20
    3920:	37 fd       	sbrc	r19, 7
    3922:	40 95       	com	r20
    3924:	54 2f       	mov	r21, r20
    3926:	8a 81       	ldd	r24, Y+2	; 0x02
    3928:	9b 81       	ldd	r25, Y+3	; 0x03
    392a:	ac 81       	ldd	r26, Y+4	; 0x04
    392c:	bd 81       	ldd	r27, Y+5	; 0x05
    392e:	82 2b       	or	r24, r18
    3930:	93 2b       	or	r25, r19
    3932:	a4 2b       	or	r26, r20
    3934:	b5 2b       	or	r27, r21
    3936:	8a 83       	std	Y+2, r24	; 0x02
    3938:	9b 83       	std	Y+3, r25	; 0x03
    393a:	ac 83       	std	Y+4, r26	; 0x04
    393c:	bd 83       	std	Y+5, r27	; 0x05
	Local_u32Check |= (DIO_enuSetPinDirection(SEG_DPORT, SEG_DPIN, DIO_u8OUTPUT) << 9);
    393e:	81 e0       	ldi	r24, 0x01	; 1
    3940:	60 e0       	ldi	r22, 0x00	; 0
    3942:	41 e0       	ldi	r20, 0x01	; 1
    3944:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    3948:	88 2f       	mov	r24, r24
    394a:	90 e0       	ldi	r25, 0x00	; 0
    394c:	98 2f       	mov	r25, r24
    394e:	88 27       	eor	r24, r24
    3950:	99 0f       	add	r25, r25
    3952:	9c 01       	movw	r18, r24
    3954:	44 27       	eor	r20, r20
    3956:	37 fd       	sbrc	r19, 7
    3958:	40 95       	com	r20
    395a:	54 2f       	mov	r21, r20
    395c:	8a 81       	ldd	r24, Y+2	; 0x02
    395e:	9b 81       	ldd	r25, Y+3	; 0x03
    3960:	ac 81       	ldd	r26, Y+4	; 0x04
    3962:	bd 81       	ldd	r27, Y+5	; 0x05
    3964:	82 2b       	or	r24, r18
    3966:	93 2b       	or	r25, r19
    3968:	a4 2b       	or	r26, r20
    396a:	b5 2b       	or	r27, r21
    396c:	8a 83       	std	Y+2, r24	; 0x02
    396e:	9b 83       	std	Y+3, r25	; 0x03
    3970:	ac 83       	std	Y+4, r26	; 0x04
    3972:	bd 83       	std	Y+5, r27	; 0x05
	Local_u32Check |= (DIO_enuSetPinDirection(SEG_EPORT, SEG_EPIN, DIO_u8OUTPUT) << 12);
    3974:	81 e0       	ldi	r24, 0x01	; 1
    3976:	61 e0       	ldi	r22, 0x01	; 1
    3978:	41 e0       	ldi	r20, 0x01	; 1
    397a:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    397e:	88 2f       	mov	r24, r24
    3980:	90 e0       	ldi	r25, 0x00	; 0
    3982:	98 2f       	mov	r25, r24
    3984:	88 27       	eor	r24, r24
    3986:	92 95       	swap	r25
    3988:	90 7f       	andi	r25, 0xF0	; 240
    398a:	9c 01       	movw	r18, r24
    398c:	44 27       	eor	r20, r20
    398e:	37 fd       	sbrc	r19, 7
    3990:	40 95       	com	r20
    3992:	54 2f       	mov	r21, r20
    3994:	8a 81       	ldd	r24, Y+2	; 0x02
    3996:	9b 81       	ldd	r25, Y+3	; 0x03
    3998:	ac 81       	ldd	r26, Y+4	; 0x04
    399a:	bd 81       	ldd	r27, Y+5	; 0x05
    399c:	82 2b       	or	r24, r18
    399e:	93 2b       	or	r25, r19
    39a0:	a4 2b       	or	r26, r20
    39a2:	b5 2b       	or	r27, r21
    39a4:	8a 83       	std	Y+2, r24	; 0x02
    39a6:	9b 83       	std	Y+3, r25	; 0x03
    39a8:	ac 83       	std	Y+4, r26	; 0x04
    39aa:	bd 83       	std	Y+5, r27	; 0x05
	Local_u32Check |= (((u32)DIO_enuSetPinDirection(SEG_GPORT, SEG_GPIN, DIO_u8OUTPUT)) << 15);
    39ac:	81 e0       	ldi	r24, 0x01	; 1
    39ae:	63 e0       	ldi	r22, 0x03	; 3
    39b0:	41 e0       	ldi	r20, 0x01	; 1
    39b2:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    39b6:	88 2f       	mov	r24, r24
    39b8:	90 e0       	ldi	r25, 0x00	; 0
    39ba:	a0 e0       	ldi	r26, 0x00	; 0
    39bc:	b0 e0       	ldi	r27, 0x00	; 0
    39be:	9c 01       	movw	r18, r24
    39c0:	ad 01       	movw	r20, r26
    39c2:	01 2e       	mov	r0, r17
    39c4:	1f e0       	ldi	r17, 0x0F	; 15
    39c6:	22 0f       	add	r18, r18
    39c8:	33 1f       	adc	r19, r19
    39ca:	44 1f       	adc	r20, r20
    39cc:	55 1f       	adc	r21, r21
    39ce:	1a 95       	dec	r17
    39d0:	d1 f7       	brne	.-12     	; 0x39c6 <SSD_enuInit+0x150>
    39d2:	10 2d       	mov	r17, r0
    39d4:	8a 81       	ldd	r24, Y+2	; 0x02
    39d6:	9b 81       	ldd	r25, Y+3	; 0x03
    39d8:	ac 81       	ldd	r26, Y+4	; 0x04
    39da:	bd 81       	ldd	r27, Y+5	; 0x05
    39dc:	82 2b       	or	r24, r18
    39de:	93 2b       	or	r25, r19
    39e0:	a4 2b       	or	r26, r20
    39e2:	b5 2b       	or	r27, r21
    39e4:	8a 83       	std	Y+2, r24	; 0x02
    39e6:	9b 83       	std	Y+3, r25	; 0x03
    39e8:	ac 83       	std	Y+4, r26	; 0x04
    39ea:	bd 83       	std	Y+5, r27	; 0x05
	Local_u32Check |= (((u32)DIO_enuSetPinDirection(SEG_GPORT, SEG_GPIN, DIO_u8OUTPUT)) << 18);
    39ec:	81 e0       	ldi	r24, 0x01	; 1
    39ee:	63 e0       	ldi	r22, 0x03	; 3
    39f0:	41 e0       	ldi	r20, 0x01	; 1
    39f2:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    39f6:	88 2f       	mov	r24, r24
    39f8:	90 e0       	ldi	r25, 0x00	; 0
    39fa:	a0 e0       	ldi	r26, 0x00	; 0
    39fc:	b0 e0       	ldi	r27, 0x00	; 0
    39fe:	9c 01       	movw	r18, r24
    3a00:	ad 01       	movw	r20, r26
    3a02:	01 2e       	mov	r0, r17
    3a04:	12 e1       	ldi	r17, 0x12	; 18
    3a06:	22 0f       	add	r18, r18
    3a08:	33 1f       	adc	r19, r19
    3a0a:	44 1f       	adc	r20, r20
    3a0c:	55 1f       	adc	r21, r21
    3a0e:	1a 95       	dec	r17
    3a10:	d1 f7       	brne	.-12     	; 0x3a06 <SSD_enuInit+0x190>
    3a12:	10 2d       	mov	r17, r0
    3a14:	8a 81       	ldd	r24, Y+2	; 0x02
    3a16:	9b 81       	ldd	r25, Y+3	; 0x03
    3a18:	ac 81       	ldd	r26, Y+4	; 0x04
    3a1a:	bd 81       	ldd	r27, Y+5	; 0x05
    3a1c:	82 2b       	or	r24, r18
    3a1e:	93 2b       	or	r25, r19
    3a20:	a4 2b       	or	r26, r20
    3a22:	b5 2b       	or	r27, r21
    3a24:	8a 83       	std	Y+2, r24	; 0x02
    3a26:	9b 83       	std	Y+3, r25	; 0x03
    3a28:	ac 83       	std	Y+4, r26	; 0x04
    3a2a:	bd 83       	std	Y+5, r27	; 0x05
	 *  	0000 0000 0000 0100 1001 0010 0100 1001
	 * */

	//Because we work as pre compile config we will use #if
	#if SEG_CMN_PIN <= DIO_u8PIN7 && SEG_CMN_PORT <= DIO_u8PORTD
		Local_u32Check |= (((u32)DIO_enuSetPinDirection(SEG_CMN_PORT, SEG_CMN_PIN, DIO_u8OUTPUT)) << 21);
    3a2c:	82 e0       	ldi	r24, 0x02	; 2
    3a2e:	62 e0       	ldi	r22, 0x02	; 2
    3a30:	41 e0       	ldi	r20, 0x01	; 1
    3a32:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    3a36:	88 2f       	mov	r24, r24
    3a38:	90 e0       	ldi	r25, 0x00	; 0
    3a3a:	a0 e0       	ldi	r26, 0x00	; 0
    3a3c:	b0 e0       	ldi	r27, 0x00	; 0
    3a3e:	9c 01       	movw	r18, r24
    3a40:	ad 01       	movw	r20, r26
    3a42:	01 2e       	mov	r0, r17
    3a44:	15 e1       	ldi	r17, 0x15	; 21
    3a46:	22 0f       	add	r18, r18
    3a48:	33 1f       	adc	r19, r19
    3a4a:	44 1f       	adc	r20, r20
    3a4c:	55 1f       	adc	r21, r21
    3a4e:	1a 95       	dec	r17
    3a50:	d1 f7       	brne	.-12     	; 0x3a46 <SSD_enuInit+0x1d0>
    3a52:	10 2d       	mov	r17, r0
    3a54:	8a 81       	ldd	r24, Y+2	; 0x02
    3a56:	9b 81       	ldd	r25, Y+3	; 0x03
    3a58:	ac 81       	ldd	r26, Y+4	; 0x04
    3a5a:	bd 81       	ldd	r27, Y+5	; 0x05
    3a5c:	82 2b       	or	r24, r18
    3a5e:	93 2b       	or	r25, r19
    3a60:	a4 2b       	or	r26, r20
    3a62:	b5 2b       	or	r27, r21
    3a64:	8a 83       	std	Y+2, r24	; 0x02
    3a66:	9b 83       	std	Y+3, r25	; 0x03
    3a68:	ac 83       	std	Y+4, r26	; 0x04
    3a6a:	bd 83       	std	Y+5, r27	; 0x05
	#else
		#error "Your Common pin has a wrong selection!"
	#endif

	#if SEG_DOT_PIN <= DIO_u8PIN7 && SEG_DOT_PORT <= DIO_u8PORTD
		Local_u32Check |= (((u32)DIO_enuSetPinDirection(SEG_DOT_PORT, SEG_DOT_PIN, DIO_u8OUTPUT)) << 24);
    3a6c:	82 e0       	ldi	r24, 0x02	; 2
    3a6e:	62 e0       	ldi	r22, 0x02	; 2
    3a70:	41 e0       	ldi	r20, 0x01	; 1
    3a72:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    3a76:	88 2f       	mov	r24, r24
    3a78:	90 e0       	ldi	r25, 0x00	; 0
    3a7a:	a0 e0       	ldi	r26, 0x00	; 0
    3a7c:	b0 e0       	ldi	r27, 0x00	; 0
    3a7e:	58 2f       	mov	r21, r24
    3a80:	44 27       	eor	r20, r20
    3a82:	33 27       	eor	r19, r19
    3a84:	22 27       	eor	r18, r18
    3a86:	8a 81       	ldd	r24, Y+2	; 0x02
    3a88:	9b 81       	ldd	r25, Y+3	; 0x03
    3a8a:	ac 81       	ldd	r26, Y+4	; 0x04
    3a8c:	bd 81       	ldd	r27, Y+5	; 0x05
    3a8e:	82 2b       	or	r24, r18
    3a90:	93 2b       	or	r25, r19
    3a92:	a4 2b       	or	r26, r20
    3a94:	b5 2b       	or	r27, r21
    3a96:	8a 83       	std	Y+2, r24	; 0x02
    3a98:	9b 83       	std	Y+3, r25	; 0x03
    3a9a:	ac 83       	std	Y+4, r26	; 0x04
    3a9c:	bd 83       	std	Y+5, r27	; 0x05
	#else
		#error "Your DOT pin has a wrong selection!"
	#endif


	for(Local_u8Iterator = 0; Local_u8Iterator < 27; Local_u8Iterator += 3)
    3a9e:	19 82       	std	Y+1, r1	; 0x01
    3aa0:	1e c0       	rjmp	.+60     	; 0x3ade <SSD_enuInit+0x268>
	{
		if( ( ( (Local_u32Check)>>Local_u8Iterator) & 7) != ES_OK)
    3aa2:	89 81       	ldd	r24, Y+1	; 0x01
    3aa4:	28 2f       	mov	r18, r24
    3aa6:	30 e0       	ldi	r19, 0x00	; 0
    3aa8:	8a 81       	ldd	r24, Y+2	; 0x02
    3aaa:	9b 81       	ldd	r25, Y+3	; 0x03
    3aac:	ac 81       	ldd	r26, Y+4	; 0x04
    3aae:	bd 81       	ldd	r27, Y+5	; 0x05
    3ab0:	02 2e       	mov	r0, r18
    3ab2:	04 c0       	rjmp	.+8      	; 0x3abc <SSD_enuInit+0x246>
    3ab4:	b6 95       	lsr	r27
    3ab6:	a7 95       	ror	r26
    3ab8:	97 95       	ror	r25
    3aba:	87 95       	ror	r24
    3abc:	0a 94       	dec	r0
    3abe:	d2 f7       	brpl	.-12     	; 0x3ab4 <SSD_enuInit+0x23e>
    3ac0:	87 70       	andi	r24, 0x07	; 7
    3ac2:	90 70       	andi	r25, 0x00	; 0
    3ac4:	a0 70       	andi	r26, 0x00	; 0
    3ac6:	b0 70       	andi	r27, 0x00	; 0
    3ac8:	81 30       	cpi	r24, 0x01	; 1
    3aca:	91 05       	cpc	r25, r1
    3acc:	a1 05       	cpc	r26, r1
    3ace:	b1 05       	cpc	r27, r1
    3ad0:	19 f0       	breq	.+6      	; 0x3ad8 <SSD_enuInit+0x262>
		{
			return Local_enuErrorState;
    3ad2:	8e 81       	ldd	r24, Y+6	; 0x06
    3ad4:	8f 83       	std	Y+7, r24	; 0x07
    3ad6:	0a c0       	rjmp	.+20     	; 0x3aec <SSD_enuInit+0x276>
	#else
		#error "Your DOT pin has a wrong selection!"
	#endif


	for(Local_u8Iterator = 0; Local_u8Iterator < 27; Local_u8Iterator += 3)
    3ad8:	89 81       	ldd	r24, Y+1	; 0x01
    3ada:	8d 5f       	subi	r24, 0xFD	; 253
    3adc:	89 83       	std	Y+1, r24	; 0x01
    3ade:	89 81       	ldd	r24, Y+1	; 0x01
    3ae0:	8b 31       	cpi	r24, 0x1B	; 27
    3ae2:	f8 f2       	brcs	.-66     	; 0x3aa2 <SSD_enuInit+0x22c>
		{
			return Local_enuErrorState;
		}
	}

	Local_enuErrorState = ES_OK;
    3ae4:	81 e0       	ldi	r24, 0x01	; 1
    3ae6:	8e 83       	std	Y+6, r24	; 0x06

	return Local_enuErrorState;
    3ae8:	8e 81       	ldd	r24, Y+6	; 0x06
    3aea:	8f 83       	std	Y+7, r24	; 0x07
    3aec:	8f 81       	ldd	r24, Y+7	; 0x07
}
    3aee:	27 96       	adiw	r28, 0x07	; 7
    3af0:	0f b6       	in	r0, 0x3f	; 63
    3af2:	f8 94       	cli
    3af4:	de bf       	out	0x3e, r29	; 62
    3af6:	0f be       	out	0x3f, r0	; 63
    3af8:	cd bf       	out	0x3d, r28	; 61
    3afa:	cf 91       	pop	r28
    3afc:	df 91       	pop	r29
    3afe:	08 95       	ret

00003b00 <SSD_enuDisplayNum>:

ES_t SSD_enuDisplayNum(u8 Copy_u8Number)
{
    3b00:	df 93       	push	r29
    3b02:	cf 93       	push	r28
    3b04:	cd b7       	in	r28, 0x3d	; 61
    3b06:	de b7       	in	r29, 0x3e	; 62
    3b08:	28 97       	sbiw	r28, 0x08	; 8
    3b0a:	0f b6       	in	r0, 0x3f	; 63
    3b0c:	f8 94       	cli
    3b0e:	de bf       	out	0x3e, r29	; 62
    3b10:	0f be       	out	0x3f, r0	; 63
    3b12:	cd bf       	out	0x3d, r28	; 61
    3b14:	8f 83       	std	Y+7, r24	; 0x07
	ES_t Local_enuErrorState = ES_NOK;
    3b16:	1e 82       	std	Y+6, r1	; 0x06

	u32 Local_u32Check = 0;
    3b18:	1a 82       	std	Y+2, r1	; 0x02
    3b1a:	1b 82       	std	Y+3, r1	; 0x03
    3b1c:	1c 82       	std	Y+4, r1	; 0x04
    3b1e:	1d 82       	std	Y+5, r1	; 0x05
	u8 Local_u8Iterator = 0;
    3b20:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8Number < 10)
    3b22:	8f 81       	ldd	r24, Y+7	; 0x07
    3b24:	8a 30       	cpi	r24, 0x0A	; 10
    3b26:	08 f0       	brcs	.+2      	; 0x3b2a <SSD_enuDisplayNum+0x2a>
    3b28:	1b c1       	rjmp	.+566    	; 0x3d60 <SSD_enuDisplayNum+0x260>
	{
		#if SEG_TYPE == COMMON_CATHODE
			Local_u32Check |= (DIO_enuSetPinValue(SEG_APORT, SEG_APIN,((SSD_Au8ComCathodeNumDisplay[Copy_u8Number] >> 0) & 1)) << 0);
    3b2a:	8f 81       	ldd	r24, Y+7	; 0x07
    3b2c:	88 2f       	mov	r24, r24
    3b2e:	90 e0       	ldi	r25, 0x00	; 0
    3b30:	fc 01       	movw	r30, r24
    3b32:	eb 54       	subi	r30, 0x4B	; 75
    3b34:	ff 4f       	sbci	r31, 0xFF	; 255
    3b36:	80 81       	ld	r24, Z
    3b38:	98 2f       	mov	r25, r24
    3b3a:	91 70       	andi	r25, 0x01	; 1
    3b3c:	80 e0       	ldi	r24, 0x00	; 0
    3b3e:	60 e0       	ldi	r22, 0x00	; 0
    3b40:	49 2f       	mov	r20, r25
    3b42:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3b46:	28 2f       	mov	r18, r24
    3b48:	30 e0       	ldi	r19, 0x00	; 0
    3b4a:	40 e0       	ldi	r20, 0x00	; 0
    3b4c:	50 e0       	ldi	r21, 0x00	; 0
    3b4e:	8a 81       	ldd	r24, Y+2	; 0x02
    3b50:	9b 81       	ldd	r25, Y+3	; 0x03
    3b52:	ac 81       	ldd	r26, Y+4	; 0x04
    3b54:	bd 81       	ldd	r27, Y+5	; 0x05
    3b56:	82 2b       	or	r24, r18
    3b58:	93 2b       	or	r25, r19
    3b5a:	a4 2b       	or	r26, r20
    3b5c:	b5 2b       	or	r27, r21
    3b5e:	8a 83       	std	Y+2, r24	; 0x02
    3b60:	9b 83       	std	Y+3, r25	; 0x03
    3b62:	ac 83       	std	Y+4, r26	; 0x04
    3b64:	bd 83       	std	Y+5, r27	; 0x05
			Local_u32Check |= (DIO_enuSetPinValue(SEG_BPORT, SEG_BPIN,((SSD_Au8ComCathodeNumDisplay[Copy_u8Number] >> 1) & 1)) << 3);
    3b66:	8f 81       	ldd	r24, Y+7	; 0x07
    3b68:	88 2f       	mov	r24, r24
    3b6a:	90 e0       	ldi	r25, 0x00	; 0
    3b6c:	fc 01       	movw	r30, r24
    3b6e:	eb 54       	subi	r30, 0x4B	; 75
    3b70:	ff 4f       	sbci	r31, 0xFF	; 255
    3b72:	80 81       	ld	r24, Z
    3b74:	86 95       	lsr	r24
    3b76:	98 2f       	mov	r25, r24
    3b78:	91 70       	andi	r25, 0x01	; 1
    3b7a:	80 e0       	ldi	r24, 0x00	; 0
    3b7c:	61 e0       	ldi	r22, 0x01	; 1
    3b7e:	49 2f       	mov	r20, r25
    3b80:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3b84:	88 2f       	mov	r24, r24
    3b86:	90 e0       	ldi	r25, 0x00	; 0
    3b88:	88 0f       	add	r24, r24
    3b8a:	99 1f       	adc	r25, r25
    3b8c:	88 0f       	add	r24, r24
    3b8e:	99 1f       	adc	r25, r25
    3b90:	88 0f       	add	r24, r24
    3b92:	99 1f       	adc	r25, r25
    3b94:	9c 01       	movw	r18, r24
    3b96:	44 27       	eor	r20, r20
    3b98:	37 fd       	sbrc	r19, 7
    3b9a:	40 95       	com	r20
    3b9c:	54 2f       	mov	r21, r20
    3b9e:	8a 81       	ldd	r24, Y+2	; 0x02
    3ba0:	9b 81       	ldd	r25, Y+3	; 0x03
    3ba2:	ac 81       	ldd	r26, Y+4	; 0x04
    3ba4:	bd 81       	ldd	r27, Y+5	; 0x05
    3ba6:	82 2b       	or	r24, r18
    3ba8:	93 2b       	or	r25, r19
    3baa:	a4 2b       	or	r26, r20
    3bac:	b5 2b       	or	r27, r21
    3bae:	8a 83       	std	Y+2, r24	; 0x02
    3bb0:	9b 83       	std	Y+3, r25	; 0x03
    3bb2:	ac 83       	std	Y+4, r26	; 0x04
    3bb4:	bd 83       	std	Y+5, r27	; 0x05
			Local_u32Check |= (DIO_enuSetPinValue(SEG_CPORT, SEG_CPIN,((SSD_Au8ComCathodeNumDisplay[Copy_u8Number] >> 2) & 1)) << 6);
    3bb6:	8f 81       	ldd	r24, Y+7	; 0x07
    3bb8:	88 2f       	mov	r24, r24
    3bba:	90 e0       	ldi	r25, 0x00	; 0
    3bbc:	fc 01       	movw	r30, r24
    3bbe:	eb 54       	subi	r30, 0x4B	; 75
    3bc0:	ff 4f       	sbci	r31, 0xFF	; 255
    3bc2:	80 81       	ld	r24, Z
    3bc4:	86 95       	lsr	r24
    3bc6:	86 95       	lsr	r24
    3bc8:	98 2f       	mov	r25, r24
    3bca:	91 70       	andi	r25, 0x01	; 1
    3bcc:	80 e0       	ldi	r24, 0x00	; 0
    3bce:	62 e0       	ldi	r22, 0x02	; 2
    3bd0:	49 2f       	mov	r20, r25
    3bd2:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3bd6:	88 2f       	mov	r24, r24
    3bd8:	90 e0       	ldi	r25, 0x00	; 0
    3bda:	00 24       	eor	r0, r0
    3bdc:	96 95       	lsr	r25
    3bde:	87 95       	ror	r24
    3be0:	07 94       	ror	r0
    3be2:	96 95       	lsr	r25
    3be4:	87 95       	ror	r24
    3be6:	07 94       	ror	r0
    3be8:	98 2f       	mov	r25, r24
    3bea:	80 2d       	mov	r24, r0
    3bec:	9c 01       	movw	r18, r24
    3bee:	44 27       	eor	r20, r20
    3bf0:	37 fd       	sbrc	r19, 7
    3bf2:	40 95       	com	r20
    3bf4:	54 2f       	mov	r21, r20
    3bf6:	8a 81       	ldd	r24, Y+2	; 0x02
    3bf8:	9b 81       	ldd	r25, Y+3	; 0x03
    3bfa:	ac 81       	ldd	r26, Y+4	; 0x04
    3bfc:	bd 81       	ldd	r27, Y+5	; 0x05
    3bfe:	82 2b       	or	r24, r18
    3c00:	93 2b       	or	r25, r19
    3c02:	a4 2b       	or	r26, r20
    3c04:	b5 2b       	or	r27, r21
    3c06:	8a 83       	std	Y+2, r24	; 0x02
    3c08:	9b 83       	std	Y+3, r25	; 0x03
    3c0a:	ac 83       	std	Y+4, r26	; 0x04
    3c0c:	bd 83       	std	Y+5, r27	; 0x05
			Local_u32Check |= (DIO_enuSetPinValue(SEG_DPORT, SEG_DPIN,((SSD_Au8ComCathodeNumDisplay[Copy_u8Number] >> 3) & 1)) << 9);
    3c0e:	8f 81       	ldd	r24, Y+7	; 0x07
    3c10:	88 2f       	mov	r24, r24
    3c12:	90 e0       	ldi	r25, 0x00	; 0
    3c14:	fc 01       	movw	r30, r24
    3c16:	eb 54       	subi	r30, 0x4B	; 75
    3c18:	ff 4f       	sbci	r31, 0xFF	; 255
    3c1a:	80 81       	ld	r24, Z
    3c1c:	86 95       	lsr	r24
    3c1e:	86 95       	lsr	r24
    3c20:	86 95       	lsr	r24
    3c22:	98 2f       	mov	r25, r24
    3c24:	91 70       	andi	r25, 0x01	; 1
    3c26:	81 e0       	ldi	r24, 0x01	; 1
    3c28:	60 e0       	ldi	r22, 0x00	; 0
    3c2a:	49 2f       	mov	r20, r25
    3c2c:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3c30:	88 2f       	mov	r24, r24
    3c32:	90 e0       	ldi	r25, 0x00	; 0
    3c34:	98 2f       	mov	r25, r24
    3c36:	88 27       	eor	r24, r24
    3c38:	99 0f       	add	r25, r25
    3c3a:	9c 01       	movw	r18, r24
    3c3c:	44 27       	eor	r20, r20
    3c3e:	37 fd       	sbrc	r19, 7
    3c40:	40 95       	com	r20
    3c42:	54 2f       	mov	r21, r20
    3c44:	8a 81       	ldd	r24, Y+2	; 0x02
    3c46:	9b 81       	ldd	r25, Y+3	; 0x03
    3c48:	ac 81       	ldd	r26, Y+4	; 0x04
    3c4a:	bd 81       	ldd	r27, Y+5	; 0x05
    3c4c:	82 2b       	or	r24, r18
    3c4e:	93 2b       	or	r25, r19
    3c50:	a4 2b       	or	r26, r20
    3c52:	b5 2b       	or	r27, r21
    3c54:	8a 83       	std	Y+2, r24	; 0x02
    3c56:	9b 83       	std	Y+3, r25	; 0x03
    3c58:	ac 83       	std	Y+4, r26	; 0x04
    3c5a:	bd 83       	std	Y+5, r27	; 0x05
			Local_u32Check |= (DIO_enuSetPinValue(SEG_EPORT, SEG_EPIN,((SSD_Au8ComCathodeNumDisplay[Copy_u8Number] >> 4) & 1)) << 12);
    3c5c:	8f 81       	ldd	r24, Y+7	; 0x07
    3c5e:	88 2f       	mov	r24, r24
    3c60:	90 e0       	ldi	r25, 0x00	; 0
    3c62:	fc 01       	movw	r30, r24
    3c64:	eb 54       	subi	r30, 0x4B	; 75
    3c66:	ff 4f       	sbci	r31, 0xFF	; 255
    3c68:	80 81       	ld	r24, Z
    3c6a:	82 95       	swap	r24
    3c6c:	8f 70       	andi	r24, 0x0F	; 15
    3c6e:	98 2f       	mov	r25, r24
    3c70:	91 70       	andi	r25, 0x01	; 1
    3c72:	81 e0       	ldi	r24, 0x01	; 1
    3c74:	61 e0       	ldi	r22, 0x01	; 1
    3c76:	49 2f       	mov	r20, r25
    3c78:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3c7c:	88 2f       	mov	r24, r24
    3c7e:	90 e0       	ldi	r25, 0x00	; 0
    3c80:	98 2f       	mov	r25, r24
    3c82:	88 27       	eor	r24, r24
    3c84:	92 95       	swap	r25
    3c86:	90 7f       	andi	r25, 0xF0	; 240
    3c88:	9c 01       	movw	r18, r24
    3c8a:	44 27       	eor	r20, r20
    3c8c:	37 fd       	sbrc	r19, 7
    3c8e:	40 95       	com	r20
    3c90:	54 2f       	mov	r21, r20
    3c92:	8a 81       	ldd	r24, Y+2	; 0x02
    3c94:	9b 81       	ldd	r25, Y+3	; 0x03
    3c96:	ac 81       	ldd	r26, Y+4	; 0x04
    3c98:	bd 81       	ldd	r27, Y+5	; 0x05
    3c9a:	82 2b       	or	r24, r18
    3c9c:	93 2b       	or	r25, r19
    3c9e:	a4 2b       	or	r26, r20
    3ca0:	b5 2b       	or	r27, r21
    3ca2:	8a 83       	std	Y+2, r24	; 0x02
    3ca4:	9b 83       	std	Y+3, r25	; 0x03
    3ca6:	ac 83       	std	Y+4, r26	; 0x04
    3ca8:	bd 83       	std	Y+5, r27	; 0x05
			Local_u32Check |= (((u32)DIO_enuSetPinValue(SEG_FPORT, SEG_FPIN,((SSD_Au8ComCathodeNumDisplay[Copy_u8Number] >> 5) & 1))) << 15);
    3caa:	8f 81       	ldd	r24, Y+7	; 0x07
    3cac:	88 2f       	mov	r24, r24
    3cae:	90 e0       	ldi	r25, 0x00	; 0
    3cb0:	fc 01       	movw	r30, r24
    3cb2:	eb 54       	subi	r30, 0x4B	; 75
    3cb4:	ff 4f       	sbci	r31, 0xFF	; 255
    3cb6:	80 81       	ld	r24, Z
    3cb8:	82 95       	swap	r24
    3cba:	86 95       	lsr	r24
    3cbc:	87 70       	andi	r24, 0x07	; 7
    3cbe:	98 2f       	mov	r25, r24
    3cc0:	91 70       	andi	r25, 0x01	; 1
    3cc2:	81 e0       	ldi	r24, 0x01	; 1
    3cc4:	62 e0       	ldi	r22, 0x02	; 2
    3cc6:	49 2f       	mov	r20, r25
    3cc8:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3ccc:	88 2f       	mov	r24, r24
    3cce:	90 e0       	ldi	r25, 0x00	; 0
    3cd0:	a0 e0       	ldi	r26, 0x00	; 0
    3cd2:	b0 e0       	ldi	r27, 0x00	; 0
    3cd4:	9c 01       	movw	r18, r24
    3cd6:	ad 01       	movw	r20, r26
    3cd8:	01 2e       	mov	r0, r17
    3cda:	1f e0       	ldi	r17, 0x0F	; 15
    3cdc:	22 0f       	add	r18, r18
    3cde:	33 1f       	adc	r19, r19
    3ce0:	44 1f       	adc	r20, r20
    3ce2:	55 1f       	adc	r21, r21
    3ce4:	1a 95       	dec	r17
    3ce6:	d1 f7       	brne	.-12     	; 0x3cdc <SSD_enuDisplayNum+0x1dc>
    3ce8:	10 2d       	mov	r17, r0
    3cea:	8a 81       	ldd	r24, Y+2	; 0x02
    3cec:	9b 81       	ldd	r25, Y+3	; 0x03
    3cee:	ac 81       	ldd	r26, Y+4	; 0x04
    3cf0:	bd 81       	ldd	r27, Y+5	; 0x05
    3cf2:	82 2b       	or	r24, r18
    3cf4:	93 2b       	or	r25, r19
    3cf6:	a4 2b       	or	r26, r20
    3cf8:	b5 2b       	or	r27, r21
    3cfa:	8a 83       	std	Y+2, r24	; 0x02
    3cfc:	9b 83       	std	Y+3, r25	; 0x03
    3cfe:	ac 83       	std	Y+4, r26	; 0x04
    3d00:	bd 83       	std	Y+5, r27	; 0x05
			Local_u32Check |= (((u32)DIO_enuSetPinValue(SEG_GPORT, SEG_GPIN,((SSD_Au8ComCathodeNumDisplay[Copy_u8Number] >> 6) & 1))) << 18);
    3d02:	8f 81       	ldd	r24, Y+7	; 0x07
    3d04:	88 2f       	mov	r24, r24
    3d06:	90 e0       	ldi	r25, 0x00	; 0
    3d08:	fc 01       	movw	r30, r24
    3d0a:	eb 54       	subi	r30, 0x4B	; 75
    3d0c:	ff 4f       	sbci	r31, 0xFF	; 255
    3d0e:	80 81       	ld	r24, Z
    3d10:	82 95       	swap	r24
    3d12:	86 95       	lsr	r24
    3d14:	86 95       	lsr	r24
    3d16:	83 70       	andi	r24, 0x03	; 3
    3d18:	98 2f       	mov	r25, r24
    3d1a:	91 70       	andi	r25, 0x01	; 1
    3d1c:	81 e0       	ldi	r24, 0x01	; 1
    3d1e:	63 e0       	ldi	r22, 0x03	; 3
    3d20:	49 2f       	mov	r20, r25
    3d22:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3d26:	88 2f       	mov	r24, r24
    3d28:	90 e0       	ldi	r25, 0x00	; 0
    3d2a:	a0 e0       	ldi	r26, 0x00	; 0
    3d2c:	b0 e0       	ldi	r27, 0x00	; 0
    3d2e:	9c 01       	movw	r18, r24
    3d30:	ad 01       	movw	r20, r26
    3d32:	01 2e       	mov	r0, r17
    3d34:	12 e1       	ldi	r17, 0x12	; 18
    3d36:	22 0f       	add	r18, r18
    3d38:	33 1f       	adc	r19, r19
    3d3a:	44 1f       	adc	r20, r20
    3d3c:	55 1f       	adc	r21, r21
    3d3e:	1a 95       	dec	r17
    3d40:	d1 f7       	brne	.-12     	; 0x3d36 <SSD_enuDisplayNum+0x236>
    3d42:	10 2d       	mov	r17, r0
    3d44:	8a 81       	ldd	r24, Y+2	; 0x02
    3d46:	9b 81       	ldd	r25, Y+3	; 0x03
    3d48:	ac 81       	ldd	r26, Y+4	; 0x04
    3d4a:	bd 81       	ldd	r27, Y+5	; 0x05
    3d4c:	82 2b       	or	r24, r18
    3d4e:	93 2b       	or	r25, r19
    3d50:	a4 2b       	or	r26, r20
    3d52:	b5 2b       	or	r27, r21
    3d54:	8a 83       	std	Y+2, r24	; 0x02
    3d56:	9b 83       	std	Y+3, r25	; 0x03
    3d58:	ac 83       	std	Y+4, r26	; 0x04
    3d5a:	bd 83       	std	Y+5, r27	; 0x05
	else
	{
		return ES_OUT_OF_RANGE;
	}

	for(Local_u8Iterator = 0; Local_u8Iterator < 21; Local_u8Iterator += 3)
    3d5c:	19 82       	std	Y+1, r1	; 0x01
    3d5e:	21 c0       	rjmp	.+66     	; 0x3da2 <SSD_enuDisplayNum+0x2a2>
			#error "Your type selection is invalid!"
		#endif
	}
	else
	{
		return ES_OUT_OF_RANGE;
    3d60:	83 e0       	ldi	r24, 0x03	; 3
    3d62:	88 87       	std	Y+8, r24	; 0x08
    3d64:	25 c0       	rjmp	.+74     	; 0x3db0 <SSD_enuDisplayNum+0x2b0>
	}

	for(Local_u8Iterator = 0; Local_u8Iterator < 21; Local_u8Iterator += 3)
	{
		if( ( ( (Local_u32Check)>>Local_u8Iterator) & 7) != ES_OK)
    3d66:	89 81       	ldd	r24, Y+1	; 0x01
    3d68:	28 2f       	mov	r18, r24
    3d6a:	30 e0       	ldi	r19, 0x00	; 0
    3d6c:	8a 81       	ldd	r24, Y+2	; 0x02
    3d6e:	9b 81       	ldd	r25, Y+3	; 0x03
    3d70:	ac 81       	ldd	r26, Y+4	; 0x04
    3d72:	bd 81       	ldd	r27, Y+5	; 0x05
    3d74:	02 2e       	mov	r0, r18
    3d76:	04 c0       	rjmp	.+8      	; 0x3d80 <SSD_enuDisplayNum+0x280>
    3d78:	b6 95       	lsr	r27
    3d7a:	a7 95       	ror	r26
    3d7c:	97 95       	ror	r25
    3d7e:	87 95       	ror	r24
    3d80:	0a 94       	dec	r0
    3d82:	d2 f7       	brpl	.-12     	; 0x3d78 <SSD_enuDisplayNum+0x278>
    3d84:	87 70       	andi	r24, 0x07	; 7
    3d86:	90 70       	andi	r25, 0x00	; 0
    3d88:	a0 70       	andi	r26, 0x00	; 0
    3d8a:	b0 70       	andi	r27, 0x00	; 0
    3d8c:	81 30       	cpi	r24, 0x01	; 1
    3d8e:	91 05       	cpc	r25, r1
    3d90:	a1 05       	cpc	r26, r1
    3d92:	b1 05       	cpc	r27, r1
    3d94:	19 f0       	breq	.+6      	; 0x3d9c <SSD_enuDisplayNum+0x29c>
		{
			return Local_enuErrorState;
    3d96:	8e 81       	ldd	r24, Y+6	; 0x06
    3d98:	88 87       	std	Y+8, r24	; 0x08
    3d9a:	0a c0       	rjmp	.+20     	; 0x3db0 <SSD_enuDisplayNum+0x2b0>
	else
	{
		return ES_OUT_OF_RANGE;
	}

	for(Local_u8Iterator = 0; Local_u8Iterator < 21; Local_u8Iterator += 3)
    3d9c:	89 81       	ldd	r24, Y+1	; 0x01
    3d9e:	8d 5f       	subi	r24, 0xFD	; 253
    3da0:	89 83       	std	Y+1, r24	; 0x01
    3da2:	89 81       	ldd	r24, Y+1	; 0x01
    3da4:	85 31       	cpi	r24, 0x15	; 21
    3da6:	f8 f2       	brcs	.-66     	; 0x3d66 <SSD_enuDisplayNum+0x266>
		{
			return Local_enuErrorState;
		}
	}

	Local_enuErrorState = ES_OK;
    3da8:	81 e0       	ldi	r24, 0x01	; 1
    3daa:	8e 83       	std	Y+6, r24	; 0x06

	return Local_enuErrorState;
    3dac:	8e 81       	ldd	r24, Y+6	; 0x06
    3dae:	88 87       	std	Y+8, r24	; 0x08
    3db0:	88 85       	ldd	r24, Y+8	; 0x08
}
    3db2:	28 96       	adiw	r28, 0x08	; 8
    3db4:	0f b6       	in	r0, 0x3f	; 63
    3db6:	f8 94       	cli
    3db8:	de bf       	out	0x3e, r29	; 62
    3dba:	0f be       	out	0x3f, r0	; 63
    3dbc:	cd bf       	out	0x3d, r28	; 61
    3dbe:	cf 91       	pop	r28
    3dc0:	df 91       	pop	r29
    3dc2:	08 95       	ret

00003dc4 <SSD_enuEnableCommon>:

ES_t SSD_enuEnableCommon(void)
{
    3dc4:	df 93       	push	r29
    3dc6:	cf 93       	push	r28
    3dc8:	0f 92       	push	r0
    3dca:	cd b7       	in	r28, 0x3d	; 61
    3dcc:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState = ES_NOK;
    3dce:	19 82       	std	Y+1, r1	; 0x01

	#if SEG_CMN_PIN <= DIO_u8PIN7 && SEG_CMN_PORT <= DIO_u8PORTD
		#if SEG_TYPE == COMMON_CATHODE
			Local_enuErrorState = DIO_enuSetPinValue(SEG_CMN_PORT, SEG_CMN_PIN, DIO_u8LOW);
    3dd0:	82 e0       	ldi	r24, 0x02	; 2
    3dd2:	62 e0       	ldi	r22, 0x02	; 2
    3dd4:	40 e0       	ldi	r20, 0x00	; 0
    3dd6:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3dda:	89 83       	std	Y+1, r24	; 0x01

	#else
		#error "Your Common pin has a wrong selection!"
	#endif

	return Local_enuErrorState;
    3ddc:	89 81       	ldd	r24, Y+1	; 0x01
}
    3dde:	0f 90       	pop	r0
    3de0:	cf 91       	pop	r28
    3de2:	df 91       	pop	r29
    3de4:	08 95       	ret

00003de6 <SSD_enuDisableCommon>:

ES_t SSD_enuDisableCommon(void)
{
    3de6:	df 93       	push	r29
    3de8:	cf 93       	push	r28
    3dea:	0f 92       	push	r0
    3dec:	cd b7       	in	r28, 0x3d	; 61
    3dee:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState = ES_NOK;
    3df0:	19 82       	std	Y+1, r1	; 0x01

	#if SEG_CMN_PIN <= DIO_u8PIN7 && SEG_CMN_PORT <= DIO_u8PORTD
		#if SEG_TYPE == COMMON_CATHODE
			Local_enuErrorState = DIO_enuSetPinValue(SEG_CMN_PORT, SEG_CMN_PIN, DIO_u8HIGH);
    3df2:	82 e0       	ldi	r24, 0x02	; 2
    3df4:	62 e0       	ldi	r22, 0x02	; 2
    3df6:	41 e0       	ldi	r20, 0x01	; 1
    3df8:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3dfc:	89 83       	std	Y+1, r24	; 0x01

	#else
		#error "Your Common pin has a wrong selection!"
	#endif

	return Local_enuErrorState;
    3dfe:	89 81       	ldd	r24, Y+1	; 0x01
}
    3e00:	0f 90       	pop	r0
    3e02:	cf 91       	pop	r28
    3e04:	df 91       	pop	r29
    3e06:	08 95       	ret

00003e08 <SSD_enuEnableDot>:

ES_t SSD_enuEnableDot(void)
{
    3e08:	df 93       	push	r29
    3e0a:	cf 93       	push	r28
    3e0c:	0f 92       	push	r0
    3e0e:	cd b7       	in	r28, 0x3d	; 61
    3e10:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState = ES_NOK;
    3e12:	19 82       	std	Y+1, r1	; 0x01

	#if SEG_DOT_PIN <= DIO_u8PIN7 && SEG_DOT_PORT <= DIO_u8PORTD
		#if SEG_TYPE == COMMON_CATHODE
			Local_enuErrorState = DIO_enuSetPinValue(SEG_DOT_PORT, SEG_DOT_PIN, DIO_u8HIGH);
    3e14:	82 e0       	ldi	r24, 0x02	; 2
    3e16:	62 e0       	ldi	r22, 0x02	; 2
    3e18:	41 e0       	ldi	r20, 0x01	; 1
    3e1a:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3e1e:	89 83       	std	Y+1, r24	; 0x01

	#else
		#error "Your DOT pin has a wrong selection!"
	#endif

	return Local_enuErrorState;
    3e20:	89 81       	ldd	r24, Y+1	; 0x01
}
    3e22:	0f 90       	pop	r0
    3e24:	cf 91       	pop	r28
    3e26:	df 91       	pop	r29
    3e28:	08 95       	ret

00003e2a <SSD_enuDisableDot>:

ES_t SSD_enuDisableDot(void)
{
    3e2a:	df 93       	push	r29
    3e2c:	cf 93       	push	r28
    3e2e:	0f 92       	push	r0
    3e30:	cd b7       	in	r28, 0x3d	; 61
    3e32:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState = ES_NOK;
    3e34:	19 82       	std	Y+1, r1	; 0x01

	#if SEG_DOT_PIN <= DIO_u8PIN7 && SEG_DOT_PORT <= DIO_u8PORTD
		#if SEG_TYPE == COMMON_CATHODE
			Local_enuErrorState = DIO_enuSetPinValue(SEG_DOT_PORT, SEG_DOT_PIN, DIO_u8LOW);
    3e36:	82 e0       	ldi	r24, 0x02	; 2
    3e38:	62 e0       	ldi	r22, 0x02	; 2
    3e3a:	40 e0       	ldi	r20, 0x00	; 0
    3e3c:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3e40:	89 83       	std	Y+1, r24	; 0x01

	#else
		#error "Your DOT pin has a wrong selection!"
	#endif

	return Local_enuErrorState;
    3e42:	89 81       	ldd	r24, Y+1	; 0x01
}
    3e44:	0f 90       	pop	r0
    3e46:	cf 91       	pop	r28
    3e48:	df 91       	pop	r29
    3e4a:	08 95       	ret

00003e4c <SSD_enuClearDisplay>:

ES_t SSD_enuClearDisplay(void)
{
    3e4c:	df 93       	push	r29
    3e4e:	cf 93       	push	r28
    3e50:	cd b7       	in	r28, 0x3d	; 61
    3e52:	de b7       	in	r29, 0x3e	; 62
    3e54:	27 97       	sbiw	r28, 0x07	; 7
    3e56:	0f b6       	in	r0, 0x3f	; 63
    3e58:	f8 94       	cli
    3e5a:	de bf       	out	0x3e, r29	; 62
    3e5c:	0f be       	out	0x3f, r0	; 63
    3e5e:	cd bf       	out	0x3d, r28	; 61
	ES_t Local_enuErrorState = ES_NOK;
    3e60:	1e 82       	std	Y+6, r1	; 0x06

	u32 Local_u32Check = 0;
    3e62:	1a 82       	std	Y+2, r1	; 0x02
    3e64:	1b 82       	std	Y+3, r1	; 0x03
    3e66:	1c 82       	std	Y+4, r1	; 0x04
    3e68:	1d 82       	std	Y+5, r1	; 0x05
	u8 Local_u8Iterator = 0;
    3e6a:	19 82       	std	Y+1, r1	; 0x01

	#if SEG_TYPE == COMMON_CATHODE
		Local_u32Check |= (DIO_enuSetPinValue(SEG_APORT, SEG_APIN,DIO_u8LOW) << 0);
    3e6c:	80 e0       	ldi	r24, 0x00	; 0
    3e6e:	60 e0       	ldi	r22, 0x00	; 0
    3e70:	40 e0       	ldi	r20, 0x00	; 0
    3e72:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3e76:	28 2f       	mov	r18, r24
    3e78:	30 e0       	ldi	r19, 0x00	; 0
    3e7a:	40 e0       	ldi	r20, 0x00	; 0
    3e7c:	50 e0       	ldi	r21, 0x00	; 0
    3e7e:	8a 81       	ldd	r24, Y+2	; 0x02
    3e80:	9b 81       	ldd	r25, Y+3	; 0x03
    3e82:	ac 81       	ldd	r26, Y+4	; 0x04
    3e84:	bd 81       	ldd	r27, Y+5	; 0x05
    3e86:	82 2b       	or	r24, r18
    3e88:	93 2b       	or	r25, r19
    3e8a:	a4 2b       	or	r26, r20
    3e8c:	b5 2b       	or	r27, r21
    3e8e:	8a 83       	std	Y+2, r24	; 0x02
    3e90:	9b 83       	std	Y+3, r25	; 0x03
    3e92:	ac 83       	std	Y+4, r26	; 0x04
    3e94:	bd 83       	std	Y+5, r27	; 0x05
		Local_u32Check |= (DIO_enuSetPinValue(SEG_BPORT, SEG_BPIN,DIO_u8LOW) << 3);
    3e96:	80 e0       	ldi	r24, 0x00	; 0
    3e98:	61 e0       	ldi	r22, 0x01	; 1
    3e9a:	40 e0       	ldi	r20, 0x00	; 0
    3e9c:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3ea0:	88 2f       	mov	r24, r24
    3ea2:	90 e0       	ldi	r25, 0x00	; 0
    3ea4:	88 0f       	add	r24, r24
    3ea6:	99 1f       	adc	r25, r25
    3ea8:	88 0f       	add	r24, r24
    3eaa:	99 1f       	adc	r25, r25
    3eac:	88 0f       	add	r24, r24
    3eae:	99 1f       	adc	r25, r25
    3eb0:	9c 01       	movw	r18, r24
    3eb2:	44 27       	eor	r20, r20
    3eb4:	37 fd       	sbrc	r19, 7
    3eb6:	40 95       	com	r20
    3eb8:	54 2f       	mov	r21, r20
    3eba:	8a 81       	ldd	r24, Y+2	; 0x02
    3ebc:	9b 81       	ldd	r25, Y+3	; 0x03
    3ebe:	ac 81       	ldd	r26, Y+4	; 0x04
    3ec0:	bd 81       	ldd	r27, Y+5	; 0x05
    3ec2:	82 2b       	or	r24, r18
    3ec4:	93 2b       	or	r25, r19
    3ec6:	a4 2b       	or	r26, r20
    3ec8:	b5 2b       	or	r27, r21
    3eca:	8a 83       	std	Y+2, r24	; 0x02
    3ecc:	9b 83       	std	Y+3, r25	; 0x03
    3ece:	ac 83       	std	Y+4, r26	; 0x04
    3ed0:	bd 83       	std	Y+5, r27	; 0x05
		Local_u32Check |= (DIO_enuSetPinValue(SEG_CPORT, SEG_CPIN,DIO_u8LOW) << 6);
    3ed2:	80 e0       	ldi	r24, 0x00	; 0
    3ed4:	62 e0       	ldi	r22, 0x02	; 2
    3ed6:	40 e0       	ldi	r20, 0x00	; 0
    3ed8:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3edc:	88 2f       	mov	r24, r24
    3ede:	90 e0       	ldi	r25, 0x00	; 0
    3ee0:	00 24       	eor	r0, r0
    3ee2:	96 95       	lsr	r25
    3ee4:	87 95       	ror	r24
    3ee6:	07 94       	ror	r0
    3ee8:	96 95       	lsr	r25
    3eea:	87 95       	ror	r24
    3eec:	07 94       	ror	r0
    3eee:	98 2f       	mov	r25, r24
    3ef0:	80 2d       	mov	r24, r0
    3ef2:	9c 01       	movw	r18, r24
    3ef4:	44 27       	eor	r20, r20
    3ef6:	37 fd       	sbrc	r19, 7
    3ef8:	40 95       	com	r20
    3efa:	54 2f       	mov	r21, r20
    3efc:	8a 81       	ldd	r24, Y+2	; 0x02
    3efe:	9b 81       	ldd	r25, Y+3	; 0x03
    3f00:	ac 81       	ldd	r26, Y+4	; 0x04
    3f02:	bd 81       	ldd	r27, Y+5	; 0x05
    3f04:	82 2b       	or	r24, r18
    3f06:	93 2b       	or	r25, r19
    3f08:	a4 2b       	or	r26, r20
    3f0a:	b5 2b       	or	r27, r21
    3f0c:	8a 83       	std	Y+2, r24	; 0x02
    3f0e:	9b 83       	std	Y+3, r25	; 0x03
    3f10:	ac 83       	std	Y+4, r26	; 0x04
    3f12:	bd 83       	std	Y+5, r27	; 0x05
		Local_u32Check |= (DIO_enuSetPinValue(SEG_DPORT, SEG_DPIN,DIO_u8LOW) << 9);
    3f14:	81 e0       	ldi	r24, 0x01	; 1
    3f16:	60 e0       	ldi	r22, 0x00	; 0
    3f18:	40 e0       	ldi	r20, 0x00	; 0
    3f1a:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3f1e:	88 2f       	mov	r24, r24
    3f20:	90 e0       	ldi	r25, 0x00	; 0
    3f22:	98 2f       	mov	r25, r24
    3f24:	88 27       	eor	r24, r24
    3f26:	99 0f       	add	r25, r25
    3f28:	9c 01       	movw	r18, r24
    3f2a:	44 27       	eor	r20, r20
    3f2c:	37 fd       	sbrc	r19, 7
    3f2e:	40 95       	com	r20
    3f30:	54 2f       	mov	r21, r20
    3f32:	8a 81       	ldd	r24, Y+2	; 0x02
    3f34:	9b 81       	ldd	r25, Y+3	; 0x03
    3f36:	ac 81       	ldd	r26, Y+4	; 0x04
    3f38:	bd 81       	ldd	r27, Y+5	; 0x05
    3f3a:	82 2b       	or	r24, r18
    3f3c:	93 2b       	or	r25, r19
    3f3e:	a4 2b       	or	r26, r20
    3f40:	b5 2b       	or	r27, r21
    3f42:	8a 83       	std	Y+2, r24	; 0x02
    3f44:	9b 83       	std	Y+3, r25	; 0x03
    3f46:	ac 83       	std	Y+4, r26	; 0x04
    3f48:	bd 83       	std	Y+5, r27	; 0x05
		Local_u32Check |= (DIO_enuSetPinValue(SEG_EPORT, SEG_EPIN,DIO_u8LOW) << 12);
    3f4a:	81 e0       	ldi	r24, 0x01	; 1
    3f4c:	61 e0       	ldi	r22, 0x01	; 1
    3f4e:	40 e0       	ldi	r20, 0x00	; 0
    3f50:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3f54:	88 2f       	mov	r24, r24
    3f56:	90 e0       	ldi	r25, 0x00	; 0
    3f58:	98 2f       	mov	r25, r24
    3f5a:	88 27       	eor	r24, r24
    3f5c:	92 95       	swap	r25
    3f5e:	90 7f       	andi	r25, 0xF0	; 240
    3f60:	9c 01       	movw	r18, r24
    3f62:	44 27       	eor	r20, r20
    3f64:	37 fd       	sbrc	r19, 7
    3f66:	40 95       	com	r20
    3f68:	54 2f       	mov	r21, r20
    3f6a:	8a 81       	ldd	r24, Y+2	; 0x02
    3f6c:	9b 81       	ldd	r25, Y+3	; 0x03
    3f6e:	ac 81       	ldd	r26, Y+4	; 0x04
    3f70:	bd 81       	ldd	r27, Y+5	; 0x05
    3f72:	82 2b       	or	r24, r18
    3f74:	93 2b       	or	r25, r19
    3f76:	a4 2b       	or	r26, r20
    3f78:	b5 2b       	or	r27, r21
    3f7a:	8a 83       	std	Y+2, r24	; 0x02
    3f7c:	9b 83       	std	Y+3, r25	; 0x03
    3f7e:	ac 83       	std	Y+4, r26	; 0x04
    3f80:	bd 83       	std	Y+5, r27	; 0x05
		Local_u32Check |= (((u32)DIO_enuSetPinValue(SEG_FPORT, SEG_FPIN,DIO_u8LOW)) << 15);
    3f82:	81 e0       	ldi	r24, 0x01	; 1
    3f84:	62 e0       	ldi	r22, 0x02	; 2
    3f86:	40 e0       	ldi	r20, 0x00	; 0
    3f88:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3f8c:	88 2f       	mov	r24, r24
    3f8e:	90 e0       	ldi	r25, 0x00	; 0
    3f90:	a0 e0       	ldi	r26, 0x00	; 0
    3f92:	b0 e0       	ldi	r27, 0x00	; 0
    3f94:	9c 01       	movw	r18, r24
    3f96:	ad 01       	movw	r20, r26
    3f98:	01 2e       	mov	r0, r17
    3f9a:	1f e0       	ldi	r17, 0x0F	; 15
    3f9c:	22 0f       	add	r18, r18
    3f9e:	33 1f       	adc	r19, r19
    3fa0:	44 1f       	adc	r20, r20
    3fa2:	55 1f       	adc	r21, r21
    3fa4:	1a 95       	dec	r17
    3fa6:	d1 f7       	brne	.-12     	; 0x3f9c <SSD_enuClearDisplay+0x150>
    3fa8:	10 2d       	mov	r17, r0
    3faa:	8a 81       	ldd	r24, Y+2	; 0x02
    3fac:	9b 81       	ldd	r25, Y+3	; 0x03
    3fae:	ac 81       	ldd	r26, Y+4	; 0x04
    3fb0:	bd 81       	ldd	r27, Y+5	; 0x05
    3fb2:	82 2b       	or	r24, r18
    3fb4:	93 2b       	or	r25, r19
    3fb6:	a4 2b       	or	r26, r20
    3fb8:	b5 2b       	or	r27, r21
    3fba:	8a 83       	std	Y+2, r24	; 0x02
    3fbc:	9b 83       	std	Y+3, r25	; 0x03
    3fbe:	ac 83       	std	Y+4, r26	; 0x04
    3fc0:	bd 83       	std	Y+5, r27	; 0x05
		Local_u32Check |= (((u32)DIO_enuSetPinValue(SEG_GPORT, SEG_GPIN,DIO_u8LOW)) << 18);
    3fc2:	81 e0       	ldi	r24, 0x01	; 1
    3fc4:	63 e0       	ldi	r22, 0x03	; 3
    3fc6:	40 e0       	ldi	r20, 0x00	; 0
    3fc8:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    3fcc:	88 2f       	mov	r24, r24
    3fce:	90 e0       	ldi	r25, 0x00	; 0
    3fd0:	a0 e0       	ldi	r26, 0x00	; 0
    3fd2:	b0 e0       	ldi	r27, 0x00	; 0
    3fd4:	9c 01       	movw	r18, r24
    3fd6:	ad 01       	movw	r20, r26
    3fd8:	01 2e       	mov	r0, r17
    3fda:	12 e1       	ldi	r17, 0x12	; 18
    3fdc:	22 0f       	add	r18, r18
    3fde:	33 1f       	adc	r19, r19
    3fe0:	44 1f       	adc	r20, r20
    3fe2:	55 1f       	adc	r21, r21
    3fe4:	1a 95       	dec	r17
    3fe6:	d1 f7       	brne	.-12     	; 0x3fdc <SSD_enuClearDisplay+0x190>
    3fe8:	10 2d       	mov	r17, r0
    3fea:	8a 81       	ldd	r24, Y+2	; 0x02
    3fec:	9b 81       	ldd	r25, Y+3	; 0x03
    3fee:	ac 81       	ldd	r26, Y+4	; 0x04
    3ff0:	bd 81       	ldd	r27, Y+5	; 0x05
    3ff2:	82 2b       	or	r24, r18
    3ff4:	93 2b       	or	r25, r19
    3ff6:	a4 2b       	or	r26, r20
    3ff8:	b5 2b       	or	r27, r21
    3ffa:	8a 83       	std	Y+2, r24	; 0x02
    3ffc:	9b 83       	std	Y+3, r25	; 0x03
    3ffe:	ac 83       	std	Y+4, r26	; 0x04
    4000:	bd 83       	std	Y+5, r27	; 0x05
		Local_u32Check |= (((u32)DIO_enuSetPinValue(SEG_GPORT, SEG_GPIN,DIO_u8HIGH)) << 18);
	#else
		#error "Your type selection is invalid!"
	#endif

	for(Local_u8Iterator = 0; Local_u8Iterator < 21; Local_u8Iterator += 3)
    4002:	19 82       	std	Y+1, r1	; 0x01
    4004:	1e c0       	rjmp	.+60     	; 0x4042 <SSD_enuClearDisplay+0x1f6>
	{
		if( ( ( (Local_u32Check)>>Local_u8Iterator) & 7) != ES_OK)
    4006:	89 81       	ldd	r24, Y+1	; 0x01
    4008:	28 2f       	mov	r18, r24
    400a:	30 e0       	ldi	r19, 0x00	; 0
    400c:	8a 81       	ldd	r24, Y+2	; 0x02
    400e:	9b 81       	ldd	r25, Y+3	; 0x03
    4010:	ac 81       	ldd	r26, Y+4	; 0x04
    4012:	bd 81       	ldd	r27, Y+5	; 0x05
    4014:	02 2e       	mov	r0, r18
    4016:	04 c0       	rjmp	.+8      	; 0x4020 <SSD_enuClearDisplay+0x1d4>
    4018:	b6 95       	lsr	r27
    401a:	a7 95       	ror	r26
    401c:	97 95       	ror	r25
    401e:	87 95       	ror	r24
    4020:	0a 94       	dec	r0
    4022:	d2 f7       	brpl	.-12     	; 0x4018 <SSD_enuClearDisplay+0x1cc>
    4024:	87 70       	andi	r24, 0x07	; 7
    4026:	90 70       	andi	r25, 0x00	; 0
    4028:	a0 70       	andi	r26, 0x00	; 0
    402a:	b0 70       	andi	r27, 0x00	; 0
    402c:	81 30       	cpi	r24, 0x01	; 1
    402e:	91 05       	cpc	r25, r1
    4030:	a1 05       	cpc	r26, r1
    4032:	b1 05       	cpc	r27, r1
    4034:	19 f0       	breq	.+6      	; 0x403c <SSD_enuClearDisplay+0x1f0>
		{
			return Local_enuErrorState;
    4036:	8e 81       	ldd	r24, Y+6	; 0x06
    4038:	8f 83       	std	Y+7, r24	; 0x07
    403a:	0a c0       	rjmp	.+20     	; 0x4050 <SSD_enuClearDisplay+0x204>
		Local_u32Check |= (((u32)DIO_enuSetPinValue(SEG_GPORT, SEG_GPIN,DIO_u8HIGH)) << 18);
	#else
		#error "Your type selection is invalid!"
	#endif

	for(Local_u8Iterator = 0; Local_u8Iterator < 21; Local_u8Iterator += 3)
    403c:	89 81       	ldd	r24, Y+1	; 0x01
    403e:	8d 5f       	subi	r24, 0xFD	; 253
    4040:	89 83       	std	Y+1, r24	; 0x01
    4042:	89 81       	ldd	r24, Y+1	; 0x01
    4044:	85 31       	cpi	r24, 0x15	; 21
    4046:	f8 f2       	brcs	.-66     	; 0x4006 <SSD_enuClearDisplay+0x1ba>
		{
			return Local_enuErrorState;
		}
	}

	Local_enuErrorState = ES_OK;
    4048:	81 e0       	ldi	r24, 0x01	; 1
    404a:	8e 83       	std	Y+6, r24	; 0x06
	return Local_enuErrorState;
    404c:	8e 81       	ldd	r24, Y+6	; 0x06
    404e:	8f 83       	std	Y+7, r24	; 0x07
    4050:	8f 81       	ldd	r24, Y+7	; 0x07
}
    4052:	27 96       	adiw	r28, 0x07	; 7
    4054:	0f b6       	in	r0, 0x3f	; 63
    4056:	f8 94       	cli
    4058:	de bf       	out	0x3e, r29	; 62
    405a:	0f be       	out	0x3f, r0	; 63
    405c:	cd bf       	out	0x3d, r28	; 61
    405e:	cf 91       	pop	r28
    4060:	df 91       	pop	r29
    4062:	08 95       	ret

00004064 <LED_enuInit>:
#include "LED_private.h"
#include "LED_config.h"
/***********************	Includes Section End	***********************/

ES_t LED_enuInit(LED_t * Copy_pstrLedConfiguration)
{
    4064:	df 93       	push	r29
    4066:	cf 93       	push	r28
    4068:	00 d0       	rcall	.+0      	; 0x406a <LED_enuInit+0x6>
    406a:	00 d0       	rcall	.+0      	; 0x406c <LED_enuInit+0x8>
    406c:	0f 92       	push	r0
    406e:	cd b7       	in	r28, 0x3d	; 61
    4070:	de b7       	in	r29, 0x3e	; 62
    4072:	9c 83       	std	Y+4, r25	; 0x04
    4074:	8b 83       	std	Y+3, r24	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    4076:	1a 82       	std	Y+2, r1	; 0x02

	if(Copy_pstrLedConfiguration != NULL)
    4078:	8b 81       	ldd	r24, Y+3	; 0x03
    407a:	9c 81       	ldd	r25, Y+4	; 0x04
    407c:	00 97       	sbiw	r24, 0x00	; 0
    407e:	09 f4       	brne	.+2      	; 0x4082 <LED_enuInit+0x1e>
    4080:	24 c1       	rjmp	.+584    	; 0x42ca <LED_enuInit+0x266>
	{
		u8 Local_u8Iterator = 0;
    4082:	19 82       	std	Y+1, r1	; 0x01

		for(Local_u8Iterator = 0; Local_u8Iterator < LED_NUM; Local_u8Iterator++)
    4084:	19 82       	std	Y+1, r1	; 0x01
    4086:	1c c1       	rjmp	.+568    	; 0x42c0 <LED_enuInit+0x25c>
		{
			Local_enuErrorState = DIO_enuSetPinDirection(Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8PortID,
    4088:	89 81       	ldd	r24, Y+1	; 0x01
    408a:	88 2f       	mov	r24, r24
    408c:	90 e0       	ldi	r25, 0x00	; 0
    408e:	9c 01       	movw	r18, r24
    4090:	22 0f       	add	r18, r18
    4092:	33 1f       	adc	r19, r19
    4094:	22 0f       	add	r18, r18
    4096:	33 1f       	adc	r19, r19
    4098:	8b 81       	ldd	r24, Y+3	; 0x03
    409a:	9c 81       	ldd	r25, Y+4	; 0x04
    409c:	fc 01       	movw	r30, r24
    409e:	e2 0f       	add	r30, r18
    40a0:	f3 1f       	adc	r31, r19
    40a2:	40 81       	ld	r20, Z
    40a4:	89 81       	ldd	r24, Y+1	; 0x01
    40a6:	88 2f       	mov	r24, r24
    40a8:	90 e0       	ldi	r25, 0x00	; 0
    40aa:	9c 01       	movw	r18, r24
    40ac:	22 0f       	add	r18, r18
    40ae:	33 1f       	adc	r19, r19
    40b0:	22 0f       	add	r18, r18
    40b2:	33 1f       	adc	r19, r19
    40b4:	8b 81       	ldd	r24, Y+3	; 0x03
    40b6:	9c 81       	ldd	r25, Y+4	; 0x04
    40b8:	fc 01       	movw	r30, r24
    40ba:	e2 0f       	add	r30, r18
    40bc:	f3 1f       	adc	r31, r19
    40be:	91 81       	ldd	r25, Z+1	; 0x01
    40c0:	84 2f       	mov	r24, r20
    40c2:	69 2f       	mov	r22, r25
    40c4:	41 e0       	ldi	r20, 0x01	; 1
    40c6:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    40ca:	8a 83       	std	Y+2, r24	; 0x02
														 Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8PinID,
														 DIO_u8OUTPUT
														);

			if(Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8Connection == LED_u8SINK)
    40cc:	89 81       	ldd	r24, Y+1	; 0x01
    40ce:	88 2f       	mov	r24, r24
    40d0:	90 e0       	ldi	r25, 0x00	; 0
    40d2:	9c 01       	movw	r18, r24
    40d4:	22 0f       	add	r18, r18
    40d6:	33 1f       	adc	r19, r19
    40d8:	22 0f       	add	r18, r18
    40da:	33 1f       	adc	r19, r19
    40dc:	8b 81       	ldd	r24, Y+3	; 0x03
    40de:	9c 81       	ldd	r25, Y+4	; 0x04
    40e0:	fc 01       	movw	r30, r24
    40e2:	e2 0f       	add	r30, r18
    40e4:	f3 1f       	adc	r31, r19
    40e6:	82 81       	ldd	r24, Z+2	; 0x02
    40e8:	88 30       	cpi	r24, 0x08	; 8
    40ea:	09 f0       	breq	.+2      	; 0x40ee <LED_enuInit+0x8a>
    40ec:	69 c0       	rjmp	.+210    	; 0x41c0 <LED_enuInit+0x15c>
			{
				if(Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8InitState == LED_u8ON)
    40ee:	89 81       	ldd	r24, Y+1	; 0x01
    40f0:	88 2f       	mov	r24, r24
    40f2:	90 e0       	ldi	r25, 0x00	; 0
    40f4:	9c 01       	movw	r18, r24
    40f6:	22 0f       	add	r18, r18
    40f8:	33 1f       	adc	r19, r19
    40fa:	22 0f       	add	r18, r18
    40fc:	33 1f       	adc	r19, r19
    40fe:	8b 81       	ldd	r24, Y+3	; 0x03
    4100:	9c 81       	ldd	r25, Y+4	; 0x04
    4102:	fc 01       	movw	r30, r24
    4104:	e2 0f       	add	r30, r18
    4106:	f3 1f       	adc	r31, r19
    4108:	83 81       	ldd	r24, Z+3	; 0x03
    410a:	8a 30       	cpi	r24, 0x0A	; 10
    410c:	19 f5       	brne	.+70     	; 0x4154 <LED_enuInit+0xf0>
				{
					Local_enuErrorState = DIO_enuSetPinValue(Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8PortID,
    410e:	89 81       	ldd	r24, Y+1	; 0x01
    4110:	88 2f       	mov	r24, r24
    4112:	90 e0       	ldi	r25, 0x00	; 0
    4114:	9c 01       	movw	r18, r24
    4116:	22 0f       	add	r18, r18
    4118:	33 1f       	adc	r19, r19
    411a:	22 0f       	add	r18, r18
    411c:	33 1f       	adc	r19, r19
    411e:	8b 81       	ldd	r24, Y+3	; 0x03
    4120:	9c 81       	ldd	r25, Y+4	; 0x04
    4122:	fc 01       	movw	r30, r24
    4124:	e2 0f       	add	r30, r18
    4126:	f3 1f       	adc	r31, r19
    4128:	40 81       	ld	r20, Z
    412a:	89 81       	ldd	r24, Y+1	; 0x01
    412c:	88 2f       	mov	r24, r24
    412e:	90 e0       	ldi	r25, 0x00	; 0
    4130:	9c 01       	movw	r18, r24
    4132:	22 0f       	add	r18, r18
    4134:	33 1f       	adc	r19, r19
    4136:	22 0f       	add	r18, r18
    4138:	33 1f       	adc	r19, r19
    413a:	8b 81       	ldd	r24, Y+3	; 0x03
    413c:	9c 81       	ldd	r25, Y+4	; 0x04
    413e:	fc 01       	movw	r30, r24
    4140:	e2 0f       	add	r30, r18
    4142:	f3 1f       	adc	r31, r19
    4144:	91 81       	ldd	r25, Z+1	; 0x01
    4146:	84 2f       	mov	r24, r20
    4148:	69 2f       	mov	r22, r25
    414a:	40 e0       	ldi	r20, 0x00	; 0
    414c:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    4150:	8a 83       	std	Y+2, r24	; 0x02
    4152:	b3 c0       	rjmp	.+358    	; 0x42ba <LED_enuInit+0x256>
							           	   	   	   	   	     Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8PinID,
															 DIO_u8LOW);

				}
				else if(Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8InitState == LED_u8OFF)
    4154:	89 81       	ldd	r24, Y+1	; 0x01
    4156:	88 2f       	mov	r24, r24
    4158:	90 e0       	ldi	r25, 0x00	; 0
    415a:	9c 01       	movw	r18, r24
    415c:	22 0f       	add	r18, r18
    415e:	33 1f       	adc	r19, r19
    4160:	22 0f       	add	r18, r18
    4162:	33 1f       	adc	r19, r19
    4164:	8b 81       	ldd	r24, Y+3	; 0x03
    4166:	9c 81       	ldd	r25, Y+4	; 0x04
    4168:	fc 01       	movw	r30, r24
    416a:	e2 0f       	add	r30, r18
    416c:	f3 1f       	adc	r31, r19
    416e:	83 81       	ldd	r24, Z+3	; 0x03
    4170:	8b 30       	cpi	r24, 0x0B	; 11
    4172:	19 f5       	brne	.+70     	; 0x41ba <LED_enuInit+0x156>
				{
					Local_enuErrorState = DIO_enuSetPinValue(Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8PortID,
    4174:	89 81       	ldd	r24, Y+1	; 0x01
    4176:	88 2f       	mov	r24, r24
    4178:	90 e0       	ldi	r25, 0x00	; 0
    417a:	9c 01       	movw	r18, r24
    417c:	22 0f       	add	r18, r18
    417e:	33 1f       	adc	r19, r19
    4180:	22 0f       	add	r18, r18
    4182:	33 1f       	adc	r19, r19
    4184:	8b 81       	ldd	r24, Y+3	; 0x03
    4186:	9c 81       	ldd	r25, Y+4	; 0x04
    4188:	fc 01       	movw	r30, r24
    418a:	e2 0f       	add	r30, r18
    418c:	f3 1f       	adc	r31, r19
    418e:	40 81       	ld	r20, Z
    4190:	89 81       	ldd	r24, Y+1	; 0x01
    4192:	88 2f       	mov	r24, r24
    4194:	90 e0       	ldi	r25, 0x00	; 0
    4196:	9c 01       	movw	r18, r24
    4198:	22 0f       	add	r18, r18
    419a:	33 1f       	adc	r19, r19
    419c:	22 0f       	add	r18, r18
    419e:	33 1f       	adc	r19, r19
    41a0:	8b 81       	ldd	r24, Y+3	; 0x03
    41a2:	9c 81       	ldd	r25, Y+4	; 0x04
    41a4:	fc 01       	movw	r30, r24
    41a6:	e2 0f       	add	r30, r18
    41a8:	f3 1f       	adc	r31, r19
    41aa:	91 81       	ldd	r25, Z+1	; 0x01
    41ac:	84 2f       	mov	r24, r20
    41ae:	69 2f       	mov	r22, r25
    41b0:	41 e0       	ldi	r20, 0x01	; 1
    41b2:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    41b6:	8a 83       	std	Y+2, r24	; 0x02
    41b8:	80 c0       	rjmp	.+256    	; 0x42ba <LED_enuInit+0x256>
							           	   	   	   	   	   	 Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8PinID,
															 DIO_u8HIGH);
				}
				else
				{
					return ES_OUT_OF_RANGE;
    41ba:	83 e0       	ldi	r24, 0x03	; 3
    41bc:	8d 83       	std	Y+5, r24	; 0x05
    41be:	89 c0       	rjmp	.+274    	; 0x42d2 <LED_enuInit+0x26e>
				}
			}
			else if(Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8Connection == LED_u8SOURCE)
    41c0:	89 81       	ldd	r24, Y+1	; 0x01
    41c2:	88 2f       	mov	r24, r24
    41c4:	90 e0       	ldi	r25, 0x00	; 0
    41c6:	9c 01       	movw	r18, r24
    41c8:	22 0f       	add	r18, r18
    41ca:	33 1f       	adc	r19, r19
    41cc:	22 0f       	add	r18, r18
    41ce:	33 1f       	adc	r19, r19
    41d0:	8b 81       	ldd	r24, Y+3	; 0x03
    41d2:	9c 81       	ldd	r25, Y+4	; 0x04
    41d4:	fc 01       	movw	r30, r24
    41d6:	e2 0f       	add	r30, r18
    41d8:	f3 1f       	adc	r31, r19
    41da:	82 81       	ldd	r24, Z+2	; 0x02
    41dc:	89 30       	cpi	r24, 0x09	; 9
    41de:	09 f0       	breq	.+2      	; 0x41e2 <LED_enuInit+0x17e>
    41e0:	69 c0       	rjmp	.+210    	; 0x42b4 <LED_enuInit+0x250>
			{
				if(Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8InitState == LED_u8ON)
    41e2:	89 81       	ldd	r24, Y+1	; 0x01
    41e4:	88 2f       	mov	r24, r24
    41e6:	90 e0       	ldi	r25, 0x00	; 0
    41e8:	9c 01       	movw	r18, r24
    41ea:	22 0f       	add	r18, r18
    41ec:	33 1f       	adc	r19, r19
    41ee:	22 0f       	add	r18, r18
    41f0:	33 1f       	adc	r19, r19
    41f2:	8b 81       	ldd	r24, Y+3	; 0x03
    41f4:	9c 81       	ldd	r25, Y+4	; 0x04
    41f6:	fc 01       	movw	r30, r24
    41f8:	e2 0f       	add	r30, r18
    41fa:	f3 1f       	adc	r31, r19
    41fc:	83 81       	ldd	r24, Z+3	; 0x03
    41fe:	8a 30       	cpi	r24, 0x0A	; 10
    4200:	19 f5       	brne	.+70     	; 0x4248 <LED_enuInit+0x1e4>
				{
					Local_enuErrorState = DIO_enuSetPinValue(Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8PortID,
    4202:	89 81       	ldd	r24, Y+1	; 0x01
    4204:	88 2f       	mov	r24, r24
    4206:	90 e0       	ldi	r25, 0x00	; 0
    4208:	9c 01       	movw	r18, r24
    420a:	22 0f       	add	r18, r18
    420c:	33 1f       	adc	r19, r19
    420e:	22 0f       	add	r18, r18
    4210:	33 1f       	adc	r19, r19
    4212:	8b 81       	ldd	r24, Y+3	; 0x03
    4214:	9c 81       	ldd	r25, Y+4	; 0x04
    4216:	fc 01       	movw	r30, r24
    4218:	e2 0f       	add	r30, r18
    421a:	f3 1f       	adc	r31, r19
    421c:	40 81       	ld	r20, Z
    421e:	89 81       	ldd	r24, Y+1	; 0x01
    4220:	88 2f       	mov	r24, r24
    4222:	90 e0       	ldi	r25, 0x00	; 0
    4224:	9c 01       	movw	r18, r24
    4226:	22 0f       	add	r18, r18
    4228:	33 1f       	adc	r19, r19
    422a:	22 0f       	add	r18, r18
    422c:	33 1f       	adc	r19, r19
    422e:	8b 81       	ldd	r24, Y+3	; 0x03
    4230:	9c 81       	ldd	r25, Y+4	; 0x04
    4232:	fc 01       	movw	r30, r24
    4234:	e2 0f       	add	r30, r18
    4236:	f3 1f       	adc	r31, r19
    4238:	91 81       	ldd	r25, Z+1	; 0x01
    423a:	84 2f       	mov	r24, r20
    423c:	69 2f       	mov	r22, r25
    423e:	41 e0       	ldi	r20, 0x01	; 1
    4240:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    4244:	8a 83       	std	Y+2, r24	; 0x02
    4246:	39 c0       	rjmp	.+114    	; 0x42ba <LED_enuInit+0x256>
							           	   	   	   	   	     Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8PinID,
															 DIO_u8HIGH);

				}
				else if(Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8InitState == LED_u8OFF)
    4248:	89 81       	ldd	r24, Y+1	; 0x01
    424a:	88 2f       	mov	r24, r24
    424c:	90 e0       	ldi	r25, 0x00	; 0
    424e:	9c 01       	movw	r18, r24
    4250:	22 0f       	add	r18, r18
    4252:	33 1f       	adc	r19, r19
    4254:	22 0f       	add	r18, r18
    4256:	33 1f       	adc	r19, r19
    4258:	8b 81       	ldd	r24, Y+3	; 0x03
    425a:	9c 81       	ldd	r25, Y+4	; 0x04
    425c:	fc 01       	movw	r30, r24
    425e:	e2 0f       	add	r30, r18
    4260:	f3 1f       	adc	r31, r19
    4262:	83 81       	ldd	r24, Z+3	; 0x03
    4264:	8b 30       	cpi	r24, 0x0B	; 11
    4266:	19 f5       	brne	.+70     	; 0x42ae <LED_enuInit+0x24a>
				{
					Local_enuErrorState = DIO_enuSetPinValue(Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8PortID,
    4268:	89 81       	ldd	r24, Y+1	; 0x01
    426a:	88 2f       	mov	r24, r24
    426c:	90 e0       	ldi	r25, 0x00	; 0
    426e:	9c 01       	movw	r18, r24
    4270:	22 0f       	add	r18, r18
    4272:	33 1f       	adc	r19, r19
    4274:	22 0f       	add	r18, r18
    4276:	33 1f       	adc	r19, r19
    4278:	8b 81       	ldd	r24, Y+3	; 0x03
    427a:	9c 81       	ldd	r25, Y+4	; 0x04
    427c:	fc 01       	movw	r30, r24
    427e:	e2 0f       	add	r30, r18
    4280:	f3 1f       	adc	r31, r19
    4282:	40 81       	ld	r20, Z
    4284:	89 81       	ldd	r24, Y+1	; 0x01
    4286:	88 2f       	mov	r24, r24
    4288:	90 e0       	ldi	r25, 0x00	; 0
    428a:	9c 01       	movw	r18, r24
    428c:	22 0f       	add	r18, r18
    428e:	33 1f       	adc	r19, r19
    4290:	22 0f       	add	r18, r18
    4292:	33 1f       	adc	r19, r19
    4294:	8b 81       	ldd	r24, Y+3	; 0x03
    4296:	9c 81       	ldd	r25, Y+4	; 0x04
    4298:	fc 01       	movw	r30, r24
    429a:	e2 0f       	add	r30, r18
    429c:	f3 1f       	adc	r31, r19
    429e:	91 81       	ldd	r25, Z+1	; 0x01
    42a0:	84 2f       	mov	r24, r20
    42a2:	69 2f       	mov	r22, r25
    42a4:	40 e0       	ldi	r20, 0x00	; 0
    42a6:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    42aa:	8a 83       	std	Y+2, r24	; 0x02
    42ac:	06 c0       	rjmp	.+12     	; 0x42ba <LED_enuInit+0x256>
							           	   	   	   	   	   	 Copy_pstrLedConfiguration[Local_u8Iterator].LED_u8PinID,
															 DIO_u8LOW);
				}
				else
				{
					return ES_OUT_OF_RANGE;
    42ae:	83 e0       	ldi	r24, 0x03	; 3
    42b0:	8d 83       	std	Y+5, r24	; 0x05
    42b2:	0f c0       	rjmp	.+30     	; 0x42d2 <LED_enuInit+0x26e>
				}
			}
			else
			{
				return ES_OUT_OF_RANGE;
    42b4:	83 e0       	ldi	r24, 0x03	; 3
    42b6:	8d 83       	std	Y+5, r24	; 0x05
    42b8:	0c c0       	rjmp	.+24     	; 0x42d2 <LED_enuInit+0x26e>

	if(Copy_pstrLedConfiguration != NULL)
	{
		u8 Local_u8Iterator = 0;

		for(Local_u8Iterator = 0; Local_u8Iterator < LED_NUM; Local_u8Iterator++)
    42ba:	89 81       	ldd	r24, Y+1	; 0x01
    42bc:	8f 5f       	subi	r24, 0xFF	; 255
    42be:	89 83       	std	Y+1, r24	; 0x01
    42c0:	89 81       	ldd	r24, Y+1	; 0x01
    42c2:	83 30       	cpi	r24, 0x03	; 3
    42c4:	08 f4       	brcc	.+2      	; 0x42c8 <LED_enuInit+0x264>
    42c6:	e0 ce       	rjmp	.-576    	; 0x4088 <LED_enuInit+0x24>
    42c8:	02 c0       	rjmp	.+4      	; 0x42ce <LED_enuInit+0x26a>
			}
		}
	}
	else
	{
		Local_enuErrorState = ES_NULL_POINTER;
    42ca:	82 e0       	ldi	r24, 0x02	; 2
    42cc:	8a 83       	std	Y+2, r24	; 0x02
	}

	return Local_enuErrorState;
    42ce:	8a 81       	ldd	r24, Y+2	; 0x02
    42d0:	8d 83       	std	Y+5, r24	; 0x05
    42d2:	8d 81       	ldd	r24, Y+5	; 0x05
}
    42d4:	0f 90       	pop	r0
    42d6:	0f 90       	pop	r0
    42d8:	0f 90       	pop	r0
    42da:	0f 90       	pop	r0
    42dc:	0f 90       	pop	r0
    42de:	cf 91       	pop	r28
    42e0:	df 91       	pop	r29
    42e2:	08 95       	ret

000042e4 <LED_enuTurnON>:

ES_t LED_enuTurnON(LED_t * Copy_pstrLedID)
{
    42e4:	df 93       	push	r29
    42e6:	cf 93       	push	r28
    42e8:	00 d0       	rcall	.+0      	; 0x42ea <LED_enuTurnON+0x6>
    42ea:	00 d0       	rcall	.+0      	; 0x42ec <LED_enuTurnON+0x8>
    42ec:	cd b7       	in	r28, 0x3d	; 61
    42ee:	de b7       	in	r29, 0x3e	; 62
    42f0:	9b 83       	std	Y+3, r25	; 0x03
    42f2:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    42f4:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_pstrLedID != NULL)
    42f6:	8a 81       	ldd	r24, Y+2	; 0x02
    42f8:	9b 81       	ldd	r25, Y+3	; 0x03
    42fa:	00 97       	sbiw	r24, 0x00	; 0
    42fc:	41 f1       	breq	.+80     	; 0x434e <LED_enuTurnON+0x6a>
	{
		if(Copy_pstrLedID->LED_u8Connection == LED_u8SINK)
    42fe:	ea 81       	ldd	r30, Y+2	; 0x02
    4300:	fb 81       	ldd	r31, Y+3	; 0x03
    4302:	82 81       	ldd	r24, Z+2	; 0x02
    4304:	88 30       	cpi	r24, 0x08	; 8
    4306:	61 f4       	brne	.+24     	; 0x4320 <LED_enuTurnON+0x3c>
		{
			Local_enuErrorState = DIO_enuSetPinValue(Copy_pstrLedID->LED_u8PortID, Copy_pstrLedID->LED_u8PinID, DIO_u8LOW);
    4308:	ea 81       	ldd	r30, Y+2	; 0x02
    430a:	fb 81       	ldd	r31, Y+3	; 0x03
    430c:	80 81       	ld	r24, Z
    430e:	ea 81       	ldd	r30, Y+2	; 0x02
    4310:	fb 81       	ldd	r31, Y+3	; 0x03
    4312:	91 81       	ldd	r25, Z+1	; 0x01
    4314:	69 2f       	mov	r22, r25
    4316:	40 e0       	ldi	r20, 0x00	; 0
    4318:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    431c:	89 83       	std	Y+1, r24	; 0x01
    431e:	14 c0       	rjmp	.+40     	; 0x4348 <LED_enuTurnON+0x64>
		}
		else if(Copy_pstrLedID->LED_u8Connection == LED_u8SOURCE)
    4320:	ea 81       	ldd	r30, Y+2	; 0x02
    4322:	fb 81       	ldd	r31, Y+3	; 0x03
    4324:	82 81       	ldd	r24, Z+2	; 0x02
    4326:	89 30       	cpi	r24, 0x09	; 9
    4328:	61 f4       	brne	.+24     	; 0x4342 <LED_enuTurnON+0x5e>
		{
			Local_enuErrorState = DIO_enuSetPinValue(Copy_pstrLedID->LED_u8PortID, Copy_pstrLedID->LED_u8PinID, DIO_u8HIGH);
    432a:	ea 81       	ldd	r30, Y+2	; 0x02
    432c:	fb 81       	ldd	r31, Y+3	; 0x03
    432e:	80 81       	ld	r24, Z
    4330:	ea 81       	ldd	r30, Y+2	; 0x02
    4332:	fb 81       	ldd	r31, Y+3	; 0x03
    4334:	91 81       	ldd	r25, Z+1	; 0x01
    4336:	69 2f       	mov	r22, r25
    4338:	41 e0       	ldi	r20, 0x01	; 1
    433a:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    433e:	89 83       	std	Y+1, r24	; 0x01
    4340:	03 c0       	rjmp	.+6      	; 0x4348 <LED_enuTurnON+0x64>
		}
		else
		{
			return ES_OUT_OF_RANGE;
    4342:	83 e0       	ldi	r24, 0x03	; 3
    4344:	8c 83       	std	Y+4, r24	; 0x04
    4346:	05 c0       	rjmp	.+10     	; 0x4352 <LED_enuTurnON+0x6e>
	else
	{
		return ES_NULL_POINTER;
	}

	return Local_enuErrorState;
    4348:	89 81       	ldd	r24, Y+1	; 0x01
    434a:	8c 83       	std	Y+4, r24	; 0x04
    434c:	02 c0       	rjmp	.+4      	; 0x4352 <LED_enuTurnON+0x6e>
			return ES_OUT_OF_RANGE;
		}
	}
	else
	{
		return ES_NULL_POINTER;
    434e:	82 e0       	ldi	r24, 0x02	; 2
    4350:	8c 83       	std	Y+4, r24	; 0x04
    4352:	8c 81       	ldd	r24, Y+4	; 0x04
	}

	return Local_enuErrorState;
}
    4354:	0f 90       	pop	r0
    4356:	0f 90       	pop	r0
    4358:	0f 90       	pop	r0
    435a:	0f 90       	pop	r0
    435c:	cf 91       	pop	r28
    435e:	df 91       	pop	r29
    4360:	08 95       	ret

00004362 <LED_enuTurnOFF>:

ES_t LED_enuTurnOFF(LED_t * Copy_pstrLedID)
{
    4362:	df 93       	push	r29
    4364:	cf 93       	push	r28
    4366:	00 d0       	rcall	.+0      	; 0x4368 <LED_enuTurnOFF+0x6>
    4368:	00 d0       	rcall	.+0      	; 0x436a <LED_enuTurnOFF+0x8>
    436a:	cd b7       	in	r28, 0x3d	; 61
    436c:	de b7       	in	r29, 0x3e	; 62
    436e:	9b 83       	std	Y+3, r25	; 0x03
    4370:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    4372:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_pstrLedID != NULL)
    4374:	8a 81       	ldd	r24, Y+2	; 0x02
    4376:	9b 81       	ldd	r25, Y+3	; 0x03
    4378:	00 97       	sbiw	r24, 0x00	; 0
    437a:	41 f1       	breq	.+80     	; 0x43cc <LED_enuTurnOFF+0x6a>
	{
		if(Copy_pstrLedID->LED_u8Connection == LED_u8SINK)
    437c:	ea 81       	ldd	r30, Y+2	; 0x02
    437e:	fb 81       	ldd	r31, Y+3	; 0x03
    4380:	82 81       	ldd	r24, Z+2	; 0x02
    4382:	88 30       	cpi	r24, 0x08	; 8
    4384:	61 f4       	brne	.+24     	; 0x439e <LED_enuTurnOFF+0x3c>
		{
			Local_enuErrorState = DIO_enuSetPinValue(Copy_pstrLedID->LED_u8PortID, Copy_pstrLedID->LED_u8PinID, DIO_u8HIGH);
    4386:	ea 81       	ldd	r30, Y+2	; 0x02
    4388:	fb 81       	ldd	r31, Y+3	; 0x03
    438a:	80 81       	ld	r24, Z
    438c:	ea 81       	ldd	r30, Y+2	; 0x02
    438e:	fb 81       	ldd	r31, Y+3	; 0x03
    4390:	91 81       	ldd	r25, Z+1	; 0x01
    4392:	69 2f       	mov	r22, r25
    4394:	41 e0       	ldi	r20, 0x01	; 1
    4396:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    439a:	89 83       	std	Y+1, r24	; 0x01
    439c:	14 c0       	rjmp	.+40     	; 0x43c6 <LED_enuTurnOFF+0x64>
		}
		else if(Copy_pstrLedID->LED_u8Connection == LED_u8SOURCE)
    439e:	ea 81       	ldd	r30, Y+2	; 0x02
    43a0:	fb 81       	ldd	r31, Y+3	; 0x03
    43a2:	82 81       	ldd	r24, Z+2	; 0x02
    43a4:	89 30       	cpi	r24, 0x09	; 9
    43a6:	61 f4       	brne	.+24     	; 0x43c0 <LED_enuTurnOFF+0x5e>
		{
			Local_enuErrorState = DIO_enuSetPinValue(Copy_pstrLedID->LED_u8PortID, Copy_pstrLedID->LED_u8PinID, DIO_u8LOW);
    43a8:	ea 81       	ldd	r30, Y+2	; 0x02
    43aa:	fb 81       	ldd	r31, Y+3	; 0x03
    43ac:	80 81       	ld	r24, Z
    43ae:	ea 81       	ldd	r30, Y+2	; 0x02
    43b0:	fb 81       	ldd	r31, Y+3	; 0x03
    43b2:	91 81       	ldd	r25, Z+1	; 0x01
    43b4:	69 2f       	mov	r22, r25
    43b6:	40 e0       	ldi	r20, 0x00	; 0
    43b8:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    43bc:	89 83       	std	Y+1, r24	; 0x01
    43be:	03 c0       	rjmp	.+6      	; 0x43c6 <LED_enuTurnOFF+0x64>
		}
		else
		{
			return ES_OUT_OF_RANGE;
    43c0:	83 e0       	ldi	r24, 0x03	; 3
    43c2:	8c 83       	std	Y+4, r24	; 0x04
    43c4:	05 c0       	rjmp	.+10     	; 0x43d0 <LED_enuTurnOFF+0x6e>
	else
	{
		return ES_NULL_POINTER;
	}

	return Local_enuErrorState;
    43c6:	89 81       	ldd	r24, Y+1	; 0x01
    43c8:	8c 83       	std	Y+4, r24	; 0x04
    43ca:	02 c0       	rjmp	.+4      	; 0x43d0 <LED_enuTurnOFF+0x6e>
			return ES_OUT_OF_RANGE;
		}
	}
	else
	{
		return ES_NULL_POINTER;
    43cc:	82 e0       	ldi	r24, 0x02	; 2
    43ce:	8c 83       	std	Y+4, r24	; 0x04
    43d0:	8c 81       	ldd	r24, Y+4	; 0x04
	}

	return Local_enuErrorState;
}
    43d2:	0f 90       	pop	r0
    43d4:	0f 90       	pop	r0
    43d6:	0f 90       	pop	r0
    43d8:	0f 90       	pop	r0
    43da:	cf 91       	pop	r28
    43dc:	df 91       	pop	r29
    43de:	08 95       	ret

000043e0 <LCD_enuInit>:
#include "LCD_config.h"
#include "LCD_private.h"
#include <util/delay.h>

ES_t LCD_enuInit(void)
{
    43e0:	df 93       	push	r29
    43e2:	cf 93       	push	r28
    43e4:	cd b7       	in	r28, 0x3d	; 61
    43e6:	de b7       	in	r29, 0x3e	; 62
    43e8:	e9 97       	sbiw	r28, 0x39	; 57
    43ea:	0f b6       	in	r0, 0x3f	; 63
    43ec:	f8 94       	cli
    43ee:	de bf       	out	0x3e, r29	; 62
    43f0:	0f be       	out	0x3f, r0	; 63
    43f2:	cd bf       	out	0x3d, r28	; 61
	ES_t Local_enuErrorState = ES_NOK;
    43f4:	19 ae       	std	Y+57, r1	; 0x39

	/* Shared configuration in two LCD modes */
	DIO_enuSetPinDirection(RS_PORT, RS_PIN, DIO_u8OUTPUT);
    43f6:	80 e0       	ldi	r24, 0x00	; 0
    43f8:	60 e0       	ldi	r22, 0x00	; 0
    43fa:	41 e0       	ldi	r20, 0x01	; 1
    43fc:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(RW_PORT, RW_PIN, DIO_u8OUTPUT);
    4400:	80 e0       	ldi	r24, 0x00	; 0
    4402:	61 e0       	ldi	r22, 0x01	; 1
    4404:	41 e0       	ldi	r20, 0x01	; 1
    4406:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(EN_PORT, EN_PIN, DIO_u8OUTPUT);
    440a:	80 e0       	ldi	r24, 0x00	; 0
    440c:	62 e0       	ldi	r22, 0x02	; 2
    440e:	41 e0       	ldi	r20, 0x01	; 1
    4410:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>

	DIO_enuSetPinDirection(D7_PORT, D7_PIN, DIO_u8OUTPUT);
    4414:	81 e0       	ldi	r24, 0x01	; 1
    4416:	67 e0       	ldi	r22, 0x07	; 7
    4418:	41 e0       	ldi	r20, 0x01	; 1
    441a:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(D6_PORT, D6_PIN, DIO_u8OUTPUT);
    441e:	81 e0       	ldi	r24, 0x01	; 1
    4420:	66 e0       	ldi	r22, 0x06	; 6
    4422:	41 e0       	ldi	r20, 0x01	; 1
    4424:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(D5_PORT, D5_PIN, DIO_u8OUTPUT);
    4428:	81 e0       	ldi	r24, 0x01	; 1
    442a:	65 e0       	ldi	r22, 0x05	; 5
    442c:	41 e0       	ldi	r20, 0x01	; 1
    442e:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(D4_PORT, D4_PIN, DIO_u8OUTPUT);
    4432:	81 e0       	ldi	r24, 0x01	; 1
    4434:	64 e0       	ldi	r22, 0x04	; 4
    4436:	41 e0       	ldi	r20, 0x01	; 1
    4438:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
    443c:	80 e0       	ldi	r24, 0x00	; 0
    443e:	90 e0       	ldi	r25, 0x00	; 0
    4440:	ac e0       	ldi	r26, 0x0C	; 12
    4442:	b2 e4       	ldi	r27, 0x42	; 66
    4444:	8d ab       	std	Y+53, r24	; 0x35
    4446:	9e ab       	std	Y+54, r25	; 0x36
    4448:	af ab       	std	Y+55, r26	; 0x37
    444a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    444c:	6d a9       	ldd	r22, Y+53	; 0x35
    444e:	7e a9       	ldd	r23, Y+54	; 0x36
    4450:	8f a9       	ldd	r24, Y+55	; 0x37
    4452:	98 ad       	ldd	r25, Y+56	; 0x38
    4454:	20 e0       	ldi	r18, 0x00	; 0
    4456:	30 e0       	ldi	r19, 0x00	; 0
    4458:	4a e7       	ldi	r20, 0x7A	; 122
    445a:	53 e4       	ldi	r21, 0x43	; 67
    445c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    4460:	dc 01       	movw	r26, r24
    4462:	cb 01       	movw	r24, r22
    4464:	89 ab       	std	Y+49, r24	; 0x31
    4466:	9a ab       	std	Y+50, r25	; 0x32
    4468:	ab ab       	std	Y+51, r26	; 0x33
    446a:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    446c:	69 a9       	ldd	r22, Y+49	; 0x31
    446e:	7a a9       	ldd	r23, Y+50	; 0x32
    4470:	8b a9       	ldd	r24, Y+51	; 0x33
    4472:	9c a9       	ldd	r25, Y+52	; 0x34
    4474:	20 e0       	ldi	r18, 0x00	; 0
    4476:	30 e0       	ldi	r19, 0x00	; 0
    4478:	40 e8       	ldi	r20, 0x80	; 128
    447a:	5f e3       	ldi	r21, 0x3F	; 63
    447c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    4480:	88 23       	and	r24, r24
    4482:	2c f4       	brge	.+10     	; 0x448e <LCD_enuInit+0xae>
		__ticks = 1;
    4484:	81 e0       	ldi	r24, 0x01	; 1
    4486:	90 e0       	ldi	r25, 0x00	; 0
    4488:	98 ab       	std	Y+48, r25	; 0x30
    448a:	8f a7       	std	Y+47, r24	; 0x2f
    448c:	3f c0       	rjmp	.+126    	; 0x450c <LCD_enuInit+0x12c>
	else if (__tmp > 65535)
    448e:	69 a9       	ldd	r22, Y+49	; 0x31
    4490:	7a a9       	ldd	r23, Y+50	; 0x32
    4492:	8b a9       	ldd	r24, Y+51	; 0x33
    4494:	9c a9       	ldd	r25, Y+52	; 0x34
    4496:	20 e0       	ldi	r18, 0x00	; 0
    4498:	3f ef       	ldi	r19, 0xFF	; 255
    449a:	4f e7       	ldi	r20, 0x7F	; 127
    449c:	57 e4       	ldi	r21, 0x47	; 71
    449e:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    44a2:	18 16       	cp	r1, r24
    44a4:	4c f5       	brge	.+82     	; 0x44f8 <LCD_enuInit+0x118>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    44a6:	6d a9       	ldd	r22, Y+53	; 0x35
    44a8:	7e a9       	ldd	r23, Y+54	; 0x36
    44aa:	8f a9       	ldd	r24, Y+55	; 0x37
    44ac:	98 ad       	ldd	r25, Y+56	; 0x38
    44ae:	20 e0       	ldi	r18, 0x00	; 0
    44b0:	30 e0       	ldi	r19, 0x00	; 0
    44b2:	40 e2       	ldi	r20, 0x20	; 32
    44b4:	51 e4       	ldi	r21, 0x41	; 65
    44b6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    44ba:	dc 01       	movw	r26, r24
    44bc:	cb 01       	movw	r24, r22
    44be:	bc 01       	movw	r22, r24
    44c0:	cd 01       	movw	r24, r26
    44c2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    44c6:	dc 01       	movw	r26, r24
    44c8:	cb 01       	movw	r24, r22
    44ca:	98 ab       	std	Y+48, r25	; 0x30
    44cc:	8f a7       	std	Y+47, r24	; 0x2f
    44ce:	0f c0       	rjmp	.+30     	; 0x44ee <LCD_enuInit+0x10e>
    44d0:	89 e1       	ldi	r24, 0x19	; 25
    44d2:	90 e0       	ldi	r25, 0x00	; 0
    44d4:	9e a7       	std	Y+46, r25	; 0x2e
    44d6:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    44d8:	8d a5       	ldd	r24, Y+45	; 0x2d
    44da:	9e a5       	ldd	r25, Y+46	; 0x2e
    44dc:	01 97       	sbiw	r24, 0x01	; 1
    44de:	f1 f7       	brne	.-4      	; 0x44dc <LCD_enuInit+0xfc>
    44e0:	9e a7       	std	Y+46, r25	; 0x2e
    44e2:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    44e4:	8f a5       	ldd	r24, Y+47	; 0x2f
    44e6:	98 a9       	ldd	r25, Y+48	; 0x30
    44e8:	01 97       	sbiw	r24, 0x01	; 1
    44ea:	98 ab       	std	Y+48, r25	; 0x30
    44ec:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    44ee:	8f a5       	ldd	r24, Y+47	; 0x2f
    44f0:	98 a9       	ldd	r25, Y+48	; 0x30
    44f2:	00 97       	sbiw	r24, 0x00	; 0
    44f4:	69 f7       	brne	.-38     	; 0x44d0 <LCD_enuInit+0xf0>
    44f6:	14 c0       	rjmp	.+40     	; 0x4520 <LCD_enuInit+0x140>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    44f8:	69 a9       	ldd	r22, Y+49	; 0x31
    44fa:	7a a9       	ldd	r23, Y+50	; 0x32
    44fc:	8b a9       	ldd	r24, Y+51	; 0x33
    44fe:	9c a9       	ldd	r25, Y+52	; 0x34
    4500:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    4504:	dc 01       	movw	r26, r24
    4506:	cb 01       	movw	r24, r22
    4508:	98 ab       	std	Y+48, r25	; 0x30
    450a:	8f a7       	std	Y+47, r24	; 0x2f
    450c:	8f a5       	ldd	r24, Y+47	; 0x2f
    450e:	98 a9       	ldd	r25, Y+48	; 0x30
    4510:	9c a7       	std	Y+44, r25	; 0x2c
    4512:	8b a7       	std	Y+43, r24	; 0x2b
    4514:	8b a5       	ldd	r24, Y+43	; 0x2b
    4516:	9c a5       	ldd	r25, Y+44	; 0x2c
    4518:	01 97       	sbiw	r24, 0x01	; 1
    451a:	f1 f7       	brne	.-4      	; 0x4518 <LCD_enuInit+0x138>
    451c:	9c a7       	std	Y+44, r25	; 0x2c
    451e:	8b a7       	std	Y+43, r24	; 0x2b

	_delay_ms(35);


	#if LCD_MODE == EIGHT_BIT
		DIO_enuSetPinDirection(D3_PORT, D3_PIN, DIO_u8OUTPUT);
    4520:	82 e0       	ldi	r24, 0x02	; 2
    4522:	63 e0       	ldi	r22, 0x03	; 3
    4524:	41 e0       	ldi	r20, 0x01	; 1
    4526:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
		DIO_enuSetPinDirection(D2_PORT, D2_PIN, DIO_u8OUTPUT);
    452a:	82 e0       	ldi	r24, 0x02	; 2
    452c:	62 e0       	ldi	r22, 0x02	; 2
    452e:	41 e0       	ldi	r20, 0x01	; 1
    4530:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
		DIO_enuSetPinDirection(D1_PORT, D1_PIN, DIO_u8OUTPUT);
    4534:	82 e0       	ldi	r24, 0x02	; 2
    4536:	61 e0       	ldi	r22, 0x01	; 1
    4538:	41 e0       	ldi	r20, 0x01	; 1
    453a:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>
		DIO_enuSetPinDirection(D0_PORT, D0_PIN, DIO_u8OUTPUT);
    453e:	82 e0       	ldi	r24, 0x02	; 2
    4540:	60 e0       	ldi	r22, 0x00	; 0
    4542:	41 e0       	ldi	r20, 0x01	; 1
    4544:	0e 94 16 07 	call	0xe2c	; 0xe2c <DIO_enuSetPinDirection>

		/* Function Set */
		LCD_invoidSendCommand(0x38);
    4548:	88 e3       	ldi	r24, 0x38	; 56
    454a:	0e 94 0c 26 	call	0x4c18	; 0x4c18 <LCD_invoidSendCommand>
    454e:	80 e0       	ldi	r24, 0x00	; 0
    4550:	90 e0       	ldi	r25, 0x00	; 0
    4552:	a0 e8       	ldi	r26, 0x80	; 128
    4554:	bf e3       	ldi	r27, 0x3F	; 63
    4556:	8f a3       	std	Y+39, r24	; 0x27
    4558:	98 a7       	std	Y+40, r25	; 0x28
    455a:	a9 a7       	std	Y+41, r26	; 0x29
    455c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    455e:	6f a1       	ldd	r22, Y+39	; 0x27
    4560:	78 a5       	ldd	r23, Y+40	; 0x28
    4562:	89 a5       	ldd	r24, Y+41	; 0x29
    4564:	9a a5       	ldd	r25, Y+42	; 0x2a
    4566:	20 e0       	ldi	r18, 0x00	; 0
    4568:	30 e0       	ldi	r19, 0x00	; 0
    456a:	4a e7       	ldi	r20, 0x7A	; 122
    456c:	53 e4       	ldi	r21, 0x43	; 67
    456e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    4572:	dc 01       	movw	r26, r24
    4574:	cb 01       	movw	r24, r22
    4576:	8b a3       	std	Y+35, r24	; 0x23
    4578:	9c a3       	std	Y+36, r25	; 0x24
    457a:	ad a3       	std	Y+37, r26	; 0x25
    457c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    457e:	6b a1       	ldd	r22, Y+35	; 0x23
    4580:	7c a1       	ldd	r23, Y+36	; 0x24
    4582:	8d a1       	ldd	r24, Y+37	; 0x25
    4584:	9e a1       	ldd	r25, Y+38	; 0x26
    4586:	20 e0       	ldi	r18, 0x00	; 0
    4588:	30 e0       	ldi	r19, 0x00	; 0
    458a:	40 e8       	ldi	r20, 0x80	; 128
    458c:	5f e3       	ldi	r21, 0x3F	; 63
    458e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    4592:	88 23       	and	r24, r24
    4594:	2c f4       	brge	.+10     	; 0x45a0 <LCD_enuInit+0x1c0>
		__ticks = 1;
    4596:	81 e0       	ldi	r24, 0x01	; 1
    4598:	90 e0       	ldi	r25, 0x00	; 0
    459a:	9a a3       	std	Y+34, r25	; 0x22
    459c:	89 a3       	std	Y+33, r24	; 0x21
    459e:	3f c0       	rjmp	.+126    	; 0x461e <LCD_enuInit+0x23e>
	else if (__tmp > 65535)
    45a0:	6b a1       	ldd	r22, Y+35	; 0x23
    45a2:	7c a1       	ldd	r23, Y+36	; 0x24
    45a4:	8d a1       	ldd	r24, Y+37	; 0x25
    45a6:	9e a1       	ldd	r25, Y+38	; 0x26
    45a8:	20 e0       	ldi	r18, 0x00	; 0
    45aa:	3f ef       	ldi	r19, 0xFF	; 255
    45ac:	4f e7       	ldi	r20, 0x7F	; 127
    45ae:	57 e4       	ldi	r21, 0x47	; 71
    45b0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    45b4:	18 16       	cp	r1, r24
    45b6:	4c f5       	brge	.+82     	; 0x460a <LCD_enuInit+0x22a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    45b8:	6f a1       	ldd	r22, Y+39	; 0x27
    45ba:	78 a5       	ldd	r23, Y+40	; 0x28
    45bc:	89 a5       	ldd	r24, Y+41	; 0x29
    45be:	9a a5       	ldd	r25, Y+42	; 0x2a
    45c0:	20 e0       	ldi	r18, 0x00	; 0
    45c2:	30 e0       	ldi	r19, 0x00	; 0
    45c4:	40 e2       	ldi	r20, 0x20	; 32
    45c6:	51 e4       	ldi	r21, 0x41	; 65
    45c8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    45cc:	dc 01       	movw	r26, r24
    45ce:	cb 01       	movw	r24, r22
    45d0:	bc 01       	movw	r22, r24
    45d2:	cd 01       	movw	r24, r26
    45d4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    45d8:	dc 01       	movw	r26, r24
    45da:	cb 01       	movw	r24, r22
    45dc:	9a a3       	std	Y+34, r25	; 0x22
    45de:	89 a3       	std	Y+33, r24	; 0x21
    45e0:	0f c0       	rjmp	.+30     	; 0x4600 <LCD_enuInit+0x220>
    45e2:	89 e1       	ldi	r24, 0x19	; 25
    45e4:	90 e0       	ldi	r25, 0x00	; 0
    45e6:	98 a3       	std	Y+32, r25	; 0x20
    45e8:	8f 8f       	std	Y+31, r24	; 0x1f
    45ea:	8f 8d       	ldd	r24, Y+31	; 0x1f
    45ec:	98 a1       	ldd	r25, Y+32	; 0x20
    45ee:	01 97       	sbiw	r24, 0x01	; 1
    45f0:	f1 f7       	brne	.-4      	; 0x45ee <LCD_enuInit+0x20e>
    45f2:	98 a3       	std	Y+32, r25	; 0x20
    45f4:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    45f6:	89 a1       	ldd	r24, Y+33	; 0x21
    45f8:	9a a1       	ldd	r25, Y+34	; 0x22
    45fa:	01 97       	sbiw	r24, 0x01	; 1
    45fc:	9a a3       	std	Y+34, r25	; 0x22
    45fe:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4600:	89 a1       	ldd	r24, Y+33	; 0x21
    4602:	9a a1       	ldd	r25, Y+34	; 0x22
    4604:	00 97       	sbiw	r24, 0x00	; 0
    4606:	69 f7       	brne	.-38     	; 0x45e2 <LCD_enuInit+0x202>
    4608:	14 c0       	rjmp	.+40     	; 0x4632 <LCD_enuInit+0x252>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    460a:	6b a1       	ldd	r22, Y+35	; 0x23
    460c:	7c a1       	ldd	r23, Y+36	; 0x24
    460e:	8d a1       	ldd	r24, Y+37	; 0x25
    4610:	9e a1       	ldd	r25, Y+38	; 0x26
    4612:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    4616:	dc 01       	movw	r26, r24
    4618:	cb 01       	movw	r24, r22
    461a:	9a a3       	std	Y+34, r25	; 0x22
    461c:	89 a3       	std	Y+33, r24	; 0x21
    461e:	89 a1       	ldd	r24, Y+33	; 0x21
    4620:	9a a1       	ldd	r25, Y+34	; 0x22
    4622:	9e 8f       	std	Y+30, r25	; 0x1e
    4624:	8d 8f       	std	Y+29, r24	; 0x1d
    4626:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4628:	9e 8d       	ldd	r25, Y+30	; 0x1e
    462a:	01 97       	sbiw	r24, 0x01	; 1
    462c:	f1 f7       	brne	.-4      	; 0x462a <LCD_enuInit+0x24a>
    462e:	9e 8f       	std	Y+30, r25	; 0x1e
    4630:	8d 8f       	std	Y+29, r24	; 0x1d
		#error "Invalid LCD Mode"
	#endif

		_delay_ms(1);
		/* Display ON */
		LCD_invoidSendCommand(0x0F);
    4632:	8f e0       	ldi	r24, 0x0F	; 15
    4634:	0e 94 0c 26 	call	0x4c18	; 0x4c18 <LCD_invoidSendCommand>
    4638:	80 e0       	ldi	r24, 0x00	; 0
    463a:	90 e0       	ldi	r25, 0x00	; 0
    463c:	a0 e8       	ldi	r26, 0x80	; 128
    463e:	bf e3       	ldi	r27, 0x3F	; 63
    4640:	89 8f       	std	Y+25, r24	; 0x19
    4642:	9a 8f       	std	Y+26, r25	; 0x1a
    4644:	ab 8f       	std	Y+27, r26	; 0x1b
    4646:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4648:	69 8d       	ldd	r22, Y+25	; 0x19
    464a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    464c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    464e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4650:	20 e0       	ldi	r18, 0x00	; 0
    4652:	30 e0       	ldi	r19, 0x00	; 0
    4654:	4a e7       	ldi	r20, 0x7A	; 122
    4656:	53 e4       	ldi	r21, 0x43	; 67
    4658:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    465c:	dc 01       	movw	r26, r24
    465e:	cb 01       	movw	r24, r22
    4660:	8d 8b       	std	Y+21, r24	; 0x15
    4662:	9e 8b       	std	Y+22, r25	; 0x16
    4664:	af 8b       	std	Y+23, r26	; 0x17
    4666:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4668:	6d 89       	ldd	r22, Y+21	; 0x15
    466a:	7e 89       	ldd	r23, Y+22	; 0x16
    466c:	8f 89       	ldd	r24, Y+23	; 0x17
    466e:	98 8d       	ldd	r25, Y+24	; 0x18
    4670:	20 e0       	ldi	r18, 0x00	; 0
    4672:	30 e0       	ldi	r19, 0x00	; 0
    4674:	40 e8       	ldi	r20, 0x80	; 128
    4676:	5f e3       	ldi	r21, 0x3F	; 63
    4678:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    467c:	88 23       	and	r24, r24
    467e:	2c f4       	brge	.+10     	; 0x468a <LCD_enuInit+0x2aa>
		__ticks = 1;
    4680:	81 e0       	ldi	r24, 0x01	; 1
    4682:	90 e0       	ldi	r25, 0x00	; 0
    4684:	9c 8b       	std	Y+20, r25	; 0x14
    4686:	8b 8b       	std	Y+19, r24	; 0x13
    4688:	3f c0       	rjmp	.+126    	; 0x4708 <LCD_enuInit+0x328>
	else if (__tmp > 65535)
    468a:	6d 89       	ldd	r22, Y+21	; 0x15
    468c:	7e 89       	ldd	r23, Y+22	; 0x16
    468e:	8f 89       	ldd	r24, Y+23	; 0x17
    4690:	98 8d       	ldd	r25, Y+24	; 0x18
    4692:	20 e0       	ldi	r18, 0x00	; 0
    4694:	3f ef       	ldi	r19, 0xFF	; 255
    4696:	4f e7       	ldi	r20, 0x7F	; 127
    4698:	57 e4       	ldi	r21, 0x47	; 71
    469a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    469e:	18 16       	cp	r1, r24
    46a0:	4c f5       	brge	.+82     	; 0x46f4 <LCD_enuInit+0x314>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    46a2:	69 8d       	ldd	r22, Y+25	; 0x19
    46a4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    46a6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    46a8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    46aa:	20 e0       	ldi	r18, 0x00	; 0
    46ac:	30 e0       	ldi	r19, 0x00	; 0
    46ae:	40 e2       	ldi	r20, 0x20	; 32
    46b0:	51 e4       	ldi	r21, 0x41	; 65
    46b2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    46b6:	dc 01       	movw	r26, r24
    46b8:	cb 01       	movw	r24, r22
    46ba:	bc 01       	movw	r22, r24
    46bc:	cd 01       	movw	r24, r26
    46be:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    46c2:	dc 01       	movw	r26, r24
    46c4:	cb 01       	movw	r24, r22
    46c6:	9c 8b       	std	Y+20, r25	; 0x14
    46c8:	8b 8b       	std	Y+19, r24	; 0x13
    46ca:	0f c0       	rjmp	.+30     	; 0x46ea <LCD_enuInit+0x30a>
    46cc:	89 e1       	ldi	r24, 0x19	; 25
    46ce:	90 e0       	ldi	r25, 0x00	; 0
    46d0:	9a 8b       	std	Y+18, r25	; 0x12
    46d2:	89 8b       	std	Y+17, r24	; 0x11
    46d4:	89 89       	ldd	r24, Y+17	; 0x11
    46d6:	9a 89       	ldd	r25, Y+18	; 0x12
    46d8:	01 97       	sbiw	r24, 0x01	; 1
    46da:	f1 f7       	brne	.-4      	; 0x46d8 <LCD_enuInit+0x2f8>
    46dc:	9a 8b       	std	Y+18, r25	; 0x12
    46de:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    46e0:	8b 89       	ldd	r24, Y+19	; 0x13
    46e2:	9c 89       	ldd	r25, Y+20	; 0x14
    46e4:	01 97       	sbiw	r24, 0x01	; 1
    46e6:	9c 8b       	std	Y+20, r25	; 0x14
    46e8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    46ea:	8b 89       	ldd	r24, Y+19	; 0x13
    46ec:	9c 89       	ldd	r25, Y+20	; 0x14
    46ee:	00 97       	sbiw	r24, 0x00	; 0
    46f0:	69 f7       	brne	.-38     	; 0x46cc <LCD_enuInit+0x2ec>
    46f2:	14 c0       	rjmp	.+40     	; 0x471c <LCD_enuInit+0x33c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    46f4:	6d 89       	ldd	r22, Y+21	; 0x15
    46f6:	7e 89       	ldd	r23, Y+22	; 0x16
    46f8:	8f 89       	ldd	r24, Y+23	; 0x17
    46fa:	98 8d       	ldd	r25, Y+24	; 0x18
    46fc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    4700:	dc 01       	movw	r26, r24
    4702:	cb 01       	movw	r24, r22
    4704:	9c 8b       	std	Y+20, r25	; 0x14
    4706:	8b 8b       	std	Y+19, r24	; 0x13
    4708:	8b 89       	ldd	r24, Y+19	; 0x13
    470a:	9c 89       	ldd	r25, Y+20	; 0x14
    470c:	98 8b       	std	Y+16, r25	; 0x10
    470e:	8f 87       	std	Y+15, r24	; 0x0f
    4710:	8f 85       	ldd	r24, Y+15	; 0x0f
    4712:	98 89       	ldd	r25, Y+16	; 0x10
    4714:	01 97       	sbiw	r24, 0x01	; 1
    4716:	f1 f7       	brne	.-4      	; 0x4714 <LCD_enuInit+0x334>
    4718:	98 8b       	std	Y+16, r25	; 0x10
    471a:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(1);
		/* Display Clear */
		LCD_invoidSendCommand(0x01);
    471c:	81 e0       	ldi	r24, 0x01	; 1
    471e:	0e 94 0c 26 	call	0x4c18	; 0x4c18 <LCD_invoidSendCommand>
    4722:	80 e0       	ldi	r24, 0x00	; 0
    4724:	90 e0       	ldi	r25, 0x00	; 0
    4726:	a0 e0       	ldi	r26, 0x00	; 0
    4728:	b0 e4       	ldi	r27, 0x40	; 64
    472a:	8b 87       	std	Y+11, r24	; 0x0b
    472c:	9c 87       	std	Y+12, r25	; 0x0c
    472e:	ad 87       	std	Y+13, r26	; 0x0d
    4730:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4732:	6b 85       	ldd	r22, Y+11	; 0x0b
    4734:	7c 85       	ldd	r23, Y+12	; 0x0c
    4736:	8d 85       	ldd	r24, Y+13	; 0x0d
    4738:	9e 85       	ldd	r25, Y+14	; 0x0e
    473a:	20 e0       	ldi	r18, 0x00	; 0
    473c:	30 e0       	ldi	r19, 0x00	; 0
    473e:	4a e7       	ldi	r20, 0x7A	; 122
    4740:	53 e4       	ldi	r21, 0x43	; 67
    4742:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    4746:	dc 01       	movw	r26, r24
    4748:	cb 01       	movw	r24, r22
    474a:	8f 83       	std	Y+7, r24	; 0x07
    474c:	98 87       	std	Y+8, r25	; 0x08
    474e:	a9 87       	std	Y+9, r26	; 0x09
    4750:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4752:	6f 81       	ldd	r22, Y+7	; 0x07
    4754:	78 85       	ldd	r23, Y+8	; 0x08
    4756:	89 85       	ldd	r24, Y+9	; 0x09
    4758:	9a 85       	ldd	r25, Y+10	; 0x0a
    475a:	20 e0       	ldi	r18, 0x00	; 0
    475c:	30 e0       	ldi	r19, 0x00	; 0
    475e:	40 e8       	ldi	r20, 0x80	; 128
    4760:	5f e3       	ldi	r21, 0x3F	; 63
    4762:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    4766:	88 23       	and	r24, r24
    4768:	2c f4       	brge	.+10     	; 0x4774 <LCD_enuInit+0x394>
		__ticks = 1;
    476a:	81 e0       	ldi	r24, 0x01	; 1
    476c:	90 e0       	ldi	r25, 0x00	; 0
    476e:	9e 83       	std	Y+6, r25	; 0x06
    4770:	8d 83       	std	Y+5, r24	; 0x05
    4772:	3f c0       	rjmp	.+126    	; 0x47f2 <LCD_enuInit+0x412>
	else if (__tmp > 65535)
    4774:	6f 81       	ldd	r22, Y+7	; 0x07
    4776:	78 85       	ldd	r23, Y+8	; 0x08
    4778:	89 85       	ldd	r24, Y+9	; 0x09
    477a:	9a 85       	ldd	r25, Y+10	; 0x0a
    477c:	20 e0       	ldi	r18, 0x00	; 0
    477e:	3f ef       	ldi	r19, 0xFF	; 255
    4780:	4f e7       	ldi	r20, 0x7F	; 127
    4782:	57 e4       	ldi	r21, 0x47	; 71
    4784:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    4788:	18 16       	cp	r1, r24
    478a:	4c f5       	brge	.+82     	; 0x47de <LCD_enuInit+0x3fe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    478c:	6b 85       	ldd	r22, Y+11	; 0x0b
    478e:	7c 85       	ldd	r23, Y+12	; 0x0c
    4790:	8d 85       	ldd	r24, Y+13	; 0x0d
    4792:	9e 85       	ldd	r25, Y+14	; 0x0e
    4794:	20 e0       	ldi	r18, 0x00	; 0
    4796:	30 e0       	ldi	r19, 0x00	; 0
    4798:	40 e2       	ldi	r20, 0x20	; 32
    479a:	51 e4       	ldi	r21, 0x41	; 65
    479c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    47a0:	dc 01       	movw	r26, r24
    47a2:	cb 01       	movw	r24, r22
    47a4:	bc 01       	movw	r22, r24
    47a6:	cd 01       	movw	r24, r26
    47a8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    47ac:	dc 01       	movw	r26, r24
    47ae:	cb 01       	movw	r24, r22
    47b0:	9e 83       	std	Y+6, r25	; 0x06
    47b2:	8d 83       	std	Y+5, r24	; 0x05
    47b4:	0f c0       	rjmp	.+30     	; 0x47d4 <LCD_enuInit+0x3f4>
    47b6:	89 e1       	ldi	r24, 0x19	; 25
    47b8:	90 e0       	ldi	r25, 0x00	; 0
    47ba:	9c 83       	std	Y+4, r25	; 0x04
    47bc:	8b 83       	std	Y+3, r24	; 0x03
    47be:	8b 81       	ldd	r24, Y+3	; 0x03
    47c0:	9c 81       	ldd	r25, Y+4	; 0x04
    47c2:	01 97       	sbiw	r24, 0x01	; 1
    47c4:	f1 f7       	brne	.-4      	; 0x47c2 <LCD_enuInit+0x3e2>
    47c6:	9c 83       	std	Y+4, r25	; 0x04
    47c8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    47ca:	8d 81       	ldd	r24, Y+5	; 0x05
    47cc:	9e 81       	ldd	r25, Y+6	; 0x06
    47ce:	01 97       	sbiw	r24, 0x01	; 1
    47d0:	9e 83       	std	Y+6, r25	; 0x06
    47d2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    47d4:	8d 81       	ldd	r24, Y+5	; 0x05
    47d6:	9e 81       	ldd	r25, Y+6	; 0x06
    47d8:	00 97       	sbiw	r24, 0x00	; 0
    47da:	69 f7       	brne	.-38     	; 0x47b6 <LCD_enuInit+0x3d6>
    47dc:	14 c0       	rjmp	.+40     	; 0x4806 <LCD_enuInit+0x426>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    47de:	6f 81       	ldd	r22, Y+7	; 0x07
    47e0:	78 85       	ldd	r23, Y+8	; 0x08
    47e2:	89 85       	ldd	r24, Y+9	; 0x09
    47e4:	9a 85       	ldd	r25, Y+10	; 0x0a
    47e6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    47ea:	dc 01       	movw	r26, r24
    47ec:	cb 01       	movw	r24, r22
    47ee:	9e 83       	std	Y+6, r25	; 0x06
    47f0:	8d 83       	std	Y+5, r24	; 0x05
    47f2:	8d 81       	ldd	r24, Y+5	; 0x05
    47f4:	9e 81       	ldd	r25, Y+6	; 0x06
    47f6:	9a 83       	std	Y+2, r25	; 0x02
    47f8:	89 83       	std	Y+1, r24	; 0x01
    47fa:	89 81       	ldd	r24, Y+1	; 0x01
    47fc:	9a 81       	ldd	r25, Y+2	; 0x02
    47fe:	01 97       	sbiw	r24, 0x01	; 1
    4800:	f1 f7       	brne	.-4      	; 0x47fe <LCD_enuInit+0x41e>
    4802:	9a 83       	std	Y+2, r25	; 0x02
    4804:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(2);
		/* Entry Mode */
		LCD_invoidSendCommand(0x06);
    4806:	86 e0       	ldi	r24, 0x06	; 6
    4808:	0e 94 0c 26 	call	0x4c18	; 0x4c18 <LCD_invoidSendCommand>

	return Local_enuErrorState;
    480c:	89 ad       	ldd	r24, Y+57	; 0x39
}
    480e:	e9 96       	adiw	r28, 0x39	; 57
    4810:	0f b6       	in	r0, 0x3f	; 63
    4812:	f8 94       	cli
    4814:	de bf       	out	0x3e, r29	; 62
    4816:	0f be       	out	0x3f, r0	; 63
    4818:	cd bf       	out	0x3d, r28	; 61
    481a:	cf 91       	pop	r28
    481c:	df 91       	pop	r29
    481e:	08 95       	ret

00004820 <LCD_enuDisplayChar>:

ES_t LCD_enuDisplayChar(u8 Copy_u8Char)
{
    4820:	df 93       	push	r29
    4822:	cf 93       	push	r28
    4824:	00 d0       	rcall	.+0      	; 0x4826 <LCD_enuDisplayChar+0x6>
    4826:	cd b7       	in	r28, 0x3d	; 61
    4828:	de b7       	in	r29, 0x3e	; 62
    482a:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    482c:	19 82       	std	Y+1, r1	; 0x01

	/* Set RS as DATA */
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);
    482e:	80 e0       	ldi	r24, 0x00	; 0
    4830:	60 e0       	ldi	r22, 0x00	; 0
    4832:	41 e0       	ldi	r20, 0x01	; 1
    4834:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>

	LCD_voidLatch(Copy_u8Char);
    4838:	8a 81       	ldd	r24, Y+2	; 0x02
    483a:	0e 94 af 24 	call	0x495e	; 0x495e <LCD_voidLatch>

	return Local_enuErrorState;
    483e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4840:	0f 90       	pop	r0
    4842:	0f 90       	pop	r0
    4844:	cf 91       	pop	r28
    4846:	df 91       	pop	r29
    4848:	08 95       	ret

0000484a <LCD_enuSendCommand>:

ES_t LCD_enuSendCommand(u8 Copy_u8Command)
{
    484a:	df 93       	push	r29
    484c:	cf 93       	push	r28
    484e:	00 d0       	rcall	.+0      	; 0x4850 <LCD_enuSendCommand+0x6>
    4850:	cd b7       	in	r28, 0x3d	; 61
    4852:	de b7       	in	r29, 0x3e	; 62
    4854:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    4856:	19 82       	std	Y+1, r1	; 0x01

	/* Set RS as Command */
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW);
    4858:	80 e0       	ldi	r24, 0x00	; 0
    485a:	60 e0       	ldi	r22, 0x00	; 0
    485c:	40 e0       	ldi	r20, 0x00	; 0
    485e:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>

	LCD_voidLatch(Copy_u8Command);
    4862:	8a 81       	ldd	r24, Y+2	; 0x02
    4864:	0e 94 af 24 	call	0x495e	; 0x495e <LCD_voidLatch>

	return Local_enuErrorState;
    4868:	89 81       	ldd	r24, Y+1	; 0x01
}
    486a:	0f 90       	pop	r0
    486c:	0f 90       	pop	r0
    486e:	cf 91       	pop	r28
    4870:	df 91       	pop	r29
    4872:	08 95       	ret

00004874 <LCD_enuSendString>:

ES_t LCD_enuSendString(u8 *Copy_pu8string)
{
    4874:	df 93       	push	r29
    4876:	cf 93       	push	r28
    4878:	00 d0       	rcall	.+0      	; 0x487a <LCD_enuSendString+0x6>
    487a:	0f 92       	push	r0
    487c:	cd b7       	in	r28, 0x3d	; 61
    487e:	de b7       	in	r29, 0x3e	; 62
    4880:	9b 83       	std	Y+3, r25	; 0x03
    4882:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    4884:	19 82       	std	Y+1, r1	; 0x01

	/* Set RS as DATA */
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);
    4886:	80 e0       	ldi	r24, 0x00	; 0
    4888:	60 e0       	ldi	r22, 0x00	; 0
    488a:	41 e0       	ldi	r20, 0x01	; 1
    488c:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>

	if(Copy_pu8string != NULL)
    4890:	8a 81       	ldd	r24, Y+2	; 0x02
    4892:	9b 81       	ldd	r25, Y+3	; 0x03
    4894:	00 97       	sbiw	r24, 0x00	; 0
    4896:	99 f0       	breq	.+38     	; 0x48be <LCD_enuSendString+0x4a>
    4898:	0a c0       	rjmp	.+20     	; 0x48ae <LCD_enuSendString+0x3a>
	{
		while(*Copy_pu8string)
		{
			LCD_voidLatch(*Copy_pu8string);
    489a:	ea 81       	ldd	r30, Y+2	; 0x02
    489c:	fb 81       	ldd	r31, Y+3	; 0x03
    489e:	80 81       	ld	r24, Z
    48a0:	0e 94 af 24 	call	0x495e	; 0x495e <LCD_voidLatch>
			Copy_pu8string++;
    48a4:	8a 81       	ldd	r24, Y+2	; 0x02
    48a6:	9b 81       	ldd	r25, Y+3	; 0x03
    48a8:	01 96       	adiw	r24, 0x01	; 1
    48aa:	9b 83       	std	Y+3, r25	; 0x03
    48ac:	8a 83       	std	Y+2, r24	; 0x02
	/* Set RS as DATA */
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);

	if(Copy_pu8string != NULL)
	{
		while(*Copy_pu8string)
    48ae:	ea 81       	ldd	r30, Y+2	; 0x02
    48b0:	fb 81       	ldd	r31, Y+3	; 0x03
    48b2:	80 81       	ld	r24, Z
    48b4:	88 23       	and	r24, r24
    48b6:	89 f7       	brne	.-30     	; 0x489a <LCD_enuSendString+0x26>
		{
			LCD_voidLatch(*Copy_pu8string);
			Copy_pu8string++;
		}
		Local_enuErrorState = ES_OK;
    48b8:	81 e0       	ldi	r24, 0x01	; 1
    48ba:	89 83       	std	Y+1, r24	; 0x01
    48bc:	02 c0       	rjmp	.+4      	; 0x48c2 <LCD_enuSendString+0x4e>
	}
	else
	{
		Local_enuErrorState = ES_NULL_POINTER;
    48be:	82 e0       	ldi	r24, 0x02	; 2
    48c0:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    48c2:	89 81       	ldd	r24, Y+1	; 0x01
}
    48c4:	0f 90       	pop	r0
    48c6:	0f 90       	pop	r0
    48c8:	0f 90       	pop	r0
    48ca:	cf 91       	pop	r28
    48cc:	df 91       	pop	r29
    48ce:	08 95       	ret

000048d0 <LCD_enuSetPosition>:

ES_t LCD_enuSetPosition(u8 Copy_u8Column, u8 Copy_u8Row)
{
    48d0:	df 93       	push	r29
    48d2:	cf 93       	push	r28
    48d4:	00 d0       	rcall	.+0      	; 0x48d6 <LCD_enuSetPosition+0x6>
    48d6:	00 d0       	rcall	.+0      	; 0x48d8 <LCD_enuSetPosition+0x8>
    48d8:	0f 92       	push	r0
    48da:	cd b7       	in	r28, 0x3d	; 61
    48dc:	de b7       	in	r29, 0x3e	; 62
    48de:	8c 83       	std	Y+4, r24	; 0x04
    48e0:	6d 83       	std	Y+5, r22	; 0x05
	ES_t Local_enuErrorState = ES_NOK;
    48e2:	1b 82       	std	Y+3, r1	; 0x03

	u8 Local_u8StartFirstCol = 0x80;
    48e4:	80 e8       	ldi	r24, 0x80	; 128
    48e6:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8StartSecondCol = 0xC0;
    48e8:	80 ec       	ldi	r24, 0xC0	; 192
    48ea:	89 83       	std	Y+1, r24	; 0x01

	/* Set RS as Command */
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW);
    48ec:	80 e0       	ldi	r24, 0x00	; 0
    48ee:	60 e0       	ldi	r22, 0x00	; 0
    48f0:	40 e0       	ldi	r20, 0x00	; 0
    48f2:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>

	if(Copy_u8Column >= 1 && Copy_u8Column <= 16)
    48f6:	8c 81       	ldd	r24, Y+4	; 0x04
    48f8:	88 23       	and	r24, r24
    48fa:	31 f1       	breq	.+76     	; 0x4948 <LCD_enuSetPosition+0x78>
    48fc:	8c 81       	ldd	r24, Y+4	; 0x04
    48fe:	81 31       	cpi	r24, 0x11	; 17
    4900:	18 f5       	brcc	.+70     	; 0x4948 <LCD_enuSetPosition+0x78>
	{
		if(Copy_u8Row == 1)
    4902:	8d 81       	ldd	r24, Y+5	; 0x05
    4904:	81 30       	cpi	r24, 0x01	; 1
    4906:	69 f4       	brne	.+26     	; 0x4922 <LCD_enuSetPosition+0x52>
		{
			Copy_u8Column--;
    4908:	8c 81       	ldd	r24, Y+4	; 0x04
    490a:	81 50       	subi	r24, 0x01	; 1
    490c:	8c 83       	std	Y+4, r24	; 0x04
			Local_u8StartFirstCol += Copy_u8Column;
    490e:	9a 81       	ldd	r25, Y+2	; 0x02
    4910:	8c 81       	ldd	r24, Y+4	; 0x04
    4912:	89 0f       	add	r24, r25
    4914:	8a 83       	std	Y+2, r24	; 0x02
			LCD_voidLatch(Local_u8StartFirstCol);
    4916:	8a 81       	ldd	r24, Y+2	; 0x02
    4918:	0e 94 af 24 	call	0x495e	; 0x495e <LCD_voidLatch>
			Local_enuErrorState = ES_OK;
    491c:	81 e0       	ldi	r24, 0x01	; 1
    491e:	8b 83       	std	Y+3, r24	; 0x03
    4920:	15 c0       	rjmp	.+42     	; 0x494c <LCD_enuSetPosition+0x7c>
		}
		else if(Copy_u8Row == 2)
    4922:	8d 81       	ldd	r24, Y+5	; 0x05
    4924:	82 30       	cpi	r24, 0x02	; 2
    4926:	69 f4       	brne	.+26     	; 0x4942 <LCD_enuSetPosition+0x72>
		{
			Copy_u8Column--;
    4928:	8c 81       	ldd	r24, Y+4	; 0x04
    492a:	81 50       	subi	r24, 0x01	; 1
    492c:	8c 83       	std	Y+4, r24	; 0x04
			Local_u8StartSecondCol += Copy_u8Column;
    492e:	99 81       	ldd	r25, Y+1	; 0x01
    4930:	8c 81       	ldd	r24, Y+4	; 0x04
    4932:	89 0f       	add	r24, r25
    4934:	89 83       	std	Y+1, r24	; 0x01
			LCD_voidLatch(Local_u8StartSecondCol);
    4936:	89 81       	ldd	r24, Y+1	; 0x01
    4938:	0e 94 af 24 	call	0x495e	; 0x495e <LCD_voidLatch>
			Local_enuErrorState = ES_OK;
    493c:	81 e0       	ldi	r24, 0x01	; 1
    493e:	8b 83       	std	Y+3, r24	; 0x03
    4940:	05 c0       	rjmp	.+10     	; 0x494c <LCD_enuSetPosition+0x7c>
		}
		else
		{
			Local_enuErrorState = ES_OUT_OF_RANGE;
    4942:	83 e0       	ldi	r24, 0x03	; 3
    4944:	8b 83       	std	Y+3, r24	; 0x03
    4946:	02 c0       	rjmp	.+4      	; 0x494c <LCD_enuSetPosition+0x7c>
		}
	}
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    4948:	83 e0       	ldi	r24, 0x03	; 3
    494a:	8b 83       	std	Y+3, r24	; 0x03
	}

	return Local_enuErrorState;
    494c:	8b 81       	ldd	r24, Y+3	; 0x03
}
    494e:	0f 90       	pop	r0
    4950:	0f 90       	pop	r0
    4952:	0f 90       	pop	r0
    4954:	0f 90       	pop	r0
    4956:	0f 90       	pop	r0
    4958:	cf 91       	pop	r28
    495a:	df 91       	pop	r29
    495c:	08 95       	ret

0000495e <LCD_voidLatch>:

static void LCD_voidLatch(u8 Copy_u8Data)
{
    495e:	df 93       	push	r29
    4960:	cf 93       	push	r28
    4962:	cd b7       	in	r28, 0x3d	; 61
    4964:	de b7       	in	r29, 0x3e	; 62
    4966:	6d 97       	sbiw	r28, 0x1d	; 29
    4968:	0f b6       	in	r0, 0x3f	; 63
    496a:	f8 94       	cli
    496c:	de bf       	out	0x3e, r29	; 62
    496e:	0f be       	out	0x3f, r0	; 63
    4970:	cd bf       	out	0x3d, r28	; 61
    4972:	8d 8f       	std	Y+29, r24	; 0x1d
	/* Set RW as write operation, EN is Low */
	DIO_enuSetPinValue(RW_PORT, RW_PIN, DIO_u8LOW);
    4974:	80 e0       	ldi	r24, 0x00	; 0
    4976:	61 e0       	ldi	r22, 0x01	; 1
    4978:	40 e0       	ldi	r20, 0x00	; 0
    497a:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(EN_PORT, EN_PIN, DIO_u8LOW);
    497e:	80 e0       	ldi	r24, 0x00	; 0
    4980:	62 e0       	ldi	r22, 0x02	; 2
    4982:	40 e0       	ldi	r20, 0x00	; 0
    4984:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	/* Write Command */
	DIO_enuSetPinValue(D7_PORT, D7_PIN, ((Copy_u8Data >> 7) & 1));
    4988:	8d 8d       	ldd	r24, Y+29	; 0x1d
    498a:	98 2f       	mov	r25, r24
    498c:	99 1f       	adc	r25, r25
    498e:	99 27       	eor	r25, r25
    4990:	99 1f       	adc	r25, r25
    4992:	81 e0       	ldi	r24, 0x01	; 1
    4994:	67 e0       	ldi	r22, 0x07	; 7
    4996:	49 2f       	mov	r20, r25
    4998:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D6_PORT, D6_PIN, ((Copy_u8Data >> 6) & 1));
    499c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    499e:	82 95       	swap	r24
    49a0:	86 95       	lsr	r24
    49a2:	86 95       	lsr	r24
    49a4:	83 70       	andi	r24, 0x03	; 3
    49a6:	98 2f       	mov	r25, r24
    49a8:	91 70       	andi	r25, 0x01	; 1
    49aa:	81 e0       	ldi	r24, 0x01	; 1
    49ac:	66 e0       	ldi	r22, 0x06	; 6
    49ae:	49 2f       	mov	r20, r25
    49b0:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D5_PORT, D5_PIN, ((Copy_u8Data >> 5) & 1));
    49b4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    49b6:	82 95       	swap	r24
    49b8:	86 95       	lsr	r24
    49ba:	87 70       	andi	r24, 0x07	; 7
    49bc:	98 2f       	mov	r25, r24
    49be:	91 70       	andi	r25, 0x01	; 1
    49c0:	81 e0       	ldi	r24, 0x01	; 1
    49c2:	65 e0       	ldi	r22, 0x05	; 5
    49c4:	49 2f       	mov	r20, r25
    49c6:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D4_PORT, D4_PIN, ((Copy_u8Data >> 4) & 1));
    49ca:	8d 8d       	ldd	r24, Y+29	; 0x1d
    49cc:	82 95       	swap	r24
    49ce:	8f 70       	andi	r24, 0x0F	; 15
    49d0:	98 2f       	mov	r25, r24
    49d2:	91 70       	andi	r25, 0x01	; 1
    49d4:	81 e0       	ldi	r24, 0x01	; 1
    49d6:	64 e0       	ldi	r22, 0x04	; 4
    49d8:	49 2f       	mov	r20, r25
    49da:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	#if LCD_MODE == EIGHT_BIT
		DIO_enuSetPinValue(D3_PORT, D3_PIN, ((Copy_u8Data >> 3) & 1));
    49de:	8d 8d       	ldd	r24, Y+29	; 0x1d
    49e0:	86 95       	lsr	r24
    49e2:	86 95       	lsr	r24
    49e4:	86 95       	lsr	r24
    49e6:	98 2f       	mov	r25, r24
    49e8:	91 70       	andi	r25, 0x01	; 1
    49ea:	82 e0       	ldi	r24, 0x02	; 2
    49ec:	63 e0       	ldi	r22, 0x03	; 3
    49ee:	49 2f       	mov	r20, r25
    49f0:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
		DIO_enuSetPinValue(D2_PORT, D2_PIN, ((Copy_u8Data >> 2) & 1));
    49f4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    49f6:	86 95       	lsr	r24
    49f8:	86 95       	lsr	r24
    49fa:	98 2f       	mov	r25, r24
    49fc:	91 70       	andi	r25, 0x01	; 1
    49fe:	82 e0       	ldi	r24, 0x02	; 2
    4a00:	62 e0       	ldi	r22, 0x02	; 2
    4a02:	49 2f       	mov	r20, r25
    4a04:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
		DIO_enuSetPinValue(D1_PORT, D1_PIN, ((Copy_u8Data >> 1) & 1));
    4a08:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4a0a:	86 95       	lsr	r24
    4a0c:	98 2f       	mov	r25, r24
    4a0e:	91 70       	andi	r25, 0x01	; 1
    4a10:	82 e0       	ldi	r24, 0x02	; 2
    4a12:	61 e0       	ldi	r22, 0x01	; 1
    4a14:	49 2f       	mov	r20, r25
    4a16:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
		DIO_enuSetPinValue(D0_PORT, D0_PIN, ((Copy_u8Data >> 0) & 1));
    4a1a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4a1c:	98 2f       	mov	r25, r24
    4a1e:	91 70       	andi	r25, 0x01	; 1
    4a20:	82 e0       	ldi	r24, 0x02	; 2
    4a22:	60 e0       	ldi	r22, 0x00	; 0
    4a24:	49 2f       	mov	r20, r25
    4a26:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	#elif LCD_MODE == FOUR_BIT

	#endif
	/* Enable Latch "EN is High" because latch happen in rising edge*/
	DIO_enuSetPinValue(EN_PORT, EN_PIN, DIO_u8HIGH);
    4a2a:	80 e0       	ldi	r24, 0x00	; 0
    4a2c:	62 e0       	ldi	r22, 0x02	; 2
    4a2e:	41 e0       	ldi	r20, 0x01	; 1
    4a30:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    4a34:	80 e0       	ldi	r24, 0x00	; 0
    4a36:	90 e0       	ldi	r25, 0x00	; 0
    4a38:	a0 e2       	ldi	r26, 0x20	; 32
    4a3a:	b1 e4       	ldi	r27, 0x41	; 65
    4a3c:	89 8f       	std	Y+25, r24	; 0x19
    4a3e:	9a 8f       	std	Y+26, r25	; 0x1a
    4a40:	ab 8f       	std	Y+27, r26	; 0x1b
    4a42:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4a44:	69 8d       	ldd	r22, Y+25	; 0x19
    4a46:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4a48:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4a4a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4a4c:	20 e0       	ldi	r18, 0x00	; 0
    4a4e:	30 e0       	ldi	r19, 0x00	; 0
    4a50:	4a e7       	ldi	r20, 0x7A	; 122
    4a52:	53 e4       	ldi	r21, 0x43	; 67
    4a54:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    4a58:	dc 01       	movw	r26, r24
    4a5a:	cb 01       	movw	r24, r22
    4a5c:	8d 8b       	std	Y+21, r24	; 0x15
    4a5e:	9e 8b       	std	Y+22, r25	; 0x16
    4a60:	af 8b       	std	Y+23, r26	; 0x17
    4a62:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4a64:	6d 89       	ldd	r22, Y+21	; 0x15
    4a66:	7e 89       	ldd	r23, Y+22	; 0x16
    4a68:	8f 89       	ldd	r24, Y+23	; 0x17
    4a6a:	98 8d       	ldd	r25, Y+24	; 0x18
    4a6c:	20 e0       	ldi	r18, 0x00	; 0
    4a6e:	30 e0       	ldi	r19, 0x00	; 0
    4a70:	40 e8       	ldi	r20, 0x80	; 128
    4a72:	5f e3       	ldi	r21, 0x3F	; 63
    4a74:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    4a78:	88 23       	and	r24, r24
    4a7a:	2c f4       	brge	.+10     	; 0x4a86 <LCD_voidLatch+0x128>
		__ticks = 1;
    4a7c:	81 e0       	ldi	r24, 0x01	; 1
    4a7e:	90 e0       	ldi	r25, 0x00	; 0
    4a80:	9c 8b       	std	Y+20, r25	; 0x14
    4a82:	8b 8b       	std	Y+19, r24	; 0x13
    4a84:	3f c0       	rjmp	.+126    	; 0x4b04 <LCD_voidLatch+0x1a6>
	else if (__tmp > 65535)
    4a86:	6d 89       	ldd	r22, Y+21	; 0x15
    4a88:	7e 89       	ldd	r23, Y+22	; 0x16
    4a8a:	8f 89       	ldd	r24, Y+23	; 0x17
    4a8c:	98 8d       	ldd	r25, Y+24	; 0x18
    4a8e:	20 e0       	ldi	r18, 0x00	; 0
    4a90:	3f ef       	ldi	r19, 0xFF	; 255
    4a92:	4f e7       	ldi	r20, 0x7F	; 127
    4a94:	57 e4       	ldi	r21, 0x47	; 71
    4a96:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    4a9a:	18 16       	cp	r1, r24
    4a9c:	4c f5       	brge	.+82     	; 0x4af0 <LCD_voidLatch+0x192>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4a9e:	69 8d       	ldd	r22, Y+25	; 0x19
    4aa0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4aa2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4aa4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4aa6:	20 e0       	ldi	r18, 0x00	; 0
    4aa8:	30 e0       	ldi	r19, 0x00	; 0
    4aaa:	40 e2       	ldi	r20, 0x20	; 32
    4aac:	51 e4       	ldi	r21, 0x41	; 65
    4aae:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    4ab2:	dc 01       	movw	r26, r24
    4ab4:	cb 01       	movw	r24, r22
    4ab6:	bc 01       	movw	r22, r24
    4ab8:	cd 01       	movw	r24, r26
    4aba:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    4abe:	dc 01       	movw	r26, r24
    4ac0:	cb 01       	movw	r24, r22
    4ac2:	9c 8b       	std	Y+20, r25	; 0x14
    4ac4:	8b 8b       	std	Y+19, r24	; 0x13
    4ac6:	0f c0       	rjmp	.+30     	; 0x4ae6 <LCD_voidLatch+0x188>
    4ac8:	89 e1       	ldi	r24, 0x19	; 25
    4aca:	90 e0       	ldi	r25, 0x00	; 0
    4acc:	9a 8b       	std	Y+18, r25	; 0x12
    4ace:	89 8b       	std	Y+17, r24	; 0x11
    4ad0:	89 89       	ldd	r24, Y+17	; 0x11
    4ad2:	9a 89       	ldd	r25, Y+18	; 0x12
    4ad4:	01 97       	sbiw	r24, 0x01	; 1
    4ad6:	f1 f7       	brne	.-4      	; 0x4ad4 <LCD_voidLatch+0x176>
    4ad8:	9a 8b       	std	Y+18, r25	; 0x12
    4ada:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4adc:	8b 89       	ldd	r24, Y+19	; 0x13
    4ade:	9c 89       	ldd	r25, Y+20	; 0x14
    4ae0:	01 97       	sbiw	r24, 0x01	; 1
    4ae2:	9c 8b       	std	Y+20, r25	; 0x14
    4ae4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4ae6:	8b 89       	ldd	r24, Y+19	; 0x13
    4ae8:	9c 89       	ldd	r25, Y+20	; 0x14
    4aea:	00 97       	sbiw	r24, 0x00	; 0
    4aec:	69 f7       	brne	.-38     	; 0x4ac8 <LCD_voidLatch+0x16a>
    4aee:	14 c0       	rjmp	.+40     	; 0x4b18 <LCD_voidLatch+0x1ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4af0:	6d 89       	ldd	r22, Y+21	; 0x15
    4af2:	7e 89       	ldd	r23, Y+22	; 0x16
    4af4:	8f 89       	ldd	r24, Y+23	; 0x17
    4af6:	98 8d       	ldd	r25, Y+24	; 0x18
    4af8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    4afc:	dc 01       	movw	r26, r24
    4afe:	cb 01       	movw	r24, r22
    4b00:	9c 8b       	std	Y+20, r25	; 0x14
    4b02:	8b 8b       	std	Y+19, r24	; 0x13
    4b04:	8b 89       	ldd	r24, Y+19	; 0x13
    4b06:	9c 89       	ldd	r25, Y+20	; 0x14
    4b08:	98 8b       	std	Y+16, r25	; 0x10
    4b0a:	8f 87       	std	Y+15, r24	; 0x0f
    4b0c:	8f 85       	ldd	r24, Y+15	; 0x0f
    4b0e:	98 89       	ldd	r25, Y+16	; 0x10
    4b10:	01 97       	sbiw	r24, 0x01	; 1
    4b12:	f1 f7       	brne	.-4      	; 0x4b10 <LCD_voidLatch+0x1b2>
    4b14:	98 8b       	std	Y+16, r25	; 0x10
    4b16:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(10); /* Garbage Number */
	DIO_enuSetPinValue(EN_PORT, EN_PIN, DIO_u8LOW);
    4b18:	80 e0       	ldi	r24, 0x00	; 0
    4b1a:	62 e0       	ldi	r22, 0x02	; 2
    4b1c:	40 e0       	ldi	r20, 0x00	; 0
    4b1e:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    4b22:	80 e0       	ldi	r24, 0x00	; 0
    4b24:	90 e0       	ldi	r25, 0x00	; 0
    4b26:	a0 e2       	ldi	r26, 0x20	; 32
    4b28:	b1 e4       	ldi	r27, 0x41	; 65
    4b2a:	8b 87       	std	Y+11, r24	; 0x0b
    4b2c:	9c 87       	std	Y+12, r25	; 0x0c
    4b2e:	ad 87       	std	Y+13, r26	; 0x0d
    4b30:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4b32:	6b 85       	ldd	r22, Y+11	; 0x0b
    4b34:	7c 85       	ldd	r23, Y+12	; 0x0c
    4b36:	8d 85       	ldd	r24, Y+13	; 0x0d
    4b38:	9e 85       	ldd	r25, Y+14	; 0x0e
    4b3a:	20 e0       	ldi	r18, 0x00	; 0
    4b3c:	30 e0       	ldi	r19, 0x00	; 0
    4b3e:	4a e7       	ldi	r20, 0x7A	; 122
    4b40:	53 e4       	ldi	r21, 0x43	; 67
    4b42:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    4b46:	dc 01       	movw	r26, r24
    4b48:	cb 01       	movw	r24, r22
    4b4a:	8f 83       	std	Y+7, r24	; 0x07
    4b4c:	98 87       	std	Y+8, r25	; 0x08
    4b4e:	a9 87       	std	Y+9, r26	; 0x09
    4b50:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4b52:	6f 81       	ldd	r22, Y+7	; 0x07
    4b54:	78 85       	ldd	r23, Y+8	; 0x08
    4b56:	89 85       	ldd	r24, Y+9	; 0x09
    4b58:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b5a:	20 e0       	ldi	r18, 0x00	; 0
    4b5c:	30 e0       	ldi	r19, 0x00	; 0
    4b5e:	40 e8       	ldi	r20, 0x80	; 128
    4b60:	5f e3       	ldi	r21, 0x3F	; 63
    4b62:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    4b66:	88 23       	and	r24, r24
    4b68:	2c f4       	brge	.+10     	; 0x4b74 <LCD_voidLatch+0x216>
		__ticks = 1;
    4b6a:	81 e0       	ldi	r24, 0x01	; 1
    4b6c:	90 e0       	ldi	r25, 0x00	; 0
    4b6e:	9e 83       	std	Y+6, r25	; 0x06
    4b70:	8d 83       	std	Y+5, r24	; 0x05
    4b72:	3f c0       	rjmp	.+126    	; 0x4bf2 <LCD_voidLatch+0x294>
	else if (__tmp > 65535)
    4b74:	6f 81       	ldd	r22, Y+7	; 0x07
    4b76:	78 85       	ldd	r23, Y+8	; 0x08
    4b78:	89 85       	ldd	r24, Y+9	; 0x09
    4b7a:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b7c:	20 e0       	ldi	r18, 0x00	; 0
    4b7e:	3f ef       	ldi	r19, 0xFF	; 255
    4b80:	4f e7       	ldi	r20, 0x7F	; 127
    4b82:	57 e4       	ldi	r21, 0x47	; 71
    4b84:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    4b88:	18 16       	cp	r1, r24
    4b8a:	4c f5       	brge	.+82     	; 0x4bde <LCD_voidLatch+0x280>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4b8c:	6b 85       	ldd	r22, Y+11	; 0x0b
    4b8e:	7c 85       	ldd	r23, Y+12	; 0x0c
    4b90:	8d 85       	ldd	r24, Y+13	; 0x0d
    4b92:	9e 85       	ldd	r25, Y+14	; 0x0e
    4b94:	20 e0       	ldi	r18, 0x00	; 0
    4b96:	30 e0       	ldi	r19, 0x00	; 0
    4b98:	40 e2       	ldi	r20, 0x20	; 32
    4b9a:	51 e4       	ldi	r21, 0x41	; 65
    4b9c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    4ba0:	dc 01       	movw	r26, r24
    4ba2:	cb 01       	movw	r24, r22
    4ba4:	bc 01       	movw	r22, r24
    4ba6:	cd 01       	movw	r24, r26
    4ba8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    4bac:	dc 01       	movw	r26, r24
    4bae:	cb 01       	movw	r24, r22
    4bb0:	9e 83       	std	Y+6, r25	; 0x06
    4bb2:	8d 83       	std	Y+5, r24	; 0x05
    4bb4:	0f c0       	rjmp	.+30     	; 0x4bd4 <LCD_voidLatch+0x276>
    4bb6:	89 e1       	ldi	r24, 0x19	; 25
    4bb8:	90 e0       	ldi	r25, 0x00	; 0
    4bba:	9c 83       	std	Y+4, r25	; 0x04
    4bbc:	8b 83       	std	Y+3, r24	; 0x03
    4bbe:	8b 81       	ldd	r24, Y+3	; 0x03
    4bc0:	9c 81       	ldd	r25, Y+4	; 0x04
    4bc2:	01 97       	sbiw	r24, 0x01	; 1
    4bc4:	f1 f7       	brne	.-4      	; 0x4bc2 <LCD_voidLatch+0x264>
    4bc6:	9c 83       	std	Y+4, r25	; 0x04
    4bc8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4bca:	8d 81       	ldd	r24, Y+5	; 0x05
    4bcc:	9e 81       	ldd	r25, Y+6	; 0x06
    4bce:	01 97       	sbiw	r24, 0x01	; 1
    4bd0:	9e 83       	std	Y+6, r25	; 0x06
    4bd2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4bd4:	8d 81       	ldd	r24, Y+5	; 0x05
    4bd6:	9e 81       	ldd	r25, Y+6	; 0x06
    4bd8:	00 97       	sbiw	r24, 0x00	; 0
    4bda:	69 f7       	brne	.-38     	; 0x4bb6 <LCD_voidLatch+0x258>
    4bdc:	14 c0       	rjmp	.+40     	; 0x4c06 <LCD_voidLatch+0x2a8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4bde:	6f 81       	ldd	r22, Y+7	; 0x07
    4be0:	78 85       	ldd	r23, Y+8	; 0x08
    4be2:	89 85       	ldd	r24, Y+9	; 0x09
    4be4:	9a 85       	ldd	r25, Y+10	; 0x0a
    4be6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    4bea:	dc 01       	movw	r26, r24
    4bec:	cb 01       	movw	r24, r22
    4bee:	9e 83       	std	Y+6, r25	; 0x06
    4bf0:	8d 83       	std	Y+5, r24	; 0x05
    4bf2:	8d 81       	ldd	r24, Y+5	; 0x05
    4bf4:	9e 81       	ldd	r25, Y+6	; 0x06
    4bf6:	9a 83       	std	Y+2, r25	; 0x02
    4bf8:	89 83       	std	Y+1, r24	; 0x01
    4bfa:	89 81       	ldd	r24, Y+1	; 0x01
    4bfc:	9a 81       	ldd	r25, Y+2	; 0x02
    4bfe:	01 97       	sbiw	r24, 0x01	; 1
    4c00:	f1 f7       	brne	.-4      	; 0x4bfe <LCD_voidLatch+0x2a0>
    4c02:	9a 83       	std	Y+2, r25	; 0x02
    4c04:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(10); //For speed difference between MC and LCD.
}
    4c06:	6d 96       	adiw	r28, 0x1d	; 29
    4c08:	0f b6       	in	r0, 0x3f	; 63
    4c0a:	f8 94       	cli
    4c0c:	de bf       	out	0x3e, r29	; 62
    4c0e:	0f be       	out	0x3f, r0	; 63
    4c10:	cd bf       	out	0x3d, r28	; 61
    4c12:	cf 91       	pop	r28
    4c14:	df 91       	pop	r29
    4c16:	08 95       	ret

00004c18 <LCD_invoidSendCommand>:
static inline void LCD_invoidSendCommand(u8 Copy_u8Command)
{
    4c18:	df 93       	push	r29
    4c1a:	cf 93       	push	r28
    4c1c:	cd b7       	in	r28, 0x3d	; 61
    4c1e:	de b7       	in	r29, 0x3e	; 62
    4c20:	6d 97       	sbiw	r28, 0x1d	; 29
    4c22:	0f b6       	in	r0, 0x3f	; 63
    4c24:	f8 94       	cli
    4c26:	de bf       	out	0x3e, r29	; 62
    4c28:	0f be       	out	0x3f, r0	; 63
    4c2a:	cd bf       	out	0x3d, r28	; 61
    4c2c:	8d 8f       	std	Y+29, r24	; 0x1d

	/* Set RS as Command, EN is Low */
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW);
    4c2e:	80 e0       	ldi	r24, 0x00	; 0
    4c30:	60 e0       	ldi	r22, 0x00	; 0
    4c32:	40 e0       	ldi	r20, 0x00	; 0
    4c34:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(EN_PORT, EN_PIN, DIO_u8LOW);
    4c38:	80 e0       	ldi	r24, 0x00	; 0
    4c3a:	62 e0       	ldi	r22, 0x02	; 2
    4c3c:	40 e0       	ldi	r20, 0x00	; 0
    4c3e:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	/* Set RW as write operation */
	DIO_enuSetPinValue(RW_PORT, RW_PIN, DIO_u8LOW);
    4c42:	80 e0       	ldi	r24, 0x00	; 0
    4c44:	61 e0       	ldi	r22, 0x01	; 1
    4c46:	40 e0       	ldi	r20, 0x00	; 0
    4c48:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	/* Write Command */
	DIO_enuSetPinValue(D7_PORT, D7_PIN, ((Copy_u8Command >> 7) & 1));
    4c4c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4c4e:	98 2f       	mov	r25, r24
    4c50:	99 1f       	adc	r25, r25
    4c52:	99 27       	eor	r25, r25
    4c54:	99 1f       	adc	r25, r25
    4c56:	81 e0       	ldi	r24, 0x01	; 1
    4c58:	67 e0       	ldi	r22, 0x07	; 7
    4c5a:	49 2f       	mov	r20, r25
    4c5c:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D6_PORT, D6_PIN, ((Copy_u8Command >> 6) & 1));
    4c60:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4c62:	82 95       	swap	r24
    4c64:	86 95       	lsr	r24
    4c66:	86 95       	lsr	r24
    4c68:	83 70       	andi	r24, 0x03	; 3
    4c6a:	98 2f       	mov	r25, r24
    4c6c:	91 70       	andi	r25, 0x01	; 1
    4c6e:	81 e0       	ldi	r24, 0x01	; 1
    4c70:	66 e0       	ldi	r22, 0x06	; 6
    4c72:	49 2f       	mov	r20, r25
    4c74:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D5_PORT, D5_PIN, ((Copy_u8Command >> 5) & 1));
    4c78:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4c7a:	82 95       	swap	r24
    4c7c:	86 95       	lsr	r24
    4c7e:	87 70       	andi	r24, 0x07	; 7
    4c80:	98 2f       	mov	r25, r24
    4c82:	91 70       	andi	r25, 0x01	; 1
    4c84:	81 e0       	ldi	r24, 0x01	; 1
    4c86:	65 e0       	ldi	r22, 0x05	; 5
    4c88:	49 2f       	mov	r20, r25
    4c8a:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D4_PORT, D4_PIN, ((Copy_u8Command >> 4) & 1));
    4c8e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4c90:	82 95       	swap	r24
    4c92:	8f 70       	andi	r24, 0x0F	; 15
    4c94:	98 2f       	mov	r25, r24
    4c96:	91 70       	andi	r25, 0x01	; 1
    4c98:	81 e0       	ldi	r24, 0x01	; 1
    4c9a:	64 e0       	ldi	r22, 0x04	; 4
    4c9c:	49 2f       	mov	r20, r25
    4c9e:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D3_PORT, D3_PIN, ((Copy_u8Command >> 3) & 1));
    4ca2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4ca4:	86 95       	lsr	r24
    4ca6:	86 95       	lsr	r24
    4ca8:	86 95       	lsr	r24
    4caa:	98 2f       	mov	r25, r24
    4cac:	91 70       	andi	r25, 0x01	; 1
    4cae:	82 e0       	ldi	r24, 0x02	; 2
    4cb0:	63 e0       	ldi	r22, 0x03	; 3
    4cb2:	49 2f       	mov	r20, r25
    4cb4:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D2_PORT, D2_PIN, ((Copy_u8Command >> 2) & 1));
    4cb8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4cba:	86 95       	lsr	r24
    4cbc:	86 95       	lsr	r24
    4cbe:	98 2f       	mov	r25, r24
    4cc0:	91 70       	andi	r25, 0x01	; 1
    4cc2:	82 e0       	ldi	r24, 0x02	; 2
    4cc4:	62 e0       	ldi	r22, 0x02	; 2
    4cc6:	49 2f       	mov	r20, r25
    4cc8:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D1_PORT, D1_PIN, ((Copy_u8Command >> 1) & 1));
    4ccc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4cce:	86 95       	lsr	r24
    4cd0:	98 2f       	mov	r25, r24
    4cd2:	91 70       	andi	r25, 0x01	; 1
    4cd4:	82 e0       	ldi	r24, 0x02	; 2
    4cd6:	61 e0       	ldi	r22, 0x01	; 1
    4cd8:	49 2f       	mov	r20, r25
    4cda:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D0_PORT, D0_PIN, ((Copy_u8Command >> 0) & 1));
    4cde:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4ce0:	98 2f       	mov	r25, r24
    4ce2:	91 70       	andi	r25, 0x01	; 1
    4ce4:	82 e0       	ldi	r24, 0x02	; 2
    4ce6:	60 e0       	ldi	r22, 0x00	; 0
    4ce8:	49 2f       	mov	r20, r25
    4cea:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
	/* Enable Latch "EN is High" because latch happen in rising edge*/
	DIO_enuSetPinValue(EN_PORT, EN_PIN, DIO_u8HIGH);
    4cee:	80 e0       	ldi	r24, 0x00	; 0
    4cf0:	62 e0       	ldi	r22, 0x02	; 2
    4cf2:	41 e0       	ldi	r20, 0x01	; 1
    4cf4:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    4cf8:	80 e0       	ldi	r24, 0x00	; 0
    4cfa:	90 e0       	ldi	r25, 0x00	; 0
    4cfc:	a0 e2       	ldi	r26, 0x20	; 32
    4cfe:	b1 e4       	ldi	r27, 0x41	; 65
    4d00:	89 8f       	std	Y+25, r24	; 0x19
    4d02:	9a 8f       	std	Y+26, r25	; 0x1a
    4d04:	ab 8f       	std	Y+27, r26	; 0x1b
    4d06:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4d08:	69 8d       	ldd	r22, Y+25	; 0x19
    4d0a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4d0c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4d0e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4d10:	20 e0       	ldi	r18, 0x00	; 0
    4d12:	30 e0       	ldi	r19, 0x00	; 0
    4d14:	4a e7       	ldi	r20, 0x7A	; 122
    4d16:	53 e4       	ldi	r21, 0x43	; 67
    4d18:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    4d1c:	dc 01       	movw	r26, r24
    4d1e:	cb 01       	movw	r24, r22
    4d20:	8d 8b       	std	Y+21, r24	; 0x15
    4d22:	9e 8b       	std	Y+22, r25	; 0x16
    4d24:	af 8b       	std	Y+23, r26	; 0x17
    4d26:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4d28:	6d 89       	ldd	r22, Y+21	; 0x15
    4d2a:	7e 89       	ldd	r23, Y+22	; 0x16
    4d2c:	8f 89       	ldd	r24, Y+23	; 0x17
    4d2e:	98 8d       	ldd	r25, Y+24	; 0x18
    4d30:	20 e0       	ldi	r18, 0x00	; 0
    4d32:	30 e0       	ldi	r19, 0x00	; 0
    4d34:	40 e8       	ldi	r20, 0x80	; 128
    4d36:	5f e3       	ldi	r21, 0x3F	; 63
    4d38:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    4d3c:	88 23       	and	r24, r24
    4d3e:	2c f4       	brge	.+10     	; 0x4d4a <LCD_invoidSendCommand+0x132>
		__ticks = 1;
    4d40:	81 e0       	ldi	r24, 0x01	; 1
    4d42:	90 e0       	ldi	r25, 0x00	; 0
    4d44:	9c 8b       	std	Y+20, r25	; 0x14
    4d46:	8b 8b       	std	Y+19, r24	; 0x13
    4d48:	3f c0       	rjmp	.+126    	; 0x4dc8 <LCD_invoidSendCommand+0x1b0>
	else if (__tmp > 65535)
    4d4a:	6d 89       	ldd	r22, Y+21	; 0x15
    4d4c:	7e 89       	ldd	r23, Y+22	; 0x16
    4d4e:	8f 89       	ldd	r24, Y+23	; 0x17
    4d50:	98 8d       	ldd	r25, Y+24	; 0x18
    4d52:	20 e0       	ldi	r18, 0x00	; 0
    4d54:	3f ef       	ldi	r19, 0xFF	; 255
    4d56:	4f e7       	ldi	r20, 0x7F	; 127
    4d58:	57 e4       	ldi	r21, 0x47	; 71
    4d5a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    4d5e:	18 16       	cp	r1, r24
    4d60:	4c f5       	brge	.+82     	; 0x4db4 <LCD_invoidSendCommand+0x19c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4d62:	69 8d       	ldd	r22, Y+25	; 0x19
    4d64:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4d66:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4d68:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4d6a:	20 e0       	ldi	r18, 0x00	; 0
    4d6c:	30 e0       	ldi	r19, 0x00	; 0
    4d6e:	40 e2       	ldi	r20, 0x20	; 32
    4d70:	51 e4       	ldi	r21, 0x41	; 65
    4d72:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    4d76:	dc 01       	movw	r26, r24
    4d78:	cb 01       	movw	r24, r22
    4d7a:	bc 01       	movw	r22, r24
    4d7c:	cd 01       	movw	r24, r26
    4d7e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    4d82:	dc 01       	movw	r26, r24
    4d84:	cb 01       	movw	r24, r22
    4d86:	9c 8b       	std	Y+20, r25	; 0x14
    4d88:	8b 8b       	std	Y+19, r24	; 0x13
    4d8a:	0f c0       	rjmp	.+30     	; 0x4daa <LCD_invoidSendCommand+0x192>
    4d8c:	89 e1       	ldi	r24, 0x19	; 25
    4d8e:	90 e0       	ldi	r25, 0x00	; 0
    4d90:	9a 8b       	std	Y+18, r25	; 0x12
    4d92:	89 8b       	std	Y+17, r24	; 0x11
    4d94:	89 89       	ldd	r24, Y+17	; 0x11
    4d96:	9a 89       	ldd	r25, Y+18	; 0x12
    4d98:	01 97       	sbiw	r24, 0x01	; 1
    4d9a:	f1 f7       	brne	.-4      	; 0x4d98 <LCD_invoidSendCommand+0x180>
    4d9c:	9a 8b       	std	Y+18, r25	; 0x12
    4d9e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4da0:	8b 89       	ldd	r24, Y+19	; 0x13
    4da2:	9c 89       	ldd	r25, Y+20	; 0x14
    4da4:	01 97       	sbiw	r24, 0x01	; 1
    4da6:	9c 8b       	std	Y+20, r25	; 0x14
    4da8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4daa:	8b 89       	ldd	r24, Y+19	; 0x13
    4dac:	9c 89       	ldd	r25, Y+20	; 0x14
    4dae:	00 97       	sbiw	r24, 0x00	; 0
    4db0:	69 f7       	brne	.-38     	; 0x4d8c <LCD_invoidSendCommand+0x174>
    4db2:	14 c0       	rjmp	.+40     	; 0x4ddc <LCD_invoidSendCommand+0x1c4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4db4:	6d 89       	ldd	r22, Y+21	; 0x15
    4db6:	7e 89       	ldd	r23, Y+22	; 0x16
    4db8:	8f 89       	ldd	r24, Y+23	; 0x17
    4dba:	98 8d       	ldd	r25, Y+24	; 0x18
    4dbc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    4dc0:	dc 01       	movw	r26, r24
    4dc2:	cb 01       	movw	r24, r22
    4dc4:	9c 8b       	std	Y+20, r25	; 0x14
    4dc6:	8b 8b       	std	Y+19, r24	; 0x13
    4dc8:	8b 89       	ldd	r24, Y+19	; 0x13
    4dca:	9c 89       	ldd	r25, Y+20	; 0x14
    4dcc:	98 8b       	std	Y+16, r25	; 0x10
    4dce:	8f 87       	std	Y+15, r24	; 0x0f
    4dd0:	8f 85       	ldd	r24, Y+15	; 0x0f
    4dd2:	98 89       	ldd	r25, Y+16	; 0x10
    4dd4:	01 97       	sbiw	r24, 0x01	; 1
    4dd6:	f1 f7       	brne	.-4      	; 0x4dd4 <LCD_invoidSendCommand+0x1bc>
    4dd8:	98 8b       	std	Y+16, r25	; 0x10
    4dda:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(10); /* Garbage Number */
	DIO_enuSetPinValue(EN_PORT, EN_PIN, DIO_u8LOW);
    4ddc:	80 e0       	ldi	r24, 0x00	; 0
    4dde:	62 e0       	ldi	r22, 0x02	; 2
    4de0:	40 e0       	ldi	r20, 0x00	; 0
    4de2:	0e 94 02 08 	call	0x1004	; 0x1004 <DIO_enuSetPinValue>
    4de6:	80 e0       	ldi	r24, 0x00	; 0
    4de8:	90 e0       	ldi	r25, 0x00	; 0
    4dea:	a0 e2       	ldi	r26, 0x20	; 32
    4dec:	b1 e4       	ldi	r27, 0x41	; 65
    4dee:	8b 87       	std	Y+11, r24	; 0x0b
    4df0:	9c 87       	std	Y+12, r25	; 0x0c
    4df2:	ad 87       	std	Y+13, r26	; 0x0d
    4df4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4df6:	6b 85       	ldd	r22, Y+11	; 0x0b
    4df8:	7c 85       	ldd	r23, Y+12	; 0x0c
    4dfa:	8d 85       	ldd	r24, Y+13	; 0x0d
    4dfc:	9e 85       	ldd	r25, Y+14	; 0x0e
    4dfe:	20 e0       	ldi	r18, 0x00	; 0
    4e00:	30 e0       	ldi	r19, 0x00	; 0
    4e02:	4a e7       	ldi	r20, 0x7A	; 122
    4e04:	53 e4       	ldi	r21, 0x43	; 67
    4e06:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    4e0a:	dc 01       	movw	r26, r24
    4e0c:	cb 01       	movw	r24, r22
    4e0e:	8f 83       	std	Y+7, r24	; 0x07
    4e10:	98 87       	std	Y+8, r25	; 0x08
    4e12:	a9 87       	std	Y+9, r26	; 0x09
    4e14:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4e16:	6f 81       	ldd	r22, Y+7	; 0x07
    4e18:	78 85       	ldd	r23, Y+8	; 0x08
    4e1a:	89 85       	ldd	r24, Y+9	; 0x09
    4e1c:	9a 85       	ldd	r25, Y+10	; 0x0a
    4e1e:	20 e0       	ldi	r18, 0x00	; 0
    4e20:	30 e0       	ldi	r19, 0x00	; 0
    4e22:	40 e8       	ldi	r20, 0x80	; 128
    4e24:	5f e3       	ldi	r21, 0x3F	; 63
    4e26:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    4e2a:	88 23       	and	r24, r24
    4e2c:	2c f4       	brge	.+10     	; 0x4e38 <LCD_invoidSendCommand+0x220>
		__ticks = 1;
    4e2e:	81 e0       	ldi	r24, 0x01	; 1
    4e30:	90 e0       	ldi	r25, 0x00	; 0
    4e32:	9e 83       	std	Y+6, r25	; 0x06
    4e34:	8d 83       	std	Y+5, r24	; 0x05
    4e36:	3f c0       	rjmp	.+126    	; 0x4eb6 <LCD_invoidSendCommand+0x29e>
	else if (__tmp > 65535)
    4e38:	6f 81       	ldd	r22, Y+7	; 0x07
    4e3a:	78 85       	ldd	r23, Y+8	; 0x08
    4e3c:	89 85       	ldd	r24, Y+9	; 0x09
    4e3e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4e40:	20 e0       	ldi	r18, 0x00	; 0
    4e42:	3f ef       	ldi	r19, 0xFF	; 255
    4e44:	4f e7       	ldi	r20, 0x7F	; 127
    4e46:	57 e4       	ldi	r21, 0x47	; 71
    4e48:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    4e4c:	18 16       	cp	r1, r24
    4e4e:	4c f5       	brge	.+82     	; 0x4ea2 <LCD_invoidSendCommand+0x28a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4e50:	6b 85       	ldd	r22, Y+11	; 0x0b
    4e52:	7c 85       	ldd	r23, Y+12	; 0x0c
    4e54:	8d 85       	ldd	r24, Y+13	; 0x0d
    4e56:	9e 85       	ldd	r25, Y+14	; 0x0e
    4e58:	20 e0       	ldi	r18, 0x00	; 0
    4e5a:	30 e0       	ldi	r19, 0x00	; 0
    4e5c:	40 e2       	ldi	r20, 0x20	; 32
    4e5e:	51 e4       	ldi	r21, 0x41	; 65
    4e60:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    4e64:	dc 01       	movw	r26, r24
    4e66:	cb 01       	movw	r24, r22
    4e68:	bc 01       	movw	r22, r24
    4e6a:	cd 01       	movw	r24, r26
    4e6c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    4e70:	dc 01       	movw	r26, r24
    4e72:	cb 01       	movw	r24, r22
    4e74:	9e 83       	std	Y+6, r25	; 0x06
    4e76:	8d 83       	std	Y+5, r24	; 0x05
    4e78:	0f c0       	rjmp	.+30     	; 0x4e98 <LCD_invoidSendCommand+0x280>
    4e7a:	89 e1       	ldi	r24, 0x19	; 25
    4e7c:	90 e0       	ldi	r25, 0x00	; 0
    4e7e:	9c 83       	std	Y+4, r25	; 0x04
    4e80:	8b 83       	std	Y+3, r24	; 0x03
    4e82:	8b 81       	ldd	r24, Y+3	; 0x03
    4e84:	9c 81       	ldd	r25, Y+4	; 0x04
    4e86:	01 97       	sbiw	r24, 0x01	; 1
    4e88:	f1 f7       	brne	.-4      	; 0x4e86 <LCD_invoidSendCommand+0x26e>
    4e8a:	9c 83       	std	Y+4, r25	; 0x04
    4e8c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4e8e:	8d 81       	ldd	r24, Y+5	; 0x05
    4e90:	9e 81       	ldd	r25, Y+6	; 0x06
    4e92:	01 97       	sbiw	r24, 0x01	; 1
    4e94:	9e 83       	std	Y+6, r25	; 0x06
    4e96:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4e98:	8d 81       	ldd	r24, Y+5	; 0x05
    4e9a:	9e 81       	ldd	r25, Y+6	; 0x06
    4e9c:	00 97       	sbiw	r24, 0x00	; 0
    4e9e:	69 f7       	brne	.-38     	; 0x4e7a <LCD_invoidSendCommand+0x262>
    4ea0:	14 c0       	rjmp	.+40     	; 0x4eca <LCD_invoidSendCommand+0x2b2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4ea2:	6f 81       	ldd	r22, Y+7	; 0x07
    4ea4:	78 85       	ldd	r23, Y+8	; 0x08
    4ea6:	89 85       	ldd	r24, Y+9	; 0x09
    4ea8:	9a 85       	ldd	r25, Y+10	; 0x0a
    4eaa:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    4eae:	dc 01       	movw	r26, r24
    4eb0:	cb 01       	movw	r24, r22
    4eb2:	9e 83       	std	Y+6, r25	; 0x06
    4eb4:	8d 83       	std	Y+5, r24	; 0x05
    4eb6:	8d 81       	ldd	r24, Y+5	; 0x05
    4eb8:	9e 81       	ldd	r25, Y+6	; 0x06
    4eba:	9a 83       	std	Y+2, r25	; 0x02
    4ebc:	89 83       	std	Y+1, r24	; 0x01
    4ebe:	89 81       	ldd	r24, Y+1	; 0x01
    4ec0:	9a 81       	ldd	r25, Y+2	; 0x02
    4ec2:	01 97       	sbiw	r24, 0x01	; 1
    4ec4:	f1 f7       	brne	.-4      	; 0x4ec2 <LCD_invoidSendCommand+0x2aa>
    4ec6:	9a 83       	std	Y+2, r25	; 0x02
    4ec8:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10); //For speed difference between MC and LCD.
}
    4eca:	6d 96       	adiw	r28, 0x1d	; 29
    4ecc:	0f b6       	in	r0, 0x3f	; 63
    4ece:	f8 94       	cli
    4ed0:	de bf       	out	0x3e, r29	; 62
    4ed2:	0f be       	out	0x3f, r0	; 63
    4ed4:	cd bf       	out	0x3d, r28	; 61
    4ed6:	cf 91       	pop	r28
    4ed8:	df 91       	pop	r29
    4eda:	08 95       	ret

00004edc <main>:
#include "../MCAL/DIO/DIO_int.h"
#include "../HAL/LCD/LCD_int.h"
#include <util/delay.h>

int main(void)
{
    4edc:	df 93       	push	r29
    4ede:	cf 93       	push	r28
    4ee0:	cd b7       	in	r28, 0x3d	; 61
    4ee2:	de b7       	in	r29, 0x3e	; 62
    4ee4:	2e 97       	sbiw	r28, 0x0e	; 14
    4ee6:	0f b6       	in	r0, 0x3f	; 63
    4ee8:	f8 94       	cli
    4eea:	de bf       	out	0x3e, r29	; 62
    4eec:	0f be       	out	0x3f, r0	; 63
    4eee:	cd bf       	out	0x3d, r28	; 61
	LCD_enuInit();
    4ef0:	0e 94 f0 21 	call	0x43e0	; 0x43e0 <LCD_enuInit>
	LCD_enuDisplayChar('h');
	LCD_enuDisplayChar('m');
	LCD_enuDisplayChar('e');
	LCD_enuDisplayChar('d');
	*/
	LCD_enuSetPosition(6,1);
    4ef4:	86 e0       	ldi	r24, 0x06	; 6
    4ef6:	61 e0       	ldi	r22, 0x01	; 1
    4ef8:	0e 94 68 24 	call	0x48d0	; 0x48d0 <LCD_enuSetPosition>
	LCD_enuSendString((u8 *)"Ahmed"); //To avoid warning
    4efc:	80 e6       	ldi	r24, 0x60	; 96
    4efe:	90 e0       	ldi	r25, 0x00	; 0
    4f00:	0e 94 3a 24 	call	0x4874	; 0x4874 <LCD_enuSendString>
	LCD_enuSetPosition(7,2);
    4f04:	87 e0       	ldi	r24, 0x07	; 7
    4f06:	62 e0       	ldi	r22, 0x02	; 2
    4f08:	0e 94 68 24 	call	0x48d0	; 0x48d0 <LCD_enuSetPosition>
	LCD_enuSendString((u8 *)"Ali");
    4f0c:	86 e6       	ldi	r24, 0x66	; 102
    4f0e:	90 e0       	ldi	r25, 0x00	; 0
    4f10:	0e 94 3a 24 	call	0x4874	; 0x4874 <LCD_enuSendString>
    4f14:	80 e0       	ldi	r24, 0x00	; 0
    4f16:	90 e8       	ldi	r25, 0x80	; 128
    4f18:	ab e3       	ldi	r26, 0x3B	; 59
    4f1a:	b5 e4       	ldi	r27, 0x45	; 69
    4f1c:	8b 87       	std	Y+11, r24	; 0x0b
    4f1e:	9c 87       	std	Y+12, r25	; 0x0c
    4f20:	ad 87       	std	Y+13, r26	; 0x0d
    4f22:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4f24:	6b 85       	ldd	r22, Y+11	; 0x0b
    4f26:	7c 85       	ldd	r23, Y+12	; 0x0c
    4f28:	8d 85       	ldd	r24, Y+13	; 0x0d
    4f2a:	9e 85       	ldd	r25, Y+14	; 0x0e
    4f2c:	20 e0       	ldi	r18, 0x00	; 0
    4f2e:	30 e0       	ldi	r19, 0x00	; 0
    4f30:	4a e7       	ldi	r20, 0x7A	; 122
    4f32:	53 e4       	ldi	r21, 0x43	; 67
    4f34:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    4f38:	dc 01       	movw	r26, r24
    4f3a:	cb 01       	movw	r24, r22
    4f3c:	8f 83       	std	Y+7, r24	; 0x07
    4f3e:	98 87       	std	Y+8, r25	; 0x08
    4f40:	a9 87       	std	Y+9, r26	; 0x09
    4f42:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4f44:	6f 81       	ldd	r22, Y+7	; 0x07
    4f46:	78 85       	ldd	r23, Y+8	; 0x08
    4f48:	89 85       	ldd	r24, Y+9	; 0x09
    4f4a:	9a 85       	ldd	r25, Y+10	; 0x0a
    4f4c:	20 e0       	ldi	r18, 0x00	; 0
    4f4e:	30 e0       	ldi	r19, 0x00	; 0
    4f50:	40 e8       	ldi	r20, 0x80	; 128
    4f52:	5f e3       	ldi	r21, 0x3F	; 63
    4f54:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    4f58:	88 23       	and	r24, r24
    4f5a:	2c f4       	brge	.+10     	; 0x4f66 <main+0x8a>
		__ticks = 1;
    4f5c:	81 e0       	ldi	r24, 0x01	; 1
    4f5e:	90 e0       	ldi	r25, 0x00	; 0
    4f60:	9e 83       	std	Y+6, r25	; 0x06
    4f62:	8d 83       	std	Y+5, r24	; 0x05
    4f64:	3f c0       	rjmp	.+126    	; 0x4fe4 <main+0x108>
	else if (__tmp > 65535)
    4f66:	6f 81       	ldd	r22, Y+7	; 0x07
    4f68:	78 85       	ldd	r23, Y+8	; 0x08
    4f6a:	89 85       	ldd	r24, Y+9	; 0x09
    4f6c:	9a 85       	ldd	r25, Y+10	; 0x0a
    4f6e:	20 e0       	ldi	r18, 0x00	; 0
    4f70:	3f ef       	ldi	r19, 0xFF	; 255
    4f72:	4f e7       	ldi	r20, 0x7F	; 127
    4f74:	57 e4       	ldi	r21, 0x47	; 71
    4f76:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    4f7a:	18 16       	cp	r1, r24
    4f7c:	4c f5       	brge	.+82     	; 0x4fd0 <main+0xf4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4f7e:	6b 85       	ldd	r22, Y+11	; 0x0b
    4f80:	7c 85       	ldd	r23, Y+12	; 0x0c
    4f82:	8d 85       	ldd	r24, Y+13	; 0x0d
    4f84:	9e 85       	ldd	r25, Y+14	; 0x0e
    4f86:	20 e0       	ldi	r18, 0x00	; 0
    4f88:	30 e0       	ldi	r19, 0x00	; 0
    4f8a:	40 e2       	ldi	r20, 0x20	; 32
    4f8c:	51 e4       	ldi	r21, 0x41	; 65
    4f8e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    4f92:	dc 01       	movw	r26, r24
    4f94:	cb 01       	movw	r24, r22
    4f96:	bc 01       	movw	r22, r24
    4f98:	cd 01       	movw	r24, r26
    4f9a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    4f9e:	dc 01       	movw	r26, r24
    4fa0:	cb 01       	movw	r24, r22
    4fa2:	9e 83       	std	Y+6, r25	; 0x06
    4fa4:	8d 83       	std	Y+5, r24	; 0x05
    4fa6:	0f c0       	rjmp	.+30     	; 0x4fc6 <main+0xea>
    4fa8:	89 e1       	ldi	r24, 0x19	; 25
    4faa:	90 e0       	ldi	r25, 0x00	; 0
    4fac:	9c 83       	std	Y+4, r25	; 0x04
    4fae:	8b 83       	std	Y+3, r24	; 0x03
    4fb0:	8b 81       	ldd	r24, Y+3	; 0x03
    4fb2:	9c 81       	ldd	r25, Y+4	; 0x04
    4fb4:	01 97       	sbiw	r24, 0x01	; 1
    4fb6:	f1 f7       	brne	.-4      	; 0x4fb4 <main+0xd8>
    4fb8:	9c 83       	std	Y+4, r25	; 0x04
    4fba:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4fbc:	8d 81       	ldd	r24, Y+5	; 0x05
    4fbe:	9e 81       	ldd	r25, Y+6	; 0x06
    4fc0:	01 97       	sbiw	r24, 0x01	; 1
    4fc2:	9e 83       	std	Y+6, r25	; 0x06
    4fc4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4fc6:	8d 81       	ldd	r24, Y+5	; 0x05
    4fc8:	9e 81       	ldd	r25, Y+6	; 0x06
    4fca:	00 97       	sbiw	r24, 0x00	; 0
    4fcc:	69 f7       	brne	.-38     	; 0x4fa8 <main+0xcc>
    4fce:	14 c0       	rjmp	.+40     	; 0x4ff8 <main+0x11c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4fd0:	6f 81       	ldd	r22, Y+7	; 0x07
    4fd2:	78 85       	ldd	r23, Y+8	; 0x08
    4fd4:	89 85       	ldd	r24, Y+9	; 0x09
    4fd6:	9a 85       	ldd	r25, Y+10	; 0x0a
    4fd8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    4fdc:	dc 01       	movw	r26, r24
    4fde:	cb 01       	movw	r24, r22
    4fe0:	9e 83       	std	Y+6, r25	; 0x06
    4fe2:	8d 83       	std	Y+5, r24	; 0x05
    4fe4:	8d 81       	ldd	r24, Y+5	; 0x05
    4fe6:	9e 81       	ldd	r25, Y+6	; 0x06
    4fe8:	9a 83       	std	Y+2, r25	; 0x02
    4fea:	89 83       	std	Y+1, r24	; 0x01
    4fec:	89 81       	ldd	r24, Y+1	; 0x01
    4fee:	9a 81       	ldd	r25, Y+2	; 0x02
    4ff0:	01 97       	sbiw	r24, 0x01	; 1
    4ff2:	f1 f7       	brne	.-4      	; 0x4ff0 <main+0x114>
    4ff4:	9a 83       	std	Y+2, r25	; 0x02
    4ff6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(3000);
	LCD_enuSendCommand(0x01); //Clear Display
    4ff8:	81 e0       	ldi	r24, 0x01	; 1
    4ffa:	0e 94 25 24 	call	0x484a	; 0x484a <LCD_enuSendCommand>
    4ffe:	ff cf       	rjmp	.-2      	; 0x4ffe <main+0x122>

00005000 <__prologue_saves__>:
    5000:	2f 92       	push	r2
    5002:	3f 92       	push	r3
    5004:	4f 92       	push	r4
    5006:	5f 92       	push	r5
    5008:	6f 92       	push	r6
    500a:	7f 92       	push	r7
    500c:	8f 92       	push	r8
    500e:	9f 92       	push	r9
    5010:	af 92       	push	r10
    5012:	bf 92       	push	r11
    5014:	cf 92       	push	r12
    5016:	df 92       	push	r13
    5018:	ef 92       	push	r14
    501a:	ff 92       	push	r15
    501c:	0f 93       	push	r16
    501e:	1f 93       	push	r17
    5020:	cf 93       	push	r28
    5022:	df 93       	push	r29
    5024:	cd b7       	in	r28, 0x3d	; 61
    5026:	de b7       	in	r29, 0x3e	; 62
    5028:	ca 1b       	sub	r28, r26
    502a:	db 0b       	sbc	r29, r27
    502c:	0f b6       	in	r0, 0x3f	; 63
    502e:	f8 94       	cli
    5030:	de bf       	out	0x3e, r29	; 62
    5032:	0f be       	out	0x3f, r0	; 63
    5034:	cd bf       	out	0x3d, r28	; 61
    5036:	09 94       	ijmp

00005038 <__epilogue_restores__>:
    5038:	2a 88       	ldd	r2, Y+18	; 0x12
    503a:	39 88       	ldd	r3, Y+17	; 0x11
    503c:	48 88       	ldd	r4, Y+16	; 0x10
    503e:	5f 84       	ldd	r5, Y+15	; 0x0f
    5040:	6e 84       	ldd	r6, Y+14	; 0x0e
    5042:	7d 84       	ldd	r7, Y+13	; 0x0d
    5044:	8c 84       	ldd	r8, Y+12	; 0x0c
    5046:	9b 84       	ldd	r9, Y+11	; 0x0b
    5048:	aa 84       	ldd	r10, Y+10	; 0x0a
    504a:	b9 84       	ldd	r11, Y+9	; 0x09
    504c:	c8 84       	ldd	r12, Y+8	; 0x08
    504e:	df 80       	ldd	r13, Y+7	; 0x07
    5050:	ee 80       	ldd	r14, Y+6	; 0x06
    5052:	fd 80       	ldd	r15, Y+5	; 0x05
    5054:	0c 81       	ldd	r16, Y+4	; 0x04
    5056:	1b 81       	ldd	r17, Y+3	; 0x03
    5058:	aa 81       	ldd	r26, Y+2	; 0x02
    505a:	b9 81       	ldd	r27, Y+1	; 0x01
    505c:	ce 0f       	add	r28, r30
    505e:	d1 1d       	adc	r29, r1
    5060:	0f b6       	in	r0, 0x3f	; 63
    5062:	f8 94       	cli
    5064:	de bf       	out	0x3e, r29	; 62
    5066:	0f be       	out	0x3f, r0	; 63
    5068:	cd bf       	out	0x3d, r28	; 61
    506a:	ed 01       	movw	r28, r26
    506c:	08 95       	ret

0000506e <_exit>:
    506e:	f8 94       	cli

00005070 <__stop_program>:
    5070:	ff cf       	rjmp	.-2      	; 0x5070 <__stop_program>
