Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Dec 30 18:52:39 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               37          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9956)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10374)
5. checking no_input_delay (17)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9956)
---------------------------
 There are 755 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/IDRegEX/ALU_control_out_IDEX_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/IDRegEX/ALU_control_out_IDEX_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/IDRegEX/ALU_control_out_IDEX_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/IDRegEX/ALU_control_out_IDEX_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[30]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1783 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1783 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1783 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1783 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1783 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10374)
----------------------------------------------------
 There are 10374 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                10420          inf        0.000                      0                10420           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         10420 Endpoints
Min Delay         10420 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.954ns  (logic 8.319ns (23.139%)  route 27.634ns (76.861%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[8]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.055     1.474    U11/vga_controller/v_count_reg_n_1_[8]
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.296     1.770 r  U11/vga_controller/Blue_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.665     2.436    U11/vga_controller/Blue_OBUF[3]_inst_i_24_n_1
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.560 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.851     3.411    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     3.535 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.832     4.367    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.491 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.677     5.168    U11/vga_display/C__0[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.292 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.292    U11/vga_controller/S[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.519 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.549    11.068    U11/vga_display/display_data_reg_3072_3135_0_2/ADDRC4
    SLICE_X50Y68         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.371 r  U11/vga_display/display_data_reg_3072_3135_0_2/RAMC/O
                         net (fo=1, routed)           1.126    12.497    U11/vga_display/display_data_reg_3072_3135_0_2_n_3
    SLICE_X47Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  U11/vga_display/text_ascii_carry_i_83/O
                         net (fo=1, routed)           0.000    12.621    U11/vga_display/text_ascii_carry_i_83_n_1
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.238    12.859 r  U11/vga_display/text_ascii_carry_i_42/O
                         net (fo=1, routed)           0.000    12.859    U11/vga_display/text_ascii_carry_i_42_n_1
    SLICE_X47Y71         MUXF8 (Prop_muxf8_I0_O)      0.104    12.963 r  U11/vga_display/text_ascii_carry_i_15/O
                         net (fo=1, routed)           1.220    14.183    U11/vga_display/text_ascii_carry_i_15_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.499 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           0.963    15.462    U11/vga_display/text_ascii0[2]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.586 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    15.586    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.834 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.163    16.997    U11/vga_display/font_addr0[2]
    SLICE_X36Y85         LUT2 (Prop_lut2_I0_O)        0.302    17.299 r  U11/vga_display/Blue_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.299    U11/vga_display/Blue_OBUF[3]_inst_i_69_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.547 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=405, routed)         5.303    22.850    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[3]
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.306    23.156 r  U11/vga_display/Blue_OBUF[3]_inst_i_544/O
                         net (fo=1, routed)           0.000    23.156    U11/vga_display/Blue_OBUF[3]_inst_i_544_n_1
    SLICE_X46Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    23.397 r  U11/vga_display/Blue_OBUF[3]_inst_i_274/O
                         net (fo=1, routed)           0.000    23.397    U11/vga_display/Blue_OBUF[3]_inst_i_274_n_1
    SLICE_X46Y95         MUXF8 (Prop_muxf8_I0_O)      0.098    23.495 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=1, routed)           0.560    24.055    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.319    24.374 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.549    24.923    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_1
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    25.047 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.819    25.866    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.990 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.154    26.144    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    26.268 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.147    32.415    Red_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    35.954 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.954    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.810ns  (logic 8.316ns (23.223%)  route 27.493ns (76.777%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[8]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.055     1.474    U11/vga_controller/v_count_reg_n_1_[8]
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.296     1.770 r  U11/vga_controller/Blue_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.665     2.436    U11/vga_controller/Blue_OBUF[3]_inst_i_24_n_1
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.560 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.851     3.411    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     3.535 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.832     4.367    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.491 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.677     5.168    U11/vga_display/C__0[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.292 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.292    U11/vga_controller/S[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.519 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.549    11.068    U11/vga_display/display_data_reg_3072_3135_0_2/ADDRC4
    SLICE_X50Y68         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.371 r  U11/vga_display/display_data_reg_3072_3135_0_2/RAMC/O
                         net (fo=1, routed)           1.126    12.497    U11/vga_display/display_data_reg_3072_3135_0_2_n_3
    SLICE_X47Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  U11/vga_display/text_ascii_carry_i_83/O
                         net (fo=1, routed)           0.000    12.621    U11/vga_display/text_ascii_carry_i_83_n_1
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.238    12.859 r  U11/vga_display/text_ascii_carry_i_42/O
                         net (fo=1, routed)           0.000    12.859    U11/vga_display/text_ascii_carry_i_42_n_1
    SLICE_X47Y71         MUXF8 (Prop_muxf8_I0_O)      0.104    12.963 r  U11/vga_display/text_ascii_carry_i_15/O
                         net (fo=1, routed)           1.220    14.183    U11/vga_display/text_ascii_carry_i_15_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.499 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           0.963    15.462    U11/vga_display/text_ascii0[2]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.586 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    15.586    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.834 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.163    16.997    U11/vga_display/font_addr0[2]
    SLICE_X36Y85         LUT2 (Prop_lut2_I0_O)        0.302    17.299 r  U11/vga_display/Blue_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.299    U11/vga_display/Blue_OBUF[3]_inst_i_69_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.547 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=405, routed)         5.303    22.850    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[3]
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.306    23.156 r  U11/vga_display/Blue_OBUF[3]_inst_i_544/O
                         net (fo=1, routed)           0.000    23.156    U11/vga_display/Blue_OBUF[3]_inst_i_544_n_1
    SLICE_X46Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    23.397 r  U11/vga_display/Blue_OBUF[3]_inst_i_274/O
                         net (fo=1, routed)           0.000    23.397    U11/vga_display/Blue_OBUF[3]_inst_i_274_n_1
    SLICE_X46Y95         MUXF8 (Prop_muxf8_I0_O)      0.098    23.495 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=1, routed)           0.560    24.055    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.319    24.374 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.549    24.923    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_1
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    25.047 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.819    25.866    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.990 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.154    26.144    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    26.268 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.006    32.274    Red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    35.810 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    35.810    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.670ns  (logic 8.328ns (23.347%)  route 27.342ns (76.653%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[8]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.055     1.474    U11/vga_controller/v_count_reg_n_1_[8]
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.296     1.770 r  U11/vga_controller/Blue_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.665     2.436    U11/vga_controller/Blue_OBUF[3]_inst_i_24_n_1
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.560 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.851     3.411    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     3.535 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.832     4.367    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.491 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.677     5.168    U11/vga_display/C__0[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.292 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.292    U11/vga_controller/S[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.519 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.549    11.068    U11/vga_display/display_data_reg_3072_3135_0_2/ADDRC4
    SLICE_X50Y68         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.371 r  U11/vga_display/display_data_reg_3072_3135_0_2/RAMC/O
                         net (fo=1, routed)           1.126    12.497    U11/vga_display/display_data_reg_3072_3135_0_2_n_3
    SLICE_X47Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  U11/vga_display/text_ascii_carry_i_83/O
                         net (fo=1, routed)           0.000    12.621    U11/vga_display/text_ascii_carry_i_83_n_1
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.238    12.859 r  U11/vga_display/text_ascii_carry_i_42/O
                         net (fo=1, routed)           0.000    12.859    U11/vga_display/text_ascii_carry_i_42_n_1
    SLICE_X47Y71         MUXF8 (Prop_muxf8_I0_O)      0.104    12.963 r  U11/vga_display/text_ascii_carry_i_15/O
                         net (fo=1, routed)           1.220    14.183    U11/vga_display/text_ascii_carry_i_15_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.499 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           0.963    15.462    U11/vga_display/text_ascii0[2]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.586 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    15.586    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.834 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.163    16.997    U11/vga_display/font_addr0[2]
    SLICE_X36Y85         LUT2 (Prop_lut2_I0_O)        0.302    17.299 r  U11/vga_display/Blue_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.299    U11/vga_display/Blue_OBUF[3]_inst_i_69_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.547 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=405, routed)         5.303    22.850    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[3]
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.306    23.156 r  U11/vga_display/Blue_OBUF[3]_inst_i_544/O
                         net (fo=1, routed)           0.000    23.156    U11/vga_display/Blue_OBUF[3]_inst_i_544_n_1
    SLICE_X46Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    23.397 r  U11/vga_display/Blue_OBUF[3]_inst_i_274/O
                         net (fo=1, routed)           0.000    23.397    U11/vga_display/Blue_OBUF[3]_inst_i_274_n_1
    SLICE_X46Y95         MUXF8 (Prop_muxf8_I0_O)      0.098    23.495 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=1, routed)           0.560    24.055    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.319    24.374 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.549    24.923    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_1
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    25.047 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.819    25.866    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.990 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.154    26.144    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    26.268 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.856    32.123    Red_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    35.670 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.670    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.519ns  (logic 8.327ns (23.445%)  route 27.192ns (76.555%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[8]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.055     1.474    U11/vga_controller/v_count_reg_n_1_[8]
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.296     1.770 r  U11/vga_controller/Blue_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.665     2.436    U11/vga_controller/Blue_OBUF[3]_inst_i_24_n_1
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.560 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.851     3.411    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     3.535 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.832     4.367    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.491 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.677     5.168    U11/vga_display/C__0[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.292 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.292    U11/vga_controller/S[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.519 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.549    11.068    U11/vga_display/display_data_reg_3072_3135_0_2/ADDRC4
    SLICE_X50Y68         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.371 r  U11/vga_display/display_data_reg_3072_3135_0_2/RAMC/O
                         net (fo=1, routed)           1.126    12.497    U11/vga_display/display_data_reg_3072_3135_0_2_n_3
    SLICE_X47Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  U11/vga_display/text_ascii_carry_i_83/O
                         net (fo=1, routed)           0.000    12.621    U11/vga_display/text_ascii_carry_i_83_n_1
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.238    12.859 r  U11/vga_display/text_ascii_carry_i_42/O
                         net (fo=1, routed)           0.000    12.859    U11/vga_display/text_ascii_carry_i_42_n_1
    SLICE_X47Y71         MUXF8 (Prop_muxf8_I0_O)      0.104    12.963 r  U11/vga_display/text_ascii_carry_i_15/O
                         net (fo=1, routed)           1.220    14.183    U11/vga_display/text_ascii_carry_i_15_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.499 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           0.963    15.462    U11/vga_display/text_ascii0[2]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.586 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    15.586    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.834 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.163    16.997    U11/vga_display/font_addr0[2]
    SLICE_X36Y85         LUT2 (Prop_lut2_I0_O)        0.302    17.299 r  U11/vga_display/Blue_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.299    U11/vga_display/Blue_OBUF[3]_inst_i_69_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.547 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=405, routed)         5.303    22.850    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[3]
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.306    23.156 r  U11/vga_display/Blue_OBUF[3]_inst_i_544/O
                         net (fo=1, routed)           0.000    23.156    U11/vga_display/Blue_OBUF[3]_inst_i_544_n_1
    SLICE_X46Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    23.397 r  U11/vga_display/Blue_OBUF[3]_inst_i_274/O
                         net (fo=1, routed)           0.000    23.397    U11/vga_display/Blue_OBUF[3]_inst_i_274_n_1
    SLICE_X46Y95         MUXF8 (Prop_muxf8_I0_O)      0.098    23.495 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=1, routed)           0.560    24.055    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.319    24.374 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.549    24.923    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_1
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    25.047 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.819    25.866    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.990 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.154    26.144    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    26.268 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.705    31.973    Red_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    35.519 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    35.519    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.368ns  (logic 8.327ns (23.545%)  route 27.041ns (76.455%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[8]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.055     1.474    U11/vga_controller/v_count_reg_n_1_[8]
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.296     1.770 r  U11/vga_controller/Blue_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.665     2.436    U11/vga_controller/Blue_OBUF[3]_inst_i_24_n_1
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.560 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.851     3.411    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     3.535 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.832     4.367    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.491 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.677     5.168    U11/vga_display/C__0[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.292 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.292    U11/vga_controller/S[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.519 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.549    11.068    U11/vga_display/display_data_reg_3072_3135_0_2/ADDRC4
    SLICE_X50Y68         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.371 r  U11/vga_display/display_data_reg_3072_3135_0_2/RAMC/O
                         net (fo=1, routed)           1.126    12.497    U11/vga_display/display_data_reg_3072_3135_0_2_n_3
    SLICE_X47Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  U11/vga_display/text_ascii_carry_i_83/O
                         net (fo=1, routed)           0.000    12.621    U11/vga_display/text_ascii_carry_i_83_n_1
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.238    12.859 r  U11/vga_display/text_ascii_carry_i_42/O
                         net (fo=1, routed)           0.000    12.859    U11/vga_display/text_ascii_carry_i_42_n_1
    SLICE_X47Y71         MUXF8 (Prop_muxf8_I0_O)      0.104    12.963 r  U11/vga_display/text_ascii_carry_i_15/O
                         net (fo=1, routed)           1.220    14.183    U11/vga_display/text_ascii_carry_i_15_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.499 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           0.963    15.462    U11/vga_display/text_ascii0[2]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.586 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    15.586    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.834 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.163    16.997    U11/vga_display/font_addr0[2]
    SLICE_X36Y85         LUT2 (Prop_lut2_I0_O)        0.302    17.299 r  U11/vga_display/Blue_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.299    U11/vga_display/Blue_OBUF[3]_inst_i_69_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.547 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=405, routed)         5.303    22.850    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[3]
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.306    23.156 r  U11/vga_display/Blue_OBUF[3]_inst_i_544/O
                         net (fo=1, routed)           0.000    23.156    U11/vga_display/Blue_OBUF[3]_inst_i_544_n_1
    SLICE_X46Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    23.397 r  U11/vga_display/Blue_OBUF[3]_inst_i_274/O
                         net (fo=1, routed)           0.000    23.397    U11/vga_display/Blue_OBUF[3]_inst_i_274_n_1
    SLICE_X46Y95         MUXF8 (Prop_muxf8_I0_O)      0.098    23.495 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=1, routed)           0.560    24.055    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.319    24.374 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.549    24.923    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_1
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    25.047 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.819    25.866    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.990 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.154    26.144    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    26.268 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.554    31.822    Red_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    35.368 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.368    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.215ns  (logic 8.326ns (23.642%)  route 26.890ns (76.358%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[8]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.055     1.474    U11/vga_controller/v_count_reg_n_1_[8]
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.296     1.770 r  U11/vga_controller/Blue_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.665     2.436    U11/vga_controller/Blue_OBUF[3]_inst_i_24_n_1
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.560 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.851     3.411    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     3.535 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.832     4.367    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.491 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.677     5.168    U11/vga_display/C__0[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.292 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.292    U11/vga_controller/S[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.519 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.549    11.068    U11/vga_display/display_data_reg_3072_3135_0_2/ADDRC4
    SLICE_X50Y68         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.371 r  U11/vga_display/display_data_reg_3072_3135_0_2/RAMC/O
                         net (fo=1, routed)           1.126    12.497    U11/vga_display/display_data_reg_3072_3135_0_2_n_3
    SLICE_X47Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  U11/vga_display/text_ascii_carry_i_83/O
                         net (fo=1, routed)           0.000    12.621    U11/vga_display/text_ascii_carry_i_83_n_1
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.238    12.859 r  U11/vga_display/text_ascii_carry_i_42/O
                         net (fo=1, routed)           0.000    12.859    U11/vga_display/text_ascii_carry_i_42_n_1
    SLICE_X47Y71         MUXF8 (Prop_muxf8_I0_O)      0.104    12.963 r  U11/vga_display/text_ascii_carry_i_15/O
                         net (fo=1, routed)           1.220    14.183    U11/vga_display/text_ascii_carry_i_15_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.499 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           0.963    15.462    U11/vga_display/text_ascii0[2]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.586 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    15.586    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.834 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.163    16.997    U11/vga_display/font_addr0[2]
    SLICE_X36Y85         LUT2 (Prop_lut2_I0_O)        0.302    17.299 r  U11/vga_display/Blue_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.299    U11/vga_display/Blue_OBUF[3]_inst_i_69_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.547 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=405, routed)         5.303    22.850    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[3]
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.306    23.156 r  U11/vga_display/Blue_OBUF[3]_inst_i_544/O
                         net (fo=1, routed)           0.000    23.156    U11/vga_display/Blue_OBUF[3]_inst_i_544_n_1
    SLICE_X46Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    23.397 r  U11/vga_display/Blue_OBUF[3]_inst_i_274/O
                         net (fo=1, routed)           0.000    23.397    U11/vga_display/Blue_OBUF[3]_inst_i_274_n_1
    SLICE_X46Y95         MUXF8 (Prop_muxf8_I0_O)      0.098    23.495 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=1, routed)           0.560    24.055    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.319    24.374 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.549    24.923    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_1
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    25.047 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.819    25.866    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.990 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.154    26.144    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    26.268 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.403    31.671    Red_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    35.215 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    35.215    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.071ns  (logic 8.333ns (23.759%)  route 26.739ns (76.241%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[8]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.055     1.474    U11/vga_controller/v_count_reg_n_1_[8]
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.296     1.770 r  U11/vga_controller/Blue_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.665     2.436    U11/vga_controller/Blue_OBUF[3]_inst_i_24_n_1
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.560 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.851     3.411    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     3.535 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.832     4.367    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.491 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.677     5.168    U11/vga_display/C__0[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.292 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.292    U11/vga_controller/S[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.519 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.549    11.068    U11/vga_display/display_data_reg_3072_3135_0_2/ADDRC4
    SLICE_X50Y68         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.371 r  U11/vga_display/display_data_reg_3072_3135_0_2/RAMC/O
                         net (fo=1, routed)           1.126    12.497    U11/vga_display/display_data_reg_3072_3135_0_2_n_3
    SLICE_X47Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  U11/vga_display/text_ascii_carry_i_83/O
                         net (fo=1, routed)           0.000    12.621    U11/vga_display/text_ascii_carry_i_83_n_1
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.238    12.859 r  U11/vga_display/text_ascii_carry_i_42/O
                         net (fo=1, routed)           0.000    12.859    U11/vga_display/text_ascii_carry_i_42_n_1
    SLICE_X47Y71         MUXF8 (Prop_muxf8_I0_O)      0.104    12.963 r  U11/vga_display/text_ascii_carry_i_15/O
                         net (fo=1, routed)           1.220    14.183    U11/vga_display/text_ascii_carry_i_15_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.499 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           0.963    15.462    U11/vga_display/text_ascii0[2]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.586 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    15.586    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.834 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.163    16.997    U11/vga_display/font_addr0[2]
    SLICE_X36Y85         LUT2 (Prop_lut2_I0_O)        0.302    17.299 r  U11/vga_display/Blue_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.299    U11/vga_display/Blue_OBUF[3]_inst_i_69_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.547 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=405, routed)         5.303    22.850    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[3]
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.306    23.156 r  U11/vga_display/Blue_OBUF[3]_inst_i_544/O
                         net (fo=1, routed)           0.000    23.156    U11/vga_display/Blue_OBUF[3]_inst_i_544_n_1
    SLICE_X46Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    23.397 r  U11/vga_display/Blue_OBUF[3]_inst_i_274/O
                         net (fo=1, routed)           0.000    23.397    U11/vga_display/Blue_OBUF[3]_inst_i_274_n_1
    SLICE_X46Y95         MUXF8 (Prop_muxf8_I0_O)      0.098    23.495 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=1, routed)           0.560    24.055    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.319    24.374 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.549    24.923    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_1
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    25.047 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.819    25.866    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.990 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.154    26.144    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    26.268 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.252    31.520    Red_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    35.071 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.071    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.920ns  (logic 8.332ns (23.861%)  route 26.588ns (76.139%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[8]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.055     1.474    U11/vga_controller/v_count_reg_n_1_[8]
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.296     1.770 r  U11/vga_controller/Blue_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.665     2.436    U11/vga_controller/Blue_OBUF[3]_inst_i_24_n_1
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.560 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.851     3.411    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     3.535 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.832     4.367    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.491 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.677     5.168    U11/vga_display/C__0[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.292 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.292    U11/vga_controller/S[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.519 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.549    11.068    U11/vga_display/display_data_reg_3072_3135_0_2/ADDRC4
    SLICE_X50Y68         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.371 r  U11/vga_display/display_data_reg_3072_3135_0_2/RAMC/O
                         net (fo=1, routed)           1.126    12.497    U11/vga_display/display_data_reg_3072_3135_0_2_n_3
    SLICE_X47Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  U11/vga_display/text_ascii_carry_i_83/O
                         net (fo=1, routed)           0.000    12.621    U11/vga_display/text_ascii_carry_i_83_n_1
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.238    12.859 r  U11/vga_display/text_ascii_carry_i_42/O
                         net (fo=1, routed)           0.000    12.859    U11/vga_display/text_ascii_carry_i_42_n_1
    SLICE_X47Y71         MUXF8 (Prop_muxf8_I0_O)      0.104    12.963 r  U11/vga_display/text_ascii_carry_i_15/O
                         net (fo=1, routed)           1.220    14.183    U11/vga_display/text_ascii_carry_i_15_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.499 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           0.963    15.462    U11/vga_display/text_ascii0[2]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.586 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    15.586    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.834 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.163    16.997    U11/vga_display/font_addr0[2]
    SLICE_X36Y85         LUT2 (Prop_lut2_I0_O)        0.302    17.299 r  U11/vga_display/Blue_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.299    U11/vga_display/Blue_OBUF[3]_inst_i_69_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.547 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=405, routed)         5.303    22.850    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[3]
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.306    23.156 r  U11/vga_display/Blue_OBUF[3]_inst_i_544/O
                         net (fo=1, routed)           0.000    23.156    U11/vga_display/Blue_OBUF[3]_inst_i_544_n_1
    SLICE_X46Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    23.397 r  U11/vga_display/Blue_OBUF[3]_inst_i_274/O
                         net (fo=1, routed)           0.000    23.397    U11/vga_display/Blue_OBUF[3]_inst_i_274_n_1
    SLICE_X46Y95         MUXF8 (Prop_muxf8_I0_O)      0.098    23.495 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=1, routed)           0.560    24.055    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.319    24.374 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.549    24.923    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_1
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    25.047 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.819    25.866    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.990 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.154    26.144    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    26.268 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.101    31.369    Red_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    34.920 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.920    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.599ns  (logic 8.304ns (24.002%)  route 26.294ns (75.998%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[8]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.055     1.474    U11/vga_controller/v_count_reg_n_1_[8]
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.296     1.770 r  U11/vga_controller/Blue_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.665     2.436    U11/vga_controller/Blue_OBUF[3]_inst_i_24_n_1
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.560 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.851     3.411    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     3.535 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.832     4.367    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.491 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.677     5.168    U11/vga_display/C__0[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.292 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.292    U11/vga_controller/S[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.519 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.549    11.068    U11/vga_display/display_data_reg_3072_3135_0_2/ADDRC4
    SLICE_X50Y68         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.371 r  U11/vga_display/display_data_reg_3072_3135_0_2/RAMC/O
                         net (fo=1, routed)           1.126    12.497    U11/vga_display/display_data_reg_3072_3135_0_2_n_3
    SLICE_X47Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  U11/vga_display/text_ascii_carry_i_83/O
                         net (fo=1, routed)           0.000    12.621    U11/vga_display/text_ascii_carry_i_83_n_1
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.238    12.859 r  U11/vga_display/text_ascii_carry_i_42/O
                         net (fo=1, routed)           0.000    12.859    U11/vga_display/text_ascii_carry_i_42_n_1
    SLICE_X47Y71         MUXF8 (Prop_muxf8_I0_O)      0.104    12.963 r  U11/vga_display/text_ascii_carry_i_15/O
                         net (fo=1, routed)           1.220    14.183    U11/vga_display/text_ascii_carry_i_15_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.499 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           0.963    15.462    U11/vga_display/text_ascii0[2]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.586 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    15.586    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.834 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.163    16.997    U11/vga_display/font_addr0[2]
    SLICE_X36Y85         LUT2 (Prop_lut2_I0_O)        0.302    17.299 r  U11/vga_display/Blue_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.299    U11/vga_display/Blue_OBUF[3]_inst_i_69_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.547 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=405, routed)         5.303    22.850    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[3]
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.306    23.156 r  U11/vga_display/Blue_OBUF[3]_inst_i_544/O
                         net (fo=1, routed)           0.000    23.156    U11/vga_display/Blue_OBUF[3]_inst_i_544_n_1
    SLICE_X46Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    23.397 r  U11/vga_display/Blue_OBUF[3]_inst_i_274/O
                         net (fo=1, routed)           0.000    23.397    U11/vga_display/Blue_OBUF[3]_inst_i_274_n_1
    SLICE_X46Y95         MUXF8 (Prop_muxf8_I0_O)      0.098    23.495 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=1, routed)           0.560    24.055    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.319    24.374 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.549    24.923    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_1
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    25.047 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.819    25.866    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.990 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.154    26.144    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    26.268 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.808    31.075    Red_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    34.599 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    34.599    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.472ns  (logic 8.329ns (24.162%)  route 26.143ns (75.838%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[8]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.055     1.474    U11/vga_controller/v_count_reg_n_1_[8]
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.296     1.770 r  U11/vga_controller/Blue_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.665     2.436    U11/vga_controller/Blue_OBUF[3]_inst_i_24_n_1
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.560 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.851     3.411    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     3.535 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.832     4.367    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.491 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.677     5.168    U11/vga_display/C__0[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.292 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.292    U11/vga_controller/S[0]
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.519 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.549    11.068    U11/vga_display/display_data_reg_3072_3135_0_2/ADDRC4
    SLICE_X50Y68         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.371 r  U11/vga_display/display_data_reg_3072_3135_0_2/RAMC/O
                         net (fo=1, routed)           1.126    12.497    U11/vga_display/display_data_reg_3072_3135_0_2_n_3
    SLICE_X47Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.621 r  U11/vga_display/text_ascii_carry_i_83/O
                         net (fo=1, routed)           0.000    12.621    U11/vga_display/text_ascii_carry_i_83_n_1
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I0_O)      0.238    12.859 r  U11/vga_display/text_ascii_carry_i_42/O
                         net (fo=1, routed)           0.000    12.859    U11/vga_display/text_ascii_carry_i_42_n_1
    SLICE_X47Y71         MUXF8 (Prop_muxf8_I0_O)      0.104    12.963 r  U11/vga_display/text_ascii_carry_i_15/O
                         net (fo=1, routed)           1.220    14.183    U11/vga_display/text_ascii_carry_i_15_n_1
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.499 r  U11/vga_display/text_ascii_carry_i_2/O
                         net (fo=2, routed)           0.963    15.462    U11/vga_display/text_ascii0[2]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.586 r  U11/vga_display/text_ascii_carry_i_6/O
                         net (fo=1, routed)           0.000    15.586    U11/vga_display/text_ascii_carry_i_6_n_1
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.834 r  U11/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           1.163    16.997    U11/vga_display/font_addr0[2]
    SLICE_X36Y85         LUT2 (Prop_lut2_I0_O)        0.302    17.299 r  U11/vga_display/Blue_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.000    17.299    U11/vga_display/Blue_OBUF[3]_inst_i_69_n_1
    SLICE_X36Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.547 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=405, routed)         5.303    22.850    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[3]
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.306    23.156 r  U11/vga_display/Blue_OBUF[3]_inst_i_544/O
                         net (fo=1, routed)           0.000    23.156    U11/vga_display/Blue_OBUF[3]_inst_i_544_n_1
    SLICE_X46Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    23.397 r  U11/vga_display/Blue_OBUF[3]_inst_i_274/O
                         net (fo=1, routed)           0.000    23.397    U11/vga_display/Blue_OBUF[3]_inst_i_274_n_1
    SLICE_X46Y95         MUXF8 (Prop_muxf8_I0_O)      0.098    23.495 r  U11/vga_display/Blue_OBUF[3]_inst_i_110/O
                         net (fo=1, routed)           0.560    24.055    U11/vga_display/Blue_OBUF[3]_inst_i_110_n_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.319    24.374 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.549    24.923    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_1
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124    25.047 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.819    25.866    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.990 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.154    26.144    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    26.268 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.656    30.924    Red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    34.472 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.472    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/EXRegMem/MemtoReg_out_EXMem_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/MemRegWB/MemtoReg_out_MemWB_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE                         0.000     0.000 r  U1/EXRegMem/MemtoReg_out_EXMem_reg[1]/C
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/EXRegMem/MemtoReg_out_EXMem_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    U1/MemRegWB/EXRegMem_MemtoReg_out_EXMem[1]
    SLICE_X31Y57         FDRE                                         r  U1/MemRegWB/MemtoReg_out_MemWB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/EXRegMem/MemtoReg_out_EXMem_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/MemRegWB/MemtoReg_out_MemWB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE                         0.000     0.000 r  U1/EXRegMem/MemtoReg_out_EXMem_reg[0]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/EXRegMem/MemtoReg_out_EXMem_reg[0]/Q
                         net (fo=1, routed)           0.120     0.248    U1/MemRegWB/EXRegMem_MemtoReg_out_EXMem[0]
    SLICE_X31Y56         FDRE                                         r  U1/MemRegWB/MemtoReg_out_MemWB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[15]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[15]/Q
                         net (fo=2, routed)           0.062     0.203    U10/counter1_Lock_reg_n_0_[15]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.045     0.248 r  U10/counter1[14]_i_1/O
                         net (fo=1, routed)           0.000     0.248    U10/p_1_in[14]
    SLICE_X5Y64          FDCE                                         r  U10/counter1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.094%)  route 0.065ns (25.906%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[15]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[15]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter1_Lock_reg_n_0_[15]
    SLICE_X5Y64          LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  U10/counter1[15]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/p_1_in[15]
    SLICE_X5Y64          FDCE                                         r  U10/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[1]/C
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[1]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter1_Lock_reg_n_0_[1]
    SLICE_X6Y60          LUT6 (Prop_lut6_I4_O)        0.045     0.251 r  U10/counter1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/p_1_in[0]
    SLICE_X6Y60          FDCE                                         r  U10/counter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[7]/C
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter2_Lock_reg[7]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter2_Lock_reg_n_0_[7]
    SLICE_X2Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  U10/counter2[7]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/counter2[7]_i_1_n_0
    SLICE_X2Y62          FDCE                                         r  U10/counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[3]/C
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[3]/Q
                         net (fo=2, routed)           0.066     0.207    U10/counter1_Lock_reg_n_0_[3]
    SLICE_X6Y60          LUT6 (Prop_lut6_I4_O)        0.045     0.252 r  U10/counter1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.252    U10/p_1_in[2]
    SLICE_X6Y60          FDCE                                         r  U10/counter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[29]/C
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter2_Lock_reg[29]/Q
                         net (fo=2, routed)           0.069     0.210    U10/counter2_Lock_reg_n_0_[29]
    SLICE_X4Y67          LUT6 (Prop_lut6_I3_O)        0.045     0.255 r  U10/counter2[29]_i_1/O
                         net (fo=1, routed)           0.000     0.255    U10/counter2[29]_i_1_n_0
    SLICE_X4Y67          FDCE                                         r  U10/counter2_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/EXRegMem/inst_out_EXMem_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/MemRegWB/inst_out_MemWB_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.147%)  route 0.132ns (50.853%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE                         0.000     0.000 r  U1/EXRegMem/inst_out_EXMem_reg[5]/C
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/EXRegMem/inst_out_EXMem_reg[5]/Q
                         net (fo=2, routed)           0.132     0.260    U1/MemRegWB/U1_inst_EXMem[1]
    SLICE_X31Y58         FDRE                                         r  U1/MemRegWB/inst_out_MemWB_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/IDRegEX/Rs2_out_IDEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/EXRegMem/Rs2_out_EXMem_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE                         0.000     0.000 r  U1/IDRegEX/Rs2_out_IDEX_reg[0]/C
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/IDRegEX/Rs2_out_IDEX_reg[0]/Q
                         net (fo=13, routed)          0.122     0.263    U1/EXRegMem/Rs2_out_EXMem_reg[0]_0
    SLICE_X37Y52         FDRE                                         r  U1/EXRegMem/Rs2_out_EXMem_reg[0]/D
  -------------------------------------------------------------------    -------------------





