{"vcs1":{"timestamp_begin":1735213746.399617320, "rt":2.07, "ut":0.75, "st":0.35}}
{"vcselab":{"timestamp_begin":1735213748.565598749, "rt":1.43, "ut":0.32, "st":0.22}}
{"link":{"timestamp_begin":1735213750.095257796, "rt":0.40, "ut":0.16, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735213745.400454200}
{"VCS_COMP_START_TIME": 1735213745.400454200}
{"VCS_COMP_END_TIME": 1735213757.496006744}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331900}}
{"stitch_vcselab": {"peak_mem": 223364}}
