###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       412878   # Number of WRITE/WRITEP commands
num_reads_done                 =      1708109   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1352417   # Number of read row buffer hits
num_read_cmds                  =      1708090   # Number of READ/READP commands
num_writes_done                =       412888   # Number of read requests issued
num_write_row_hits             =       316508   # Number of write row buffer hits
num_act_cmds                   =       457231   # Number of ACT commands
num_pre_cmds                   =       457202   # Number of PRE commands
num_ondemand_pres              =       429858   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9644355   # Cyles of rank active rank.0
rank_active_cycles.1           =      9638187   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       355645   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       361813   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2054134   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        33945   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5737   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3290   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2506   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1861   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1293   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1017   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          912   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          741   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15598   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           33   # Write cmd latency (cycles)
write_latency[20-39]           =          173   # Write cmd latency (cycles)
write_latency[40-59]           =          216   # Write cmd latency (cycles)
write_latency[60-79]           =          423   # Write cmd latency (cycles)
write_latency[80-99]           =          576   # Write cmd latency (cycles)
write_latency[100-119]         =          804   # Write cmd latency (cycles)
write_latency[120-139]         =         1123   # Write cmd latency (cycles)
write_latency[140-159]         =         1458   # Write cmd latency (cycles)
write_latency[160-179]         =         1800   # Write cmd latency (cycles)
write_latency[180-199]         =         2338   # Write cmd latency (cycles)
write_latency[200-]            =       403934   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           19   # Read request latency (cycles)
read_latency[20-39]            =       267923   # Read request latency (cycles)
read_latency[40-59]            =       128604   # Read request latency (cycles)
read_latency[60-79]            =       133187   # Read request latency (cycles)
read_latency[80-99]            =        98301   # Read request latency (cycles)
read_latency[100-119]          =        85097   # Read request latency (cycles)
read_latency[120-139]          =        77301   # Read request latency (cycles)
read_latency[140-159]          =        67247   # Read request latency (cycles)
read_latency[160-179]          =        59669   # Read request latency (cycles)
read_latency[180-199]          =        54088   # Read request latency (cycles)
read_latency[200-]             =       736673   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.06109e+09   # Write energy
read_energy                    =  6.88702e+09   # Read energy
act_energy                     =  1.25098e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.7071e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.7367e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01808e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01423e+09   # Active standby energy rank.1
average_read_latency           =      307.998   # Average read request latency (cycles)
average_interarrival           =      4.71468   # Average request interarrival latency (cycles)
total_energy                   =  2.32804e+10   # Total energy (pJ)
average_power                  =      2328.04   # Average power (mW)
average_bandwidth              =      18.0992   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       416506   # Number of WRITE/WRITEP commands
num_reads_done                 =      1763889   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1438108   # Number of read row buffer hits
num_read_cmds                  =      1763890   # Number of READ/READP commands
num_writes_done                =       416519   # Number of read requests issued
num_write_row_hits             =       315564   # Number of write row buffer hits
num_act_cmds                   =       431945   # Number of ACT commands
num_pre_cmds                   =       431914   # Number of PRE commands
num_ondemand_pres              =       403383   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645224   # Cyles of rank active rank.0
rank_active_cycles.1           =      9643719   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354776   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       356281   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2115677   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        33659   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4831   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2883   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2380   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1665   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1291   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1004   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          907   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          693   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15508   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           28   # Write cmd latency (cycles)
write_latency[20-39]           =          183   # Write cmd latency (cycles)
write_latency[40-59]           =          253   # Write cmd latency (cycles)
write_latency[60-79]           =          391   # Write cmd latency (cycles)
write_latency[80-99]           =          621   # Write cmd latency (cycles)
write_latency[100-119]         =          872   # Write cmd latency (cycles)
write_latency[120-139]         =         1141   # Write cmd latency (cycles)
write_latency[140-159]         =         1555   # Write cmd latency (cycles)
write_latency[160-179]         =         1891   # Write cmd latency (cycles)
write_latency[180-199]         =         2365   # Write cmd latency (cycles)
write_latency[200-]            =       407206   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       268219   # Read request latency (cycles)
read_latency[40-59]            =       127396   # Read request latency (cycles)
read_latency[60-79]            =       126534   # Read request latency (cycles)
read_latency[80-99]            =        94012   # Read request latency (cycles)
read_latency[100-119]          =        81499   # Read request latency (cycles)
read_latency[120-139]          =        74200   # Read request latency (cycles)
read_latency[140-159]          =        65288   # Read request latency (cycles)
read_latency[160-179]          =        59222   # Read request latency (cycles)
read_latency[180-199]          =        53843   # Read request latency (cycles)
read_latency[200-]             =       813672   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   2.0792e+09   # Write energy
read_energy                    =    7.112e+09   # Read energy
act_energy                     =   1.1818e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70292e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.71015e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01862e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01768e+09   # Active standby energy rank.1
average_read_latency           =      327.673   # Average read request latency (cycles)
average_interarrival           =      4.58611   # Average request interarrival latency (cycles)
total_energy                   =  2.34553e+10   # Total energy (pJ)
average_power                  =      2345.53   # Average power (mW)
average_bandwidth              =      18.6061   # Average bandwidth
