Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Nov 17 23:45:02 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-456468499.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.568        0.000                      0                12456        0.045        0.000                      0                12454        0.264        0.000                       0                  4055  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           3.065        0.000                      0                   13        0.251        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.568        0.000                      0                12441        0.045        0.000                      0                12441        3.750        0.000                       0                  3959  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.642        0.000                      0                    1                                                                        
              sys_clk             2.370        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 10.991 - 5.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.718     6.341    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.518     6.859 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.741    reset_counter[2]
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124     7.865 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.054    reset_counter[3]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.600    10.991    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.350    11.341    
                         clock uncertainty           -0.053    11.288    
    SLICE_X88Y78         FDSE (Setup_fdse_C_CE)      -0.169    11.119    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 10.991 - 5.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.718     6.341    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.518     6.859 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.741    reset_counter[2]
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124     7.865 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.054    reset_counter[3]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.600    10.991    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.350    11.341    
                         clock uncertainty           -0.053    11.288    
    SLICE_X88Y78         FDSE (Setup_fdse_C_CE)      -0.169    11.119    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 10.991 - 5.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.718     6.341    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.518     6.859 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.741    reset_counter[2]
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124     7.865 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.054    reset_counter[3]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.600    10.991    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.350    11.341    
                         clock uncertainty           -0.053    11.288    
    SLICE_X88Y78         FDSE (Setup_fdse_C_CE)      -0.169    11.119    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 10.991 - 5.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.718     6.341    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.518     6.859 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.741    reset_counter[2]
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124     7.865 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.054    reset_counter[3]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.600    10.991    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.350    11.341    
                         clock uncertainty           -0.053    11.288    
    SLICE_X88Y78         FDSE (Setup_fdse_C_CE)      -0.169    11.119    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 10.991 - 5.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.718     6.341    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.478     6.819 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.891    reset_counter[1]
    SLICE_X88Y78         LUT3 (Prop_lut3_I0_O)        0.295     8.186 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.186    reset_counter[2]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.600    10.991    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.350    11.341    
                         clock uncertainty           -0.053    11.288    
    SLICE_X88Y78         FDSE (Setup_fdse_C_D)        0.081    11.369    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 10.991 - 5.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.718     6.341    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.478     6.819 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.899    reset_counter[1]
    SLICE_X88Y78         LUT2 (Prop_lut2_I1_O)        0.317     8.216 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.216    reset_counter[1]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.600    10.991    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.350    11.341    
                         clock uncertainty           -0.053    11.288    
    SLICE_X88Y78         FDSE (Setup_fdse_C_D)        0.118    11.406    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.406    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.801ns (42.766%)  route 1.072ns (57.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 10.991 - 5.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.718     6.341    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.478     6.819 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.891    reset_counter[1]
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.323     8.214 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.214    reset_counter[3]_i_2_n_0
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.600    10.991    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.350    11.341    
                         clock uncertainty           -0.053    11.288    
    SLICE_X88Y78         FDSE (Setup_fdse_C_D)        0.118    11.406    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.406    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.218%)  route 0.493ns (50.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 10.991 - 5.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.719     6.342    clk200_clk
    SLICE_X88Y79         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDPE (Prop_fdpe_C_Q)         0.478     6.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.313    clk200_rst
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.600    10.991    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.327    11.318    
                         clock uncertainty           -0.053    11.265    
    SLICE_X88Y78         FDSE (Setup_fdse_C_S)       -0.695    10.570    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.570    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.218%)  route 0.493ns (50.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 10.991 - 5.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.719     6.342    clk200_clk
    SLICE_X88Y79         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDPE (Prop_fdpe_C_Q)         0.478     6.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.313    clk200_rst
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.600    10.991    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.327    11.318    
                         clock uncertainty           -0.053    11.265    
    SLICE_X88Y78         FDSE (Setup_fdse_C_S)       -0.695    10.570    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.570    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.218%)  route 0.493ns (50.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 10.991 - 5.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.719     6.342    clk200_clk
    SLICE_X88Y79         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDPE (Prop_fdpe_C_Q)         0.478     6.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.313    clk200_rst
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.600    10.991    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.327    11.318    
                         clock uncertainty           -0.053    11.265    
    SLICE_X88Y78         FDSE (Setup_fdse_C_S)       -0.695    10.570    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.570    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  3.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.873%)  route 0.146ns (41.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.164     2.030 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.146     2.176    reset_counter[2]
    SLICE_X89Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.221 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.221    ic_reset_i_1_n_0
    SLICE_X89Y78         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.867     2.417    clk200_clk
    SLICE_X89Y78         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.537     1.879    
    SLICE_X89Y78         FDRE (Hold_fdre_C_D)         0.091     1.970    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.164     2.030 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.204    reset_counter[2]
    SLICE_X88Y78         LUT4 (Prop_lut4_I0_O)        0.048     2.252 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.252    reset_counter[3]_i_2_n_0
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.867     2.417    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X88Y78         FDSE (Hold_fdse_C_D)         0.131     1.997    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.164     2.030 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.204    reset_counter[2]
    SLICE_X88Y78         LUT3 (Prop_lut3_I2_O)        0.045     2.249 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.249    reset_counter[2]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.867     2.417    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X88Y78         FDSE (Hold_fdse_C_D)         0.121     1.987    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.867    clk200_clk
    SLICE_X88Y79         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.203    clk200_rst
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.867     2.417    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.880    
    SLICE_X88Y78         FDSE (Hold_fdse_C_S)        -0.044     1.836    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.867    clk200_clk
    SLICE_X88Y79         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.203    clk200_rst
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.867     2.417    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.880    
    SLICE_X88Y78         FDSE (Hold_fdse_C_S)        -0.044     1.836    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.867    clk200_clk
    SLICE_X88Y79         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.203    clk200_rst
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.867     2.417    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.880    
    SLICE_X88Y78         FDSE (Hold_fdse_C_S)        -0.044     1.836    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.155%)  route 0.187ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.867    clk200_clk
    SLICE_X88Y79         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.203    clk200_rst
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.867     2.417    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.880    
    SLICE_X88Y78         FDSE (Hold_fdse_C_S)        -0.044     1.836    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.207ns (40.078%)  route 0.309ns (59.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.164     2.030 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.309     2.340    reset_counter[0]
    SLICE_X88Y78         LUT2 (Prop_lut2_I0_O)        0.043     2.383 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.383    reset_counter[1]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.867     2.417    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X88Y78         FDSE (Hold_fdse_C_D)         0.131     1.997    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.310%)  route 0.309ns (59.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.164     2.030 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.309     2.340    reset_counter[0]
    SLICE_X88Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.385 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.385    reset_counter0[0]
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.867     2.417    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X88Y78         FDSE (Hold_fdse_C_D)         0.120     1.986    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.138    reset_counter[3]
    SLICE_X88Y78         LUT4 (Prop_lut4_I3_O)        0.099     2.237 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.293    reset_counter[3]_i_1_n_0
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.867     2.417    clk200_clk
    SLICE_X88Y78         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X88Y78         FDSE (Hold_fdse_C_CE)       -0.016     1.850    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y79     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y79     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y78     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y78     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y78     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y78     reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y78     ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y78     ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y79     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y79     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y79     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y79     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y79     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y79     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y78     ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y79     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y79     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y78     reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y54    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y54    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y59    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y59    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y80    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y80    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y84    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y84    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y79    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y58    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y82    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain13_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 3.810ns (43.252%)  route 4.999ns (56.748%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        1.747     1.747    sys_clk
    RAMB18_X2Y27         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.201 r  tag_mem_reg/DOADO[4]
                         net (fo=2, routed)           1.418     5.619    lm32_cpu/load_store_unit/DOADO[4]
    SLICE_X72Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.743    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.293 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.293    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.944     7.351    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X72Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.761     8.237    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X72Y53         LUT4 (Prop_lut4_I0_O)        0.118     8.355 r  lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10/O
                         net (fo=8, routed)           0.806     9.161    lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10_n_0
    SLICE_X79Y63         LUT6 (Prop_lut6_I0_O)        0.326     9.487 r  lm32_cpu/load_store_unit/data_mem_grain13_reg_i_9/O
                         net (fo=2, routed)           1.069    10.556    lm32_cpu_n_345
    RAMB18_X3Y30         RAMB18E1                                     r  data_mem_grain13_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3960, routed)        1.634    11.634    sys_clk
    RAMB18_X3Y30         RAMB18E1                                     r  data_mem_grain13_reg/CLKARDCLK
                         clock pessimism              0.079    11.713    
                         clock uncertainty           -0.057    11.656    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.124    data_mem_grain13_reg
  -------------------------------------------------------------------
                         required time                         11.124    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain13_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 3.810ns (43.252%)  route 4.999ns (56.748%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        1.747     1.747    sys_clk
    RAMB18_X2Y27         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.201 r  tag_mem_reg/DOADO[4]
                         net (fo=2, routed)           1.418     5.619    lm32_cpu/load_store_unit/DOADO[4]
    SLICE_X72Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.743    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.293 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.293    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.944     7.351    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X72Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.761     8.237    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X72Y53         LUT4 (Prop_lut4_I0_O)        0.118     8.355 r  lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10/O
                         net (fo=8, routed)           0.806     9.161    lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10_n_0
    SLICE_X79Y63         LUT6 (Prop_lut6_I0_O)        0.326     9.487 r  lm32_cpu/load_store_unit/data_mem_grain13_reg_i_9/O
                         net (fo=2, routed)           1.069    10.556    lm32_cpu_n_345
    RAMB18_X3Y30         RAMB18E1                                     r  data_mem_grain13_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3960, routed)        1.634    11.634    sys_clk
    RAMB18_X3Y30         RAMB18E1                                     r  data_mem_grain13_reg/CLKARDCLK
                         clock pessimism              0.079    11.713    
                         clock uncertainty           -0.057    11.656    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.124    data_mem_grain13_reg
  -------------------------------------------------------------------
                         required time                         11.124    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain15_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 3.810ns (43.971%)  route 4.855ns (56.029%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 11.636 - 10.000 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        1.747     1.747    sys_clk
    RAMB18_X2Y27         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.201 r  tag_mem_reg/DOADO[4]
                         net (fo=2, routed)           1.418     5.619    lm32_cpu/load_store_unit/DOADO[4]
    SLICE_X72Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.743    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.293 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.293    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.944     7.351    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X72Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.761     8.237    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X72Y53         LUT4 (Prop_lut4_I0_O)        0.118     8.355 r  lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10/O
                         net (fo=8, routed)           0.947     9.302    lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10_n_0
    SLICE_X79Y63         LUT6 (Prop_lut6_I0_O)        0.326     9.628 r  lm32_cpu/load_store_unit/data_mem_grain15_reg_i_9/O
                         net (fo=2, routed)           0.784    10.412    lm32_cpu_n_343
    RAMB18_X3Y26         RAMB18E1                                     r  data_mem_grain15_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3960, routed)        1.636    11.636    sys_clk
    RAMB18_X3Y26         RAMB18E1                                     r  data_mem_grain15_reg/CLKARDCLK
                         clock pessimism              0.079    11.715    
                         clock uncertainty           -0.057    11.658    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.126    data_mem_grain15_reg
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain15_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 3.810ns (43.976%)  route 4.854ns (56.024%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 11.636 - 10.000 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        1.747     1.747    sys_clk
    RAMB18_X2Y27         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.201 r  tag_mem_reg/DOADO[4]
                         net (fo=2, routed)           1.418     5.619    lm32_cpu/load_store_unit/DOADO[4]
    SLICE_X72Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.743    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.293 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.293    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.944     7.351    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X72Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.761     8.237    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X72Y53         LUT4 (Prop_lut4_I0_O)        0.118     8.355 r  lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10/O
                         net (fo=8, routed)           0.947     9.302    lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10_n_0
    SLICE_X79Y63         LUT6 (Prop_lut6_I0_O)        0.326     9.628 r  lm32_cpu/load_store_unit/data_mem_grain15_reg_i_9/O
                         net (fo=2, routed)           0.783    10.411    lm32_cpu_n_343
    RAMB18_X3Y26         RAMB18E1                                     r  data_mem_grain15_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3960, routed)        1.636    11.636    sys_clk
    RAMB18_X3Y26         RAMB18E1                                     r  data_mem_grain15_reg/CLKARDCLK
                         clock pessimism              0.079    11.715    
                         clock uncertainty           -0.057    11.658    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.126    data_mem_grain15_reg
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 1.713ns (19.557%)  route 7.046ns (80.443%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 11.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        1.623     1.623    sys_clk
    SLICE_X54Y59         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     2.141 f  basesoc_uart_eventmanager_storage_full_reg[1]/Q
                         net (fo=4, routed)           1.039     3.181    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_eventmanager_storage_full_reg[1]
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.124     3.305 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.447     3.751    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.124     3.875 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.476     4.351    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X52Y47         LUT5 (Prop_lut5_I2_O)        0.124     4.475 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.650     5.125    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.249 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.596     5.845    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.119     5.964 r  lm32_cpu/load_store_unit/dcache/pc_f[31]_i_3/O
                         net (fo=36, routed)          0.738     6.702    lm32_cpu/load_store_unit/dcache/pc_f_reg[2]
    SLICE_X48Y51         LUT3 (Prop_lut3_I0_O)        0.332     7.034 r  lm32_cpu/load_store_unit/dcache/b[31]_i_4/O
                         net (fo=3, routed)           0.791     7.826    lm32_cpu/instruction_unit/refill_request_reg
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.950 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.156     9.106    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X53Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.230 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_9/O
                         net (fo=1, routed)           1.153    10.382    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_9_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3960, routed)        1.713    11.713    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y7          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.007    11.720    
                         clock uncertainty           -0.057    11.664    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    11.098    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain7_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 3.810ns (44.342%)  route 4.782ns (55.658%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 11.631 - 10.000 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        1.747     1.747    sys_clk
    RAMB18_X2Y27         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.201 r  tag_mem_reg/DOADO[4]
                         net (fo=2, routed)           1.418     5.619    lm32_cpu/load_store_unit/DOADO[4]
    SLICE_X72Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.743    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.293 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.293    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.944     7.351    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X72Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.761     8.237    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X72Y53         LUT4 (Prop_lut4_I0_O)        0.118     8.355 r  lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10/O
                         net (fo=8, routed)           0.813     9.168    lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10_n_0
    SLICE_X79Y62         LUT6 (Prop_lut6_I3_O)        0.326     9.494 r  lm32_cpu/load_store_unit/data_mem_grain7_reg_i_9/O
                         net (fo=2, routed)           0.846    10.339    lm32_cpu_n_339
    RAMB18_X3Y29         RAMB18E1                                     r  data_mem_grain7_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3960, routed)        1.631    11.631    sys_clk
    RAMB18_X3Y29         RAMB18E1                                     r  data_mem_grain7_reg/CLKARDCLK
                         clock pessimism              0.079    11.710    
                         clock uncertainty           -0.057    11.653    
    RAMB18_X3Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.121    data_mem_grain7_reg
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain7_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 3.810ns (44.342%)  route 4.782ns (55.658%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 11.631 - 10.000 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        1.747     1.747    sys_clk
    RAMB18_X2Y27         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.201 r  tag_mem_reg/DOADO[4]
                         net (fo=2, routed)           1.418     5.619    lm32_cpu/load_store_unit/DOADO[4]
    SLICE_X72Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.743    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.293 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.293    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.944     7.351    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X72Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.761     8.237    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X72Y53         LUT4 (Prop_lut4_I0_O)        0.118     8.355 r  lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10/O
                         net (fo=8, routed)           0.813     9.168    lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10_n_0
    SLICE_X79Y62         LUT6 (Prop_lut6_I3_O)        0.326     9.494 r  lm32_cpu/load_store_unit/data_mem_grain7_reg_i_9/O
                         net (fo=2, routed)           0.846    10.339    lm32_cpu_n_339
    RAMB18_X3Y29         RAMB18E1                                     r  data_mem_grain7_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3960, routed)        1.631    11.631    sys_clk
    RAMB18_X3Y29         RAMB18E1                                     r  data_mem_grain7_reg/CLKARDCLK
                         clock pessimism              0.079    11.710    
                         clock uncertainty           -0.057    11.653    
    RAMB18_X3Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.121    data_mem_grain7_reg
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.649ns  (logic 1.713ns (19.806%)  route 6.936ns (80.194%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 11.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        1.623     1.623    sys_clk
    SLICE_X54Y59         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     2.141 f  basesoc_uart_eventmanager_storage_full_reg[1]/Q
                         net (fo=4, routed)           1.039     3.181    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_eventmanager_storage_full_reg[1]
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.124     3.305 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.447     3.751    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.124     3.875 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.476     4.351    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X52Y47         LUT5 (Prop_lut5_I2_O)        0.124     4.475 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.650     5.125    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.249 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.596     5.845    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.119     5.964 r  lm32_cpu/load_store_unit/dcache/pc_f[31]_i_3/O
                         net (fo=36, routed)          0.738     6.702    lm32_cpu/load_store_unit/dcache/pc_f_reg[2]
    SLICE_X48Y51         LUT3 (Prop_lut3_I0_O)        0.332     7.034 r  lm32_cpu/load_store_unit/dcache/b[31]_i_4/O
                         net (fo=3, routed)           0.791     7.826    lm32_cpu/instruction_unit/refill_request_reg
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.950 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.151     9.101    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X53Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.225 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_4__2/O
                         net (fo=2, routed)           1.047    10.272    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ADDRBWRADDR[4]
    RAMB36_X1Y7          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3960, routed)        1.713    11.713    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y7          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.007    11.720    
                         clock uncertainty           -0.057    11.664    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    11.098    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain1_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.529ns  (logic 3.614ns (42.371%)  route 4.915ns (57.629%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 11.636 - 10.000 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        1.747     1.747    sys_clk
    RAMB18_X2Y27         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.201 r  tag_mem_reg/DOADO[4]
                         net (fo=2, routed)           1.418     5.619    lm32_cpu/load_store_unit/DOADO[4]
    SLICE_X72Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.743    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.293 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.293    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.944     7.351    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X72Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.761     8.237    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X72Y53         LUT4 (Prop_lut4_I3_O)        0.124     8.361 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_12/O
                         net (fo=8, routed)           1.018     9.379    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_12_n_0
    SLICE_X79Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.503 r  lm32_cpu/load_store_unit/data_mem_grain1_reg_i_9/O
                         net (fo=2, routed)           0.774    10.276    data_port_we[1]
    RAMB18_X3Y27         RAMB18E1                                     r  data_mem_grain1_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3960, routed)        1.636    11.636    sys_clk
    RAMB18_X3Y27         RAMB18E1                                     r  data_mem_grain1_reg/CLKARDCLK
                         clock pessimism              0.079    11.715    
                         clock uncertainty           -0.057    11.658    
    RAMB18_X3Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.126    data_mem_grain1_reg
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.529ns  (logic 1.713ns (20.085%)  route 6.816ns (79.915%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        1.623     1.623    sys_clk
    SLICE_X54Y59         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     2.141 f  basesoc_uart_eventmanager_storage_full_reg[1]/Q
                         net (fo=4, routed)           1.039     3.181    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_eventmanager_storage_full_reg[1]
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.124     3.305 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.447     3.751    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.124     3.875 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.476     4.351    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X52Y47         LUT5 (Prop_lut5_I2_O)        0.124     4.475 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.650     5.125    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.249 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.596     5.845    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.119     5.964 r  lm32_cpu/load_store_unit/dcache/pc_f[31]_i_3/O
                         net (fo=36, routed)          0.738     6.702    lm32_cpu/load_store_unit/dcache/pc_f_reg[2]
    SLICE_X48Y51         LUT3 (Prop_lut3_I0_O)        0.332     7.034 r  lm32_cpu/load_store_unit/dcache/b[31]_i_4/O
                         net (fo=3, routed)           0.791     7.826    lm32_cpu/instruction_unit/refill_request_reg
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.950 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.151     9.101    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X53Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.225 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_4__2/O
                         net (fo=2, routed)           0.928    10.152    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[4]
    RAMB18_X1Y18         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3960, routed)        1.719    11.719    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y18         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.007    11.726    
                         clock uncertainty           -0.057    11.670    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    11.104    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.104    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  0.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_x_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/pc_m_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.932%)  route 0.173ns (55.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.635     0.635    lm32_cpu/instruction_unit/out
    SLICE_X41Y49         FDRE                                         r  lm32_cpu/instruction_unit/pc_x_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.776 r  lm32_cpu/instruction_unit/pc_x_reg[18]/Q
                         net (fo=2, routed)           0.173     0.949    lm32_cpu/instruction_unit/pc_x_reg_n_0_[18]
    SLICE_X45Y50         FDRE                                         r  lm32_cpu/instruction_unit/pc_m_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.839     0.839    lm32_cpu/instruction_unit/out
    SLICE_X45Y50         FDRE                                         r  lm32_cpu/instruction_unit/pc_m_reg[18]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.070     0.904    lm32_cpu/instruction_unit/pc_m_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.584     0.584    sys_clk
    SLICE_X75Y75         FDRE                                         r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.953    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X74Y75         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.854     0.854    storage_5_reg_0_7_6_11/WCLK
    SLICE_X74Y75         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.257     0.597    
    SLICE_X74Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.907    storage_5_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.584     0.584    sys_clk
    SLICE_X75Y75         FDRE                                         r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.953    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X74Y75         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.854     0.854    storage_5_reg_0_7_6_11/WCLK
    SLICE_X74Y75         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.257     0.597    
    SLICE_X74Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.907    storage_5_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.584     0.584    sys_clk
    SLICE_X75Y75         FDRE                                         r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.953    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X74Y75         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.854     0.854    storage_5_reg_0_7_6_11/WCLK
    SLICE_X74Y75         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.257     0.597    
    SLICE_X74Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.907    storage_5_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.584     0.584    sys_clk
    SLICE_X75Y75         FDRE                                         r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.953    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X74Y75         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.854     0.854    storage_5_reg_0_7_6_11/WCLK
    SLICE_X74Y75         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.257     0.597    
    SLICE_X74Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.907    storage_5_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.584     0.584    sys_clk
    SLICE_X75Y75         FDRE                                         r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.953    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X74Y75         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.854     0.854    storage_5_reg_0_7_6_11/WCLK
    SLICE_X74Y75         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.257     0.597    
    SLICE_X74Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.907    storage_5_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.584     0.584    sys_clk
    SLICE_X75Y75         FDRE                                         r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.953    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X74Y75         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.854     0.854    storage_5_reg_0_7_6_11/WCLK
    SLICE_X74Y75         RAMD32                                       r  storage_5_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.257     0.597    
    SLICE_X74Y75         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.907    storage_5_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.584     0.584    sys_clk
    SLICE_X75Y75         FDRE                                         r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.953    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X74Y75         RAMS32                                       r  storage_5_reg_0_7_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.854     0.854    storage_5_reg_0_7_6_11/WCLK
    SLICE_X74Y75         RAMS32                                       r  storage_5_reg_0_7_6_11/RAMD/CLK
                         clock pessimism             -0.257     0.597    
    SLICE_X74Y75         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.907    storage_5_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.584     0.584    sys_clk
    SLICE_X75Y75         FDRE                                         r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.953    storage_5_reg_0_7_6_11/ADDRD0
    SLICE_X74Y75         RAMS32                                       r  storage_5_reg_0_7_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.854     0.854    storage_5_reg_0_7_6_11/WCLK
    SLICE_X74Y75         RAMS32                                       r  storage_5_reg_0_7_6_11/RAMD_D1/CLK
                         clock pessimism             -0.257     0.597    
    SLICE_X74Y75         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.907    storage_5_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_m_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/operand_w_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.372%)  route 0.286ns (60.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.569     0.569    lm32_cpu/instruction_unit/out
    SLICE_X40Y52         FDRE                                         r  lm32_cpu/instruction_unit/pc_m_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  lm32_cpu/instruction_unit/pc_m_reg[28]/Q
                         net (fo=2, routed)           0.286     0.996    lm32_cpu/instruction_unit/pc_m[28]
    SLICE_X47Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.041 r  lm32_cpu/instruction_unit/operand_w[28]_i_1/O
                         net (fo=1, routed)           0.000     1.041    lm32_cpu/p_1_in[28]
    SLICE_X47Y47         FDRE                                         r  lm32_cpu/operand_w_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3960, routed)        0.908     0.908    lm32_cpu/out
    SLICE_X47Y47         FDRE                                         r  lm32_cpu/operand_w_reg[28]/C
                         clock pessimism             -0.005     0.903    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.091     0.994    lm32_cpu/operand_w_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y17   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y16   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y30  data_mem_grain13_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y23  data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y26  data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y27  data_mem_grain1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y22  data_mem_grain2_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  storage_2_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  storage_2_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  storage_2_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  storage_2_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  storage_2_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  storage_2_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  storage_2_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  storage_2_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y76  storage_2_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y76  storage_2_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y75  storage_2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y75  storage_2_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y75  storage_2_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y75  storage_2_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y75  storage_2_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y75  storage_2_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y75  storage_2_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y75  storage_2_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y75  storage_2_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y75  storage_2_reg_0_7_18_21/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.642ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X88Y79         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    F4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     2.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     3.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.270 r  BUFG_3/O
                         net (fo=8, routed)           0.598     3.867    clk200_clk
    SLICE_X88Y79         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.867    
                         clock uncertainty           -0.125     3.743    
    SLICE_X88Y79         FDPE (Setup_fdpe_C_D)       -0.035     3.708    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.708    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.642    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.370ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.601ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y82         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3960, routed)        0.601     2.601    sys_clk
    SLICE_X88Y82         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.601    
                         clock uncertainty           -0.129     2.471    
    SLICE_X88Y82         FDPE (Setup_fdpe_C_D)       -0.035     2.436    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.436    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.370    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal  |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock     |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------+
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.148 (r) | FAST    |     4.959 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.076 (f) | FAST    |     4.959 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.957 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.957 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.164 (r) | FAST    |     4.975 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.092 (f) | FAST    |     4.975 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.958 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.958 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.141 (r) | FAST    |     4.951 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.069 (f) | FAST    |     4.951 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.156 (r) | FAST    |     4.966 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.084 (f) | FAST    |     4.966 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.143 (r) | FAST    |     4.955 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.071 (f) | FAST    |     4.955 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.165 (r) | FAST    |     4.975 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.093 (f) | FAST    |     4.975 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.142 (r) | FAST    |     4.945 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.070 (f) | FAST    |     4.945 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.133 (r) | FAST    |     4.941 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.061 (f) | FAST    |     4.941 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.135 (r) | FAST    |     4.939 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.063 (f) | FAST    |     4.939 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.128 (r) | FAST    |     4.936 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.056 (f) | FAST    |     4.936 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.123 (r) | FAST    |     4.928 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.051 (f) | FAST    |     4.928 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.950 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.950 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.135 (r) | FAST    |     4.944 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.063 (f) | FAST    |     4.944 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.148 (r) | FAST    |     4.952 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.076 (f) | FAST    |     4.952 (f) | SLOW    | pll_sys4x |
sys_clk   | serial_rx        | FDRE           | -        |     3.842 (r) | SLOW    |    -1.007 (r) | FAST    |           |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     4.122 (r) | SLOW    |    -1.115 (r) | FAST    |           |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.437 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.451 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.478 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.453 (r) | SLOW    |      2.475 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.468 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.469 (r) | SLOW    |      2.482 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.452 (r) | SLOW    |      2.474 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.454 (r) | SLOW    |      2.474 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.447 (r) | SLOW    |      2.461 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.474 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.460 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.457 (r) | SLOW    |      2.477 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.450 (r) | SLOW    |      2.470 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.462 (r) | SLOW    |      2.478 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.478 (r) | SLOW    |      2.491 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.470 (r) | SLOW    |      2.484 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.571 (r) | SLOW    |      2.431 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.584 (r) | SLOW    |      2.443 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.428 (r) | SLOW    |      2.441 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.492 (r) | SLOW    |      2.505 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.494 (r) | SLOW    |      2.509 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.396 (r) | SLOW    |      2.195 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.194 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.397 (r) | SLOW    |      2.181 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.395 (r) | SLOW    |      2.193 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.185 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.395 (r) | SLOW    |      2.197 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.176 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.380 (r) | SLOW    |      2.184 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.390 (r) | SLOW    |      2.204 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.383 (r) | SLOW    |      2.195 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.390 (r) | SLOW    |      2.208 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.383 (r) | SLOW    |      2.207 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.380 (r) | SLOW    |      2.179 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.391 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.382 (r) | SLOW    |      2.181 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.476 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.448 (r) | SLOW    |      2.466 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.475 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.480 (r) | SLOW    |      2.493 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.019 (r) | SLOW    |      2.796 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.012 (r) | SLOW    |      2.794 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.020 (r) | SLOW    |      2.798 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.013 (r) | SLOW    |      2.794 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.739 (r) | SLOW    |      2.069 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.114 (r) | SLOW    |      1.805 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      8.019 (r) | SLOW    |      2.161 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.715 (r) | SLOW    |      2.065 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.124 (r) | SLOW    |      1.815 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.953 (r) | SLOW    |      1.712 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.575 (r) | SLOW    |      2.013 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.974 (r) | SLOW    |      1.728 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.794 (r) | SLOW    |      1.678 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      7.274 (r) | SLOW    |      1.926 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.271 (r) | SLOW    |      1.907 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.414 (r) | SLOW    |      1.985 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.958 (r) | SLOW    |      1.782 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.654 (r) | SLOW    |      1.618 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.416 (r) | SLOW    |      1.982 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.806 (r) | SLOW    |      1.688 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.273 (r) | SLOW    |      1.855 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.271 (r) | SLOW    |      1.888 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.274 (r) | SLOW    |      1.857 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.272 (r) | SLOW    |      1.888 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     10.471 (r) | SLOW    |      3.507 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     11.400 (r) | SLOW    |      3.637 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     11.513 (r) | SLOW    |      3.699 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         1.935 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.432 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.923 ns
Ideal Clock Offset to Actual Clock: 3.013 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.148 (r) | FAST    |   4.959 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.076 (f) | FAST    |   4.959 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.147 (r) | FAST    |   4.957 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.075 (f) | FAST    |   4.957 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.164 (r) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.092 (f) | FAST    |   4.975 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.147 (r) | FAST    |   4.958 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.075 (f) | FAST    |   4.958 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.141 (r) | FAST    |   4.951 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.069 (f) | FAST    |   4.951 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.156 (r) | FAST    |   4.966 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.084 (f) | FAST    |   4.966 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.143 (r) | FAST    |   4.955 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.071 (f) | FAST    |   4.955 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.165 (r) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.093 (f) | FAST    |   4.975 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.142 (r) | FAST    |   4.945 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.070 (f) | FAST    |   4.945 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.133 (r) | FAST    |   4.941 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.061 (f) | FAST    |   4.941 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.135 (r) | FAST    |   4.939 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.063 (f) | FAST    |   4.939 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.128 (r) | FAST    |   4.936 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.056 (f) | FAST    |   4.936 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.123 (r) | FAST    |   4.928 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.051 (f) | FAST    |   4.928 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.147 (r) | FAST    |   4.950 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.075 (f) | FAST    |   4.950 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.135 (r) | FAST    |   4.944 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.063 (f) | FAST    |   4.944 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.148 (r) | FAST    |   4.952 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.076 (f) | FAST    |   4.952 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.051 (f) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.032 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.437 (r) | SLOW    |   2.455 (r) | FAST    |    0.000 |
ddram_a[1]         |   8.451 (r) | SLOW    |   2.472 (r) | FAST    |    0.017 |
ddram_a[2]         |   8.463 (r) | SLOW    |   2.478 (r) | FAST    |    0.026 |
ddram_a[3]         |   8.463 (r) | SLOW    |   2.479 (r) | FAST    |    0.026 |
ddram_a[4]         |   8.459 (r) | SLOW    |   2.473 (r) | FAST    |    0.022 |
ddram_a[5]         |   8.453 (r) | SLOW    |   2.475 (r) | FAST    |    0.020 |
ddram_a[6]         |   8.468 (r) | SLOW    |   2.481 (r) | FAST    |    0.031 |
ddram_a[7]         |   8.469 (r) | SLOW    |   2.482 (r) | FAST    |    0.032 |
ddram_a[8]         |   8.459 (r) | SLOW    |   2.473 (r) | FAST    |    0.022 |
ddram_a[9]         |   8.452 (r) | SLOW    |   2.474 (r) | FAST    |    0.019 |
ddram_a[10]        |   8.454 (r) | SLOW    |   2.474 (r) | FAST    |    0.020 |
ddram_a[11]        |   8.447 (r) | SLOW    |   2.461 (r) | FAST    |    0.010 |
ddram_a[12]        |   8.459 (r) | SLOW    |   2.474 (r) | FAST    |    0.022 |
ddram_a[13]        |   8.460 (r) | SLOW    |   2.473 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.469 (r) | SLOW    |   2.455 (r) | FAST    |    0.032 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.457 (r) | SLOW    |   2.477 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.450 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.462 (r) | SLOW    |   2.478 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.462 (r) | SLOW    |   2.470 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.004 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.492 (r) | SLOW    |   2.505 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.494 (r) | SLOW    |   2.509 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.494 (r) | SLOW    |   2.505 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.033 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.396 (r) | SLOW    |   2.195 (r) | FAST    |    0.019 |
ddram_dq[1]        |   9.394 (r) | SLOW    |   2.194 (r) | FAST    |    0.018 |
ddram_dq[2]        |   9.397 (r) | SLOW    |   2.181 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.395 (r) | SLOW    |   2.193 (r) | FAST    |    0.018 |
ddram_dq[4]        |   9.394 (r) | SLOW    |   2.200 (r) | FAST    |    0.024 |
ddram_dq[5]        |   9.394 (r) | SLOW    |   2.185 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.395 (r) | SLOW    |   2.197 (r) | FAST    |    0.021 |
ddram_dq[7]        |   9.394 (r) | SLOW    |   2.176 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.380 (r) | SLOW    |   2.184 (r) | FAST    |    0.009 |
ddram_dq[9]        |   9.390 (r) | SLOW    |   2.204 (r) | FAST    |    0.028 |
ddram_dq[10]       |   9.383 (r) | SLOW    |   2.195 (r) | FAST    |    0.020 |
ddram_dq[11]       |   9.390 (r) | SLOW    |   2.208 (r) | FAST    |    0.033 |
ddram_dq[12]       |   9.383 (r) | SLOW    |   2.207 (r) | FAST    |    0.031 |
ddram_dq[13]       |   9.380 (r) | SLOW    |   2.179 (r) | FAST    |    0.004 |
ddram_dq[14]       |   9.391 (r) | SLOW    |   2.201 (r) | FAST    |    0.026 |
ddram_dq[15]       |   9.382 (r) | SLOW    |   2.181 (r) | FAST    |    0.005 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.397 (r) | SLOW    |   2.176 (r) | FAST    |    0.033 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.366 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.739 (r) | SLOW    |   2.069 (r) | FAST    |    1.085 |
ddram_dq[1]        |   7.114 (r) | SLOW    |   1.805 (r) | FAST    |    0.460 |
ddram_dq[2]        |   8.019 (r) | SLOW    |   2.161 (r) | FAST    |    1.366 |
ddram_dq[3]        |   7.715 (r) | SLOW    |   2.065 (r) | FAST    |    1.062 |
ddram_dq[4]        |   7.124 (r) | SLOW    |   1.815 (r) | FAST    |    0.470 |
ddram_dq[5]        |   6.953 (r) | SLOW    |   1.712 (r) | FAST    |    0.300 |
ddram_dq[6]        |   7.575 (r) | SLOW    |   2.013 (r) | FAST    |    0.922 |
ddram_dq[7]        |   6.974 (r) | SLOW    |   1.728 (r) | FAST    |    0.320 |
ddram_dq[8]        |   6.794 (r) | SLOW    |   1.678 (r) | FAST    |    0.140 |
ddram_dq[9]        |   7.274 (r) | SLOW    |   1.926 (r) | FAST    |    0.620 |
ddram_dq[10]       |   7.271 (r) | SLOW    |   1.907 (r) | FAST    |    0.617 |
ddram_dq[11]       |   7.414 (r) | SLOW    |   1.985 (r) | FAST    |    0.760 |
ddram_dq[12]       |   6.958 (r) | SLOW    |   1.782 (r) | FAST    |    0.305 |
ddram_dq[13]       |   6.654 (r) | SLOW    |   1.618 (r) | FAST    |    0.000 |
ddram_dq[14]       |   7.416 (r) | SLOW    |   1.982 (r) | FAST    |    0.763 |
ddram_dq[15]       |   6.806 (r) | SLOW    |   1.688 (r) | FAST    |    0.152 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.019 (r) | SLOW    |   1.618 (r) | FAST    |    1.366 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.019 (r) | SLOW    |   2.796 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   10.012 (r) | SLOW    |   2.794 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   10.020 (r) | SLOW    |   2.798 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   10.013 (r) | SLOW    |   2.794 (r) | FAST    |    0.001 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.020 (r) | SLOW    |   2.794 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.033 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.273 (r) | SLOW    |   1.855 (r) | FAST    |    0.002 |
ddram_dqs_n[1]     |   7.271 (r) | SLOW    |   1.888 (r) | FAST    |    0.033 |
ddram_dqs_p[0]     |   7.274 (r) | SLOW    |   1.857 (r) | FAST    |    0.003 |
ddram_dqs_p[1]     |   7.272 (r) | SLOW    |   1.888 (r) | FAST    |    0.033 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.274 (r) | SLOW    |   1.855 (r) | FAST    |    0.033 |
-------------------+-------------+---------+-------------+---------+----------+




