<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Projet automatique: C:/CooCox/CoIDE/workspace/projet_autom/cmsis_lib/source/stm32f4xx_rcc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Projet automatique
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f4xx__rcc_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_rcc.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__rcc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* Private define ------------------------------------------------------------*/</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* ------------ RCC registers bit address in the alias region ----------- */</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga539e07c3b3c55f1f1d47231341fb11e1">   70</a></span>&#160;<span class="preprocessor">#define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* --- CR Register ---*/</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* Alias word address of HSION bit */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gafa1d3d0ea72132df651c76fc1bdffffc">   73</a></span>&#160;<span class="preprocessor">#define CR_OFFSET                 (RCC_OFFSET + 0x00)</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga3d3085e491cbef815d223afbe5bf1930">   74</a></span>&#160;<span class="preprocessor">#define HSION_BitNumber           0x00</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gac3290a833c0e35ec17d32c2d494e6133">   75</a></span>&#160;<span class="preprocessor">#define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* Alias word address of CSSON bit */</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga253fa44d87aabc55f0cd6628e77a51fd">   77</a></span>&#160;<span class="preprocessor">#define CSSON_BitNumber           0x13</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaca914aed10477ae4090fea0a9639b1ea">   78</a></span>&#160;<span class="preprocessor">#define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Alias word address of PLLON bit */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gab24d7f5f8e4b3b717fd91b54f393f6a3">   80</a></span>&#160;<span class="preprocessor">#define PLLON_BitNumber           0x18</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">   81</a></span>&#160;<span class="preprocessor">#define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Alias word address of PLLI2SON bit */</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gabae59c3e4200523e3aa5b6e10aee8c46">   83</a></span>&#160;<span class="preprocessor">#define PLLI2SON_BitNumber        0x1A</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga0c0fb27aba4eb660f7590252596bdfc5">   84</a></span>&#160;<span class="preprocessor">#define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* --- CFGR Register ---*/</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* Alias word address of I2SSRC bit */</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga8682298330c3b9bae1992e4f1a0af985">   88</a></span>&#160;<span class="preprocessor">#define CFGR_OFFSET               (RCC_OFFSET + 0x08)</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga9561d436b438d8f513b754f1934c3e30">   89</a></span>&#160;<span class="preprocessor">#define I2SSRC_BitNumber          0x17</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga9076f5ddbb262fd45584702f5d280c9e">   90</a></span>&#160;<span class="preprocessor">#define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* --- BDCR Register ---*/</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* Alias word address of RTCEN bit */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">   94</a></span>&#160;<span class="preprocessor">#define BDCR_OFFSET               (RCC_OFFSET + 0x70)</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga9302c551752124766afc4cee65436405">   95</a></span>&#160;<span class="preprocessor">#define RTCEN_BitNumber           0x0F</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaf70aaf70b0752ccb3a60307b2fb46038">   96</a></span>&#160;<span class="preprocessor">#define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* Alias word address of BDRST bit */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gae6718158034388d8fde8caaa28ffe8b9">   98</a></span>&#160;<span class="preprocessor">#define BDRST_BitNumber           0x10</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga892fdf297b85b85cbaf0723649b31818">   99</a></span>&#160;<span class="preprocessor">#define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* --- CSR Register ---*/</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* Alias word address of LSION bit */</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga984cbe73312b6d3d355c5053763d499a">  102</a></span>&#160;<span class="preprocessor">#define CSR_OFFSET                (RCC_OFFSET + 0x74)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga3f9dbe50769ce2a63ae12520433b9b40">  103</a></span>&#160;<span class="preprocessor">#define LSION_BitNumber           0x00</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaa253e36e7e5fb02998c0e4d0388abc52">  104</a></span>&#160;<span class="preprocessor">#define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* ---------------------- RCC registers bit mask ------------------------ */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* CFGR register bit mask */</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gabd7dd9cf31a9cc27fd9c0c1624f9a298">  107</a></span>&#160;<span class="preprocessor">#define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga51f5130a66963090dc02b4ebd47e2f83">  108</a></span>&#160;<span class="preprocessor">#define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* RCC Flag Mask */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga890221cb651a3f30f6d1bca0d9b0e13d">  111</a></span>&#160;<span class="preprocessor">#define FLAG_MASK                 ((uint8_t)0x1F)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* CR register byte 3 (Bits[23:16]) base address */</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga9b2724575bb34217aeddcb69c41a1547">  114</a></span>&#160;<span class="preprocessor">#define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* CIR register byte 2 (Bits[15:8]) base address */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">  117</a></span>&#160;<span class="preprocessor">#define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* CIR register byte 3 (Bits[23:16]) base address */</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga43f47430582c9575970901533e525bb5">  120</a></span>&#160;<span class="preprocessor">#define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* BDCR register base address */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga40b5a415d697b6af7babd8a208c92435">  123</a></span>&#160;<span class="preprocessor">#define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* Private macro -------------------------------------------------------------*/</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gab4232f78d57fe4cfed7055005999ee44">  127</a></span>&#160;<span class="keyword">static</span> <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t <a class="code" href="group___r_c_c.html#gab4232f78d57fe4cfed7055005999ee44">APBAHBPrescTable</a>[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* Private functions ---------------------------------------------------------*/</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___r_c_c___group1.html#ga413f6422be11b1334abe60b3bff2e062">  196</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group1.html#ga413f6422be11b1334abe60b3bff2e062">RCC_DeInit</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;{</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="comment">/* Set HSION bit */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= (uint32_t)0x00000001;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">/* Reset CFGR register */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = 0x00000000;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="comment">/* Reset HSEON, CSSON and PLLON bits */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFEF6FFFF;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="comment">/* Reset PLLCFGR register */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = 0x24003010;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">/* Reset HSEBYP bit */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFFFBFFFF;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="comment">/* Disable all interrupts */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x00000000;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___r_c_c___group1.html#ga523b06e73f6aa8a03e42299c855066a8">  237</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group1.html#ga523b06e73f6aa8a03e42299c855066a8">RCC_HSEConfig</a>(uint8_t RCC_HSE)</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;{</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___h_s_e__configuration.html#ga287bbcafd73d07ec915c2f793301908a">IS_RCC_HSE</a>(RCC_HSE));</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">/* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c.html#ga9b2724575bb34217aeddcb69c41a1547">CR_BYTE3_ADDRESS</a> = <a class="code" href="group___r_c_c___h_s_e__configuration.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">/* Set the new HSE configuration -------------------------------------------*/</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c.html#ga9b2724575bb34217aeddcb69c41a1547">CR_BYTE3_ADDRESS</a> = RCC_HSE;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;}</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___r_c_c___group1.html#gae0f15692614dd048ee4110a056f001dc">  261</a></span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> <a class="code" href="group___r_c_c___group1.html#gae0f15692614dd048ee4110a056f001dc">RCC_WaitForHSEStartUp</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;{</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t startupcounter = 0;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> status = <a class="code" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> hsestatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">do</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  {</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    hsestatus = <a class="code" href="group___r_c_c___group4.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a>(<a class="code" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    startupcounter++;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  } <span class="keywordflow">while</span>((startupcounter != <a class="code" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>) &amp;&amp; (hsestatus == <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>));</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group___r_c_c___group4.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a>(<a class="code" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>) != <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    status = <a class="code" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    status = <a class="code" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keywordflow">return</span> (status);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;}</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___r_c_c___group1.html#gaa2d6a35f5c2e0f86317c3beb222677fc">  292</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group1.html#gaa2d6a35f5c2e0f86317c3beb222677fc">RCC_AdjustHSICalibrationValue</a>(uint8_t HSICalibrationValue)</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___flag.html#gafda50a08dc048f7c272bf04ec9c2c2b7">IS_RCC_CALIBRATION_VALUE</a>(HSICalibrationValue));</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="comment">/* Clear HSITRIM[4:0] bits */</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  tmpreg &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="comment">/* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  tmpreg |= (uint32_t)HSICalibrationValue &lt;&lt; 3;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR = tmpreg;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;}</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___r_c_c___group1.html#ga0c6772a1e43765909495f57815ef69e2">  328</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group1.html#ga0c6772a1e43765909495f57815ef69e2">RCC_HSICmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;{</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;}</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___r_c_c___group1.html#ga65209ab5c3589b249c7d70f978735ca6">  353</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group1.html#ga65209ab5c3589b249c7d70f978735ca6">RCC_LSEConfig</a>(uint8_t RCC_LSE)</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;{</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___l_s_e___configuration.html#ga95d2678bf8f46e932e7cba75619a4d2c">IS_RCC_LSE</a>(RCC_LSE));</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="comment">/* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="comment">/* Reset LSEON bit */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code" href="group___r_c_c___l_s_e___configuration.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="comment">/* Reset LSEBYP bit */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code" href="group___r_c_c___l_s_e___configuration.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="comment">/* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">switch</span> (RCC_LSE)</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___r_c_c___l_s_e___configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>:</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      <span class="comment">/* Set LSEON bit */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code" href="group___r_c_c___l_s_e___configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___r_c_c___l_s_e___configuration.html#gac911af00bffa1bd1b1676f582a8a88e1">RCC_LSE_Bypass</a>:</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      <span class="comment">/* Set LSEBYP and LSEON bits */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code" href="group___r_c_c___l_s_e___configuration.html#gac911af00bffa1bd1b1676f582a8a88e1">RCC_LSE_Bypass</a> | <a class="code" href="group___r_c_c___l_s_e___configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  }</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___r_c_c___group1.html#ga81e3ca29fd154ac2019bba6936d6d5ed">  393</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group1.html#ga81e3ca29fd154ac2019bba6936d6d5ed">RCC_LSICmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;{</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;}</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___r_c_c___group1.html#ga154b93e90bfdede2a874244a1ff1002e">  436</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group1.html#ga154b93e90bfdede2a874244a1ff1002e">RCC_PLLConfig</a>(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;{</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___p_l_l___clock___source.html#ga8a8a84a16989bb4e5aca1af65ccf9a1b">IS_RCC_PLL_SOURCE</a>(RCC_PLLSource));</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___p_l_l___clock___source.html#ga8db327c085e20aeb673a9784f8508597">IS_RCC_PLLM_VALUE</a>(PLLM));</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___p_l_l___clock___source.html#ga12835741fbedd278ad1e91abebe00837">IS_RCC_PLLN_VALUE</a>(PLLN));</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___p_l_l___clock___source.html#gad808f83505f4e802e5bafab7831f0235">IS_RCC_PLLP_VALUE</a>(PLLP));</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___p_l_l___clock___source.html#gad66dbe75bf8ab2b64b200e796281a851">IS_RCC_PLLQ_VALUE</a>(PLLQ));</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = PLLM | (PLLN &lt;&lt; 6) | (((PLLP &gt;&gt; 1) -1) &lt;&lt; 16) | (RCC_PLLSource) |</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                 (PLLQ &lt;&lt; 24);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;}</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___r_c_c___group1.html#ga84dee53c75e58fdb53571716593c2272">  459</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group1.html#ga84dee53c75e58fdb53571716593c2272">RCC_PLLCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;{</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;}</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___r_c_c___group1.html#ga4c15157382939a693c15620a4867e6ad">  485</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group1.html#ga4c15157382939a693c15620a4867e6ad">RCC_PLLI2SConfig</a>(uint32_t PLLI2SN, uint32_t PLLI2SR)</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;{</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___p_l_l___clock___source.html#gac30fb7f6fe9f22a7d6c5585909db5c3c">IS_RCC_PLLI2SN_VALUE</a>(PLLI2SN));</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___p_l_l___clock___source.html#gaa2fece4b24f6219b423e1b092b7705c8">IS_RCC_PLLI2SR_VALUE</a>(PLLI2SR));</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR = (PLLI2SN &lt;&lt; 6) | (PLLI2SR &lt;&lt; 28);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;}</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___r_c_c___group1.html#ga2efe493a6337d5e0034bfcdfb0f541e4">  500</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group1.html#ga2efe493a6337d5e0034bfcdfb0f541e4">RCC_PLLI2SCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;{</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c.html#ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;}</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___r_c_c___group1.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">  518</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group1.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">RCC_ClockSecuritySystemCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;{</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c.html#gaca914aed10477ae4090fea0a9639b1ea">CR_CSSON_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;}</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___r_c_c___group1.html#ga15c9ecb6ef015ed008cb28e5b7a50531">  543</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group1.html#ga15c9ecb6ef015ed008cb28e5b7a50531">RCC_MCO1Config</a>(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;{</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  </div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___m_c_o1___clock___source___prescaler.html#ga073031d9c90c555f7874912b7e4905f6">IS_RCC_MCO1SOURCE</a>(RCC_MCO1Source));</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___m_c_o1___clock___source___prescaler.html#ga8a8ff14a7fcdc6ef638ca8666e609c99">IS_RCC_MCO1DIV</a>(RCC_MCO1Div));  </div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="comment">/* Clear MCO1[1:0] and MCO1PRE[2:0] bits */</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  tmpreg &amp;= <a class="code" href="group___r_c_c.html#ga51f5130a66963090dc02b4ebd47e2f83">CFGR_MCO1_RESET_MASK</a>;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="comment">/* Select MCO1 clock source and prescaler */</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;  </div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;}</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___r_c_c___group1.html#gaf50f10675b747de60c739e44e5c22aee">  581</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group1.html#gaf50f10675b747de60c739e44e5c22aee">RCC_MCO2Config</a>(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;{</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  </div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___m_c_o2___clock___source___prescaler.html#ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f">IS_RCC_MCO2SOURCE</a>(RCC_MCO2Source));</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___m_c_o2___clock___source___prescaler.html#gab28570d78a518bc83f82a96e7b0b8a73">IS_RCC_MCO2DIV</a>(RCC_MCO2Div));</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  </div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  </div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="comment">/* Clear MCO2 and MCO2PRE[2:0] bits */</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  tmpreg &amp;= <a class="code" href="group___r_c_c.html#gabd7dd9cf31a9cc27fd9c0c1624f9a298">CFGR_MCO2_RESET_MASK</a>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="comment">/* Select MCO2 clock source and prescaler */</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;  </div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;}</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___r_c_c___group2.html#ga3551a36a8f0a3dc96a74d6b939048337">  687</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group2.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a>(uint32_t RCC_SYSCLKSource)</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;{</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___system___clock___source.html#gaae9d6172a72b0a90cb3703aa59258c57">IS_RCC_SYSCLK_SOURCE</a>(RCC_SYSCLKSource));</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="comment">/* Clear SW[1:0] bits */</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  tmpreg &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="comment">/* Set SW[1:0] bits according to RCC_SYSCLKSource value */</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  tmpreg |= RCC_SYSCLKSource;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;}</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___r_c_c___group2.html#gaaeb32311c208b2a980841c9c884a41ea">  715</a></span>&#160;uint8_t <a class="code" href="group___r_c_c___group2.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;{</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordflow">return</span> ((uint8_t)(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>));</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;}</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___r_c_c___group2.html#ga9d0aec72e236c6cdf3a3a82dfb525491">  740</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group2.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a>(uint32_t RCC_SYSCLK)</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;{</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  </div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_h_b___clock___source.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a>(RCC_SYSCLK));</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="comment">/* Clear HPRE[3:0] bits */</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  tmpreg &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="comment">/* Set HPRE[3:0] bits according to RCC_SYSCLK value */</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  tmpreg |= RCC_SYSCLK;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;}</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___r_c_c___group2.html#ga448137346d4292985d4e7a61dd1a824f">  772</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group2.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a>(uint32_t RCC_HCLK)</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;{</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a>(RCC_HCLK));</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="comment">/* Clear PPRE1[2:0] bits */</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  tmpreg &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">/* Set PPRE1[2:0] bits according to RCC_HCLK value */</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  tmpreg |= RCC_HCLK;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;}</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___r_c_c___group2.html#ga09f9c010a4adca9e036da42c2ca6126a">  803</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group2.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a>(uint32_t RCC_HCLK)</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;{</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a>(RCC_HCLK));</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="comment">/* Clear PPRE2[2:0] bits */</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  tmpreg &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="comment">/* Set PPRE2[2:0] bits according to RCC_HCLK value */</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  tmpreg |= RCC_HCLK &lt;&lt; 3;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;}</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___r_c_c___group2.html#ga3e9944fd1ed734275222bbb3e3f29993">  855</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group2.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a>(<a class="code" href="struct_r_c_c___clocks_type_def.html">RCC_ClocksTypeDef</a>* RCC_Clocks)</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;{</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  tmp = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordflow">switch</span> (tmp)</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  {</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <span class="keywordflow">case</span> 0x00:  <span class="comment">/* HSI used as system clock source */</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;      RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> = <a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSE used as system clock  source */</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;      RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> = <a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="keywordflow">case</span> 0x08:  <span class="comment">/* PLL used as system clock  source */</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;      <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">         SYSCLK = PLL_VCO / PLLP</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">         */</span>    </div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      pllsource = (<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>) &gt;&gt; 22;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;      pllm = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      </div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <span class="keywordflow">if</span> (pllsource != 0)</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      {</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        <span class="comment">/* HSE used as PLL clock source */</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        pllvco = (<a class="code" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / pllm) * ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      }</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      {</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        <span class="comment">/* HSI used as PLL clock source */</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;        pllvco = (<a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / pllm) * ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);      </div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;      }</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      pllp = (((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>) &gt;&gt;16) + 1 ) *2;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;      RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> = pllvco/pllp;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;      RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> = <a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  }</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="comment">/* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <span class="comment">/* Get HCLK prescaler */</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  tmp = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  tmp = tmp &gt;&gt; 4;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  presc = <a class="code" href="group___r_c_c.html#gab4232f78d57fe4cfed7055005999ee44">APBAHBPrescTable</a>[tmp];</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <span class="comment">/* HCLK clock frequency */</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a5f9bf60f522a160aa7a878acf92ce129">HCLK_Frequency</a> = RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> &gt;&gt; presc;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="comment">/* Get PCLK1 prescaler */</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  tmp = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  tmp = tmp &gt;&gt; 10;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  presc = <a class="code" href="group___r_c_c.html#gab4232f78d57fe4cfed7055005999ee44">APBAHBPrescTable</a>[tmp];</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="comment">/* PCLK1 clock frequency */</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a9045b24904bde572d479e85c6d2801f6">PCLK1_Frequency</a> = RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a5f9bf60f522a160aa7a878acf92ce129">HCLK_Frequency</a> &gt;&gt; presc;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="comment">/* Get PCLK2 prescaler */</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  tmp = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  tmp = tmp &gt;&gt; 13;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  presc = <a class="code" href="group___r_c_c.html#gab4232f78d57fe4cfed7055005999ee44">APBAHBPrescTable</a>[tmp];</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="comment">/* PCLK2 clock frequency */</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a45ada83b2d388a60ed994451f260f389">PCLK2_Frequency</a> = RCC_Clocks-&gt;<a class="code" href="struct_r_c_c___clocks_type_def.html#a5f9bf60f522a160aa7a878acf92ce129">HCLK_Frequency</a> &gt;&gt; presc;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;}</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#ga1473d8a5a020642966359611c44181b0">  980</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a>(uint32_t RCC_RTCCLKSource)</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;{</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___r_t_c___clock___source.html#gae76a0340b02b5342e756fa0d2112ebf5">IS_RCC_RTCCLK_SOURCE</a>(RCC_RTCCLKSource));</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="keywordflow">if</span> ((RCC_RTCCLKSource &amp; 0x00000300) == 0x00000300)</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  { <span class="comment">/* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    tmpreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="comment">/* Clear RTCPRE[4:0] bits */</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    tmpreg &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="comment">/* Configure HSE division factor for RTC clock */</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    tmpreg |= (RCC_RTCCLKSource &amp; 0xFFFFCFF);</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  }</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    </div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="comment">/* Select the RTC clock source */</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR |= (RCC_RTCCLKSource &amp; 0x00000FFF);</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;}</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#ga9802f84846df2cea8e369234ed13b159"> 1012</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;{</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;}</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#ga636c3b72f35391e67f12a551b15fa54a"> 1029</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;{</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;}</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#ga6c56f8529988fcc8f4dbffbc1bab27d0"> 1046</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#ga6c56f8529988fcc8f4dbffbc1bab27d0">RCC_I2SCLKConfig</a>(uint32_t RCC_I2SCLKSource)</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;{</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___i2_s___clock___source.html#gaa1bd931fa367969adeec7ba154ef7beb">IS_RCC_I2SCLK_SOURCE</a>(RCC_I2SCLKSource));</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code" href="group___r_c_c.html#ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</a> = RCC_I2SCLKSource;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;}</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#ga80c89116820d48bb38db2e7d5e5a49b9"> 1085</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#ga80c89116820d48bb38db2e7d5e5a49b9">RCC_AHB1PeriphClockCmd</a>(uint32_t RCC_AHB1Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;{</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_h_b1___peripherals.html#ga647f5c8de61a77084d4d0e6bdd344601">IS_RCC_AHB1_CLOCK_PERIPH</a>(RCC_AHB1Periph));</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  {</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= RCC_AHB1Periph;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  }</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  {</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~RCC_AHB1Periph;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  }</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;}</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#gaadffedbd87e796f01d9776b8ee01ff5e"> 1117</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#gaadffedbd87e796f01d9776b8ee01ff5e">RCC_AHB2PeriphClockCmd</a>(uint32_t RCC_AHB2Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;{</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_h_b2___peripherals.html#ga90f3f337a5f503e36280ab4504d31c39">IS_RCC_AHB2_PERIPH</a>(RCC_AHB2Periph));</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  {</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR |= RCC_AHB2Periph;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  }</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  {</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp;= ~RCC_AHB2Periph;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  }</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;}</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#ga4eb8c119f2e9bf2bd2e042d27f151338"> 1144</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#ga4eb8c119f2e9bf2bd2e042d27f151338">RCC_AHB3PeriphClockCmd</a>(uint32_t RCC_AHB3Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;{</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_h_b3___peripherals.html#ga8d269d2fbf78cf494ea127d1a6daec31">IS_RCC_AHB3_PERIPH</a>(RCC_AHB3Periph));  </div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  {</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR |= RCC_AHB3Periph;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  }</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  {</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp;= ~RCC_AHB3Periph;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  }</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;}</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#gaee7cc5d73af7fe1986fceff8afd3973e"> 1194</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a>(uint32_t RCC_APB1Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;{</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#gab68e85308494436c4c55a69c42a79f36">IS_RCC_APB1_PERIPH</a>(RCC_APB1Periph));  </div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  {</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= RCC_APB1Periph;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  }</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  {</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~RCC_APB1Periph;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  }</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;}</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#ga56ff55caf8d835351916b40dd030bc87"> 1234</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a>(uint32_t RCC_APB2Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;{</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_p_b2___peripherals.html#ga89a2b95e60e90a51b26b53cc4c0e7b14">IS_RCC_APB2_PERIPH</a>(RCC_APB2Periph));</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  {</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= RCC_APB2Periph;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  }</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  {</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~RCC_APB2Periph;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  }</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;}</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#gaa7c450567f4731d4f0615f63586cad86"> 1273</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#gaa7c450567f4731d4f0615f63586cad86">RCC_AHB1PeriphResetCmd</a>(uint32_t RCC_AHB1Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;{</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_h_b1___peripherals.html#gaa9369bfafdf69d7398ae04711bc097d0">IS_RCC_AHB1_RESET_PERIPH</a>(RCC_AHB1Periph));</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  {</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= RCC_AHB1Periph;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  }</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  {</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~RCC_AHB1Periph;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  }</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;}</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#gafb119d6d1955d1b8c361e8140845ac5a"> 1302</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#gafb119d6d1955d1b8c361e8140845ac5a">RCC_AHB2PeriphResetCmd</a>(uint32_t RCC_AHB2Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;{</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_h_b2___peripherals.html#ga90f3f337a5f503e36280ab4504d31c39">IS_RCC_AHB2_PERIPH</a>(RCC_AHB2Periph));</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  {</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR |= RCC_AHB2Periph;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  }</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  {</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR &amp;= ~RCC_AHB2Periph;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  }</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;}</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#gaee44f159a1ca9ebdd7117bff387cd592"> 1326</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#gaee44f159a1ca9ebdd7117bff387cd592">RCC_AHB3PeriphResetCmd</a>(uint32_t RCC_AHB3Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;{</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_h_b3___peripherals.html#ga8d269d2fbf78cf494ea127d1a6daec31">IS_RCC_AHB3_PERIPH</a>(RCC_AHB3Periph));</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  {</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR |= RCC_AHB3Periph;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  }</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  {</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR &amp;= ~RCC_AHB3Periph;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  }</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;}</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#gab197ae4369c10b92640a733b40ed2801"> 1373</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(uint32_t RCC_APB1Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;{</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#gab68e85308494436c4c55a69c42a79f36">IS_RCC_APB1_PERIPH</a>(RCC_APB1Periph));</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  {</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= RCC_APB1Periph;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  }</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  {</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~RCC_APB1Periph;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  }</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;}</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#gad94553850ac07106a27ee85fec37efdf"> 1409</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(uint32_t RCC_APB2Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;{</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_p_b2___peripherals.html#ga91ecddb4dcb7a07da7178e7f9ba585c7">IS_RCC_APB2_RESET_PERIPH</a>(RCC_APB2Periph));</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  {</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= RCC_APB2Periph;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  }</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  {</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~RCC_APB2Periph;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  }</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;}</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#ga5cd0d5adbc7496d7005b208bd19ce255"> 1455</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#ga5cd0d5adbc7496d7005b208bd19ce255">RCC_AHB1PeriphClockLPModeCmd</a>(uint32_t RCC_AHB1Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;{</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_h_b1___peripherals.html#ga2a192b878ab81e83e804efd5dbd0195b">IS_RCC_AHB1_LPMODE_PERIPH</a>(RCC_AHB1Periph));</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  {</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= RCC_AHB1Periph;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  }</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;  {</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~RCC_AHB1Periph;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  }</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;}</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#ga1ac5bb9676ae9b48e50d6a95de922ce3"> 1487</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#ga1ac5bb9676ae9b48e50d6a95de922ce3">RCC_AHB2PeriphClockLPModeCmd</a>(uint32_t RCC_AHB2Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;{</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_h_b2___peripherals.html#ga90f3f337a5f503e36280ab4504d31c39">IS_RCC_AHB2_PERIPH</a>(RCC_AHB2Periph));</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  {</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= RCC_AHB2Periph;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  }</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  {</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~RCC_AHB2Periph;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;  }</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;}</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#ga4e1df07cdfd81c068902d9d35fcc3911"> 1514</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#ga4e1df07cdfd81c068902d9d35fcc3911">RCC_AHB3PeriphClockLPModeCmd</a>(uint32_t RCC_AHB3Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;{</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_h_b3___peripherals.html#ga8d269d2fbf78cf494ea127d1a6daec31">IS_RCC_AHB3_PERIPH</a>(RCC_AHB3Periph));</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  {</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR |= RCC_AHB3Periph;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  }</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  {</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp;= ~RCC_AHB3Periph;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  }</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;}</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#ga84dd64badb84768cbcf19e241cadff50"> 1564</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#ga84dd64badb84768cbcf19e241cadff50">RCC_APB1PeriphClockLPModeCmd</a>(uint32_t RCC_APB1Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;{</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#gab68e85308494436c4c55a69c42a79f36">IS_RCC_APB1_PERIPH</a>(RCC_APB1Periph));</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  {</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= RCC_APB1Periph;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  }</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  {</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~RCC_APB1Periph;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  }</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;}</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___r_c_c___group3.html#ga30365b9e0b4c5d7e98c2675c862ddd7e"> 1604</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group3.html#ga30365b9e0b4c5d7e98c2675c862ddd7e">RCC_APB2PeriphClockLPModeCmd</a>(uint32_t RCC_APB2Periph, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;{</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___a_p_b2___peripherals.html#ga89a2b95e60e90a51b26b53cc4c0e7b14">IS_RCC_APB2_PERIPH</a>(RCC_APB2Periph));</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  {</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= RCC_APB2Periph;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;  }</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  {</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~RCC_APB2Periph;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  }</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;}</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___r_c_c___group4.html#gaa953aa226e9ce45300d535941e4dfe2f"> 1649</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group4.html#gaa953aa226e9ce45300d535941e4dfe2f">RCC_ITConfig</a>(uint8_t RCC_IT, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;{</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___interrupt___source.html#ga710d72ccf88ddbec09b033c81a571a83">IS_RCC_IT</a>(RCC_IT));</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  {</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    <span class="comment">/* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a> |= RCC_IT;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  }</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  {</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    <span class="comment">/* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a> &amp;= (uint8_t)~RCC_IT;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  }</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;}</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;</div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___r_c_c___group4.html#ga2897bdc52f272031c44fb1f72205d295"> 1685</a></span>&#160;<a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code" href="group___r_c_c___group4.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a>(uint8_t RCC_FLAG)</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;{</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  uint32_t tmp = 0;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  uint32_t statusreg = 0;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  <a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___flag.html#gaa27dea5bb62b26d0881e649770252158">IS_RCC_FLAG</a>(RCC_FLAG));</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <span class="comment">/* Get the RCC register index */</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  tmp = RCC_FLAG &gt;&gt; 5;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  <span class="keywordflow">if</span> (tmp == 1)               <span class="comment">/* The flag to check is in CR register */</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  {</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;    statusreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  }</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tmp == 2)          <span class="comment">/* The flag to check is in BDCR register */</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  {</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    statusreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  }</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <span class="keywordflow">else</span>                       <span class="comment">/* The flag to check is in CSR register */</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  {</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    statusreg = <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  }</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <span class="comment">/* Get the flag position */</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  tmp = RCC_FLAG &amp; <a class="code" href="group___r_c_c.html#ga890221cb651a3f30f6d1bca0d9b0e13d">FLAG_MASK</a>;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  <span class="keywordflow">if</span> ((statusreg &amp; ((uint32_t)1 &lt;&lt; tmp)) != (uint32_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  {</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  }</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  {</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  }</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="comment">/* Return the flag status */</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;}</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___r_c_c___group4.html#ga53f909dbb15a54124419084ebda97d72"> 1730</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group4.html#ga53f909dbb15a54124419084ebda97d72">RCC_ClearFlag</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;{</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  <span class="comment">/* Set RMVF bit to clear the reset flags */</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;}</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___r_c_c___group4.html#ga6126c99f398ee4be410ad76ae3aee18f"> 1749</a></span>&#160;<a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> <a class="code" href="group___r_c_c___group4.html#ga6126c99f398ee4be410ad76ae3aee18f">RCC_GetITStatus</a>(uint8_t RCC_IT)</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;{</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___interrupt___source.html#ga7a1b771d6d9c2d8346ab58a1f046f6a6">IS_RCC_GET_IT</a>(RCC_IT));</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  <span class="comment">/* Check the status of the specified RCC interrupt */</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR &amp; RCC_IT) != (uint32_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  {</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  }</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  {</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;  }</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  <span class="comment">/* Return the RCC_IT status */</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  <span class="keywordflow">return</span>  bitstatus;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;}</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;</div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___r_c_c___group4.html#ga529842d165910f8f87e26115da36089b"> 1782</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___group4.html#ga529842d165910f8f87e26115da36089b">RCC_ClearITPendingBit</a>(uint8_t RCC_IT)</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;{</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___r_c_c___interrupt___source.html#ga8374741e47d696accd1a72647650ba63">IS_RCC_CLEAR_IT</a>(RCC_IT));</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  <span class="comment">/* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">     pending bits */</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code" href="group___r_c_c.html#ga43f47430582c9575970901533e525bb5">CIR_BYTE3_ADDRESS</a> = RCC_IT;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;}</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="stm32f4xx__rcc_8h_html"><div class="ttname"><a href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library. </div></div>
<div class="ttc" id="group___r_c_c___interrupt___source_html_ga8374741e47d696accd1a72647650ba63"><div class="ttname"><a href="group___r_c_c___interrupt___source.html#ga8374741e47d696accd1a72647650ba63">IS_RCC_CLEAR_IT</a></div><div class="ttdeci">#define IS_RCC_CLEAR_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00150">stm32f4xx_rcc.h:150</a></div></div>
<div class="ttc" id="group___library__configuration__section_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00104">stm32f4xx.h:104</a></div></div>
<div class="ttc" id="group___r_c_c___p_l_l___clock___source_html_gad66dbe75bf8ab2b64b200e796281a851"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#gad66dbe75bf8ab2b64b200e796281a851">IS_RCC_PLLQ_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLQ_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00078">stm32f4xx_rcc.h:78</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04830">stm32f4xx.h:4830</a></div></div>
<div class="ttc" id="group___r_c_c___m_c_o1___clock___source___prescaler_html_ga8a8ff14a7fcdc6ef638ca8666e609c99"><div class="ttname"><a href="group___r_c_c___m_c_o1___clock___source___prescaler.html#ga8a8ff14a7fcdc6ef638ca8666e609c99">IS_RCC_MCO1DIV</a></div><div class="ttdeci">#define IS_RCC_MCO1DIV(DIV)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00373">stm32f4xx_rcc.h:373</a></div></div>
<div class="ttc" id="group___r_c_c___group1_html_ga4c15157382939a693c15620a4867e6ad"><div class="ttname"><a href="group___r_c_c___group1.html#ga4c15157382939a693c15620a4867e6ad">RCC_PLLI2SConfig</a></div><div class="ttdeci">void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)</div><div class="ttdoc">Configures the PLLI2S clock multiplication and division factors. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00485">stm32f4xx_rcc.c:485</a></div></div>
<div class="ttc" id="group___r_c_c___m_c_o1___clock___source___prescaler_html_ga073031d9c90c555f7874912b7e4905f6"><div class="ttname"><a href="group___r_c_c___m_c_o1___clock___source___prescaler.html#ga073031d9c90c555f7874912b7e4905f6">IS_RCC_MCO1SOURCE</a></div><div class="ttdeci">#define IS_RCC_MCO1SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00370">stm32f4xx_rcc.h:370</a></div></div>
<div class="ttc" id="group___r_c_c___group2_html_ga9d0aec72e236c6cdf3a3a82dfb525491"><div class="ttname"><a href="group___r_c_c___group2.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a></div><div class="ttdeci">void RCC_HCLKConfig(uint32_t RCC_SYSCLK)</div><div class="ttdoc">Configures the AHB clock (HCLK). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00740">stm32f4xx_rcc.c:740</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_ga1473d8a5a020642966359611c44181b0"><div class="ttname"><a href="group___r_c_c___group3.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a></div><div class="ttdeci">void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)</div><div class="ttdoc">Configures the RTC clock (RTCCLK). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00980">stm32f4xx_rcc.c:980</a></div></div>
<div class="ttc" id="group___exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group___r_c_c___group1_html_ga84dee53c75e58fdb53571716593c2272"><div class="ttname"><a href="group___r_c_c___group1.html#ga84dee53c75e58fdb53571716593c2272">RCC_PLLCmd</a></div><div class="ttdeci">void RCC_PLLCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the main PLL. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00459">stm32f4xx_rcc.c:459</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04865">stm32f4xx.h:4865</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4b571901d7cdc93ca1ecc1531f26ba6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04803">stm32f4xx.h:4803</a></div></div>
<div class="ttc" id="core__cm4_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00204">core_cm4.h:204</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b2___peripherals_html_ga89a2b95e60e90a51b26b53cc4c0e7b14"><div class="ttname"><a href="group___r_c_c___a_p_b2___peripherals.html#ga89a2b95e60e90a51b26b53cc4c0e7b14">IS_RCC_APB2_PERIPH</a></div><div class="ttdeci">#define IS_RCC_APB2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00352">stm32f4xx_rcc.h:352</a></div></div>
<div class="ttc" id="group___r_c_c___l_s_e___configuration_html_gac981ea636c2f215e4473901e0912f55a"><div class="ttname"><a href="group___r_c_c___l_s_e___configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a></div><div class="ttdeci">#define RCC_LSE_ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00159">stm32f4xx_rcc.h:159</a></div></div>
<div class="ttc" id="group___r_c_c___group1_html_ga15c9ecb6ef015ed008cb28e5b7a50531"><div class="ttname"><a href="group___r_c_c___group1.html#ga15c9ecb6ef015ed008cb28e5b7a50531">RCC_MCO1Config</a></div><div class="ttdeci">void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)</div><div class="ttdoc">Selects the clock source to output on MCO1 pin(PA8). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00543">stm32f4xx_rcc.c:543</a></div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00280">stm32f4xx.h:280</a></div></div>
<div class="ttc" id="group___r_c_c___group1_html_ga0ff1fd7b9a8a49cdda11b7d7261c3494"><div class="ttname"><a href="group___r_c_c___group1.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">RCC_ClockSecuritySystemCmd</a></div><div class="ttdeci">void RCC_ClockSecuritySystemCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Clock Security System. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00518">stm32f4xx_rcc.c:518</a></div></div>
<div class="ttc" id="group___r_c_c___a_h_b2___peripherals_html_ga90f3f337a5f503e36280ab4504d31c39"><div class="ttname"><a href="group___r_c_c___a_h_b2___peripherals.html#ga90f3f337a5f503e36280ab4504d31c39">IS_RCC_AHB2_PERIPH</a></div><div class="ttdeci">#define IS_RCC_AHB2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00290">stm32f4xx_rcc.h:290</a></div></div>
<div class="ttc" id="group___r_c_c___flag_html_ga173edf47bec93cf269a0e8d0fec9997c"><div class="ttname"><a href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a></div><div class="ttdeci">#define RCC_FLAG_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00406">stm32f4xx_rcc.h:406</a></div></div>
<div class="ttc" id="group___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00285">stm32f4xx.h:285</a></div></div>
<div class="ttc" id="group___r_c_c_html_ga0c0fb27aba4eb660f7590252596bdfc5"><div class="ttname"><a href="group___r_c_c.html#ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</a></div><div class="ttdeci">#define CR_PLLI2SON_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00084">stm32f4xx_rcc.c:84</a></div></div>
<div class="ttc" id="group___r_c_c_html_ga51f5130a66963090dc02b4ebd47e2f83"><div class="ttname"><a href="group___r_c_c.html#ga51f5130a66963090dc02b4ebd47e2f83">CFGR_MCO1_RESET_MASK</a></div><div class="ttdeci">#define CFGR_MCO1_RESET_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00108">stm32f4xx_rcc.c:108</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_ga5cd0d5adbc7496d7005b208bd19ce255"><div class="ttname"><a href="group___r_c_c___group3.html#ga5cd0d5adbc7496d7005b208bd19ce255">RCC_AHB1PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01455">stm32f4xx_rcc.c:1455</a></div></div>
<div class="ttc" id="group___r_c_c___group2_html_ga09f9c010a4adca9e036da42c2ca6126a"><div class="ttname"><a href="group___r_c_c___group2.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a></div><div class="ttdeci">void RCC_PCLK2Config(uint32_t RCC_HCLK)</div><div class="ttdoc">Configures the High Speed APB clock (PCLK2). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00803">stm32f4xx_rcc.c:803</a></div></div>
<div class="ttc" id="group___r_c_c___interrupt___source_html_ga710d72ccf88ddbec09b033c81a571a83"><div class="ttname"><a href="group___r_c_c___interrupt___source.html#ga710d72ccf88ddbec09b033c81a571a83">IS_RCC_IT</a></div><div class="ttdeci">#define IS_RCC_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00145">stm32f4xx_rcc.h:145</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b1___a_p_b2___clock___source_html_gab70f1257ea47c1da4def8e351af4d9f2"><div class="ttname"><a href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a></div><div class="ttdeci">#define IS_RCC_PCLK(PCLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00128">stm32f4xx_rcc.h:128</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_gab197ae4369c10b92640a733b40ed2801"><div class="ttname"><a href="group___r_c_c___group3.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases Low Speed APB (APB1) peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01373">stm32f4xx_rcc.c:1373</a></div></div>
<div class="ttc" id="group___r_c_c___r_t_c___clock___source_html_gae76a0340b02b5342e756fa0d2112ebf5"><div class="ttname"><a href="group___r_c_c___r_t_c___clock___source.html#gae76a0340b02b5342e756fa0d2112ebf5">IS_RCC_RTCCLK_SOURCE</a></div><div class="ttdeci">#define IS_RCC_RTCCLK_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00202">stm32f4xx_rcc.h:202</a></div></div>
<div class="ttc" id="core__cm4_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00207">core_cm4.h:207</a></div></div>
<div class="ttc" id="group___r_c_c___a_h_b1___peripherals_html_gaa9369bfafdf69d7398ae04711bc097d0"><div class="ttname"><a href="group___r_c_c___a_h_b1___peripherals.html#gaa9369bfafdf69d7398ae04711bc097d0">IS_RCC_AHB1_RESET_PERIPH</a></div><div class="ttdeci">#define IS_RCC_AHB1_RESET_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00276">stm32f4xx_rcc.h:276</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04877">stm32f4xx.h:4877</a></div></div>
<div class="ttc" id="group___r_c_c___flag_html_gafda50a08dc048f7c272bf04ec9c2c2b7"><div class="ttname"><a href="group___r_c_c___flag.html#gafda50a08dc048f7c272bf04ec9c2c2b7">IS_RCC_CALIBRATION_VALUE</a></div><div class="ttdeci">#define IS_RCC_CALIBRATION_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00425">stm32f4xx_rcc.h:425</a></div></div>
<div class="ttc" id="group___r_c_c_html_gaca914aed10477ae4090fea0a9639b1ea"><div class="ttname"><a href="group___r_c_c.html#gaca914aed10477ae4090fea0a9639b1ea">CR_CSSON_BB</a></div><div class="ttdeci">#define CR_CSSON_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00078">stm32f4xx_rcc.c:78</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafc26c5996b14005a70afbeaa29aae716"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a></div><div class="ttdeci">#define RCC_CSR_RMVF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l05166">stm32f4xx.h:5166</a></div></div>
<div class="ttc" id="group___library__configuration__section_html_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f"><div class="ttname"><a href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></div><div class="ttdeci">#define HSE_STARTUP_TIMEOUT</div><div class="ttdoc">In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00100">stm32f4xx.h:100</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01186">stm32f4xx.h:1186</a></div></div>
<div class="ttc" id="group___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00285">stm32f4xx.h:285</a></div></div>
<div class="ttc" id="group___r_c_c___m_c_o2___clock___source___prescaler_html_ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f"><div class="ttname"><a href="group___r_c_c___m_c_o2___clock___source___prescaler.html#ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f">IS_RCC_MCO2SOURCE</a></div><div class="ttdeci">#define IS_RCC_MCO2SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00392">stm32f4xx_rcc.h:392</a></div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00280">stm32f4xx.h:280</a></div></div>
<div class="ttc" id="group___r_c_c_html_gaa253e36e7e5fb02998c0e4d0388abc52"><div class="ttname"><a href="group___r_c_c.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a></div><div class="ttdeci">#define CSR_LSION_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00104">stm32f4xx_rcc.c:104</a></div></div>
<div class="ttc" id="group___r_c_c___a_h_b1___peripherals_html_ga2a192b878ab81e83e804efd5dbd0195b"><div class="ttname"><a href="group___r_c_c___a_h_b1___peripherals.html#ga2a192b878ab81e83e804efd5dbd0195b">IS_RCC_AHB1_LPMODE_PERIPH</a></div><div class="ttdeci">#define IS_RCC_AHB1_LPMODE_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00277">stm32f4xx_rcc.h:277</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5cb4397b2095c31660a01b748386aa70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a></div><div class="ttdeci">#define RCC_CR_HSITRIM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04768">stm32f4xx.h:4768</a></div></div>
<div class="ttc" id="group___r_c_c___p_l_l___clock___source_html_gad808f83505f4e802e5bafab7831f0235"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#gad808f83505f4e802e5bafab7831f0235">IS_RCC_PLLP_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLP_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00077">stm32f4xx_rcc.h:77</a></div></div>
<div class="ttc" id="struct_r_c_c___clocks_type_def_html_a5f9bf60f522a160aa7a878acf92ce129"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html#a5f9bf60f522a160aa7a878acf92ce129">RCC_ClocksTypeDef::HCLK_Frequency</a></div><div class="ttdeci">uint32_t HCLK_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00045">stm32f4xx_rcc.h:45</a></div></div>
<div class="ttc" id="group___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00282">stm32f4xx.h:282</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2561745be271ee828e26de601f72162d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04814">stm32f4xx.h:4814</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b2___peripherals_html_ga91ecddb4dcb7a07da7178e7f9ba585c7"><div class="ttname"><a href="group___r_c_c___a_p_b2___peripherals.html#ga91ecddb4dcb7a07da7178e7f9ba585c7">IS_RCC_APB2_RESET_PERIPH</a></div><div class="ttdeci">#define IS_RCC_APB2_RESET_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00353">stm32f4xx_rcc.h:353</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_gaadffedbd87e796f01d9776b8ee01ff5e"><div class="ttname"><a href="group___r_c_c___group3.html#gaadffedbd87e796f01d9776b8ee01ff5e">RCC_AHB2PeriphClockCmd</a></div><div class="ttdeci">void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB2 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01117">stm32f4xx_rcc.c:1117</a></div></div>
<div class="ttc" id="group___r_c_c___group4_html_gaa953aa226e9ce45300d535941e4dfe2f"><div class="ttname"><a href="group___r_c_c___group4.html#gaa953aa226e9ce45300d535941e4dfe2f">RCC_ITConfig</a></div><div class="ttdeci">void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified RCC interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01649">stm32f4xx_rcc.c:1649</a></div></div>
<div class="ttc" id="group___r_c_c___l_s_e___configuration_html_ga6645c27708d0cad1a4ab61d2abb24c77"><div class="ttname"><a href="group___r_c_c___l_s_e___configuration.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a></div><div class="ttdeci">#define RCC_LSE_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00158">stm32f4xx_rcc.h:158</a></div></div>
<div class="ttc" id="group___library__configuration__section_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdoc">Comment the line below if you will not use the peripherals drivers. In this case, these drivers will ...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00092">stm32f4xx.h:92</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_ga80c89116820d48bb38db2e7d5e5a49b9"><div class="ttname"><a href="group___r_c_c___group3.html#ga80c89116820d48bb38db2e7d5e5a49b9">RCC_AHB1PeriphClockCmd</a></div><div class="ttdeci">void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB1 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01085">stm32f4xx_rcc.c:1085</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_ga4e1df07cdfd81c068902d9d35fcc3911"><div class="ttname"><a href="group___r_c_c___group3.html#ga4e1df07cdfd81c068902d9d35fcc3911">RCC_AHB3PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01514">stm32f4xx_rcc.c:1514</a></div></div>
<div class="ttc" id="group___r_c_c___group1_html_ga2efe493a6337d5e0034bfcdfb0f541e4"><div class="ttname"><a href="group___r_c_c___group1.html#ga2efe493a6337d5e0034bfcdfb0f541e4">RCC_PLLI2SCmd</a></div><div class="ttdeci">void RCC_PLLI2SCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PLLI2S. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00500">stm32f4xx_rcc.c:500</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad7c067c52ecd135252c691aad32c0b83"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a></div><div class="ttdeci">#define RCC_CFGR_RTCPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04889">stm32f4xx.h:4889</a></div></div>
<div class="ttc" id="group___r_c_c_html_ga9076f5ddbb262fd45584702f5d280c9e"><div class="ttname"><a href="group___r_c_c.html#ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</a></div><div class="ttdeci">#define CFGR_I2SSRC_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00090">stm32f4xx_rcc.c:90</a></div></div>
<div class="ttc" id="group___r_c_c___group2_html_gaaeb32311c208b2a980841c9c884a41ea"><div class="ttname"><a href="group___r_c_c___group2.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a></div><div class="ttdeci">uint8_t RCC_GetSYSCLKSource(void)</div><div class="ttdoc">Returns the clock source used as system clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00715">stm32f4xx_rcc.c:715</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_ga6c56f8529988fcc8f4dbffbc1bab27d0"><div class="ttname"><a href="group___r_c_c___group3.html#ga6c56f8529988fcc8f4dbffbc1bab27d0">RCC_I2SCLKConfig</a></div><div class="ttdeci">void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)</div><div class="ttdoc">Configures the I2S clock source (I2SCLK). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01046">stm32f4xx_rcc.c:1046</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9a42e8b9ee60126976d9be056e5e66b1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04795">stm32f4xx.h:4795</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b1___peripherals_html_gab68e85308494436c4c55a69c42a79f36"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#gab68e85308494436c4c55a69c42a79f36">IS_RCC_APB1_PERIPH</a></div><div class="ttdeci">#define IS_RCC_APB1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00330">stm32f4xx_rcc.h:330</a></div></div>
<div class="ttc" id="group___r_c_c_html_gac3290a833c0e35ec17d32c2d494e6133"><div class="ttname"><a href="group___r_c_c.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a></div><div class="ttdeci">#define CR_HSION_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00075">stm32f4xx_rcc.c:75</a></div></div>
<div class="ttc" id="group___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00280">stm32f4xx.h:280</a></div></div>
<div class="ttc" id="stm32f4xx__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__conf_8h_source.html#l00084">stm32f4xx_conf.h:84</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_ga4eb8c119f2e9bf2bd2e042d27f151338"><div class="ttname"><a href="group___r_c_c___group3.html#ga4eb8c119f2e9bf2bd2e042d27f151338">RCC_AHB3PeriphClockCmd</a></div><div class="ttdeci">void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB3 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01144">stm32f4xx_rcc.c:1144</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04848">stm32f4xx.h:4848</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga92cb53ea81d2c47537eb217cc6659a2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04818">stm32f4xx.h:4818</a></div></div>
<div class="ttc" id="group___r_c_c___group1_html_ga413f6422be11b1334abe60b3bff2e062"><div class="ttname"><a href="group___r_c_c___group1.html#ga413f6422be11b1334abe60b3bff2e062">RCC_DeInit</a></div><div class="ttdeci">void RCC_DeInit(void)</div><div class="ttdoc">Resets the RCC clock configuration to the default reset state. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00196">stm32f4xx_rcc.c:196</a></div></div>
<div class="ttc" id="group___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00285">stm32f4xx.h:285</a></div></div>
<div class="ttc" id="group___r_c_c___p_l_l___clock___source_html_gac30fb7f6fe9f22a7d6c5585909db5c3c"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#gac30fb7f6fe9f22a7d6c5585909db5c3c">IS_RCC_PLLI2SN_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLI2SN_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00080">stm32f4xx_rcc.h:80</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_ga30365b9e0b4c5d7e98c2675c862ddd7e"><div class="ttname"><a href="group___r_c_c___group3.html#ga30365b9e0b4c5d7e98c2675c862ddd7e">RCC_APB2PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01604">stm32f4xx_rcc.c:1604</a></div></div>
<div class="ttc" id="group___r_c_c___group2_html_ga448137346d4292985d4e7a61dd1a824f"><div class="ttname"><a href="group___r_c_c___group2.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a></div><div class="ttdeci">void RCC_PCLK1Config(uint32_t RCC_HCLK)</div><div class="ttdoc">Configures the Low Speed APB clock (PCLK1). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00772">stm32f4xx_rcc.c:772</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_gaa7c450567f4731d4f0615f63586cad86"><div class="ttname"><a href="group___r_c_c___group3.html#gaa7c450567f4731d4f0615f63586cad86">RCC_AHB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases AHB1 peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01273">stm32f4xx_rcc.c:1273</a></div></div>
<div class="ttc" id="group___r_c_c___group2_html_ga3e9944fd1ed734275222bbb3e3f29993"><div class="ttname"><a href="group___r_c_c___group2.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a></div><div class="ttdeci">void RCC_GetClocksFreq(RCC_ClocksTypeDef *RCC_Clocks)</div><div class="ttdoc">Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00855">stm32f4xx_rcc.c:855</a></div></div>
<div class="ttc" id="group___r_c_c___group4_html_ga2897bdc52f272031c44fb1f72205d295"><div class="ttname"><a href="group___r_c_c___group4.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a></div><div class="ttdeci">FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)</div><div class="ttdoc">Checks whether the specified RCC flag is set or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01685">stm32f4xx_rcc.c:1685</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_ga84dd64badb84768cbcf19e241cadff50"><div class="ttname"><a href="group___r_c_c___group3.html#ga84dd64badb84768cbcf19e241cadff50">RCC_APB1PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01564">stm32f4xx_rcc.c:1564</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_ga636c3b72f35391e67f12a551b15fa54a"><div class="ttname"><a href="group___r_c_c___group3.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a></div><div class="ttdeci">void RCC_BackupResetCmd(FunctionalState NewState)</div><div class="ttdoc">Forces or releases the Backup domain reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01029">stm32f4xx_rcc.c:1029</a></div></div>
<div class="ttc" id="group___r_c_c___l_s_e___configuration_html_ga95d2678bf8f46e932e7cba75619a4d2c"><div class="ttname"><a href="group___r_c_c___l_s_e___configuration.html#ga95d2678bf8f46e932e7cba75619a4d2c">IS_RCC_LSE</a></div><div class="ttdeci">#define IS_RCC_LSE(LSE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00161">stm32f4xx_rcc.h:161</a></div></div>
<div class="ttc" id="group___r_c_c___interrupt___source_html_ga7a1b771d6d9c2d8346ab58a1f046f6a6"><div class="ttname"><a href="group___r_c_c___interrupt___source.html#ga7a1b771d6d9c2d8346ab58a1f046f6a6">IS_RCC_GET_IT</a></div><div class="ttdeci">#define IS_RCC_GET_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00146">stm32f4xx_rcc.h:146</a></div></div>
<div class="ttc" id="group___r_c_c_html_ga9b2724575bb34217aeddcb69c41a1547"><div class="ttname"><a href="group___r_c_c.html#ga9b2724575bb34217aeddcb69c41a1547">CR_BYTE3_ADDRESS</a></div><div class="ttdeci">#define CR_BYTE3_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00114">stm32f4xx_rcc.c:114</a></div></div>
<div class="ttc" id="group___r_c_c___h_s_e__configuration_html_ga1616626d23fbce440398578855df6f97"><div class="ttname"><a href="group___r_c_c___h_s_e__configuration.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a></div><div class="ttdeci">#define RCC_HSE_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00059">stm32f4xx_rcc.h:59</a></div></div>
<div class="ttc" id="group___r_c_c___group1_html_gaf50f10675b747de60c739e44e5c22aee"><div class="ttname"><a href="group___r_c_c___group1.html#gaf50f10675b747de60c739e44e5c22aee">RCC_MCO2Config</a></div><div class="ttdeci">void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)</div><div class="ttdoc">Selects the clock source to output on MCO2 pin(PC9). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00581">stm32f4xx_rcc.c:581</a></div></div>
<div class="ttc" id="group___r_c_c___group2_html_ga3551a36a8f0a3dc96a74d6b939048337"><div class="ttname"><a href="group___r_c_c___group2.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a></div><div class="ttdeci">void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)</div><div class="ttdoc">Configures the system clock (SYSCLK). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00687">stm32f4xx_rcc.c:687</a></div></div>
<div class="ttc" id="group___r_c_c_html_ga890221cb651a3f30f6d1bca0d9b0e13d"><div class="ttname"><a href="group___r_c_c.html#ga890221cb651a3f30f6d1bca0d9b0e13d">FLAG_MASK</a></div><div class="ttdeci">#define FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00111">stm32f4xx_rcc.c:111</a></div></div>
<div class="ttc" id="group___r_c_c___p_l_l___clock___source_html_ga8db327c085e20aeb673a9784f8508597"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga8db327c085e20aeb673a9784f8508597">IS_RCC_PLLM_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLM_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00075">stm32f4xx_rcc.h:75</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_gafb119d6d1955d1b8c361e8140845ac5a"><div class="ttname"><a href="group___r_c_c___group3.html#gafb119d6d1955d1b8c361e8140845ac5a">RCC_AHB2PeriphResetCmd</a></div><div class="ttdeci">void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases AHB2 peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01302">stm32f4xx_rcc.c:1302</a></div></div>
<div class="ttc" id="struct_r_c_c___clocks_type_def_html_a48b5f04759728e39921969e75c4899e8"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html#a48b5f04759728e39921969e75c4899e8">RCC_ClocksTypeDef::SYSCLK_Frequency</a></div><div class="ttdeci">uint32_t SYSCLK_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00044">stm32f4xx_rcc.h:44</a></div></div>
<div class="ttc" id="group___r_c_c___p_l_l___clock___source_html_gaa2fece4b24f6219b423e1b092b7705c8"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#gaa2fece4b24f6219b423e1b092b7705c8">IS_RCC_PLLI2SR_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLI2SR_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00081">stm32f4xx_rcc.h:81</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_gaee44f159a1ca9ebdd7117bff387cd592"><div class="ttname"><a href="group___r_c_c___group3.html#gaee44f159a1ca9ebdd7117bff387cd592">RCC_AHB3PeriphResetCmd</a></div><div class="ttdeci">void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases AHB3 peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01326">stm32f4xx_rcc.c:1326</a></div></div>
<div class="ttc" id="group___r_c_c_html_gabd7dd9cf31a9cc27fd9c0c1624f9a298"><div class="ttname"><a href="group___r_c_c.html#gabd7dd9cf31a9cc27fd9c0c1624f9a298">CFGR_MCO2_RESET_MASK</a></div><div class="ttdeci">#define CFGR_MCO2_RESET_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00107">stm32f4xx_rcc.c:107</a></div></div>
<div class="ttc" id="group___r_c_c___group4_html_ga53f909dbb15a54124419084ebda97d72"><div class="ttname"><a href="group___r_c_c___group4.html#ga53f909dbb15a54124419084ebda97d72">RCC_ClearFlag</a></div><div class="ttdeci">void RCC_ClearFlag(void)</div><div class="ttdoc">Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01730">stm32f4xx_rcc.c:1730</a></div></div>
<div class="ttc" id="group___r_c_c_html_gab4232f78d57fe4cfed7055005999ee44"><div class="ttname"><a href="group___r_c_c.html#gab4232f78d57fe4cfed7055005999ee44">APBAHBPrescTable</a></div><div class="ttdeci">static __I uint8_t APBAHBPrescTable[16]</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00127">stm32f4xx_rcc.c:127</a></div></div>
<div class="ttc" id="group___r_c_c_html_ga40b5a415d697b6af7babd8a208c92435"><div class="ttname"><a href="group___r_c_c.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a></div><div class="ttdeci">#define BDCR_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00123">stm32f4xx_rcc.c:123</a></div></div>
<div class="ttc" id="group___r_c_c___group4_html_ga6126c99f398ee4be410ad76ae3aee18f"><div class="ttname"><a href="group___r_c_c___group4.html#ga6126c99f398ee4be410ad76ae3aee18f">RCC_GetITStatus</a></div><div class="ttdeci">ITStatus RCC_GetITStatus(uint8_t RCC_IT)</div><div class="ttdoc">Checks whether the specified RCC interrupt has occurred or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01749">stm32f4xx_rcc.c:1749</a></div></div>
<div class="ttc" id="group___r_c_c___l_s_e___configuration_html_gac911af00bffa1bd1b1676f582a8a88e1"><div class="ttname"><a href="group___r_c_c___l_s_e___configuration.html#gac911af00bffa1bd1b1676f582a8a88e1">RCC_LSE_Bypass</a></div><div class="ttdeci">#define RCC_LSE_Bypass</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00160">stm32f4xx_rcc.h:160</a></div></div>
<div class="ttc" id="group___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00282">stm32f4xx.h:282</a></div></div>
<div class="ttc" id="group___r_c_c___p_l_l___clock___source_html_ga12835741fbedd278ad1e91abebe00837"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga12835741fbedd278ad1e91abebe00837">IS_RCC_PLLN_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLN_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00076">stm32f4xx_rcc.h:76</a></div></div>
<div class="ttc" id="group___r_c_c___group4_html_ga529842d165910f8f87e26115da36089b"><div class="ttname"><a href="group___r_c_c___group4.html#ga529842d165910f8f87e26115da36089b">RCC_ClearITPendingBit</a></div><div class="ttdeci">void RCC_ClearITPendingBit(uint8_t RCC_IT)</div><div class="ttdoc">Clears the RCC&amp;#39;s interrupt pending bits. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01782">stm32f4xx_rcc.c:1782</a></div></div>
<div class="ttc" id="group___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00283">stm32f4xx.h:283</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_ga1ac5bb9676ae9b48e50d6a95de922ce3"><div class="ttname"><a href="group___r_c_c___group3.html#ga1ac5bb9676ae9b48e50d6a95de922ce3">RCC_AHB2PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01487">stm32f4xx_rcc.c:1487</a></div></div>
<div class="ttc" id="group___r_c_c___group1_html_ga65209ab5c3589b249c7d70f978735ca6"><div class="ttname"><a href="group___r_c_c___group1.html#ga65209ab5c3589b249c7d70f978735ca6">RCC_LSEConfig</a></div><div class="ttdeci">void RCC_LSEConfig(uint8_t RCC_LSE)</div><div class="ttdoc">Configures the External Low Speed oscillator (LSE). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00353">stm32f4xx_rcc.c:353</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_gaee7cc5d73af7fe1986fceff8afd3973e"><div class="ttname"><a href="group___r_c_c___group3.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a></div><div class="ttdeci">void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Low Speed APB (APB1) peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01194">stm32f4xx_rcc.c:1194</a></div></div>
<div class="ttc" id="group___r_c_c___a_h_b3___peripherals_html_ga8d269d2fbf78cf494ea127d1a6daec31"><div class="ttname"><a href="group___r_c_c___a_h_b3___peripherals.html#ga8d269d2fbf78cf494ea127d1a6daec31">IS_RCC_AHB3_PERIPH</a></div><div class="ttdeci">#define IS_RCC_AHB3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00299">stm32f4xx_rcc.h:299</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_ga56ff55caf8d835351916b40dd030bc87"><div class="ttname"><a href="group___r_c_c___group3.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a></div><div class="ttdeci">void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the High Speed APB (APB2) peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01234">stm32f4xx_rcc.c:1234</a></div></div>
<div class="ttc" id="group___r_c_c___m_c_o2___clock___source___prescaler_html_gab28570d78a518bc83f82a96e7b0b8a73"><div class="ttname"><a href="group___r_c_c___m_c_o2___clock___source___prescaler.html#gab28570d78a518bc83f82a96e7b0b8a73">IS_RCC_MCO2DIV</a></div><div class="ttdeci">#define IS_RCC_MCO2DIV(DIV)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00395">stm32f4xx_rcc.h:395</a></div></div>
<div class="ttc" id="group___r_c_c___system___clock___source_html_gaae9d6172a72b0a90cb3703aa59258c57"><div class="ttname"><a href="group___r_c_c___system___clock___source.html#gaae9d6172a72b0a90cb3703aa59258c57">IS_RCC_SYSCLK_SOURCE</a></div><div class="ttdeci">#define IS_RCC_SYSCLK_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00092">stm32f4xx_rcc.h:92</a></div></div>
<div class="ttc" id="group___r_c_c___group1_html_gae0f15692614dd048ee4110a056f001dc"><div class="ttname"><a href="group___r_c_c___group1.html#gae0f15692614dd048ee4110a056f001dc">RCC_WaitForHSEStartUp</a></div><div class="ttdeci">ErrorStatus RCC_WaitForHSEStartUp(void)</div><div class="ttdoc">Waits for HSE start-up. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00261">stm32f4xx_rcc.c:261</a></div></div>
<div class="ttc" id="group___r_c_c___i2_s___clock___source_html_gaa1bd931fa367969adeec7ba154ef7beb"><div class="ttname"><a href="group___r_c_c___i2_s___clock___source.html#gaa1bd931fa367969adeec7ba154ef7beb">IS_RCC_I2SCLK_SOURCE</a></div><div class="ttdeci">#define IS_RCC_I2SCLK_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00244">stm32f4xx_rcc.h:244</a></div></div>
<div class="ttc" id="group___r_c_c___group1_html_ga154b93e90bfdede2a874244a1ff1002e"><div class="ttname"><a href="group___r_c_c___group1.html#ga154b93e90bfdede2a874244a1ff1002e">RCC_PLLConfig</a></div><div class="ttdeci">void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)</div><div class="ttdoc">Configures the main PLL clock source, multiplication and division factors. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00436">stm32f4xx_rcc.c:436</a></div></div>
<div class="ttc" id="group___r_c_c___group1_html_ga523b06e73f6aa8a03e42299c855066a8"><div class="ttname"><a href="group___r_c_c___group1.html#ga523b06e73f6aa8a03e42299c855066a8">RCC_HSEConfig</a></div><div class="ttdeci">void RCC_HSEConfig(uint8_t RCC_HSE)</div><div class="ttdoc">Configures the External High Speed oscillator (HSE). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00237">stm32f4xx_rcc.c:237</a></div></div>
<div class="ttc" id="group___r_c_c___flag_html_gaa27dea5bb62b26d0881e649770252158"><div class="ttname"><a href="group___r_c_c___flag.html#gaa27dea5bb62b26d0881e649770252158">IS_RCC_FLAG</a></div><div class="ttdeci">#define IS_RCC_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00418">stm32f4xx_rcc.h:418</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_ga9802f84846df2cea8e369234ed13b159"><div class="ttname"><a href="group___r_c_c___group3.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a></div><div class="ttdeci">void RCC_RTCCLKCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the RTC clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01012">stm32f4xx_rcc.c:1012</a></div></div>
<div class="ttc" id="struct_r_c_c___clocks_type_def_html_a45ada83b2d388a60ed994451f260f389"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html#a45ada83b2d388a60ed994451f260f389">RCC_ClocksTypeDef::PCLK2_Frequency</a></div><div class="ttdeci">uint32_t PCLK2_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00047">stm32f4xx_rcc.h:47</a></div></div>
<div class="ttc" id="group___r_c_c_html_ga43f47430582c9575970901533e525bb5"><div class="ttname"><a href="group___r_c_c.html#ga43f47430582c9575970901533e525bb5">CIR_BYTE3_ADDRESS</a></div><div class="ttdeci">#define CIR_BYTE3_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00120">stm32f4xx_rcc.c:120</a></div></div>
<div class="ttc" id="struct_r_c_c___clocks_type_def_html_a9045b24904bde572d479e85c6d2801f6"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html#a9045b24904bde572d479e85c6d2801f6">RCC_ClocksTypeDef::PCLK1_Frequency</a></div><div class="ttdeci">uint32_t PCLK1_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00046">stm32f4xx_rcc.h:46</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04839">stm32f4xx.h:4839</a></div></div>
<div class="ttc" id="group___r_c_c_html_gaab58c3f3f81bf1ab9a14cf3fececd8c4"><div class="ttname"><a href="group___r_c_c.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a></div><div class="ttdeci">#define CIR_BYTE2_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00117">stm32f4xx_rcc.c:117</a></div></div>
<div class="ttc" id="group___r_c_c_html_ga892fdf297b85b85cbaf0723649b31818"><div class="ttname"><a href="group___r_c_c.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a></div><div class="ttdeci">#define BDCR_BDRST_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00099">stm32f4xx_rcc.c:99</a></div></div>
<div class="ttc" id="group___r_c_c_html_gaf70aaf70b0752ccb3a60307b2fb46038"><div class="ttname"><a href="group___r_c_c.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a></div><div class="ttdeci">#define BDCR_RTCEN_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00096">stm32f4xx_rcc.c:96</a></div></div>
<div class="ttc" id="group___r_c_c___group3_html_gad94553850ac07106a27ee85fec37efdf"><div class="ttname"><a href="group___r_c_c___group3.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases High Speed APB (APB2) peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01409">stm32f4xx_rcc.c:1409</a></div></div>
<div class="ttc" id="group___r_c_c___group1_html_ga0c6772a1e43765909495f57815ef69e2"><div class="ttname"><a href="group___r_c_c___group1.html#ga0c6772a1e43765909495f57815ef69e2">RCC_HSICmd</a></div><div class="ttdeci">void RCC_HSICmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Internal High Speed oscillator (HSI). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00328">stm32f4xx_rcc.c:328</a></div></div>
<div class="ttc" id="group___r_c_c___group1_html_gaa2d6a35f5c2e0f86317c3beb222677fc"><div class="ttname"><a href="group___r_c_c___group1.html#gaa2d6a35f5c2e0f86317c3beb222677fc">RCC_AdjustHSICalibrationValue</a></div><div class="ttdeci">void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)</div><div class="ttdoc">Adjusts the Internal High Speed oscillator (HSI) calibration value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00292">stm32f4xx_rcc.c:292</a></div></div>
<div class="ttc" id="group___r_c_c___p_l_l___clock___source_html_ga8a8a84a16989bb4e5aca1af65ccf9a1b"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga8a8a84a16989bb4e5aca1af65ccf9a1b">IS_RCC_PLL_SOURCE</a></div><div class="ttdeci">#define IS_RCC_PLL_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00073">stm32f4xx_rcc.h:73</a></div></div>
<div class="ttc" id="group___r_c_c___a_h_b___clock___source_html_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"><div class="ttname"><a href="group___r_c_c___a_h_b___clock___source.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a></div><div class="ttdeci">#define IS_RCC_HCLK(HCLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00111">stm32f4xx_rcc.h:111</a></div></div>
<div class="ttc" id="group___r_c_c_html_ga3f1fb2589cb8b5ac2f7121aba1135a5f"><div class="ttname"><a href="group___r_c_c.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a></div><div class="ttdeci">#define CR_PLLON_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00081">stm32f4xx_rcc.c:81</a></div></div>
<div class="ttc" id="group___r_c_c___a_h_b1___peripherals_html_ga647f5c8de61a77084d4d0e6bdd344601"><div class="ttname"><a href="group___r_c_c___a_h_b1___peripherals.html#ga647f5c8de61a77084d4d0e6bdd344601">IS_RCC_AHB1_CLOCK_PERIPH</a></div><div class="ttdeci">#define IS_RCC_AHB1_CLOCK_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00275">stm32f4xx_rcc.h:275</a></div></div>
<div class="ttc" id="group___r_c_c___group1_html_ga81e3ca29fd154ac2019bba6936d6d5ed"><div class="ttname"><a href="group___r_c_c___group1.html#ga81e3ca29fd154ac2019bba6936d6d5ed">RCC_LSICmd</a></div><div class="ttdeci">void RCC_LSICmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Internal Low Speed oscillator (LSI). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00393">stm32f4xx_rcc.c:393</a></div></div>
<div class="ttc" id="group___r_c_c___h_s_e__configuration_html_ga287bbcafd73d07ec915c2f793301908a"><div class="ttname"><a href="group___r_c_c___h_s_e__configuration.html#ga287bbcafd73d07ec915c2f793301908a">IS_RCC_HSE</a></div><div class="ttdeci">#define IS_RCC_HSE(HSE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00062">stm32f4xx_rcc.h:62</a></div></div>
<div class="ttc" id="struct_r_c_c___clocks_type_def_html"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html">RCC_ClocksTypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00042">stm32f4xx_rcc.h:42</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_73040fe574d70257c3238f59fad3a740.html">cmsis_lib</a></li><li class="navelem"><a class="el" href="dir_28d997d5bf7fef3aa6fd4d8192343579.html">source</a></li><li class="navelem"><a class="el" href="stm32f4xx__rcc_8c.html">stm32f4xx_rcc.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
