#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Mar  5 22:02:56 2023
# Process ID: 24533
# Current directory: /media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.runs/synth_1
# Command line: vivado -log wrap_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrap_adder.tcl
# Log file: /media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.runs/synth_1/wrap_adder.vds
# Journal file: /media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source wrap_adder.tcl -notrace
Command: synth_design -top wrap_adder -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24560
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2147.242 ; gain = 0.000 ; free physical = 730 ; free virtual = 1803
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrap_adder' [/media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/wrap_adder.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter COUNTER_LENGTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ripple_carry_adder_Nb' [/media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/ripple_carry_adder_Nb.v:23]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'full_adder' [/media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (1#1) [/media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripple_carry_adder_Nb' (2#1) [/media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/ripple_carry_adder_Nb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wrap_adder' (3#1) [/media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.srcs/sources_1/new/wrap_adder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2147.242 ; gain = 0.000 ; free physical = 721 ; free virtual = 1851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2147.242 ; gain = 0.000 ; free physical = 712 ; free virtual = 1842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2147.242 ; gain = 0.000 ; free physical = 712 ; free virtual = 1842
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2147.242 ; gain = 0.000 ; free physical = 704 ; free virtual = 1835
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.srcs/constrs_1/new/pynq-z2.xdc]
Finished Parsing XDC File [/media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.srcs/constrs_1/new/pynq-z2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.srcs/constrs_1/new/pynq-z2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wrap_adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wrap_adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.938 ; gain = 0.000 ; free physical = 605 ; free virtual = 1752
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.938 ; gain = 0.000 ; free physical = 605 ; free virtual = 1752
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 665 ; free virtual = 1814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 665 ; free virtual = 1814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 665 ; free virtual = 1813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 662 ; free virtual = 1813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---XORs : 
	               16 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 632 ; free virtual = 1802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 510 ; free virtual = 1687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 509 ; free virtual = 1686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 509 ; free virtual = 1686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 509 ; free virtual = 1686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 509 ; free virtual = 1686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 509 ; free virtual = 1686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 509 ; free virtual = 1686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 509 ; free virtual = 1686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 509 ; free virtual = 1686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT3   |     7|
|6     |LUT5   |    18|
|7     |LUT6   |     8|
|8     |FDRE   |    50|
|9     |IBUF   |     2|
|10    |OBUF   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2240.938 ; gain = 93.695 ; free physical = 509 ; free virtual = 1686
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2240.938 ; gain = 0.000 ; free physical = 564 ; free virtual = 1741
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2240.945 ; gain = 93.695 ; free physical = 564 ; free virtual = 1741
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.945 ; gain = 0.000 ; free physical = 631 ; free virtual = 1813
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.945 ; gain = 0.000 ; free physical = 574 ; free virtual = 1756
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2240.945 ; gain = 93.805 ; free physical = 705 ; free virtual = 1887
INFO: [Common 17-1381] The checkpoint '/media/jeffee/T7/vivado/ripple_carry_adder/ripple_carry_adder.runs/synth_1/wrap_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrap_adder_utilization_synth.rpt -pb wrap_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  5 22:03:40 2023...
