<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FILO_RejestrPrzesuwny.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RAM.bld"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CHK" xil_pn:name="RAM.chk"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RAM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CXT" xil_pn:name="RAM.cxt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="RAM.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="RAM.jed"/>
    <file xil_pn:fileType="FILE_LFP" xil_pn:name="RAM.lfp"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="RAM.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RAM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="RAM.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="RAM.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RAM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RAM.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RAM.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="RAM.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="RAM.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="RAM.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RAM.syr"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="RAM.tim"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="RAM.tspec"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="RAM.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="RAM.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RAM.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="RAM_build.xml"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RAM_envsettings.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="RAM_html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RAM_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="RAM_pad.csv"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RAM_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RAM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1637185021" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1637185021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637185021" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7858048710970256322" xil_pn:start_ts="1637185021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637677166" xil_pn:in_ck="-1229025242375737182" xil_pn:name="TRANEXT_xstsynthesize_xbr" xil_pn:prop_ck="-2505677586839224096" xil_pn:start_ts="1637677150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="RAM.lso"/>
      <outfile xil_pn:name="RAM.ngc"/>
      <outfile xil_pn:name="RAM.ngr"/>
      <outfile xil_pn:name="RAM.prj"/>
      <outfile xil_pn:name="RAM.stx"/>
      <outfile xil_pn:name="RAM.syr"/>
      <outfile xil_pn:name="RAM.xst"/>
      <outfile xil_pn:name="RAM_vhdl.prj"/>
      <outfile xil_pn:name="RAM_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1637260804" xil_pn:in_ck="108537273804" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6261963578407892424" xil_pn:start_ts="1637260804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637677177" xil_pn:in_ck="-4443467280361976942" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="2820029809837737375" xil_pn:start_ts="1637677166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="RAM.bld"/>
      <outfile xil_pn:name="RAM.ngd"/>
      <outfile xil_pn:name="RAM_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1637677194" xil_pn:in_ck="108537266311" xil_pn:name="TRANEXT_vm6File_xbr" xil_pn:prop_ck="-1158294505541702579" xil_pn:start_ts="1637677177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="RAM.chk"/>
      <outfile xil_pn:name="RAM.cxt"/>
      <outfile xil_pn:name="RAM.gyd"/>
      <outfile xil_pn:name="RAM.log"/>
      <outfile xil_pn:name="RAM.mfd"/>
      <outfile xil_pn:name="RAM.nga"/>
      <outfile xil_pn:name="RAM.pad"/>
      <outfile xil_pn:name="RAM.pnx"/>
      <outfile xil_pn:name="RAM.rpt"/>
      <outfile xil_pn:name="RAM.tim"/>
      <outfile xil_pn:name="RAM.tspec"/>
      <outfile xil_pn:name="RAM.vm6"/>
      <outfile xil_pn:name="RAM.xml"/>
      <outfile xil_pn:name="RAM_build.xml"/>
      <outfile xil_pn:name="RAM_html"/>
      <outfile xil_pn:name="RAM_pad.csv"/>
    </transform>
    <transform xil_pn:end_ts="1637677197" xil_pn:in_ck="108537275175" xil_pn:name="TRANEXT_crtProg_xbr" xil_pn:prop_ck="5245363024343" xil_pn:start_ts="1637677194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="RAM.jed"/>
    </transform>
    <transform xil_pn:end_ts="1637677281" xil_pn:in_ck="108537261889" xil_pn:name="TRAN_configureTargetDevice_CPLD" xil_pn:prop_ck="-3223234765801749484" xil_pn:start_ts="1637677277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1637260327" xil_pn:in_ck="108537275175" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1637260325">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
