Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Apr 18 18:38:13 2022
| Host         : DESKTOP-K7JK1E0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description        Violations  
---------  --------  -----------------  ----------  
TIMING-20  Warning   Non-clocked latch  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (36)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: Mode[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Mode[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Mode[5] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            R_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.748ns  (logic 1.937ns (22.137%)  route 6.812ns (77.863%))
  Logic Levels:           10  (IBUF=1 LUT5=7 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=17, routed)          2.131     2.933    a_IBUF[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.053     2.986 r  R_reg[3]_i_5/O
                         net (fo=3, routed)           0.329     3.315    P1/t_13
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.065     3.380 r  R_reg[5]_i_6/O
                         net (fo=3, routed)           0.553     3.932    P1/t_11
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.183     4.115 r  R_reg[7]_i_5/O
                         net (fo=3, routed)           0.589     4.705    P1/t_9
    SLICE_X0Y24          LUT5 (Prop_lut5_I2_O)        0.189     4.894 r  R_reg[9]_i_5/O
                         net (fo=3, routed)           0.596     5.489    P1/t_7
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.169     5.658 r  R_reg[11]_i_6/O
                         net (fo=3, routed)           0.452     6.110    P1/t_5
    SLICE_X1Y27          LUT5 (Prop_lut5_I2_O)        0.067     6.177 r  R_reg[12]_i_7/O
                         net (fo=3, routed)           0.460     6.637    P1/t_3
    SLICE_X1Y27          LUT5 (Prop_lut5_I2_O)        0.187     6.824 r  R_reg[15]_i_10/O
                         net (fo=2, routed)           0.437     7.261    P1/t_1
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.169     7.430 r  R_reg[14]_i_6/O
                         net (fo=1, routed)           0.571     8.001    R_reg[14]_i_6_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.053     8.054 r  R_reg[14]_i_1/O
                         net (fo=1, routed)           0.694     8.748    R_reg[14]_i_1_n_0
    SLICE_X1Y31          LDCE                                         r  R_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            R_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.673ns  (logic 1.937ns (22.328%)  route 6.737ns (77.672%))
  Logic Levels:           10  (IBUF=1 LUT5=8 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=17, routed)          2.131     2.933    a_IBUF[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.053     2.986 r  R_reg[3]_i_5/O
                         net (fo=3, routed)           0.329     3.315    P1/t_13
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.065     3.380 r  R_reg[5]_i_6/O
                         net (fo=3, routed)           0.553     3.932    P1/t_11
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.183     4.115 r  R_reg[7]_i_5/O
                         net (fo=3, routed)           0.589     4.705    P1/t_9
    SLICE_X0Y24          LUT5 (Prop_lut5_I2_O)        0.189     4.894 r  R_reg[9]_i_5/O
                         net (fo=3, routed)           0.596     5.489    P1/t_7
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.169     5.658 r  R_reg[11]_i_6/O
                         net (fo=3, routed)           0.452     6.110    P1/t_5
    SLICE_X1Y27          LUT5 (Prop_lut5_I2_O)        0.067     6.177 r  R_reg[12]_i_7/O
                         net (fo=3, routed)           0.460     6.637    P1/t_3
    SLICE_X1Y27          LUT5 (Prop_lut5_I2_O)        0.187     6.824 r  R_reg[15]_i_10/O
                         net (fo=2, routed)           0.660     7.484    P1/t_1
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.169     7.653 r  R_reg[15]_i_7/O
                         net (fo=1, routed)           0.459     8.112    R_reg[15]_i_7_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.053     8.165 r  R_reg[15]_i_1/O
                         net (fo=1, routed)           0.509     8.673    R_reg[15]_i_1_n_0
    SLICE_X1Y31          LDCE                                         r  R_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            R_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.238ns  (logic 1.804ns (21.894%)  route 6.434ns (78.106%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=6 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=17, routed)          2.131     2.933    a_IBUF[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.053     2.986 r  R_reg[3]_i_5/O
                         net (fo=3, routed)           0.329     3.315    P1/t_13
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.065     3.380 r  R_reg[5]_i_6/O
                         net (fo=3, routed)           0.553     3.932    P1/t_11
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.183     4.115 r  R_reg[7]_i_5/O
                         net (fo=3, routed)           0.589     4.705    P1/t_9
    SLICE_X0Y24          LUT5 (Prop_lut5_I2_O)        0.189     4.894 r  R_reg[9]_i_5/O
                         net (fo=3, routed)           0.596     5.489    P1/t_7
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.169     5.658 r  R_reg[11]_i_6/O
                         net (fo=3, routed)           0.452     6.110    P1/t_5
    SLICE_X1Y27          LUT5 (Prop_lut5_I2_O)        0.067     6.177 r  R_reg[12]_i_7/O
                         net (fo=3, routed)           0.460     6.637    P1/t_3
    SLICE_X1Y27          LUT3 (Prop_lut3_I1_O)        0.170     6.807 r  R_reg[13]_i_7/O
                         net (fo=1, routed)           0.395     7.202    P1/t_2
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.053     7.255 r  R_reg[13]_i_2/O
                         net (fo=1, routed)           0.562     7.817    R_reg[13]_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.053     7.870 r  R_reg[13]_i_1/O
                         net (fo=1, routed)           0.368     8.238    R_reg[13]_i_1_n_0
    SLICE_X1Y31          LDCE                                         r  R_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            R_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.595ns  (logic 1.751ns (23.048%)  route 5.845ns (76.952%))
  Logic Levels:           9  (IBUF=1 LUT5=6 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=17, routed)          2.131     2.933    a_IBUF[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.053     2.986 r  R_reg[3]_i_5/O
                         net (fo=3, routed)           0.329     3.315    P1/t_13
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.065     3.380 r  R_reg[5]_i_6/O
                         net (fo=3, routed)           0.553     3.932    P1/t_11
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.183     4.115 r  R_reg[7]_i_5/O
                         net (fo=3, routed)           0.589     4.705    P1/t_9
    SLICE_X0Y24          LUT5 (Prop_lut5_I2_O)        0.189     4.894 r  R_reg[9]_i_5/O
                         net (fo=3, routed)           0.596     5.489    P1/t_7
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.169     5.658 r  R_reg[11]_i_6/O
                         net (fo=3, routed)           0.452     6.110    P1/t_5
    SLICE_X1Y27          LUT5 (Prop_lut5_I2_O)        0.067     6.177 r  R_reg[12]_i_7/O
                         net (fo=3, routed)           0.415     6.592    P1/t_3
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.170     6.762 r  R_reg[12]_i_4/O
                         net (fo=1, routed)           0.302     7.064    R_reg[12]_i_4_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.053     7.117 r  R_reg[12]_i_1/O
                         net (fo=1, routed)           0.478     7.595    R_reg[12]_i_1_n_0
    SLICE_X0Y31          LDCE                                         r  R_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            R_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.276ns  (logic 1.567ns (21.530%)  route 5.710ns (78.470%))
  Logic Levels:           8  (IBUF=1 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=17, routed)          2.131     2.933    a_IBUF[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.053     2.986 r  R_reg[3]_i_5/O
                         net (fo=3, routed)           0.329     3.315    P1/t_13
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.065     3.380 r  R_reg[5]_i_6/O
                         net (fo=3, routed)           0.553     3.932    P1/t_11
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.183     4.115 r  R_reg[7]_i_5/O
                         net (fo=3, routed)           0.589     4.705    P1/t_9
    SLICE_X0Y24          LUT5 (Prop_lut5_I2_O)        0.189     4.894 r  R_reg[9]_i_5/O
                         net (fo=3, routed)           0.596     5.489    P1/t_7
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.169     5.658 r  R_reg[11]_i_6/O
                         net (fo=3, routed)           0.578     6.236    P1/t_5
    SLICE_X5Y26          LUT6 (Prop_lut6_I3_O)        0.053     6.289 r  R_reg[10]_i_4/O
                         net (fo=1, routed)           0.551     6.840    R_reg[10]_i_4_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I2_O)        0.053     6.893 r  R_reg[10]_i_1/O
                         net (fo=1, routed)           0.384     7.276    R_reg[10]_i_1_n_0
    SLICE_X1Y26          LDCE                                         r  R_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            R_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.970ns  (logic 1.567ns (22.475%)  route 5.404ns (77.525%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=17, routed)          2.131     2.933    a_IBUF[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.053     2.986 r  R_reg[3]_i_5/O
                         net (fo=3, routed)           0.329     3.315    P1/t_13
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.065     3.380 r  R_reg[5]_i_6/O
                         net (fo=3, routed)           0.553     3.932    P1/t_11
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.183     4.115 r  R_reg[7]_i_5/O
                         net (fo=3, routed)           0.589     4.705    P1/t_9
    SLICE_X0Y24          LUT5 (Prop_lut5_I2_O)        0.189     4.894 r  R_reg[9]_i_5/O
                         net (fo=3, routed)           0.596     5.489    P1/t_7
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.169     5.658 r  R_reg[11]_i_6/O
                         net (fo=3, routed)           0.452     6.110    P1/t_5
    SLICE_X1Y27          LUT3 (Prop_lut3_I1_O)        0.053     6.163 r  R_reg[11]_i_4/O
                         net (fo=1, routed)           0.293     6.456    P1/t_4
    SLICE_X1Y27          LUT6 (Prop_lut6_I2_O)        0.053     6.509 r  R_reg[11]_i_1/O
                         net (fo=1, routed)           0.461     6.970    R_reg[11]_i_1_n_0
    SLICE_X0Y31          LDCE                                         r  R_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            R_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.557ns  (logic 1.641ns (25.021%)  route 4.916ns (74.979%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=17, routed)          2.131     2.933    a_IBUF[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.053     2.986 r  R_reg[3]_i_5/O
                         net (fo=3, routed)           0.329     3.315    P1/t_13
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.065     3.380 r  R_reg[5]_i_6/O
                         net (fo=3, routed)           0.553     3.932    P1/t_11
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.183     4.115 r  R_reg[7]_i_5/O
                         net (fo=3, routed)           0.589     4.705    P1/t_9
    SLICE_X0Y24          LUT5 (Prop_lut5_I2_O)        0.189     4.894 r  R_reg[9]_i_5/O
                         net (fo=3, routed)           0.596     5.489    P1/t_7
    SLICE_X0Y26          LUT3 (Prop_lut3_I1_O)        0.179     5.668 r  R_reg[9]_i_3/O
                         net (fo=1, routed)           0.242     5.910    P1/t_6
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.170     6.080 r  R_reg[9]_i_1/O
                         net (fo=1, routed)           0.477     6.557    R_reg[9]_i_1_n_0
    SLICE_X0Y31          LDCE                                         r  R_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            R_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 1.514ns (24.082%)  route 4.772ns (75.918%))
  Logic Levels:           7  (IBUF=1 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=17, routed)          2.131     2.933    a_IBUF[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.053     2.986 r  R_reg[3]_i_5/O
                         net (fo=3, routed)           0.329     3.315    P1/t_13
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.065     3.380 r  R_reg[5]_i_6/O
                         net (fo=3, routed)           0.553     3.932    P1/t_11
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.183     4.115 r  R_reg[7]_i_5/O
                         net (fo=3, routed)           0.589     4.705    P1/t_9
    SLICE_X0Y24          LUT5 (Prop_lut5_I2_O)        0.189     4.894 r  R_reg[9]_i_5/O
                         net (fo=3, routed)           0.480     5.374    P1/t_7
    SLICE_X0Y26          LUT6 (Prop_lut6_I3_O)        0.169     5.543 r  R_reg[8]_i_4/O
                         net (fo=1, routed)           0.341     5.884    R_reg[8]_i_4_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I2_O)        0.053     5.937 r  R_reg[8]_i_1/O
                         net (fo=1, routed)           0.348     6.285    R_reg[8]_i_1_n_0
    SLICE_X0Y26          LDCE                                         r  R_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            R_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.776ns  (logic 1.328ns (22.985%)  route 4.448ns (77.015%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=17, routed)          2.131     2.933    a_IBUF[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.053     2.986 r  R_reg[3]_i_5/O
                         net (fo=3, routed)           0.329     3.315    P1/t_13
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.065     3.380 r  R_reg[5]_i_6/O
                         net (fo=3, routed)           0.553     3.932    P1/t_11
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.183     4.115 r  R_reg[7]_i_5/O
                         net (fo=3, routed)           0.357     4.472    P1/t_9
    SLICE_X3Y24          LUT6 (Prop_lut6_I3_O)        0.172     4.644 r  R_reg[6]_i_4/O
                         net (fo=1, routed)           0.570     5.215    R_reg[6]_i_4_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.053     5.268 r  R_reg[6]_i_1/O
                         net (fo=1, routed)           0.508     5.776    R_reg[6]_i_1_n_0
    SLICE_X1Y31          LDCE                                         r  R_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            R_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 1.328ns (23.567%)  route 4.306ns (76.433%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=17, routed)          2.131     2.933    a_IBUF[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.053     2.986 r  R_reg[3]_i_5/O
                         net (fo=3, routed)           0.329     3.315    P1/t_13
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.065     3.380 r  R_reg[5]_i_6/O
                         net (fo=3, routed)           0.553     3.932    P1/t_11
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.183     4.115 r  R_reg[7]_i_5/O
                         net (fo=3, routed)           0.589     4.705    P1/t_9
    SLICE_X0Y24          LUT3 (Prop_lut3_I1_O)        0.172     4.877 r  R_reg[7]_i_3/O
                         net (fo=1, routed)           0.135     5.012    P1/t_8
    SLICE_X0Y24          LUT6 (Prop_lut6_I2_O)        0.053     5.065 r  R_reg[7]_i_1/O
                         net (fo=1, routed)           0.568     5.633    R_reg[7]_i_1_n_0
    SLICE_X0Y31          LDCE                                         r  R_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            R_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.129ns (19.842%)  route 0.522ns (80.158%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b[5]
    R23                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  b_IBUF[5]_inst/O
                         net (fo=4, routed)           0.409     0.510    b_IBUF[5]
    SLICE_X1Y24          LUT6 (Prop_lut6_I4_O)        0.028     0.538 r  R_reg[5]_i_1/O
                         net (fo=1, routed)           0.113     0.651    R_reg[5]_i_1_n_0
    SLICE_X1Y25          LDCE                                         r  R_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[11]
                            (input port)
  Destination:            R_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.137ns (17.331%)  route 0.655ns (82.669%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 r  b[11] (IN)
                         net (fo=0)                   0.000     0.000    b[11]
    N23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  b_IBUF[11]_inst/O
                         net (fo=4, routed)           0.457     0.566    b_IBUF[11]
    SLICE_X1Y27          LUT6 (Prop_lut6_I4_O)        0.028     0.594 r  R_reg[11]_i_1/O
                         net (fo=1, routed)           0.198     0.792    R_reg[11]_i_1_n_0
    SLICE_X0Y31          LDCE                                         r  R_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            R_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.809ns  (logic 0.125ns (15.414%)  route 0.684ns (84.586%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 r  b_IBUF[0]_inst/O
                         net (fo=5, routed)           0.505     0.601    P7/b_IBUF[0]
    SLICE_X3Y25          LUT6 (Prop_lut6_I3_O)        0.028     0.629 r  P7/R_reg[0]_i_1/O
                         net (fo=1, routed)           0.180     0.809    P7_n_0
    SLICE_X1Y25          LDCE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mode[5]
                            (input port)
  Destination:            R_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.809ns  (logic 0.176ns (21.690%)  route 0.634ns (78.310%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M24                                               0.000     0.000 f  Mode[5] (IN)
                         net (fo=0)                   0.000     0.000    Mode[5]
    M24                  IBUF (Prop_ibuf_I_O)         0.120     0.120 f  Mode_IBUF[5]_inst/O
                         net (fo=33, routed)          0.427     0.546    Mode_IBUF[5]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.028     0.574 r  R_reg[13]_i_3/O
                         net (fo=1, routed)           0.056     0.630    R_reg[13]_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.028     0.658 r  R_reg[13]_i_1/O
                         net (fo=1, routed)           0.151     0.809    R_reg[13]_i_1_n_0
    SLICE_X1Y31          LDCE                                         r  R_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[12]
                            (input port)
  Destination:            R_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.165ns (20.371%)  route 0.645ns (79.629%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  b[12] (IN)
                         net (fo=0)                   0.000     0.000    b[12]
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  b_IBUF[12]_inst/O
                         net (fo=5, routed)           0.327     0.436    b_IBUF[12]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.028     0.464 r  R_reg[12]_i_4/O
                         net (fo=1, routed)           0.114     0.579    R_reg[12]_i_4_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.028     0.607 r  R_reg[12]_i_1/O
                         net (fo=1, routed)           0.203     0.810    R_reg[12]_i_1_n_0
    SLICE_X0Y31          LDCE                                         r  R_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[9]
                            (input port)
  Destination:            R_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.848ns  (logic 0.141ns (16.626%)  route 0.707ns (83.374%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  b[9] (IN)
                         net (fo=0)                   0.000     0.000    b[9]
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 r  b_IBUF[9]_inst/O
                         net (fo=4, routed)           0.502     0.615    b_IBUF[9]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.028     0.643 r  R_reg[9]_i_1/O
                         net (fo=1, routed)           0.205     0.848    R_reg[9]_i_1_n_0
    SLICE_X0Y31          LDCE                                         r  R_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            R_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.117ns (13.352%)  route 0.761ns (86.648%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b[7]
    P21                  IBUF (Prop_ibuf_I_O)         0.089     0.089 r  b_IBUF[7]_inst/O
                         net (fo=4, routed)           0.513     0.603    b_IBUF[7]
    SLICE_X0Y24          LUT6 (Prop_lut6_I4_O)        0.028     0.631 r  R_reg[7]_i_1/O
                         net (fo=1, routed)           0.248     0.879    R_reg[7]_i_1_n_0
    SLICE_X0Y31          LDCE                                         r  R_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            R_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.907ns  (logic 0.132ns (14.562%)  route 0.775ns (85.438%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    T25                  IBUF (Prop_ibuf_I_O)         0.104     0.104 r  b_IBUF[3]_inst/O
                         net (fo=4, routed)           0.661     0.765    b_IBUF[3]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.028     0.793 r  R_reg[3]_i_1/O
                         net (fo=1, routed)           0.114     0.907    R_reg[3]_i_1_n_0
    SLICE_X1Y25          LDCE                                         r  R_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mode[3]
                            (input port)
  Destination:            R_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.169ns (18.588%)  route 0.739ns (81.412%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  Mode[3] (IN)
                         net (fo=0)                   0.000     0.000    Mode[3]
    P19                  IBUF (Prop_ibuf_I_O)         0.113     0.113 r  Mode_IBUF[3]_inst/O
                         net (fo=33, routed)          0.444     0.556    Mode_IBUF[3]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.028     0.584 r  R_reg[8]_i_4/O
                         net (fo=1, routed)           0.148     0.732    R_reg[8]_i_4_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I2_O)        0.028     0.760 r  R_reg[8]_i_1/O
                         net (fo=1, routed)           0.148     0.908    R_reg[8]_i_1_n_0
    SLICE_X0Y26          LDCE                                         r  R_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mode[4]
                            (input port)
  Destination:            R_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.909ns  (logic 0.160ns (17.610%)  route 0.749ns (82.390%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  Mode[4] (IN)
                         net (fo=0)                   0.000     0.000    Mode[4]
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 r  Mode_IBUF[4]_inst/O
                         net (fo=33, routed)          0.607     0.739    Mode_IBUF[4]
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.028     0.767 r  R_reg[1]_i_1/O
                         net (fo=1, routed)           0.142     0.909    R_reg[1]_i_1_n_0
    SLICE_X1Y25          LDCE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------





