-makelib ies_lib/xil_defaultlib \
  "../../../../edge_detection.srcs/sources_1/ip/input_image/input_image_sim_netlist.vhdl" \
-endlib

