INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab5/lab5_1_1/lab5_1_1.srcs/sources_1/new/SR_latch_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_dataflow
INFO: [VRFC 10-2458] undeclared symbol Q_i, assumed default net type wire [C:/Users/EnglishOnly/Desktop/Vivado/lab5/lab5_1_1/lab5_1_1.srcs/sources_1/new/SR_latch_dataflow.v:29]
INFO: [VRFC 10-2458] undeclared symbol Qbar_i, assumed default net type wire [C:/Users/EnglishOnly/Desktop/Vivado/lab5/lab5_1_1/lab5_1_1.srcs/sources_1/new/SR_latch_dataflow.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab5/lab5_1_1/lab5_1_1.srcs/sim_1/new/SR_latch_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_dataflow_tb
