{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631214053796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631214053797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 10 00:30:53 2021 " "Processing started: Fri Sep 10 00:30:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631214053797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631214053797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Universal_Shifter -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Universal_Shifter -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631214053797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631214054064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631214054064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061118 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631214061118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061120 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631214061120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061121 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631214061121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 7 3 " "Found 7 design units, including 3 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061123 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Gates.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061123 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Gates.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061123 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 OR_2-Equations " "Found design unit 4: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Gates.vhdl" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061123 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Gates.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061123 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Gates.vhdl" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061123 ""} { "Info" "ISGN_ENTITY_NAME" "3 OR_2 " "Found entity 3: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Gates.vhdl" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631214061123 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhdl " "Entity \"mux\" obtained from \"mux.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/mux.vhdl" 16 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1631214061124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxx " "Found design unit 1: muxx" {  } { { "mux.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/mux.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux-Beh " "Found design unit 2: mux-Beh" {  } { { "mux.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/mux.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061124 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/mux.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631214061124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061126 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631214061126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061127 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631214061127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.vhdl 9 4 " "Found 9 design units, including 4 entities, in source file shift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift " "Found design unit 1: shift" {  } { { "shift.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/shift.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inversion-b " "Found design unit 2: inversion-b" {  } { { "shift.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/shift.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 RS4-b " "Found design unit 3: RS4-b" {  } { { "shift.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/shift.vhdl" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 RS2-b " "Found design unit 4: RS2-b" {  } { { "shift.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/shift.vhdl" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 RS1-b " "Found design unit 5: RS1-b" {  } { { "shift.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/shift.vhdl" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061129 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversion " "Found entity 1: inversion" {  } { { "shift.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/shift.vhdl" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061129 ""} { "Info" "ISGN_ENTITY_NAME" "2 RS4 " "Found entity 2: RS4" {  } { { "shift.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/shift.vhdl" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061129 ""} { "Info" "ISGN_ENTITY_NAME" "3 RS2 " "Found entity 3: RS2" {  } { { "shift.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/shift.vhdl" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061129 ""} { "Info" "ISGN_ENTITY_NAME" "4 RS1 " "Found entity 4: RS1" {  } { { "shift.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/shift.vhdl" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631214061129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-B " "Found design unit 1: Shifter-B" {  } { { "Shifter.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Shifter.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061130 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Shifter.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631214061130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631214061130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631214061156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:add_instance " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/DUT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631214061157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversion Shifter:add_instance\|inversion:inv1 " "Elaborating entity \"inversion\" for hierarchy \"Shifter:add_instance\|inversion:inv1\"" {  } { { "Shifter.vhdl" "inv1" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Shifter.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631214061158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Shifter:add_instance\|inversion:inv1\|mux:\\inv:0:m1 " "Elaborating entity \"mux\" for hierarchy \"Shifter:add_instance\|inversion:inv1\|mux:\\inv:0:m1\"" {  } { { "shift.vhdl" "\\inv:0:m1" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/shift.vhdl" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631214061159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER Shifter:add_instance\|inversion:inv1\|mux:\\inv:0:m1\|INVERTER:n1 " "Elaborating entity \"INVERTER\" for hierarchy \"Shifter:add_instance\|inversion:inv1\|mux:\\inv:0:m1\|INVERTER:n1\"" {  } { { "mux.vhdl" "n1" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/mux.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631214061159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 Shifter:add_instance\|inversion:inv1\|mux:\\inv:0:m1\|AND_2:and1 " "Elaborating entity \"AND_2\" for hierarchy \"Shifter:add_instance\|inversion:inv1\|mux:\\inv:0:m1\|AND_2:and1\"" {  } { { "mux.vhdl" "and1" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/mux.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631214061160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 Shifter:add_instance\|inversion:inv1\|mux:\\inv:0:m1\|OR_2:or1 " "Elaborating entity \"OR_2\" for hierarchy \"Shifter:add_instance\|inversion:inv1\|mux:\\inv:0:m1\|OR_2:or1\"" {  } { { "mux.vhdl" "or1" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/mux.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631214061160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS4 Shifter:add_instance\|RS4:r4 " "Elaborating entity \"RS4\" for hierarchy \"Shifter:add_instance\|RS4:r4\"" {  } { { "Shifter.vhdl" "r4" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Shifter.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631214061164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS2 Shifter:add_instance\|RS2:r2 " "Elaborating entity \"RS2\" for hierarchy \"Shifter:add_instance\|RS2:r2\"" {  } { { "Shifter.vhdl" "r2" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Shifter.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631214061168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS1 Shifter:add_instance\|RS1:r1 " "Elaborating entity \"RS1\" for hierarchy \"Shifter:add_instance\|RS1:r1\"" {  } { { "Shifter.vhdl" "r1" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Universal_shifter/Shifter.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631214061172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631214061592 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631214061592 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631214061592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631214061592 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_virtual_jtag 15 " "Ignored 15 assignments for entity \"sld_virtual_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1631214061704 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "v_jtag 16 " "Ignored 16 assignments for entity \"v_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1631214061704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631214061734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 10 00:31:01 2021 " "Processing ended: Fri Sep 10 00:31:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631214061734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631214061734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631214061734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631214061734 ""}
