# Chapter 8.1: Instruction Pipeline

## ğŸ“‹ Chapter Overview

An instruction pipeline divides instruction execution into discrete stages, allowing multiple instructions to be processed simultaneously. This chapter covers the fundamental concepts, stage design, and performance analysis of instruction pipelines.

---

## ğŸ¯ Learning Objectives

- Understand the pipeline concept and benefits
- Study the classic 5-stage pipeline architecture
- Analyze pipeline timing and throughput
- Calculate pipeline performance metrics

---

## 1. Pipeline Fundamentals

### ğŸ“Œ Pipeline Concept

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PIPELINE ANALOGY: LAUNDRY                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Consider washing 4 loads of laundry:                                  â”‚
â”‚                                                                          â”‚
â”‚   Each load requires:                                                   â”‚
â”‚   â€¢ Wash:  30 min                                                       â”‚
â”‚   â€¢ Dry:   30 min                                                       â”‚
â”‚   â€¢ Fold:  30 min                                                       â”‚
â”‚   â€¢ Store: 30 min                                                       â”‚
â”‚                                                                          â”‚
â”‚   SEQUENTIAL (Non-pipelined):                                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Time:  0    30   60   90  120  150  180  210  240  ...  480    â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Load1: |Wash|Dry |Fold|Stor|                                   â”‚ â”‚
â”‚   â”‚   Load2:                    |Wash|Dry |Fold|Stor|                â”‚ â”‚
â”‚   â”‚   Load3:                                        |Wash|...        â”‚ â”‚
â”‚   â”‚   Load4:                                                 ...     â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Total time: 4 Ã— 120 min = 480 min = 8 hours                    â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   PIPELINED (Overlapped):                                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Time:  0    30   60   90  120  150  180  210                   â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Load1: |Wash|Dry |Fold|Stor|                                   â”‚ â”‚
â”‚   â”‚   Load2:      |Wash|Dry |Fold|Stor|                              â”‚ â”‚
â”‚   â”‚   Load3:           |Wash|Dry |Fold|Stor|                         â”‚ â”‚
â”‚   â”‚   Load4:                |Wash|Dry |Fold|Stor|                    â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Total time: 210 min = 3.5 hours                                â”‚ â”‚
â”‚   â”‚   Speedup = 480/210 â‰ˆ 2.3Ã—                                       â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   Key Insight: Resources (washer, dryer, etc.) stay busy!              â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2. Classic 5-Stage Pipeline

### ğŸ“Œ Pipeline Stages

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    5-STAGE RISC PIPELINE                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Stage 1: IF (Instruction Fetch)                                â”‚ â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                  â”‚ â”‚
â”‚   â”‚   â€¢ Send PC to instruction memory                                â”‚ â”‚
â”‚   â”‚   â€¢ Fetch instruction from memory                                â”‚ â”‚
â”‚   â”‚   â€¢ Increment PC (PC â† PC + 4)                                   â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Stage 2: ID (Instruction Decode / Register Read)               â”‚ â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                â”‚ â”‚
â”‚   â”‚   â€¢ Decode instruction (identify opcode, registers)             â”‚ â”‚
â”‚   â”‚   â€¢ Read source registers from register file                    â”‚ â”‚
â”‚   â”‚   â€¢ Sign-extend immediate values                                 â”‚ â”‚
â”‚   â”‚   â€¢ Compute branch target address                                â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Stage 3: EX (Execute / Address Calculation)                    â”‚ â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                     â”‚ â”‚
â”‚   â”‚   â€¢ ALU performs operation (add, sub, and, or, etc.)            â”‚ â”‚
â”‚   â”‚   â€¢ Calculate memory address for load/store                     â”‚ â”‚
â”‚   â”‚   â€¢ Evaluate branch condition                                    â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Stage 4: MEM (Memory Access)                                   â”‚ â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                   â”‚ â”‚
â”‚   â”‚   â€¢ Load: Read data from memory                                 â”‚ â”‚
â”‚   â”‚   â€¢ Store: Write data to memory                                 â”‚ â”‚
â”‚   â”‚   â€¢ Other instructions: Pass through (no memory operation)      â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Stage 5: WB (Write Back)                                       â”‚ â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                        â”‚ â”‚
â”‚   â”‚   â€¢ Write result back to register file                          â”‚ â”‚
â”‚   â”‚   â€¢ Result comes from ALU (R-type) or memory (load)             â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   Stage Abbreviations:                                                  â”‚
â”‚   IF = Instruction Fetch                                                â”‚
â”‚   ID = Instruction Decode                                               â”‚
â”‚   EX = Execute                                                          â”‚
â”‚   MEM = Memory Access                                                   â”‚
â”‚   WB = Write Back                                                       â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ Pipeline Datapath

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PIPELINED DATAPATH                                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚                 IF/ID        ID/EX        EX/MEM       MEM/WB     â”‚ â”‚
â”‚   â”‚                   â”‚            â”‚            â”‚            â”‚        â”‚ â”‚
â”‚   â”‚                   â”‚            â”‚            â”‚            â”‚        â”‚ â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”     â”‚ â”‚
â”‚   â”‚  â”‚    â”‚    â”‚     â”‚    â”‚ â”‚    â”‚    â”‚ â”‚    â”‚    â”‚ â”‚    â”‚    â”‚     â”‚ â”‚
â”‚   â”‚  â”‚    â”‚    â”‚  P  â”‚    â”‚ â”‚ P  â”‚    â”‚ â”‚ P  â”‚    â”‚ â”‚ P  â”‚    â”‚     â”‚ â”‚
â”‚   â”‚  â”‚ IF â”‚â”€â”€â”€â–ºâ”‚  i  â”‚ ID â”‚â–ºâ”‚ i  â”‚ EX â”‚â–ºâ”‚ i  â”‚MEM â”‚â–ºâ”‚ i  â”‚ WB â”‚     â”‚ â”‚
â”‚   â”‚  â”‚    â”‚    â”‚  p  â”‚    â”‚ â”‚ p  â”‚    â”‚ â”‚ p  â”‚    â”‚ â”‚ p  â”‚    â”‚     â”‚ â”‚
â”‚   â”‚  â”‚Stage    â”‚  e  â”‚Stage  e  â”‚Stage  e  â”‚Stage  e  â”‚Stageâ”‚     â”‚ â”‚
â”‚   â”‚  â”‚    â”‚    â”‚  l  â”‚    â”‚ â”‚ l  â”‚    â”‚ â”‚ l  â”‚    â”‚ â”‚ l  â”‚    â”‚     â”‚ â”‚
â”‚   â”‚  â”‚    â”‚    â”‚  i  â”‚    â”‚ â”‚ i  â”‚    â”‚ â”‚ i  â”‚    â”‚ â”‚ i  â”‚    â”‚     â”‚ â”‚
â”‚   â”‚  â”‚    â”‚    â”‚  n  â”‚    â”‚ â”‚ n  â”‚    â”‚ â”‚ n  â”‚    â”‚ â”‚ n  â”‚    â”‚     â”‚ â”‚
â”‚   â”‚  â”‚    â”‚    â”‚  e  â”‚    â”‚ â”‚ e  â”‚    â”‚ â”‚ e  â”‚    â”‚ â”‚ e  â”‚    â”‚     â”‚ â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”˜    â”‚     â”‚    â”‚ â”‚    â”‚    â”‚ â”‚    â”‚    â”‚ â”‚    â”‚    â”‚     â”‚ â”‚
â”‚   â”‚            â”‚  R  â”‚    â”‚ â”‚ R  â”‚    â”‚ â”‚ R  â”‚    â”‚ â”‚ R  â”‚    â”‚     â”‚ â”‚
â”‚   â”‚            â”‚  e  â”‚    â”‚ â”‚ e  â”‚    â”‚ â”‚ e  â”‚    â”‚ â”‚ e  â”‚    â”‚     â”‚ â”‚
â”‚   â”‚            â”‚  g  â”‚    â”‚ â”‚ g  â”‚    â”‚ â”‚ g  â”‚    â”‚ â”‚ g  â”‚    â”‚     â”‚ â”‚
â”‚   â”‚            â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜     â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Pipeline Registers store:                                      â”‚ â”‚
â”‚   â”‚   â€¢ IF/ID: Instruction bits, PC+4                               â”‚ â”‚
â”‚   â”‚   â€¢ ID/EX: Register values, sign-extended imm, control signals  â”‚ â”‚
â”‚   â”‚   â€¢ EX/MEM: ALU result, register for store, control signals     â”‚ â”‚
â”‚   â”‚   â€¢ MEM/WB: Memory data or ALU result, control signals          â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3. Pipeline Timing

### ğŸ“Œ Instruction Flow Through Pipeline

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PIPELINE TIMING DIAGRAM                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Clock Cycle:  1    2    3    4    5    6    7    8    9               â”‚
â”‚                                                                          â”‚
â”‚   Instruction 1: IF   ID   EX  MEM   WB                                 â”‚
â”‚   Instruction 2:      IF   ID   EX  MEM   WB                            â”‚
â”‚   Instruction 3:           IF   ID   EX  MEM   WB                       â”‚
â”‚   Instruction 4:                IF   ID   EX  MEM   WB                  â”‚
â”‚   Instruction 5:                     IF   ID   EX  MEM   WB             â”‚
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Pipeline Phases:                                               â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Cycles 1-4: FILLING (not all stages active)                   â”‚ â”‚
â”‚   â”‚   Cycles 5+:  STEADY STATE (one completion per cycle)           â”‚ â”‚
â”‚   â”‚   Last 4:     DRAINING (no new instructions enter)              â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   At cycle 5:                                                    â”‚ â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚ â”‚
â”‚   â”‚   â”‚  Stage â”‚  IF   â”‚  ID   â”‚  EX   â”‚  MEM  â”‚  WB   â”‚        â”‚   â”‚ â”‚
â”‚   â”‚   â”‚  â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¤        â”‚   â”‚ â”‚
â”‚   â”‚   â”‚  Instr â”‚  I5   â”‚  I4   â”‚  I3   â”‚  I2   â”‚  I1   â”‚        â”‚   â”‚ â”‚
â”‚   â”‚   â”‚                                                         â”‚   â”‚ â”‚
â”‚   â”‚   â”‚  All 5 stages are active simultaneously!                â”‚   â”‚ â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   Detailed View of One Cycle:                                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Clock Edge (Rising):                                           â”‚ â”‚
â”‚   â”‚   â–¼                                                               â”‚ â”‚
â”‚   â”‚   â”‚                                                               â”‚ â”‚
â”‚   â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”       â”‚ â”‚
â”‚   â”‚   â”œâ”€â”€â”¤ IF   â”œâ”€â”€â”€â”¤ ID   â”œâ”€â”€â”€â”¤ EX   â”œâ”€â”€â”€â”¤ MEM  â”œâ”€â”€â”€â”¤ WB   â”‚       â”‚ â”‚
â”‚   â”‚   â”‚  â”‚ I5   â”‚   â”‚ I4   â”‚   â”‚ I3   â”‚   â”‚ I2   â”‚   â”‚ I1   â”‚       â”‚ â”‚
â”‚   â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”˜       â”‚ â”‚
â”‚   â”‚   â”‚      â”‚           â”‚          â”‚          â”‚          â”‚          â”‚ â”‚
â”‚   â”‚   â”‚      â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜          â”‚ â”‚
â”‚   â”‚   â”‚           â”‚           â”‚          â”‚          â”‚                 â”‚ â”‚
â”‚   â”‚   â”‚           â–¼           â–¼          â–¼          â–¼                 â”‚ â”‚
â”‚   â”‚   â”‚      [IF/ID Reg] [ID/EX Reg] [EX/MEM Reg] [MEM/WB Reg]       â”‚ â”‚
â”‚   â”‚   â”‚      Updated at clock edge                                   â”‚ â”‚
â”‚   â”‚   â”‚                                                               â”‚ â”‚
â”‚   â””â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4. Pipeline Performance

### ğŸ“Œ Performance Metrics

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PIPELINE PERFORMANCE ANALYSIS                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Key Metrics:                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   THROUGHPUT: Instructions completed per unit time               â”‚ â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                  â”‚ â”‚
â”‚   â”‚   Ideal: 1 instruction per cycle (after filling)                â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   LATENCY: Time for one instruction to complete                  â”‚ â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                   â”‚ â”‚
â”‚   â”‚   Pipeline latency = Number of stages Ã— cycle time               â”‚ â”‚
â”‚   â”‚   5-stage pipeline: 5 cycles from fetch to completion           â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   CPI (Cycles Per Instruction):                                  â”‚ â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                    â”‚ â”‚
â”‚   â”‚   Ideal CPI = 1 (one instruction completes per cycle)           â”‚ â”‚
â”‚   â”‚   Actual CPI = 1 + stall cycles per instruction                 â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   Speedup Calculation:                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Time for n instructions:                                       â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Non-pipelined: T_seq = n Ã— k Ã— Ï„                               â”‚ â”‚
â”‚   â”‚   Pipelined:     T_pipe = (k + n - 1) Ã— Ï„                        â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Where: k = number of stages, Ï„ = cycle time                   â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Speedup = T_seq / T_pipe = (n Ã— k Ã— Ï„) / ((k + n - 1) Ã— Ï„)    â”‚ â”‚
â”‚   â”‚                            = (n Ã— k) / (k + n - 1)               â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   As n â†’ âˆ:  Speedup â†’ k (number of stages)                     â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Example: k=5 stages, n=1000 instructions                       â”‚ â”‚
â”‚   â”‚   Speedup = (1000 Ã— 5) / (5 + 1000 - 1)                         â”‚ â”‚
â”‚   â”‚           = 5000 / 1004 â‰ˆ 4.98 (very close to 5)                â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ Clock Period Determination

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PIPELINE CLOCK PERIOD                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Clock period must accommodate the slowest stage:                      â”‚
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Stage Delays (example):                                        â”‚ â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚ â”‚
â”‚   â”‚   â”‚ Stage   â”‚ Components                â”‚ Delay               â”‚ â”‚ â”‚
â”‚   â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚ â”‚
â”‚   â”‚   â”‚ IF      â”‚ PC, I-Cache access        â”‚ 200 ps              â”‚ â”‚ â”‚
â”‚   â”‚   â”‚ ID      â”‚ Reg read, decode          â”‚ 150 ps              â”‚ â”‚ â”‚
â”‚   â”‚   â”‚ EX      â”‚ ALU operation             â”‚ 200 ps              â”‚ â”‚ â”‚
â”‚   â”‚   â”‚ MEM     â”‚ D-Cache access            â”‚ 200 ps              â”‚ â”‚ â”‚
â”‚   â”‚   â”‚ WB      â”‚ Mux, Reg write setup      â”‚ 100 ps              â”‚ â”‚ â”‚
â”‚   â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚ â”‚
â”‚   â”‚   â”‚Pipeline â”‚ Register overhead (each)  â”‚  50 ps              â”‚ â”‚ â”‚
â”‚   â”‚   â”‚ Reg     â”‚                           â”‚                      â”‚ â”‚ â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Pipeline Clock Period:                                         â”‚ â”‚
â”‚   â”‚   T_cycle = max(stage delays) + register overhead                â”‚ â”‚
â”‚   â”‚          = 200 ps + 50 ps = 250 ps                               â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Non-pipelined Clock Period:                                    â”‚ â”‚
â”‚   â”‚   T_cycle = sum of all delays                                    â”‚ â”‚
â”‚   â”‚          = 200 + 150 + 200 + 200 + 100 = 850 ps                 â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Clock rate comparison:                                         â”‚ â”‚
â”‚   â”‚   Pipelined:     f = 1/250 ps = 4 GHz                           â”‚ â”‚
â”‚   â”‚   Non-pipelined: f = 1/850 ps = 1.18 GHz                        â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   Balanced Pipeline:                                                    â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   For best performance, all stages should have equal delay:     â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Unbalanced:     â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¤â”œâ”€â”€â”¤â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¤â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¤â”œâ”€â”¤          â”‚ â”‚
â”‚   â”‚   (200, 50, 200, 200, 50 ps)  Clock = 200 + 50 = 250 ps         â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Balanced:       â”œâ”€â”€â”€â”€â”¤â”œâ”€â”€â”€â”€â”¤â”œâ”€â”€â”€â”€â”¤â”œâ”€â”€â”€â”€â”¤â”œâ”€â”€â”€â”€â”¤                 â”‚ â”‚
â”‚   â”‚   (140, 140, 140, 140, 140 ps)  Clock = 140 + 50 = 190 ps       â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Balanced pipeline is 31% faster!                               â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 5. Detailed Stage Operations

### ğŸ“Œ What Happens Each Stage

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    DETAILED STAGE OPERATIONS                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   IF STAGE:                                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”                                                     â”‚ â”‚
â”‚   â”‚   â”‚   PC   â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                        â”‚ â”‚
â”‚   â”‚   â””â”€â”€â”€â”¬â”€â”€â”€â”€â”˜             â”‚ Instruction â”‚                        â”‚ â”‚
â”‚   â”‚       â”‚                  â”‚   Memory    â”‚                        â”‚ â”‚
â”‚   â”‚       â”‚ â”Œâ”€â”€â”€â”€â”           â”‚ (I-Cache)   â”‚                        â”‚ â”‚
â”‚   â”‚       â””â–ºâ”‚ +4 â”‚           â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                        â”‚ â”‚
â”‚   â”‚         â””â”€â”€â”¬â”€â”˜                  â”‚ Instruction                   â”‚ â”‚
â”‚   â”‚            â”‚                    â–¼                                â”‚ â”‚
â”‚   â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                       â”‚ â”‚
â”‚   â”‚       NPC (PC+4)         â”‚   IF/ID      â”‚                       â”‚ â”‚
â”‚   â”‚                          â”‚   Register   â”‚                       â”‚ â”‚
â”‚   â”‚                          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                       â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   ID STAGE:                                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   From IF/ID:     Instruction [31:0], NPC                        â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚ â”‚
â”‚   â”‚   â”‚ Instruction                                              â”‚   â”‚ â”‚
â”‚   â”‚   â”‚ [25:21]â”€â”€â”€â”€â”€â–º rs â”€â”€â–ºâ”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                        â”‚   â”‚ â”‚
â”‚   â”‚   â”‚                     â”‚ Register â”‚â”€â”€â–º Rs value            â”‚   â”‚ â”‚
â”‚   â”‚   â”‚ [20:16]â”€â”€â”€â”€â”€â–º rt â”€â”€â–ºâ”‚   File   â”‚â”€â”€â–º Rt value            â”‚   â”‚ â”‚
â”‚   â”‚   â”‚                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                         â”‚   â”‚ â”‚
â”‚   â”‚   â”‚ [15:0] â”€â”€â”€â”€â”€â–º Sign Extend â”€â”€â–º Immediate (32-bit)        â”‚   â”‚ â”‚
â”‚   â”‚   â”‚                                                          â”‚   â”‚ â”‚
â”‚   â”‚   â”‚ [31:26]â”€â”€â”€â”€â”€â–º Control Unit â”€â”€â–º Control Signals          â”‚   â”‚ â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   To ID/EX: Rs, Rt values, Imm, rd/rt, NPC, Control signals     â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   EX STAGE:                                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Rs value â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                               â”‚ â”‚
â”‚   â”‚                       â”‚          â”‚                                â”‚ â”‚
â”‚   â”‚   Rt value â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â–ºâ”‚   ALU    â”‚â”€â”€â”€â–º ALU Result                â”‚ â”‚
â”‚   â”‚                   â”‚   â”‚          â”‚                                â”‚ â”‚
â”‚   â”‚   Immediate â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                               â”‚ â”‚
â”‚   â”‚     (mux selects)          â”‚                                      â”‚ â”‚
â”‚   â”‚                            â””â”€â”€â”€â–º Zero flag (for branches)        â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   NPC + (Imm << 2) â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Branch Target                   â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   MEM STAGE:                                                            â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   ALU Result â”€â”€â”€â”€â–º Address â”€â”€â–ºâ”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                      â”‚ â”‚
â”‚   â”‚                               â”‚   Data    â”‚                      â”‚ â”‚
â”‚   â”‚   Rt value â”€â”€â”€â”€â”€â”€â–º Write â”€â”€â”€â”€â–ºâ”‚  Memory   â”‚â”€â”€â”€â–º Read Data       â”‚ â”‚
â”‚   â”‚                   Data        â”‚ (D-Cache) â”‚                      â”‚ â”‚
â”‚   â”‚                               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                      â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Control signals: MemRead, MemWrite                             â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   WB STAGE:                                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   ALU Result â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                          â”‚ â”‚
â”‚   â”‚                       â”œâ”€â”€â”€â–º MUX â”€â”€â–º Write Data â”€â”€â–º Register File â”‚ â”‚
â”‚   â”‚   Memory Read Data â”€â”€â”€â”˜       â–²                                  â”‚ â”‚
â”‚   â”‚                               â”‚                                   â”‚ â”‚
â”‚   â”‚                          MemToReg                                â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Destination Reg â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Write Register      â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6. Control Signals Through Pipeline

### ğŸ“Œ Control Signal Propagation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CONTROL SIGNALS IN PIPELINE                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Control signals must travel with their instruction:                   â”‚
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚ â”‚
â”‚   â”‚   â”‚  Stage  â”‚ Control Signals Needed                          â”‚ â”‚ â”‚
â”‚   â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚ â”‚
â”‚   â”‚   â”‚   EX    â”‚ ALUSrc, ALUOp, RegDst                           â”‚ â”‚ â”‚
â”‚   â”‚   â”‚   MEM   â”‚ Branch, MemRead, MemWrite                       â”‚ â”‚ â”‚
â”‚   â”‚   â”‚   WB    â”‚ RegWrite, MemToReg                              â”‚ â”‚ â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Control Signals Flow:                                          â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   ID â”€â”€â”€â”€â”€â”€â–º  ID/EX  â”€â”€â”€â”€â”€â”€â–º  EX/MEM  â”€â”€â”€â”€â”€â”€â–º  MEM/WB           â”‚ â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”          â”Œâ”€â”€â”€â”€â”€â”            â”‚ â”‚
â”‚   â”‚   â”‚ All â”‚    â”‚ EX  â”‚        â”‚ MEM â”‚          â”‚ WB  â”‚            â”‚ â”‚
â”‚   â”‚   â”‚ctrl â”‚â”€â”€â”€â–ºâ”‚ MEM â”‚â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚ WB  â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚     â”‚            â”‚ â”‚
â”‚   â”‚   â”‚     â”‚    â”‚ WB  â”‚        â”‚     â”‚          â”‚     â”‚            â”‚ â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”˜          â””â”€â”€â”€â”€â”€â”˜            â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   9 control bits generated in ID stage                          â”‚ â”‚
â”‚   â”‚   3 used in EX, 3 used in MEM, 2 used in WB                    â”‚ â”‚
â”‚   â”‚   (remaining bits discarded after their stage)                  â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Concept | Description |
|---------|-------------|
| **Pipeline Stages** | IF, ID, EX, MEM, WB (5 stages typical) |
| **Pipeline Register** | Stores data between stages (IF/ID, ID/EX, EX/MEM, MEM/WB) |
| **Ideal Throughput** | 1 instruction per cycle |
| **Latency** | 5 cycles (instruction enters to exits) |
| **Clock Period** | max(stage delay) + register overhead |
| **Ideal Speedup** | Equal to number of stages (k) |
| **Filling Time** | k-1 cycles before first completion |
| **Steady State** | All stages busy, 1 completion/cycle |

---

## â“ Quick Revision Questions

1. **Q**: What is the ideal speedup for a 5-stage pipeline?
   
   **A**: 5Ã— speedup in steady state. For large n, speedup approaches k (number of stages). Actual speedup is (nÃ—k)/(k+n-1).

2. **Q**: Why does the pipeline clock period depend on the slowest stage?
   
   **A**: All stages must complete in one clock cycle. The cycle time must be long enough for the slowest stage, or that stage won't complete its work before the next clock edge.

3. **Q**: What is stored in the IF/ID pipeline register?
   
   **A**: The fetched instruction (32 bits), the next PC value (PC+4), and any branch prediction information. This data is needed by the decode stage.

4. **Q**: How many instructions are in the pipeline during steady-state execution?
   
   **A**: Equal to the number of stages. In a 5-stage pipeline, 5 instructions are being processed simultaneously (one in each stage).

5. **Q**: Why do control signals need to be passed through pipeline registers?
   
   **A**: Each instruction generates its own control signals in ID. These signals must travel with the instruction through later stages (EX, MEM, WB) to control the correct operations.

6. **Q**: What happens during the "filling" phase of the pipeline?
   
   **A**: First k-1 cycles before any instruction completes. Instructions enter one per cycle but haven't reached WB yet. Not all stages are active initially.

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [Unit 8 Home](README.md) | [Unit 8 Home](README.md) | [Pipeline Hazards](02-pipeline-hazards.md) |

---

[â† Unit 8 Home](README.md) | [Course Home](../README.md) | [Next Chapter â†’](02-pipeline-hazards.md)
