<stg><name>Attention_layer_Pipeline_l_norm_i2_l_j1</name>


<trans_list>

<trans id="247" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten69 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten69"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %j1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body97

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body97:0 %indvar_flatten69_load = load i8 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="indvar_flatten69_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body97:1 %icmp_ln103 = icmp_eq  i8 %indvar_flatten69_load, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body97:2 %add_ln103_1 = add i8 %indvar_flatten69_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln103_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body97:3 %br_ln103 = br i1 %icmp_ln103, void %for.inc110, void %for.end112.exitStub

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc110:0 %j1_load = load i4 %j1

]]></Node>
<StgValue><ssdm name="j1_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc110:1 %i2_load = load i4 %i2

]]></Node>
<StgValue><ssdm name="i2_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc110:2 %add_ln103 = add i4 %i2_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc110:5 %icmp_ln104 = icmp_eq  i4 %j1_load, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc110:6 %select_ln103 = select i1 %icmp_ln104, i4 0, i4 %j1_load

]]></Node>
<StgValue><ssdm name="select_ln103"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc110:7 %select_ln103_1 = select i1 %icmp_ln104, i4 %add_ln103, i4 %i2_load

]]></Node>
<StgValue><ssdm name="select_ln103_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="4">
<![CDATA[
for.inc110:8 %trunc_ln103 = trunc i4 %select_ln103_1

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110:9 %p_cast4_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln103_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="p_cast4_mid2_v"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="4">
<![CDATA[
for.inc110:13 %trunc_ln104 = trunc i4 %select_ln103

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110:16 %lshr_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln103, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc110:124 %switch_ln109 = switch i2 %trunc_ln103, void %arrayidx106210.case.3, i2 0, void %arrayidx106210.case.0, i2 1, void %arrayidx106210.case.1, i2 2, void %arrayidx106210.case.2

]]></Node>
<StgValue><ssdm name="switch_ln109"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx106210.case.2:0 %switch_ln109 = switch i2 %trunc_ln104, void %arrayidx106210.case.350, i2 0, void %arrayidx106210.case.047, i2 1, void %arrayidx106210.case.148, i2 2, void %arrayidx106210.case.249

]]></Node>
<StgValue><ssdm name="switch_ln109"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.exit46:0 %br_ln109 = br void %arrayidx106210.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx106210.case.1:0 %switch_ln109 = switch i2 %trunc_ln104, void %arrayidx106210.case.344, i2 0, void %arrayidx106210.case.041, i2 1, void %arrayidx106210.case.142, i2 2, void %arrayidx106210.case.243

]]></Node>
<StgValue><ssdm name="switch_ln109"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.exit40:0 %br_ln109 = br void %arrayidx106210.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx106210.case.0:0 %switch_ln109 = switch i2 %trunc_ln104, void %arrayidx106210.case.338, i2 0, void %arrayidx106210.case.035, i2 1, void %arrayidx106210.case.136, i2 2, void %arrayidx106210.case.237

]]></Node>
<StgValue><ssdm name="switch_ln109"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.exit34:0 %br_ln109 = br void %arrayidx106210.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx106210.case.3:0 %switch_ln109 = switch i2 %trunc_ln104, void %arrayidx106210.case.356, i2 0, void %arrayidx106210.case.053, i2 1, void %arrayidx106210.case.154, i2 2, void %arrayidx106210.case.255

]]></Node>
<StgValue><ssdm name="switch_ln109"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.exit52:0 %br_ln109 = br void %arrayidx106210.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx106210.exit:0 %add_ln104 = add i4 %select_ln103, i4 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx106210.exit:1 %store_ln104 = store i8 %add_ln103_1, i8 %indvar_flatten69

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx106210.exit:2 %store_ln104 = store i4 %select_ln103_1, i4 %i2

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx106210.exit:3 %store_ln104 = store i4 %add_ln104, i4 %j1

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.exit:4 %br_ln104 = br void %for.body97

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="2">
<![CDATA[
for.inc110:10 %zext_ln109 = zext i2 %p_cast4_mid2_v

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc110:11 %tmp_89 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast4_mid2_v, i2 0

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc110:12 %sub_ln109 = sub i4 %tmp_89, i4 %zext_ln109

]]></Node>
<StgValue><ssdm name="sub_ln109"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="2">
<![CDATA[
for.inc110:17 %zext_ln109_1 = zext i2 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc110:18 %add_ln109 = add i4 %sub_ln109, i4 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="4">
<![CDATA[
for.inc110:19 %zext_ln109_2 = zext i4 %add_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:36 %outp_V_addr = getelementptr i24 %outp_V, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:37 %outp_V_1_addr = getelementptr i24 %outp_V_1, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_1_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:38 %outp_V_2_addr = getelementptr i24 %outp_V_2, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_2_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:39 %outp_V_3_addr = getelementptr i24 %outp_V_3, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_3_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:40 %outp_V_4_addr = getelementptr i24 %outp_V_4, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_4_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:41 %outp_V_5_addr = getelementptr i24 %outp_V_5, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_5_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:42 %outp_V_6_addr = getelementptr i24 %outp_V_6, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_6_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:43 %outp_V_7_addr = getelementptr i24 %outp_V_7, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_7_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:44 %outp_V_8_addr = getelementptr i24 %outp_V_8, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_8_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:45 %outp_V_9_addr = getelementptr i24 %outp_V_9, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_9_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:46 %outp_V_10_addr = getelementptr i24 %outp_V_10, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_10_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:47 %outp_V_11_addr = getelementptr i24 %outp_V_11, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_11_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:48 %outp_V_12_addr = getelementptr i24 %outp_V_12, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_12_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:49 %outp_V_13_addr = getelementptr i24 %outp_V_13, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_13_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:50 %outp_V_14_addr = getelementptr i24 %outp_V_14, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_14_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:51 %outp_V_15_addr = getelementptr i24 %outp_V_15, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="outp_V_15_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:52 %outp_V_load = load i4 %outp_V_addr

]]></Node>
<StgValue><ssdm name="outp_V_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:53 %outp_V_1_load = load i4 %outp_V_1_addr

]]></Node>
<StgValue><ssdm name="outp_V_1_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:54 %outp_V_2_load = load i4 %outp_V_2_addr

]]></Node>
<StgValue><ssdm name="outp_V_2_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:55 %outp_V_3_load = load i4 %outp_V_3_addr

]]></Node>
<StgValue><ssdm name="outp_V_3_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:57 %outp_V_4_load = load i4 %outp_V_4_addr

]]></Node>
<StgValue><ssdm name="outp_V_4_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:58 %outp_V_5_load = load i4 %outp_V_5_addr

]]></Node>
<StgValue><ssdm name="outp_V_5_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:59 %outp_V_6_load = load i4 %outp_V_6_addr

]]></Node>
<StgValue><ssdm name="outp_V_6_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:60 %outp_V_7_load = load i4 %outp_V_7_addr

]]></Node>
<StgValue><ssdm name="outp_V_7_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:62 %outp_V_8_load = load i4 %outp_V_8_addr

]]></Node>
<StgValue><ssdm name="outp_V_8_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:63 %outp_V_9_load = load i4 %outp_V_9_addr

]]></Node>
<StgValue><ssdm name="outp_V_9_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:64 %outp_V_10_load = load i4 %outp_V_10_addr

]]></Node>
<StgValue><ssdm name="outp_V_10_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:65 %outp_V_11_load = load i4 %outp_V_11_addr

]]></Node>
<StgValue><ssdm name="outp_V_11_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:67 %outp_V_12_load = load i4 %outp_V_12_addr

]]></Node>
<StgValue><ssdm name="outp_V_12_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:68 %outp_V_13_load = load i4 %outp_V_13_addr

]]></Node>
<StgValue><ssdm name="outp_V_13_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:69 %outp_V_14_load = load i4 %outp_V_14_addr

]]></Node>
<StgValue><ssdm name="outp_V_14_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:70 %outp_V_15_load = load i4 %outp_V_15_addr

]]></Node>
<StgValue><ssdm name="outp_V_15_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:52 %outp_V_load = load i4 %outp_V_addr

]]></Node>
<StgValue><ssdm name="outp_V_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:53 %outp_V_1_load = load i4 %outp_V_1_addr

]]></Node>
<StgValue><ssdm name="outp_V_1_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:54 %outp_V_2_load = load i4 %outp_V_2_addr

]]></Node>
<StgValue><ssdm name="outp_V_2_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:55 %outp_V_3_load = load i4 %outp_V_3_addr

]]></Node>
<StgValue><ssdm name="outp_V_3_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="2">
<![CDATA[
for.inc110:56 %tmp = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %outp_V_load, i24 %outp_V_1_load, i24 %outp_V_2_load, i24 %outp_V_3_load, i2 %trunc_ln104

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:57 %outp_V_4_load = load i4 %outp_V_4_addr

]]></Node>
<StgValue><ssdm name="outp_V_4_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:58 %outp_V_5_load = load i4 %outp_V_5_addr

]]></Node>
<StgValue><ssdm name="outp_V_5_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:59 %outp_V_6_load = load i4 %outp_V_6_addr

]]></Node>
<StgValue><ssdm name="outp_V_6_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:60 %outp_V_7_load = load i4 %outp_V_7_addr

]]></Node>
<StgValue><ssdm name="outp_V_7_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="2">
<![CDATA[
for.inc110:61 %tmp_s = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %outp_V_4_load, i24 %outp_V_5_load, i24 %outp_V_6_load, i24 %outp_V_7_load, i2 %trunc_ln104

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:62 %outp_V_8_load = load i4 %outp_V_8_addr

]]></Node>
<StgValue><ssdm name="outp_V_8_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:63 %outp_V_9_load = load i4 %outp_V_9_addr

]]></Node>
<StgValue><ssdm name="outp_V_9_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:64 %outp_V_10_load = load i4 %outp_V_10_addr

]]></Node>
<StgValue><ssdm name="outp_V_10_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:65 %outp_V_11_load = load i4 %outp_V_11_addr

]]></Node>
<StgValue><ssdm name="outp_V_11_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="2">
<![CDATA[
for.inc110:66 %tmp_90 = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %outp_V_8_load, i24 %outp_V_9_load, i24 %outp_V_10_load, i24 %outp_V_11_load, i2 %trunc_ln104

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:67 %outp_V_12_load = load i4 %outp_V_12_addr

]]></Node>
<StgValue><ssdm name="outp_V_12_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:68 %outp_V_13_load = load i4 %outp_V_13_addr

]]></Node>
<StgValue><ssdm name="outp_V_13_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:69 %outp_V_14_load = load i4 %outp_V_14_addr

]]></Node>
<StgValue><ssdm name="outp_V_14_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="4">
<![CDATA[
for.inc110:70 %outp_V_15_load = load i4 %outp_V_15_addr

]]></Node>
<StgValue><ssdm name="outp_V_15_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="2">
<![CDATA[
for.inc110:71 %tmp_91 = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %outp_V_12_load, i24 %outp_V_13_load, i24 %outp_V_14_load, i24 %outp_V_15_load, i2 %trunc_ln104

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="2">
<![CDATA[
for.inc110:72 %v46_V = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %tmp, i24 %tmp_s, i24 %tmp_90, i24 %tmp_91, i2 %trunc_ln103

]]></Node>
<StgValue><ssdm name="v46_V"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc110:74 %p_Result_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %v46_V, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_69"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="110" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc110:73 %icmp_ln1136 = icmp_eq  i24 %v46_V, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln1136"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc110:75 %tmp_V = sub i24 0, i24 %v46_V

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc110:76 %tmp_V_8 = select i1 %p_Result_69, i24 %tmp_V, i24 %v46_V

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110:77 %p_Result_s = partselect i24 @llvm.part.select.i24, i24 %tmp_V_8, i32 23, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="24">
<![CDATA[
for.inc110:78 %p_Result_70 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="25">
<![CDATA[
for.inc110:79 %sext_ln1244 = sext i25 %p_Result_70

]]></Node>
<StgValue><ssdm name="sext_ln1244"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110:80 %l = cttz i32 @llvm.cttz.i32, i32 %sext_ln1244, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110:81 %sub_ln1145 = sub i32 24, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln1145"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="32">
<![CDATA[
for.inc110:82 %trunc_ln1145 = trunc i32 %sub_ln1145

]]></Node>
<StgValue><ssdm name="trunc_ln1145"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="32">
<![CDATA[
for.inc110:86 %trunc_ln1148 = trunc i32 %sub_ln1145

]]></Node>
<StgValue><ssdm name="trunc_ln1148"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="32">
<![CDATA[
for.inc110:115 %trunc_ln1144 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln1144"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="121" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110:83 %lsb_index = add i32 %sub_ln1145, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110:84 %tmp_54 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc110:85 %icmp_ln1147 = icmp_sgt  i31 %tmp_54, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1147"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc110:87 %sub_ln1148 = sub i5 17, i5 %trunc_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="5">
<![CDATA[
for.inc110:88 %zext_ln1148 = zext i5 %sub_ln1148

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc110:89 %lshr_ln1148 = lshr i24 16777215, i24 %zext_ln1148

]]></Node>
<StgValue><ssdm name="lshr_ln1148"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc110:90 %p_Result_65 = and i24 %tmp_V_8, i24 %lshr_ln1148

]]></Node>
<StgValue><ssdm name="p_Result_65"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc110:91 %icmp_ln1148 = icmp_ne  i24 %p_Result_65, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln1148"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110:92 %a = and i1 %icmp_ln1147, i1 %icmp_ln1148

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110:93 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110:94 %xor_ln1150 = xor i1 %tmp_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1150"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc110:95 %add_ln1150 = add i24 %trunc_ln1145, i24 16777192

]]></Node>
<StgValue><ssdm name="add_ln1150"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc110:96 %p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %tmp_V_8, i24 %add_ln1150

]]></Node>
<StgValue><ssdm name="p_Result_66"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110:97 %and_ln1150 = and i1 %p_Result_66, i1 %xor_ln1150

]]></Node>
<StgValue><ssdm name="and_ln1150"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110:98 %or_ln1150 = or i1 %and_ln1150, i1 %a

]]></Node>
<StgValue><ssdm name="or_ln1150"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110:99 %or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1150

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110:101 %icmp_ln1159 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1159"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="24">
<![CDATA[
for.inc110:100 %zext_ln1158 = zext i24 %tmp_V_8

]]></Node>
<StgValue><ssdm name="zext_ln1158"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
<literal name="icmp_ln1159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110:102 %add_ln1159 = add i32 %sub_ln1145, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1159"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
<literal name="icmp_ln1159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
for.inc110:103 %zext_ln1159 = zext i32 %add_ln1159

]]></Node>
<StgValue><ssdm name="zext_ln1159"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
<literal name="icmp_ln1159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc110:104 %lshr_ln1159 = lshr i64 %zext_ln1158, i64 %zext_ln1159

]]></Node>
<StgValue><ssdm name="lshr_ln1159"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
<literal name="icmp_ln1159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110:105 %sub_ln1160 = sub i32 25, i32 %sub_ln1145

]]></Node>
<StgValue><ssdm name="sub_ln1160"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
<literal name="icmp_ln1159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
for.inc110:106 %zext_ln1160 = zext i32 %sub_ln1160

]]></Node>
<StgValue><ssdm name="zext_ln1160"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
<literal name="icmp_ln1159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc110:107 %shl_ln1160 = shl i64 %zext_ln1158, i64 %zext_ln1160

]]></Node>
<StgValue><ssdm name="shl_ln1160"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:108 %m_14 = select i1 %icmp_ln1159, i64 %lshr_ln1159, i64 %shl_ln1160

]]></Node>
<StgValue><ssdm name="m_14"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="2">
<![CDATA[
for.inc110:109 %zext_ln1162 = zext i2 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln1162"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc110:110 %m_15 = add i64 %m_14, i64 %zext_ln1162

]]></Node>
<StgValue><ssdm name="m_15"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110:111 %m_16 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_15, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_16"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc110:113 %p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_15, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_67"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="63">
<![CDATA[
for.inc110:112 %zext_ln1163 = zext i63 %m_16

]]></Node>
<StgValue><ssdm name="zext_ln1163"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110:114 %select_ln1144 = select i1 %p_Result_67, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln1144"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110:116 %sub_ln1165 = sub i8 8, i8 %trunc_ln1144

]]></Node>
<StgValue><ssdm name="sub_ln1165"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110:117 %add_ln1170 = add i8 %sub_ln1165, i8 %select_ln1144

]]></Node>
<StgValue><ssdm name="add_ln1170"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc110:118 %tmp_66 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_69, i8 %add_ln1170

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc110:119 %p_Result_71 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1163, i9 %tmp_66, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_71"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="64">
<![CDATA[
for.inc110:120 %LD = trunc i64 %p_Result_71

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
for.inc110:121 %bitcast_ln810 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln810"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110:122 %phitmp = fmul i32 %bitcast_ln810, i32 0.125

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="159" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110:122 %phitmp = fmul i32 %bitcast_ln810, i32 0.125

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="160" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110:122 %phitmp = fmul i32 %bitcast_ln810, i32 0.125

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc110:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_norm_i2_l_j1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc110:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc110:14 %specpipeline_ln105 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31

]]></Node>
<StgValue><ssdm name="specpipeline_ln105"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc110:15 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:20 %v22_0_0_addr = getelementptr i32 %v22_0_0, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_0_0_addr"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:21 %v22_0_1_addr = getelementptr i32 %v22_0_1, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_0_1_addr"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:22 %v22_0_2_addr = getelementptr i32 %v22_0_2, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_0_2_addr"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:23 %v22_0_3_addr = getelementptr i32 %v22_0_3, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_0_3_addr"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:24 %v22_1_0_addr = getelementptr i32 %v22_1_0, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_1_0_addr"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:25 %v22_1_1_addr = getelementptr i32 %v22_1_1, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_1_1_addr"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:26 %v22_1_2_addr = getelementptr i32 %v22_1_2, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_1_2_addr"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:27 %v22_1_3_addr = getelementptr i32 %v22_1_3, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_1_3_addr"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:28 %v22_2_0_addr = getelementptr i32 %v22_2_0, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_2_0_addr"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:29 %v22_2_1_addr = getelementptr i32 %v22_2_1, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_2_1_addr"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:30 %v22_2_2_addr = getelementptr i32 %v22_2_2, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_2_2_addr"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:31 %v22_2_3_addr = getelementptr i32 %v22_2_3, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_2_3_addr"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:32 %v22_3_0_addr = getelementptr i32 %v22_3_0, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_3_0_addr"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:33 %v22_3_1_addr = getelementptr i32 %v22_3_1, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_3_1_addr"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:34 %v22_3_2_addr = getelementptr i32 %v22_3_2, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_3_2_addr"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110:35 %v22_3_3_addr = getelementptr i32 %v22_3_3, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="v22_3_3_addr"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110:122 %phitmp = fmul i32 %bitcast_ln810, i32 0.125

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110:123 %v48 = select i1 %icmp_ln1136, i32 0, i32 %phitmp

]]></Node>
<StgValue><ssdm name="v48"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0">
<![CDATA[
for.end112.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="183" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-2"/>
<literal name="trunc_ln104" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.249:0 %store_ln109 = store i32 %v48, i4 %v22_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-2"/>
<literal name="trunc_ln104" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.249:1 %br_ln109 = br void %arrayidx106210.exit46

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-2"/>
<literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.148:0 %store_ln109 = store i32 %v48, i4 %v22_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-2"/>
<literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.148:1 %br_ln109 = br void %arrayidx106210.exit46

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-2"/>
<literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.047:0 %store_ln109 = store i32 %v48, i4 %v22_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-2"/>
<literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.047:1 %br_ln109 = br void %arrayidx106210.exit46

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-2"/>
<literal name="trunc_ln104" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.350:0 %store_ln109 = store i32 %v48, i4 %v22_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-2"/>
<literal name="trunc_ln104" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.350:1 %br_ln109 = br void %arrayidx106210.exit46

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="1"/>
<literal name="trunc_ln104" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.243:0 %store_ln109 = store i32 %v48, i4 %v22_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="1"/>
<literal name="trunc_ln104" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.243:1 %br_ln109 = br void %arrayidx106210.exit40

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="1"/>
<literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.142:0 %store_ln109 = store i32 %v48, i4 %v22_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="1"/>
<literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.142:1 %br_ln109 = br void %arrayidx106210.exit40

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="1"/>
<literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.041:0 %store_ln109 = store i32 %v48, i4 %v22_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="1"/>
<literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.041:1 %br_ln109 = br void %arrayidx106210.exit40

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="1"/>
<literal name="trunc_ln104" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.344:0 %store_ln109 = store i32 %v48, i4 %v22_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="1"/>
<literal name="trunc_ln104" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.344:1 %br_ln109 = br void %arrayidx106210.exit40

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="0"/>
<literal name="trunc_ln104" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.237:0 %store_ln109 = store i32 %v48, i4 %v22_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="0"/>
<literal name="trunc_ln104" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.237:1 %br_ln109 = br void %arrayidx106210.exit34

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="0"/>
<literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.136:0 %store_ln109 = store i32 %v48, i4 %v22_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="0"/>
<literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.136:1 %br_ln109 = br void %arrayidx106210.exit34

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="0"/>
<literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.035:0 %store_ln109 = store i32 %v48, i4 %v22_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="0"/>
<literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.035:1 %br_ln109 = br void %arrayidx106210.exit34

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="0"/>
<literal name="trunc_ln104" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.338:0 %store_ln109 = store i32 %v48, i4 %v22_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="0"/>
<literal name="trunc_ln104" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.338:1 %br_ln109 = br void %arrayidx106210.exit34

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-1"/>
<literal name="trunc_ln104" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.255:0 %store_ln109 = store i32 %v48, i4 %v22_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-1"/>
<literal name="trunc_ln104" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.255:1 %br_ln109 = br void %arrayidx106210.exit52

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-1"/>
<literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.154:0 %store_ln109 = store i32 %v48, i4 %v22_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-1"/>
<literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.154:1 %br_ln109 = br void %arrayidx106210.exit52

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-1"/>
<literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.053:0 %store_ln109 = store i32 %v48, i4 %v22_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-1"/>
<literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.053:1 %br_ln109 = br void %arrayidx106210.exit52

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-1"/>
<literal name="trunc_ln104" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx106210.case.356:0 %store_ln109 = store i32 %v48, i4 %v22_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln103" val="-1"/>
<literal name="trunc_ln104" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
arrayidx106210.case.356:1 %br_ln109 = br void %arrayidx106210.exit52

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
