// Seed: 1670495904
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
  wire id_6;
  ;
  wire [-1 : -1] id_7;
  wire id_8 = id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    output uwire id_5
);
  logic id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7
  );
endmodule
