
*** Running vivado
    with args -log PID.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PID.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source PID.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.934 ; gain = 117.805
Command: read_checkpoint -auto_incremental -incremental C:/Users/d/Downloads/PID_Float/PID_Float/PID_Float.srcs/utils_1/imports/synth_1/PID.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/d/Downloads/PID_Float/PID_Float/PID_Float.srcs/utils_1/imports/synth_1/PID.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top PID -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23436
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1817.465 ; gain = 407.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PID' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Yeet.vhd:13]
INFO: [Synth 8-3491] module 'bitToFloat' declared at 'C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/bitToFloat.vhd:34' bound to instance 'Proportional' of component 'bitToFloat' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Yeet.vhd:68]
INFO: [Synth 8-638] synthesizing module 'bitToFloat' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/bitToFloat.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'bitToFloat' (0#1) [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/bitToFloat.vhd:42]
INFO: [Synth 8-3491] module 'bitToFloat' declared at 'C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/bitToFloat.vhd:34' bound to instance 'Integral' of component 'bitToFloat' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Yeet.vhd:73]
INFO: [Synth 8-3491] module 'bitToFloat' declared at 'C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/bitToFloat.vhd:34' bound to instance 'Derivative' of component 'bitToFloat' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Yeet.vhd:78]
INFO: [Synth 8-3491] module 'AddSubFunction' declared at 'C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:7' bound to instance 'Fejl' of component 'AddSubFunction' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Yeet.vhd:85]
INFO: [Synth 8-638] synthesizing module 'AddSubFunction' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:15]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:99]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:100]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:143]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:144]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:186]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:187]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:212]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:213]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:246]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:247]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:272]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:273]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:298]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:299]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:342]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'AddSubFunction' (0#1) [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:15]
INFO: [Synth 8-3491] module 'AddSubFunction' declared at 'C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:7' bound to instance 'Fejl_int' of component 'AddSubFunction' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Yeet.vhd:91]
INFO: [Synth 8-3491] module 'AddSubFunction' declared at 'C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:7' bound to instance 'Fejl_de' of component 'AddSubFunction' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Yeet.vhd:97]
INFO: [Synth 8-3491] module 'Multiplikation' declared at 'C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Multiplikation.vhd:26' bound to instance 'P_led' of component 'Multiplikation' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Yeet.vhd:105]
INFO: [Synth 8-638] synthesizing module 'Multiplikation' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Multiplikation.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Multiplikation' (0#1) [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Multiplikation.vhd:33]
INFO: [Synth 8-3491] module 'Multiplikation' declared at 'C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Multiplikation.vhd:26' bound to instance 'I_led' of component 'Multiplikation' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Yeet.vhd:110]
INFO: [Synth 8-3491] module 'Multiplikation' declared at 'C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Multiplikation.vhd:26' bound to instance 'D_led' of component 'Multiplikation' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Yeet.vhd:115]
INFO: [Synth 8-3491] module 'AddSubFunction' declared at 'C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:7' bound to instance 'PI' of component 'AddSubFunction' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Yeet.vhd:121]
INFO: [Synth 8-3491] module 'AddSubFunction' declared at 'C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/AddSubFuntion.vhd:7' bound to instance 'PID' of component 'AddSubFunction' [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Yeet.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'PID' (0#1) [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Yeet.vhd:13]
WARNING: [Synth 8-3848] Net k_out in module/entity PID does not have driver. [C:/Users/d/Desktop/project_1/project_1.srcs/sources_1/new/Yeet.vhd:10]
WARNING: [Synth 8-7129] Port k_out[31] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[30] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[29] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[28] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[27] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[26] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[25] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[24] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[23] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[22] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[21] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[20] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[19] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[18] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[17] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[16] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[15] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[14] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[13] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[12] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[11] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[10] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[9] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[8] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[7] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[6] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[5] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[4] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[3] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[2] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[1] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[0] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[7] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[6] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[5] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[4] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[3] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[2] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[1] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[0] in module PID is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.184 ; gain = 504.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.184 ; gain = 504.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.184 ; gain = 504.539
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1914.184 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/d/Downloads/Cmod-A7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'address[4]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'address[3]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'address[2]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'address[1]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'address[0]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[7]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[6]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[5]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[4]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[3]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[2]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[1]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[0]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[7]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[6]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[5]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[4]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[3]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[2]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[1]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[0]'. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/d/Downloads/Cmod-A7-Master.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/d/Downloads/Cmod-A7-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2005.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2005.918 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2005.918 ; gain = 596.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2005.918 ; gain = 596.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2005.918 ; gain = 596.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2005.918 ; gain = 596.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 30    
	   2 Input   31 Bit       Adders := 10    
	   2 Input   25 Bit       Adders := 5     
	   3 Input   25 Bit       Adders := 5     
	   2 Input   23 Bit       Adders := 3     
	   4 Input    9 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 23    
	   2 Input    8 Bit       Adders := 20    
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 10    
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input   31 Bit        Muxes := 3     
	  25 Input   29 Bit        Muxes := 10    
	   2 Input   24 Bit        Muxes := 20    
	   2 Input   23 Bit        Muxes := 67    
	   5 Input   23 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 56    
	   3 Input    8 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 47    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP P_led/multOp, operation Mode is: A*B2.
DSP Report: register P_led/multOp is absorbed into DSP P_led/multOp.
DSP Report: operator P_led/multOp is absorbed into DSP P_led/multOp.
DSP Report: operator P_led/multOp is absorbed into DSP P_led/multOp.
DSP Report: Generating DSP P_led/multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator P_led/multOp is absorbed into DSP P_led/multOp.
DSP Report: operator P_led/multOp is absorbed into DSP P_led/multOp.
DSP Report: Generating DSP I_led/multOp, operation Mode is: A*B2.
DSP Report: register I_led/multOp is absorbed into DSP I_led/multOp.
DSP Report: operator I_led/multOp is absorbed into DSP I_led/multOp.
DSP Report: operator I_led/multOp is absorbed into DSP I_led/multOp.
DSP Report: Generating DSP I_led/multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I_led/multOp is absorbed into DSP I_led/multOp.
DSP Report: operator I_led/multOp is absorbed into DSP I_led/multOp.
DSP Report: Generating DSP D_led/multOp, operation Mode is: A*B2.
DSP Report: register D_led/multOp is absorbed into DSP D_led/multOp.
DSP Report: operator D_led/multOp is absorbed into DSP D_led/multOp.
DSP Report: operator D_led/multOp is absorbed into DSP D_led/multOp.
DSP Report: Generating DSP D_led/multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator D_led/multOp is absorbed into DSP D_led/multOp.
DSP Report: operator D_led/multOp is absorbed into DSP D_led/multOp.
WARNING: [Synth 8-7129] Port k_out[31] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[30] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[29] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[28] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[27] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[26] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[25] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[24] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[23] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[22] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[21] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[20] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[19] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[18] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[17] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[16] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[15] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[14] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[13] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[12] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[11] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[10] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[9] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[8] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[7] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[6] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[5] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[4] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[3] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[2] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[1] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port k_out[0] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[7] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[6] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[5] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[4] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[3] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[2] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[1] in module PID is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_point[0] in module PID is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 2005.918 ; gain = 596.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PID            | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplikation | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PID            | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplikation | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PID            | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Multiplikation | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 2005.918 ; gain = 596.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 2005.918 ; gain = 596.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 2116.148 ; gain = 706.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 2129.812 ; gain = 720.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 2129.812 ; gain = 720.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:26 . Memory (MB): peak = 2129.812 ; gain = 720.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2129.812 ; gain = 720.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2129.812 ; gain = 720.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2129.812 ; gain = 720.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PID            | A*B''        | 24     | 7      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Multiplikation | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PID            | A*B''        | 24     | 7      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Multiplikation | PCIN>>17+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PID            | A*B''        | 24     | 7      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Multiplikation | PCIN>>17+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   271|
|3     |DSP48E1 |     6|
|5     |LUT1    |   113|
|6     |LUT2    |   576|
|7     |LUT3    |   503|
|8     |LUT4    |   848|
|9     |LUT5    |   703|
|10    |LUT6    |  1337|
|11    |MUXF7   |    57|
|12    |FDRE    |   263|
|13    |IBUF    |    25|
|14    |OBUF    |    32|
|15    |OBUFT   |    32|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2129.812 ; gain = 720.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 2129.812 ; gain = 628.434
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2129.812 ; gain = 720.168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2141.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2145.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8026e2ed
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 103 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2145.555 ; gain = 1116.508
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/d/Desktop/project_1/project_1.runs/synth_1/PID.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PID_utilization_synth.rpt -pb PID_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 15 09:45:20 2023...
