// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module ContourApproximation_LinearLine (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        FirstP_val,
        LastP_val,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_state1 = 30'd1;
parameter    ap_ST_fsm_state2 = 30'd2;
parameter    ap_ST_fsm_state3 = 30'd4;
parameter    ap_ST_fsm_state4 = 30'd8;
parameter    ap_ST_fsm_state5 = 30'd16;
parameter    ap_ST_fsm_state6 = 30'd32;
parameter    ap_ST_fsm_state7 = 30'd64;
parameter    ap_ST_fsm_state8 = 30'd128;
parameter    ap_ST_fsm_state9 = 30'd256;
parameter    ap_ST_fsm_state10 = 30'd512;
parameter    ap_ST_fsm_state11 = 30'd1024;
parameter    ap_ST_fsm_state12 = 30'd2048;
parameter    ap_ST_fsm_state13 = 30'd4096;
parameter    ap_ST_fsm_state14 = 30'd8192;
parameter    ap_ST_fsm_state15 = 30'd16384;
parameter    ap_ST_fsm_state16 = 30'd32768;
parameter    ap_ST_fsm_state17 = 30'd65536;
parameter    ap_ST_fsm_state18 = 30'd131072;
parameter    ap_ST_fsm_state19 = 30'd262144;
parameter    ap_ST_fsm_state20 = 30'd524288;
parameter    ap_ST_fsm_state21 = 30'd1048576;
parameter    ap_ST_fsm_state22 = 30'd2097152;
parameter    ap_ST_fsm_state23 = 30'd4194304;
parameter    ap_ST_fsm_state24 = 30'd8388608;
parameter    ap_ST_fsm_state25 = 30'd16777216;
parameter    ap_ST_fsm_state26 = 30'd33554432;
parameter    ap_ST_fsm_state27 = 30'd67108864;
parameter    ap_ST_fsm_state28 = 30'd134217728;
parameter    ap_ST_fsm_state29 = 30'd268435456;
parameter    ap_ST_fsm_state30 = 30'd536870912;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] FirstP_val;
input  [63:0] LastP_val;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;

(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] trunc_ln9_fu_77_p1;
reg   [31:0] trunc_ln9_reg_386;
wire   [31:0] bitcast_ln9_fu_81_p1;
reg   [31:0] bitcast_ln9_reg_391;
wire   [31:0] bitcast_ln9_1_fu_91_p1;
wire   [0:0] icmp_ln12_fu_125_p2;
reg   [0:0] icmp_ln12_reg_404;
wire   [0:0] icmp_ln12_1_fu_131_p2;
reg   [0:0] icmp_ln12_1_reg_409;
wire   [0:0] icmp_ln12_2_fu_137_p2;
reg   [0:0] icmp_ln12_2_reg_414;
wire   [0:0] icmp_ln12_3_fu_143_p2;
reg   [0:0] icmp_ln12_3_reg_419;
wire   [31:0] trunc_ln1_fu_149_p4;
reg   [31:0] trunc_ln1_reg_424;
wire   [31:0] bitcast_ln18_fu_159_p1;
wire   [31:0] bitcast_ln18_1_fu_175_p1;
wire   [0:0] icmp_ln18_fu_221_p2;
reg   [0:0] icmp_ln18_reg_441;
wire   [0:0] icmp_ln18_1_fu_227_p2;
reg   [0:0] icmp_ln18_1_reg_446;
wire   [0:0] icmp_ln18_2_fu_233_p2;
reg   [0:0] icmp_ln18_2_reg_451;
wire   [0:0] icmp_ln18_3_fu_239_p2;
reg   [0:0] icmp_ln18_3_reg_456;
wire   [0:0] and_ln12_1_fu_259_p2;
reg   [0:0] and_ln12_1_reg_461;
wire    ap_CS_fsm_state2;
wire   [0:0] and_ln18_2_fu_291_p2;
reg   [0:0] and_ln18_2_reg_468;
wire   [31:0] grp_fu_52_p2;
reg   [31:0] sub_reg_475;
wire    ap_CS_fsm_state5;
wire   [31:0] grp_fu_56_p2;
reg   [31:0] sub2_reg_480;
wire   [31:0] grp_fu_64_p2;
reg   [31:0] inverse_reg_485;
wire    ap_CS_fsm_state17;
wire   [31:0] bitcast_ln26_1_fu_306_p1;
wire    ap_CS_fsm_state18;
wire   [31:0] grp_fu_60_p2;
reg   [31:0] L1_a_reg_495;
wire    ap_CS_fsm_state21;
reg   [31:0] mul_reg_501;
wire    ap_CS_fsm_state25;
wire   [31:0] L1_c_1_fu_316_p1;
reg   [31:0] L1_c_1_reg_506;
wire    ap_CS_fsm_state26;
reg   [31:0] grp_fu_52_p0;
reg   [31:0] grp_fu_52_p1;
reg   [31:0] grp_fu_60_p0;
reg   [31:0] grp_fu_60_p1;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state6;
wire   [31:0] grp_fu_69_p0;
wire   [31:0] grp_fu_69_p1;
wire   [31:0] trunc_ln9_1_fu_87_p1;
wire   [7:0] tmp_fu_97_p4;
wire   [22:0] trunc_ln12_fu_107_p1;
wire   [7:0] tmp_1_fu_111_p4;
wire   [22:0] trunc_ln12_1_fu_121_p1;
wire   [31:0] trunc_ln18_1_fu_165_p4;
wire   [7:0] tmp_3_fu_181_p4;
wire   [22:0] trunc_ln18_2_fu_191_p4;
wire   [7:0] tmp_4_fu_201_p4;
wire   [22:0] trunc_ln18_3_fu_211_p4;
wire   [0:0] or_ln12_fu_245_p2;
wire   [0:0] or_ln12_1_fu_249_p2;
wire   [0:0] and_ln12_fu_253_p2;
wire   [0:0] grp_fu_69_p2;
wire   [0:0] or_ln18_fu_265_p2;
wire   [0:0] or_ln18_1_fu_269_p2;
wire   [0:0] and_ln18_fu_273_p2;
wire   [0:0] grp_fu_73_p2;
wire   [0:0] and_ln18_1_fu_279_p2;
wire   [0:0] xor_ln12_fu_285_p2;
wire   [31:0] bitcast_ln26_fu_297_p1;
wire   [31:0] xor_ln26_fu_300_p2;
wire   [31:0] xor_ln21_fu_311_p2;
wire    ap_CS_fsm_state30;
wire   [31:0] xor_ln15_fu_321_p2;
wire   [31:0] L1_c_fu_326_p1;
wire   [31:0] L1_c_3_fu_330_p3;
wire   [0:0] or_ln18_2_fu_357_p2;
wire   [31:0] select_ln18_fu_350_p3;
wire   [31:0] L1_a_1_fu_361_p3;
wire   [31:0] L1_b_fu_343_p3;
wire   [31:0] L1_c_4_fu_337_p3;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [29:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 30'd1;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
end

ContourApproximation_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_52_p0),
    .din1(grp_fu_52_p1),
    .ce(1'b1),
    .dout(grp_fu_52_p2)
);

ContourApproximation_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_fu_159_p1),
    .din1(bitcast_ln18_1_fu_175_p1),
    .ce(1'b1),
    .dout(grp_fu_56_p2)
);

ContourApproximation_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_60_p0),
    .din1(grp_fu_60_p1),
    .ce(1'b1),
    .dout(grp_fu_60_p2)
);

ContourApproximation_fdiv_32ns_32ns_32_12_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_12_no_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1065353216),
    .din1(sub_reg_475),
    .ce(1'b1),
    .dout(grp_fu_64_p2)
);

ContourApproximation_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_69_p0),
    .din1(grp_fu_69_p1),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_69_p2)
);

ContourApproximation_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln18_fu_159_p1),
    .din1(bitcast_ln18_1_fu_175_p1),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_73_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_0_preg <= L1_a_1_fu_361_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_1_preg[23] <= 1'b0;
        ap_return_1_preg[24] <= 1'b0;
        ap_return_1_preg[25] <= 1'b0;
        ap_return_1_preg[26] <= 1'b0;
        ap_return_1_preg[27] <= 1'b0;
        ap_return_1_preg[28] <= 1'b0;
        ap_return_1_preg[29] <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
                        ap_return_1_preg[29 : 23] <= L1_b_fu_343_p3[29 : 23];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            ap_return_2_preg <= L1_c_4_fu_337_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        L1_a_reg_495 <= grp_fu_60_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        L1_c_1_reg_506 <= L1_c_1_fu_316_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln12_1_reg_461 <= and_ln12_1_fu_259_p2;
        and_ln18_2_reg_468 <= and_ln18_2_fu_291_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        bitcast_ln9_reg_391 <= bitcast_ln9_fu_81_p1;
        icmp_ln12_1_reg_409 <= icmp_ln12_1_fu_131_p2;
        icmp_ln12_2_reg_414 <= icmp_ln12_2_fu_137_p2;
        icmp_ln12_3_reg_419 <= icmp_ln12_3_fu_143_p2;
        icmp_ln12_reg_404 <= icmp_ln12_fu_125_p2;
        icmp_ln18_1_reg_446 <= icmp_ln18_1_fu_227_p2;
        icmp_ln18_2_reg_451 <= icmp_ln18_2_fu_233_p2;
        icmp_ln18_3_reg_456 <= icmp_ln18_3_fu_239_p2;
        icmp_ln18_reg_441 <= icmp_ln18_fu_221_p2;
        trunc_ln1_reg_424 <= {{FirstP_val[63:32]}};
        trunc_ln9_reg_386 <= trunc_ln9_fu_77_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inverse_reg_485 <= grp_fu_64_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (1'd0 == and_ln18_2_reg_468) & (1'd0 == and_ln12_1_reg_461))) begin
        mul_reg_501 <= grp_fu_60_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sub2_reg_480 <= grp_fu_56_p2;
        sub_reg_475 <= grp_fu_52_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_0 = L1_a_1_fu_361_p3;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_1 = L1_b_fu_343_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_return_2 = L1_c_4_fu_337_p3;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_52_p0 = L1_c_1_fu_316_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_52_p0 = bitcast_ln9_fu_81_p1;
    end else begin
        grp_fu_52_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_52_p1 = mul_reg_501;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_52_p1 = bitcast_ln9_1_fu_91_p1;
    end else begin
        grp_fu_52_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_60_p0 = L1_a_reg_495;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_60_p0 = inverse_reg_485;
    end else begin
        grp_fu_60_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_60_p1 = bitcast_ln9_reg_391;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_60_p1 = bitcast_ln26_1_fu_306_p1;
    end else begin
        grp_fu_60_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign L1_a_1_fu_361_p3 = ((or_ln18_2_fu_357_p2[0:0] == 1'b1) ? select_ln18_fu_350_p3 : L1_a_reg_495);

assign L1_b_fu_343_p3 = ((and_ln12_1_reg_461[0:0] == 1'b1) ? 32'd0 : 32'd1065353216);

assign L1_c_1_fu_316_p1 = xor_ln21_fu_311_p2;

assign L1_c_3_fu_330_p3 = ((and_ln12_1_reg_461[0:0] == 1'b1) ? L1_c_fu_326_p1 : grp_fu_52_p2);

assign L1_c_4_fu_337_p3 = ((and_ln18_2_reg_468[0:0] == 1'b1) ? L1_c_1_reg_506 : L1_c_3_fu_330_p3);

assign L1_c_fu_326_p1 = xor_ln15_fu_321_p2;

assign and_ln12_1_fu_259_p2 = (grp_fu_69_p2 & and_ln12_fu_253_p2);

assign and_ln12_fu_253_p2 = (or_ln12_fu_245_p2 & or_ln12_1_fu_249_p2);

assign and_ln18_1_fu_279_p2 = (grp_fu_73_p2 & and_ln18_fu_273_p2);

assign and_ln18_2_fu_291_p2 = (xor_ln12_fu_285_p2 & and_ln18_1_fu_279_p2);

assign and_ln18_fu_273_p2 = (or_ln18_fu_265_p2 & or_ln18_1_fu_269_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign bitcast_ln18_1_fu_175_p1 = trunc_ln18_1_fu_165_p4;

assign bitcast_ln18_fu_159_p1 = trunc_ln1_fu_149_p4;

assign bitcast_ln26_1_fu_306_p1 = xor_ln26_fu_300_p2;

assign bitcast_ln26_fu_297_p1 = sub2_reg_480;

assign bitcast_ln9_1_fu_91_p1 = trunc_ln9_1_fu_87_p1;

assign bitcast_ln9_fu_81_p1 = trunc_ln9_fu_77_p1;

assign grp_fu_69_p0 = trunc_ln9_fu_77_p1;

assign grp_fu_69_p1 = trunc_ln9_1_fu_87_p1;

assign icmp_ln12_1_fu_131_p2 = ((trunc_ln12_fu_107_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln12_2_fu_137_p2 = ((tmp_1_fu_111_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln12_3_fu_143_p2 = ((trunc_ln12_1_fu_121_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln12_fu_125_p2 = ((tmp_fu_97_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln18_1_fu_227_p2 = ((trunc_ln18_2_fu_191_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_2_fu_233_p2 = ((tmp_4_fu_201_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln18_3_fu_239_p2 = ((trunc_ln18_3_fu_211_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_221_p2 = ((tmp_3_fu_181_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln12_1_fu_249_p2 = (icmp_ln12_3_reg_419 | icmp_ln12_2_reg_414);

assign or_ln12_fu_245_p2 = (icmp_ln12_reg_404 | icmp_ln12_1_reg_409);

assign or_ln18_1_fu_269_p2 = (icmp_ln18_3_reg_456 | icmp_ln18_2_reg_451);

assign or_ln18_2_fu_357_p2 = (and_ln18_2_reg_468 | and_ln12_1_reg_461);

assign or_ln18_fu_265_p2 = (icmp_ln18_reg_441 | icmp_ln18_1_reg_446);

assign select_ln18_fu_350_p3 = ((and_ln18_2_reg_468[0:0] == 1'b1) ? 32'd0 : 32'd1065353216);

assign tmp_1_fu_111_p4 = {{LastP_val[30:23]}};

assign tmp_3_fu_181_p4 = {{FirstP_val[62:55]}};

assign tmp_4_fu_201_p4 = {{LastP_val[62:55]}};

assign tmp_fu_97_p4 = {{FirstP_val[30:23]}};

assign trunc_ln12_1_fu_121_p1 = LastP_val[22:0];

assign trunc_ln12_fu_107_p1 = FirstP_val[22:0];

assign trunc_ln18_1_fu_165_p4 = {{LastP_val[63:32]}};

assign trunc_ln18_2_fu_191_p4 = {{FirstP_val[54:32]}};

assign trunc_ln18_3_fu_211_p4 = {{LastP_val[54:32]}};

assign trunc_ln1_fu_149_p4 = {{FirstP_val[63:32]}};

assign trunc_ln9_1_fu_87_p1 = LastP_val[31:0];

assign trunc_ln9_fu_77_p1 = FirstP_val[31:0];

assign xor_ln12_fu_285_p2 = (1'd1 ^ and_ln12_1_fu_259_p2);

assign xor_ln15_fu_321_p2 = (trunc_ln9_reg_386 ^ 32'd2147483648);

assign xor_ln21_fu_311_p2 = (trunc_ln1_reg_424 ^ 32'd2147483648);

assign xor_ln26_fu_300_p2 = (bitcast_ln26_fu_297_p1 ^ 32'd2147483648);

always @ (posedge ap_clk) begin
    ap_return_1_preg[22:0] <= 23'b00000000000000000000000;
    ap_return_1_preg[31:30] <= 2'b00;
end

endmodule //ContourApproximation_LinearLine
