// Seed: 161607182
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    output tri id_5,
    input tri1 id_6,
    input wire id_7
);
  assign id_0 = 1;
  assign id_5 = 1 ? 1'd0 : 1;
  always_comb disable id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input uwire id_2,
    output wire id_3,
    output supply0 id_4,
    output tri1 id_5,
    output uwire id_6,
    input tri0 id_7,
    input wand id_8
    , id_21,
    input wand id_9,
    output wor id_10,
    output tri0 id_11,
    input wand id_12,
    input wire id_13,
    output uwire id_14,
    input uwire id_15,
    output supply0 id_16,
    input wire id_17,
    input wor id_18,
    input tri0 id_19
);
  assign id_10 = id_21;
  module_0 modCall_1 (
      id_21,
      id_6,
      id_14,
      id_8,
      id_19,
      id_3,
      id_12,
      id_18
  );
  assign modCall_1.id_6 = 0;
endmodule
