


INOUT AUD_ADCLRCK;
INOUT AUD_BCLK;
INOUT AUD_DACLRCK;
INOUT HSMC_D[0];
INOUT HSMC_D[1];
INOUT HSMC_D[2];
INOUT HSMC_D[3];
INOUT HSMC_RX_n[0];
INOUT HSMC_RX_n[1];
INOUT HSMC_RX_n[2];
INOUT HSMC_RX_n[3];
INOUT HSMC_RX_n[4];
INOUT HSMC_RX_n[5];
INOUT HSMC_RX_n[6];
INOUT HSMC_RX_n[7];
INOUT HSMC_RX_n[8];
INOUT HSMC_RX_n[9];
INOUT HSMC_RX_n[10];
INOUT HSMC_RX_n[11];
INOUT HSMC_RX_n[12];
INOUT HSMC_RX_n[13];
INOUT HSMC_RX_n[14];
INOUT HSMC_RX_n[15];
INOUT HSMC_RX_n[16];
INOUT HSMC_RX_p[0];
INOUT HSMC_RX_p[1];
INOUT HSMC_RX_p[2];
INOUT HSMC_RX_p[3];
INOUT HSMC_RX_p[4];
INOUT HSMC_RX_p[5];
INOUT HSMC_RX_p[6];
INOUT HSMC_RX_p[7];
INOUT HSMC_RX_p[8];
INOUT HSMC_RX_p[9];
INOUT HSMC_RX_p[10];
INOUT HSMC_RX_p[11];
INOUT HSMC_RX_p[12];
INOUT HSMC_RX_p[13];
INOUT HSMC_RX_p[14];
INOUT HSMC_RX_p[15];
INOUT HSMC_RX_p[16];
INOUT HSMC_TX_n[0];
INOUT HSMC_TX_n[1];
INOUT HSMC_TX_n[2];
INOUT HSMC_TX_n[3];
INOUT HSMC_TX_n[4];
INOUT HSMC_TX_n[5];
INOUT HSMC_TX_n[6];
INOUT HSMC_TX_n[7];
INOUT HSMC_TX_n[8];
INOUT HSMC_TX_n[9];
INOUT HSMC_TX_n[10];
INOUT HSMC_TX_n[11];
INOUT HSMC_TX_n[12];
INOUT HSMC_TX_n[13];
INOUT HSMC_TX_n[14];
INOUT HSMC_TX_n[15];
INOUT HSMC_TX_n[16];
INOUT HSMC_TX_p[0];
INOUT HSMC_TX_p[1];
INOUT HSMC_TX_p[2];
INOUT HSMC_TX_p[3];
INOUT HSMC_TX_p[4];
INOUT HSMC_TX_p[5];
INOUT HSMC_TX_p[6];
INOUT HSMC_TX_p[7];
INOUT HSMC_TX_p[8];
INOUT HSMC_TX_p[9];
INOUT HSMC_TX_p[10];
INOUT HSMC_TX_p[11];
INOUT HSMC_TX_p[12];
INOUT HSMC_TX_p[13];
INOUT HSMC_TX_p[14];
INOUT HSMC_TX_p[15];
INOUT HSMC_TX_p[16];
INOUT I2C_SDA;
INOUT SD_CMD;
INOUT SD_DAT[0];
INOUT SD_DAT[1];
INOUT SD_DAT[2];
INOUT SD_DAT[3];
INOUT SRAM_D[0];
INOUT SRAM_D[1];
INOUT SRAM_D[2];
INOUT SRAM_D[3];
INOUT SRAM_D[4];
INOUT SRAM_D[5];
INOUT SRAM_D[6];
INOUT SRAM_D[7];
INOUT SRAM_D[8];
INOUT SRAM_D[9];
INOUT SRAM_D[10];
INOUT SRAM_D[11];
INOUT SRAM_D[12];
INOUT SRAM_D[13];
INOUT SRAM_D[14];
INOUT SRAM_D[15];
INPUT SW[5];
INPUT SW[0];
INPUT SW[1];
INPUT SW[6];
INPUT SW[2];
INPUT SW[7];
INPUT SW[8];
INPUT SW[3];
INPUT SW[4];
INPUT SW[9];
INPUT ADC_SDO;
INPUT AUD_ADCDAT;
INPUT CLOCK_125_p;
INPUT CLOCK_50_B5B;
INPUT CLOCK_50_B6A;
INPUT CLOCK_50_B7A;
INPUT CLOCK_50_B8A;
INPUT CPU_RESET_n;
INPUT HDMI_TX_INT;
INPUT HSMC_CLKIN0;
INPUT HSMC_CLKIN_n[1];
INPUT HSMC_CLKIN_n[2];
INPUT HSMC_CLKIN_p[1];
INPUT HSMC_CLKIN_p[2];
INPUT KEY[0];
INPUT KEY[1];
INPUT KEY[2];
INPUT KEY[3];
INPUT UART_RX;
INPUT CLOCK_125_p(n);
OUTPUT ADC_CONVST;
OUTPUT ADC_SCK;
OUTPUT ADC_SDI;
OUTPUT AUD_DACDAT;
OUTPUT AUD_XCK;
OUTPUT HEX2[0];
OUTPUT HEX2[1];
OUTPUT HEX2[2];
OUTPUT HEX2[3];
OUTPUT HEX2[4];
OUTPUT HEX2[5];
OUTPUT HEX2[6];
OUTPUT HEX3[0];
OUTPUT HEX3[1];
OUTPUT HEX3[2];
OUTPUT HEX3[3];
OUTPUT HEX3[4];
OUTPUT HEX3[5];
OUTPUT HEX3[6];
OUTPUT HDMI_TX_CLK;
OUTPUT HDMI_TX_D[0];
OUTPUT HDMI_TX_D[1];
OUTPUT HDMI_TX_D[2];
OUTPUT HDMI_TX_D[3];
OUTPUT HDMI_TX_D[4];
OUTPUT HDMI_TX_D[5];
OUTPUT HDMI_TX_D[6];
OUTPUT HDMI_TX_D[7];
OUTPUT HDMI_TX_D[8];
OUTPUT HDMI_TX_D[9];
OUTPUT HDMI_TX_D[10];
OUTPUT HDMI_TX_D[11];
OUTPUT HDMI_TX_D[12];
OUTPUT HDMI_TX_D[13];
OUTPUT HDMI_TX_D[14];
OUTPUT HDMI_TX_D[15];
OUTPUT HDMI_TX_D[16];
OUTPUT HDMI_TX_D[17];
OUTPUT HDMI_TX_D[18];
OUTPUT HDMI_TX_D[19];
OUTPUT HDMI_TX_D[20];
OUTPUT HDMI_TX_D[21];
OUTPUT HDMI_TX_D[22];
OUTPUT HDMI_TX_D[23];
OUTPUT HDMI_TX_DE;
OUTPUT HDMI_TX_HS;
OUTPUT HDMI_TX_VS;
OUTPUT HEX0[0];
OUTPUT HEX0[1];
OUTPUT HEX0[2];
OUTPUT HEX0[3];
OUTPUT HEX0[4];
OUTPUT HEX0[5];
OUTPUT HEX0[6];
OUTPUT HEX1[0];
OUTPUT HEX1[1];
OUTPUT HEX1[2];
OUTPUT HEX1[3];
OUTPUT HEX1[4];
OUTPUT HEX1[5];
OUTPUT HEX1[6];
OUTPUT HSMC_CLKOUT0;
OUTPUT HSMC_CLKOUT_n[1];
OUTPUT HSMC_CLKOUT_n[2];
OUTPUT HSMC_CLKOUT_p[1];
OUTPUT HSMC_CLKOUT_p[2];
OUTPUT I2C_SCL;
OUTPUT LEDG[0];
OUTPUT LEDG[1];
OUTPUT LEDG[2];
OUTPUT LEDG[3];
OUTPUT LEDG[4];
OUTPUT LEDG[5];
OUTPUT LEDG[6];
OUTPUT LEDG[7];
OUTPUT LEDR[0];
OUTPUT LEDR[1];
OUTPUT LEDR[2];
OUTPUT LEDR[3];
OUTPUT LEDR[4];
OUTPUT LEDR[5];
OUTPUT LEDR[6];
OUTPUT LEDR[7];
OUTPUT LEDR[8];
OUTPUT LEDR[9];
OUTPUT SD_CLK;
OUTPUT SRAM_A[0];
OUTPUT SRAM_A[1];
OUTPUT SRAM_A[2];
OUTPUT SRAM_A[3];
OUTPUT SRAM_A[4];
OUTPUT SRAM_A[5];
OUTPUT SRAM_A[6];
OUTPUT SRAM_A[7];
OUTPUT SRAM_A[8];
OUTPUT SRAM_A[9];
OUTPUT SRAM_A[10];
OUTPUT SRAM_A[11];
OUTPUT SRAM_A[12];
OUTPUT SRAM_A[13];
OUTPUT SRAM_A[14];
OUTPUT SRAM_A[15];
OUTPUT SRAM_A[16];
OUTPUT SRAM_A[17];
OUTPUT SRAM_CE_n;
OUTPUT SRAM_LB_n;
OUTPUT SRAM_OE_n;
OUTPUT SRAM_UB_n;
OUTPUT SRAM_WE_n;
OUTPUT UART_TX;

/*Arc definitions start here*/
_7.692__8.860__delay:		DELAY 7.692 8.860 ;
_8.327__9.843__delay:		DELAY 8.327 9.843 ;
_8.131__9.538__delay:		DELAY 8.131 9.538 ;
_5.547__6.044__delay:		DELAY 5.547 6.044 ;
_8.720__10.207__delay:		DELAY 8.720 10.207 ;
___10.335__delay:		DELAY  10.335 ;
_8.948__10.457__delay:		DELAY 8.948 10.457 ;
_8.669__10.031__delay:		DELAY 8.669 10.031 ;
_6.044__6.541__delay:		DELAY 6.044 6.541 ;
_9.217__10.704__delay:		DELAY 9.217 10.704 ;
___10.832__delay:		DELAY  10.832 ;
_8.657__10.012__delay:		DELAY 8.657 10.012 ;
_6.025__6.522__delay:		DELAY 6.025 6.522 ;
_9.198__10.685__delay:		DELAY 9.198 10.685 ;
___10.813__delay:		DELAY  10.813 ;
_5.303__5.848__delay:		DELAY 5.303 5.848 ;
_8.450__9.984__delay:		DELAY 8.450 9.984 ;
___10.121__delay:		DELAY  10.121 ;
_8.664__10.146__delay:		DELAY 8.664 10.146 ;
___10.228__delay:		DELAY  10.228 ;
_7.730__8.895__delay:		DELAY 7.730 8.895 ;
_8.447__9.904__delay:		DELAY 8.447 9.904 ;
_8.302__9.669__delay:		DELAY 8.302 9.669 ;
_5.677__6.174__delay:		DELAY 5.677 6.174 ;
_8.850__10.337__delay:		DELAY 8.850 10.337 ;
___10.465__delay:		DELAY  10.465 ;
_8.619__10.092__delay:		DELAY 8.619 10.092 ;
_8.388__9.790__delay:		DELAY 8.388 9.790 ;
_5.801__6.298__delay:		DELAY 5.801 6.298 ;
_8.974__10.461__delay:		DELAY 8.974 10.461 ;
___10.589__delay:		DELAY  10.589 ;
_8.344__9.709__delay:		DELAY 8.344 9.709 ;
_5.719__6.216__delay:		DELAY 5.719 6.216 ;
_8.892__10.379__delay:		DELAY 8.892 10.379 ;
___10.507__delay:		DELAY  10.507 ;
_5.450__5.954__delay:		DELAY 5.450 5.954 ;
_8.738__10.236__delay:		DELAY 8.738 10.236 ;
___10.366__delay:		DELAY  10.366 ;
_9.941__11.482__delay:		DELAY 9.941 11.482 ;
___11.584__delay:		DELAY  11.584 ;

ENDMODEL
