// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pqcrystals_dilithium_30 (
        ap_ready,
        a,
        ap_return
);


output   ap_ready;
input  [31:0] a;
output  [31:0] ap_return;

wire   [0:0] tmp_fu_18_p3;
wire   [31:0] select_ln51_fu_26_p3;

assign ap_ready = 1'b1;

assign ap_return = (select_ln51_fu_26_p3 + a);

assign select_ln51_fu_26_p3 = ((tmp_fu_18_p3[0:0] === 1'b1) ? 32'd8380417 : 32'd0);

assign tmp_fu_18_p3 = a[32'd31];

endmodule //pqcrystals_dilithium_30
