// Seed: 3637256900
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_10 = 1;
  supply0 id_11;
  always begin : LABEL_0
    if (1) begin : LABEL_0
      id_11 = id_9 == 1;
    end else begin : LABEL_0
      id_4 = !1;
      id_5 = id_2 !== id_7[1'h0];
      $display();
    end
  end
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wor id_3,
    input wire id_4,
    output supply1 id_5,
    input tri1 id_6,
    input tri id_7
);
  logic [7:0] id_9;
  assign id_5 = 1;
  assign id_5 = id_1;
  wire id_10;
  if (1) begin : LABEL_0
  end
  assign id_5 = (id_9[1'b0]) ? id_7 : 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_9,
      id_10,
      id_10
  );
  assign modCall_1.type_14 = 0;
  id_11();
  wire id_12;
  wire id_13;
endmodule
