;redcode
;assert 1
	SPL 0, <-103
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 10, 9
	SUB <0, @2
	SLT @121, 103
	SPL 0, 90
	SPL 0, 90
	SPL 0, -2
	MOV 70, 20
	CMP -7, -17
	CMP -7, -17
	SUB <0, @2
	SPL 0, <-902
	SPL 100, 300
	SUB #0, 0
	SUB @121, 103
	SUB @121, 103
	SPL 0, <-902
	SUB @-10, 0
	SUB @-10, 0
	MOV -67, <-420
	JMN 80, 1
	SPL 0, -2
	ADD @121, 103
	JMN 80, 1
	JMN 80, 1
	SLT 70, 20
	MOV 70, 20
	JMN @12, #220
	SUB @124, 106
	SUB #0, 0
	MOV 70, 20
	MOV 70, 20
	DJN -130, 9
	JMP <0, <1
	ADD <100, 9
	SPL 0, <-103
	CMP -7, <-420
	CMP -7, <-420
	SPL 0, <-103
	SLT 70, 20
	MOV -1, <-20
	SLT -0, 909
	SLT -210, 30
	SPL 0, <-103
	SPL 0, <-103
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
